[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IOClassStruct/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/IOClassStruct/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<100> s<99> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<97> s<3> l<1:1> el<1:8>
n<uvm_pkg> u<3> t<StringConst> p<97> s<25> l<1:9> el<1:16>
n<uvm_resource_types> u<4> t<StringConst> p<23> s<20> l<3:7> el<3:25>
n<> u<5> t<Struct_keyword> p<6> l<5:11> el<5:17>
n<> u<6> t<Struct_union> p<15> c<5> s<14> l<5:11> el<5:17>
n<> u<7> t<IntegerAtomType_Int> p<9> s<8> l<7:5> el<7:8>
n<> u<8> t<Signing_Unsigned> p<9> l<7:9> el<7:17>
n<> u<9> t<Data_type> p<10> c<7> l<7:5> el<7:17>
n<> u<10> t<Data_type_or_void> p<14> c<9> s<13> l<7:5> el<7:17>
n<read_count> u<11> t<StringConst> p<12> l<7:18> el<7:28>
n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<7:18> el<7:28>
n<> u<13> t<List_of_variable_decl_assignments> p<14> c<12> l<7:18> el<7:28>
n<> u<14> t<Struct_union_member> p<15> c<10> l<7:5> el<7:29>
n<> u<15> t<Data_type> p<17> c<6> s<16> l<5:11> el<8:4>
n<access_t> u<16> t<StringConst> p<17> l<8:5> el<8:13>
n<> u<17> t<Type_declaration> p<18> c<15> l<5:3> el<8:14>
n<> u<18> t<Data_declaration> p<19> c<17> l<5:3> el<8:14>
n<> u<19> t<Class_property> p<20> c<18> l<5:3> el<8:14>
n<> u<20> t<Class_item> p<23> c<19> s<22> l<5:3> el<8:14>
n<> u<21> t<CLASS> p<23> s<4> l<3:1> el<3:6>
n<> u<22> t<ENDCLASS> p<23> l<10:1> el<10:9>
n<> u<23> t<Class_declaration> p<24> c<21> l<3:1> el<10:9>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<3:1> el<10:9>
n<> u<25> t<Package_item> p<97> c<24> s<95> l<3:1> el<10:9>
n<uvm_resource_base> u<26> t<StringConst> p<93> s<56> l<12:7> el<12:24>
n<> u<27> t<Function_data_type> p<28> l<14:12> el<14:16>
n<> u<28> t<Function_data_type_or_implicit> p<53> c<27> s<29> l<14:12> el<14:16>
n<record_read_access> u<29> t<StringConst> p<53> s<40> l<14:17> el<14:35>
n<uvm_resource_types> u<30> t<StringConst> p<31> l<16:6> el<16:24>
n<> u<31> t<Class_type> p<32> c<30> l<16:6> el<16:24>
n<> u<32> t<Class_scope> p<34> c<31> s<33> l<16:6> el<16:26>
n<access_t> u<33> t<StringConst> p<34> l<16:26> el<16:34>
n<> u<34> t<Data_type> p<38> c<32> s<37> l<16:6> el<16:34>
n<access_record> u<35> t<StringConst> p<36> l<16:35> el<16:48>
n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<16:35> el<16:48>
n<> u<37> t<List_of_variable_decl_assignments> p<38> c<36> l<16:35> el<16:48>
n<> u<38> t<Variable_declaration> p<39> c<34> l<16:6> el<16:49>
n<> u<39> t<Data_declaration> p<40> c<38> l<16:6> el<16:49>
n<> u<40> t<Block_item_declaration> p<53> c<39> s<51> l<16:6> el<16:49>
n<access_record> u<41> t<StringConst> p<42> l<18:6> el<18:19>
n<> u<42> t<Ps_or_hierarchical_identifier> p<46> c<41> s<45> l<18:6> el<18:19>
n<read_count> u<43> t<StringConst> p<45> s<44> l<18:20> el<18:30>
n<> u<44> t<Bit_select> p<45> l<18:30> el<18:30>
n<> u<45> t<Select> p<46> c<43> l<18:19> el<18:30>
n<> u<46> t<Variable_lvalue> p<48> c<42> s<47> l<18:6> el<18:30>
n<> u<47> t<IncDec_PlusPlus> p<48> l<18:30> el<18:32>
n<> u<48> t<Inc_or_dec_expression> p<49> c<46> l<18:6> el<18:32>
n<> u<49> t<Statement_item> p<50> c<48> l<18:6> el<18:33>
n<> u<50> t<Statement> p<51> c<49> l<18:6> el<18:33>
n<> u<51> t<Function_statement_or_null> p<53> c<50> s<52> l<18:6> el<18:33>
n<> u<52> t<ENDFUNCTION> p<53> l<20:3> el<20:14>
n<> u<53> t<Function_body_declaration> p<54> c<28> l<14:12> el<20:14>
n<> u<54> t<Function_declaration> p<55> c<53> l<14:3> el<20:14>
n<> u<55> t<Class_method> p<56> c<54> l<14:3> el<20:14>
n<> u<56> t<Class_item> p<93> c<55> s<90> l<14:3> el<20:14>
n<> u<57> t<Function_data_type> p<58> l<23:12> el<23:16>
n<> u<58> t<Function_data_type_or_implicit> p<87> c<57> s<59> l<23:12> el<23:16>
n<init_access_record> u<59> t<StringConst> p<87> s<69> l<23:17> el<23:35>
n<> u<60> t<TfPortDir_Inout> p<68> s<66> l<23:37> el<23:42>
n<uvm_resource_types> u<61> t<StringConst> p<62> l<23:43> el<23:61>
n<> u<62> t<Class_type> p<63> c<61> l<23:43> el<23:61>
n<> u<63> t<Class_scope> p<65> c<62> s<64> l<23:43> el<23:63>
n<access_t> u<64> t<StringConst> p<65> l<23:63> el<23:71>
n<> u<65> t<Data_type> p<66> c<63> l<23:43> el<23:71>
n<> u<66> t<Data_type_or_implicit> p<68> c<65> s<67> l<23:43> el<23:71>
n<access_record> u<67> t<StringConst> p<68> l<23:72> el<23:85>
n<> u<68> t<Tf_port_item> p<69> c<60> l<23:37> el<23:85>
n<> u<69> t<Tf_port_list> p<87> c<68> s<85> l<23:37> el<23:85>
n<access_record> u<70> t<StringConst> p<71> l<24:3> el<24:16>
n<> u<71> t<Ps_or_hierarchical_identifier> p<75> c<70> s<74> l<24:3> el<24:16>
n<read_count> u<72> t<StringConst> p<74> s<73> l<24:17> el<24:27>
n<> u<73> t<Bit_select> p<74> l<24:28> el<24:28>
n<> u<74> t<Select> p<75> c<72> l<24:16> el<24:27>
n<> u<75> t<Variable_lvalue> p<81> c<71> s<76> l<24:3> el<24:27>
n<> u<76> t<AssignOp_Assign> p<81> s<80> l<24:28> el<24:29>
n<0> u<77> t<IntConst> p<78> l<24:30> el<24:31>
n<> u<78> t<Primary_literal> p<79> c<77> l<24:30> el<24:31>
n<> u<79> t<Primary> p<80> c<78> l<24:30> el<24:31>
n<> u<80> t<Expression> p<81> c<79> l<24:30> el<24:31>
n<> u<81> t<Operator_assignment> p<82> c<75> l<24:3> el<24:31>
n<> u<82> t<Blocking_assignment> p<83> c<81> l<24:3> el<24:31>
n<> u<83> t<Statement_item> p<84> c<82> l<24:3> el<24:32>
n<> u<84> t<Statement> p<85> c<83> l<24:3> el<24:32>
n<> u<85> t<Function_statement_or_null> p<87> c<84> s<86> l<24:3> el<24:32>
n<> u<86> t<ENDFUNCTION> p<87> l<25:1> el<25:12>
n<> u<87> t<Function_body_declaration> p<88> c<58> l<23:12> el<25:12>
n<> u<88> t<Function_declaration> p<89> c<87> l<23:3> el<25:12>
n<> u<89> t<Class_method> p<90> c<88> l<23:3> el<25:12>
n<> u<90> t<Class_item> p<93> c<89> s<92> l<23:3> el<25:12>
n<> u<91> t<CLASS> p<93> s<26> l<12:1> el<12:6>
n<> u<92> t<ENDCLASS> p<93> l<28:1> el<28:9>
n<> u<93> t<Class_declaration> p<94> c<91> l<12:1> el<28:9>
n<> u<94> t<Package_or_generate_item_declaration> p<95> c<93> l<12:1> el<28:9>
n<> u<95> t<Package_item> p<97> c<94> s<96> l<12:1> el<28:9>
n<> u<96> t<ENDPACKAGE> p<97> l<30:1> el<30:11>
n<> u<97> t<Package_declaration> p<98> c<2> l<1:1> el<30:11>
n<> u<98> t<Description> p<99> c<97> l<1:1> el<30:11>
n<> u<99> t<Source_text> p<100> c<98> l<1:1> el<30:11>
n<> u<100> t<Top_level_rule> c<1> l<1:1> el<31:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IOClassStruct/dut.sv:1:1: No timescale set for "uvm_pkg".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/IOClassStruct/dut.sv:1:1: Compile package "uvm_pkg".
[INF:CP0302] ${SURELOG_DIR}/tests/IOClassStruct/dut.sv:12:1: Compile class "uvm_pkg::uvm_resource_base".
[INF:CP0302] ${SURELOG_DIR}/tests/IOClassStruct/dut.sv:3:1: Compile class "uvm_pkg::uvm_resource_types".
[INF:EL0526] Design Elaboration...
[NTE:EL0508] Nb Top level modules: 0.
[NTE:EL0509] Max instance depth: 0.
[NTE:EL0510] Nb instances: 0.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
begin                                                  1
class_defn                                             2
class_var                                              1
constant                                               1
design                                                 1
function                                               2
hier_path                                              2
int_typespec                                           1
io_decl                                                1
operation                                              1
package                                                2
ref_obj                                                4
ref_typespec                                           3
struct_typespec                                        1
typespec_member                                        1
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             3
begin                                                  2
class_defn                                             2
class_var                                              3
constant                                               1
design                                                 1
function                                               4
hier_path                                              4
int_typespec                                           1
io_decl                                                2
operation                                              2
package                                                2
ref_obj                                                8
ref_typespec                                           7
struct_typespec                                        2
typespec_member                                        2
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IOClassStruct/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/IOClassStruct/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/IOClassStruct/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_Package: uvm_pkg (uvm_pkg::), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:1:1, endln:30:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:uvm_pkg
  |vpiFullName:uvm_pkg::
  |vpiDefName:uvm_pkg
|uhdmtopPackages:
\_Package: uvm_pkg (uvm_pkg::), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:1:1, endln:30:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:uvm_pkg
  |vpiFullName:uvm_pkg::
  |vpiDefName:uvm_pkg
  |vpiTop:1
  |vpiClassDefn:
  \_ClassDefn: (uvm_pkg::uvm_resource_base), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:12:1, endln:28:9
    |vpiParent:
    \_Package: uvm_pkg (uvm_pkg::), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:1:1, endln:30:11
    |vpiName:uvm_resource_base
    |vpiFullName:uvm_pkg::uvm_resource_base
    |vpiMethod:
    \_Function: (uvm_pkg::uvm_resource_base::record_read_access), line:14:3, endln:20:14
      |vpiParent:
      \_ClassDefn: (uvm_pkg::uvm_resource_base), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:12:1, endln:28:9
      |vpiName:record_read_access
      |vpiFullName:uvm_pkg::uvm_resource_base::record_read_access
      |vpiVariables:
      \_ClassVar: (uvm_pkg::uvm_resource_base::record_read_access::access_record), line:16:35, endln:16:48
        |vpiParent:
        \_Function: (uvm_pkg::uvm_resource_base::record_read_access), line:14:3, endln:20:14
        |vpiTypespec:
        \_RefTypespec: (uvm_pkg::uvm_resource_base::record_read_access::access_record)
          |vpiParent:
          \_ClassVar: (uvm_pkg::uvm_resource_base::record_read_access::access_record), line:16:35, endln:16:48
          |vpiFullName:uvm_pkg::uvm_resource_base::record_read_access::access_record
          |vpiActual:
          \_StructTypespec: (access_t), line:5:11, endln:8:4
        |vpiName:access_record
        |vpiFullName:uvm_pkg::uvm_resource_base::record_read_access::access_record
      |vpiMethod:1
      |vpiVisibility:1
      |vpiStmt:
      \_Begin: (uvm_pkg::uvm_resource_base::record_read_access), line:18:6, endln:18:33
        |vpiParent:
        \_Function: (uvm_pkg::uvm_resource_base::record_read_access), line:14:3, endln:20:14
        |vpiFullName:uvm_pkg::uvm_resource_base::record_read_access
        |vpiVariables:
        \_ClassVar: (uvm_pkg::uvm_resource_base::record_read_access::access_record), line:16:35, endln:16:48
          |vpiParent:
          \_Begin: (uvm_pkg::uvm_resource_base::record_read_access), line:18:6, endln:18:33
          |vpiTypespec:
          \_RefTypespec: (uvm_pkg::uvm_resource_base::record_read_access::access_record)
            |vpiParent:
            \_ClassVar: (uvm_pkg::uvm_resource_base::record_read_access::access_record), line:16:35, endln:16:48
            |vpiFullName:uvm_pkg::uvm_resource_base::record_read_access::access_record
            |vpiActual:
            \_StructTypespec: (access_t), line:5:11, endln:8:4
          |vpiName:access_record
          |vpiFullName:uvm_pkg::uvm_resource_base::record_read_access::access_record
        |vpiStmt:
        \_Operation: , line:18:6, endln:18:32
          |vpiParent:
          \_Begin: (uvm_pkg::uvm_resource_base::record_read_access), line:18:6, endln:18:33
          |vpiOpType:62
          |vpiOperand:
          \_HierPath: (access_record.read_count), line:18:6, endln:18:30
            |vpiParent:
            \_Operation: , line:18:6, endln:18:32
            |vpiActual:
            \_RefObj: (access_record), line:18:20, endln:18:30
              |vpiParent:
              \_HierPath: (access_record.read_count), line:18:6, endln:18:30
              |vpiName:access_record
              |vpiActual:
              \_ClassVar: (uvm_pkg::uvm_resource_base::record_read_access::access_record), line:16:35, endln:16:48
            |vpiActual:
            \_RefObj: (read_count), line:18:20, endln:18:30
              |vpiParent:
              \_HierPath: (access_record.read_count), line:18:6, endln:18:30
              |vpiName:read_count
              |vpiActual:
              \_TypespecMember: (read_count), line:7:18, endln:7:28
            |vpiName:access_record.read_count
    |vpiMethod:
    \_Function: (uvm_pkg::uvm_resource_base::init_access_record), line:23:3, endln:25:12
      |vpiParent:
      \_ClassDefn: (uvm_pkg::uvm_resource_base), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:12:1, endln:28:9
      |vpiName:init_access_record
      |vpiFullName:uvm_pkg::uvm_resource_base::init_access_record
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (access_record), line:23:72, endln:23:85
        |vpiParent:
        \_Function: (uvm_pkg::uvm_resource_base::init_access_record), line:23:3, endln:25:12
        |vpiDirection:3
        |vpiName:access_record
        |vpiTypedef:
        \_RefTypespec: (uvm_pkg::uvm_resource_base::init_access_record::access_record)
          |vpiParent:
          \_IODecl: (access_record), line:23:72, endln:23:85
          |vpiFullName:uvm_pkg::uvm_resource_base::init_access_record::access_record
          |vpiActual:
          \_StructTypespec: (access_t), line:5:11, endln:8:4
      |vpiStmt:
      \_Assignment: , line:24:3, endln:24:31
        |vpiParent:
        \_Function: (uvm_pkg::uvm_resource_base::init_access_record), line:23:3, endln:25:12
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:24:30, endln:24:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_HierPath: (access_record.read_count), line:24:3, endln:24:27
          |vpiParent:
          \_Assignment: , line:24:3, endln:24:31
          |vpiActual:
          \_RefObj: (access_record), line:24:17, endln:24:27
            |vpiParent:
            \_HierPath: (access_record.read_count), line:24:3, endln:24:27
            |vpiName:access_record
            |vpiActual:
            \_IODecl: (access_record), line:23:72, endln:23:85
          |vpiActual:
          \_RefObj: (read_count), line:24:17, endln:24:27
            |vpiParent:
            \_HierPath: (access_record.read_count), line:24:3, endln:24:27
            |vpiName:read_count
            |vpiActual:
            \_TypespecMember: (read_count), line:7:18, endln:7:28
          |vpiName:access_record.read_count
  |vpiClassDefn:
  \_ClassDefn: (uvm_pkg::uvm_resource_types), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:3:1, endln:10:9
    |vpiParent:
    \_Package: uvm_pkg (uvm_pkg::), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:1:1, endln:30:11
    |vpiName:uvm_resource_types
    |vpiFullName:uvm_pkg::uvm_resource_types
    |vpiTypedef:
    \_StructTypespec: (access_t), line:5:11, endln:8:4
      |vpiParent:
      \_ClassDefn: (uvm_pkg::uvm_resource_types), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:3:1, endln:10:9
      |vpiName:access_t
      |vpiTypespecMember:
      \_TypespecMember: (read_count), line:7:18, endln:7:28
        |vpiParent:
        \_StructTypespec: (access_t), line:5:11, endln:8:4
        |vpiName:read_count
        |vpiTypespec:
        \_RefTypespec: (uvm_pkg::uvm_resource_types::access_t::read_count)
          |vpiParent:
          \_TypespecMember: (read_count), line:7:18, endln:7:28
          |vpiFullName:uvm_pkg::uvm_resource_types::access_t::read_count
          |vpiActual:
          \_IntTypespec: , line:7:5, endln:7:17
        |vpiRefFile:${SURELOG_DIR}/tests/IOClassStruct/dut.sv
        |vpiRefLineNo:7
        |vpiRefColumnNo:5
        |vpiRefEndLineNo:7
        |vpiRefEndColumnNo:17
\_weaklyReferenced:
\_StructTypespec: (access_t), line:5:11, endln:8:4
  |vpiParent:
  \_ClassDefn: (uvm_pkg::uvm_resource_types), file:${SURELOG_DIR}/tests/IOClassStruct/dut.sv, line:3:1, endln:10:9
  |vpiName:access_t
  |vpiTypespecMember:
  \_TypespecMember: (read_count), line:7:18, endln:7:28
    |vpiParent:
    \_StructTypespec: (access_t), line:5:11, endln:8:4
    |vpiName:read_count
    |vpiTypespec:
    \_RefTypespec: (uvm_pkg::uvm_resource_types::access_t::read_count)
      |vpiParent:
      \_TypespecMember: (read_count), line:7:18, endln:7:28
      |vpiFullName:uvm_pkg::uvm_resource_types::access_t::read_count
      |vpiActual:
      \_IntTypespec: , line:7:5, endln:7:17
    |vpiRefFile:${SURELOG_DIR}/tests/IOClassStruct/dut.sv
    |vpiRefLineNo:7
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:7
    |vpiRefEndColumnNo:17
\_IntTypespec: , line:7:5, endln:7:17
  |vpiParent:
  \_TypespecMember: (read_count), line:7:18, endln:7:28
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/IOClassStruct/dut.sv:16:35: Non synthesizable construct, access_record
[LINT]: ${SURELOG_DIR}/tests/IOClassStruct/dut.sv:16:35: Non synthesizable construct, access_record
[LINT]: ${SURELOG_DIR}/tests/IOClassStruct/dut.sv:12:1: Non synthesizable construct, uvm_resource_base
[LINT]: ${SURELOG_DIR}/tests/IOClassStruct/dut.sv:3:1: Non synthesizable construct, uvm_resource_types
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/IOClassStruct/dut.sv | ${SURELOG_DIR}/build/regression/IOClassStruct/roundtrip/dut_000.sv | 15 | 30 |
============================== End RoundTrip Results ==============================
