// Seed: 1339630775
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9
);
  wire id_11;
  assign id_2 = id_3 == 1;
  wire id_12;
  assign id_11 = id_12;
endmodule
module module_1 (
    input  wire  id_0,
    output tri0  id_1,
    output logic id_2,
    input  tri0  id_3
);
  always @(posedge id_3 / 1 == 1) id_2 <= #1 1;
  module_0(
      id_3, id_0, id_1, id_3, id_3, id_3, id_3, id_3, id_3, id_0
  );
endmodule
