axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Uczelnia/Vivado/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
xpm_VCOMP.vhd,vhdl,xpm,D:/Uczelnia/Vivado/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axis_infrastructure_v1_1_vl_rfs.v,verilog,axis_infrastructure_v1_1_0,../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi4stream_vip_0_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi4stream_vip_0_0/sim/design_1_axi4stream_vip_0_0_pkg.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axi4stream_vip_v1_1_vl_rfs.sv,systemverilog,axi4stream_vip_v1_1_5,../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/1a35/hdl/axi4stream_vip_v1_1_vl_rfs.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi4stream_vip_0_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi4stream_vip_0_0/sim/design_1_axi4stream_vip_0_0.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
FIFO.v,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/01cc/FIFO.v,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_AXI_FIFO_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_AXI_FIFO_0_0/sim/design_1_AXI_FIFO_0_0.v,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi4stream_vip_1_1_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi4stream_vip_1_1/sim/design_1_axi4stream_vip_1_1_pkg.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi4stream_vip_1_1.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi4stream_vip_1_1/sim/design_1_axi4stream_vip_1_1.sv,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
