INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/imports/new/div59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div59
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/imports/new/bcdto7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/imports/new/slow_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/imports/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/clk10hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk10hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/SegMgmt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegMgmt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/clk_div_5M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_5M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/CountDownTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountDownTime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/IncrementTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncrementTime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/EggsD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EggsD
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/EggsD.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK1HZ is not allowed [C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/EggsD.v:44]
INFO: [VRFC 10-2458] undeclared symbol CLK100HZ, assumed default net type wire [C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/EggsD.v:58]
WARNING: [VRFC 10-1315] redeclaration of ansi port set_min is not allowed [C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sources_1/new/EggsD.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.srcs/sim_1/imports/Downloads/Egg_TimerTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Egg_TimerTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/nelso/OneDrive/Documents/GitHub/Egg-Timer/EggsD.sim/sim_1/behav/glbl.v:6]
