

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Sat Nov  6 09:15:20 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        VIP
* Solution:       VIP
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.468|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077921|  2077921|  2077921|  2077921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + loop_width  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i1"   --->   Operation 7 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "store i1 true, i1* %tmp_user_V" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 13 [1/1] (0.87ns)   --->   "br label %0" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %._crit_edge ], [ %i_V, %loop_height_end ]"   --->   Operation 14 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.07ns)   --->   "%icmp_ln125 = icmp eq i11 %t_V, -968" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 15 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.35ns)   --->   "%i_V = add i11 %t_V, 1" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 17 'add' 'i_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %2, label %loop_height_begin" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str15) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 20 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "br label %1" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 21 'br' <Predicate = (!icmp_ln125)> <Delay = 0.87>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 22 'ret' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_begin ]"   --->   Operation 23 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.07ns)   --->   "%icmp_ln126 = icmp eq i11 %t_V_1, -128" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 24 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 25 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.35ns)   --->   "%j_V = add i11 %t_V_1, 1" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 26 'add' 'j_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %loop_height_end, label %loop_width_begin" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.07ns)   --->   "%axi_last_V = icmp eq i11 %t_V_1, -129" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 28 'icmp' 'axi_last_V' <Predicate = (!icmp_ln126)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.46>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i1* %tmp_user_V" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 29 'load' 'tmp_user_V_load' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 30 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 31 'specprotocol' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.46ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 32 'read' 'tmp_3' <Predicate = (!icmp_ln126)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (2.46ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 33 'read' 'tmp_4' <Predicate = (!icmp_ln126)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (2.46ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 34 'read' 'tmp' <Predicate = (!icmp_ln126)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_2)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 35 'specregionend' 'empty' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp, i8 %tmp_4, i8 %tmp_3)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:78->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143]   --->   Operation 36 'bitconcatenate' 'tmp_data_V' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 37 'write' <Predicate = (!icmp_ln126)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 38 [1/1] (0.87ns)   --->   "store i1 false, i1* %tmp_user_V" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 38 'store' <Predicate = (!icmp_ln126)> <Delay = 0.87>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str16) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 40 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:128]   --->   Operation 41 'specpipeline' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 42 'write' <Predicate = (!icmp_ln126)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_1)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:147]   --->   Operation 43 'specregionend' 'empty_31' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 44 'br' <Predicate = (!icmp_ln126)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_s)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:148]   --->   Operation 45 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br label %0" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_user_V            (alloca           ) [ 0111111]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln125           (store            ) [ 0000000]
br_ln125              (br               ) [ 0111111]
t_V                   (phi              ) [ 0010000]
icmp_ln125            (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
i_V                   (add              ) [ 0111111]
br_ln125              (br               ) [ 0000000]
specloopname_ln125    (specloopname     ) [ 0000000]
tmp_s                 (specregionbegin  ) [ 0001111]
br_ln126              (br               ) [ 0011111]
ret_ln0               (ret              ) [ 0000000]
t_V_1                 (phi              ) [ 0001000]
icmp_ln126            (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
j_V                   (add              ) [ 0011111]
br_ln126              (br               ) [ 0000000]
axi_last_V            (icmp             ) [ 0001110]
tmp_user_V_load       (load             ) [ 0001010]
tmp_2                 (specregionbegin  ) [ 0000000]
specprotocol_ln676    (specprotocol     ) [ 0000000]
tmp_3                 (read             ) [ 0000000]
tmp_4                 (read             ) [ 0000000]
tmp                   (read             ) [ 0000000]
empty                 (specregionend    ) [ 0000000]
tmp_data_V            (bitconcatenate   ) [ 0001010]
store_ln126           (store            ) [ 0000000]
specloopname_ln126    (specloopname     ) [ 0000000]
tmp_1                 (specregionbegin  ) [ 0000000]
specpipeline_ln128    (specpipeline     ) [ 0000000]
write_ln146           (write            ) [ 0000000]
empty_31              (specregionend    ) [ 0000000]
br_ln126              (br               ) [ 0011111]
empty_32              (specregionend    ) [ 0000000]
br_ln125              (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_user_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_3_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_4_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="0" index="3" bw="3" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="0" index="8" bw="24" slack="0"/>
<pin id="118" dir="0" index="9" bw="1" slack="0"/>
<pin id="119" dir="0" index="10" bw="1" slack="0"/>
<pin id="120" dir="0" index="11" bw="1" slack="0"/>
<pin id="121" dir="0" index="12" bw="1" slack="1"/>
<pin id="122" dir="0" index="13" bw="1" slack="0"/>
<pin id="123" dir="0" index="14" bw="1" slack="0"/>
<pin id="124" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln146/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="t_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="1"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="t_V_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="t_V_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="1"/>
<pin id="150" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="t_V_1_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln125_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln125_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln126_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="axi_last_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_user_V_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="3"/>
<pin id="196" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_data_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="3" bw="8" slack="0"/>
<pin id="203" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln126_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="3"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_user_V_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="221" class="1005" name="icmp_ln125_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="230" class="1005" name="icmp_ln126_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln126 "/>
</bind>
</comp>

<comp id="234" class="1005" name="j_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="239" class="1005" name="axi_last_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_user_V_load_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_load "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_data_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="1"/>
<pin id="251" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="108" pin=13"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="108" pin=14"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="141" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="141" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="152" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="152" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="152" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="102" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="96" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="90" pin="2"/><net_sink comp="198" pin=3"/></net>

<net id="208"><net_src comp="198" pin="4"/><net_sink comp="108" pin=8"/></net>

<net id="213"><net_src comp="80" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="86" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="224"><net_src comp="164" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="170" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="233"><net_src comp="176" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="182" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="242"><net_src comp="188" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="247"><net_src comp="194" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="252"><net_src comp="198" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="108" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {5 }
	Port: AXI_video_strm_V_keep_V | {5 }
	Port: AXI_video_strm_V_strb_V | {5 }
	Port: AXI_video_strm_V_user_V | {5 }
	Port: AXI_video_strm_V_last_V | {5 }
	Port: AXI_video_strm_V_id_V | {5 }
	Port: AXI_video_strm_V_dest_V | {5 }
 - Input state : 
	Port: Mat2AXIvideo : img_data_stream_0_V | {4 }
	Port: Mat2AXIvideo : img_data_stream_1_V | {4 }
	Port: Mat2AXIvideo : img_data_stream_2_V | {4 }
  - Chain level:
	State 1
		store_ln125 : 1
	State 2
		icmp_ln125 : 1
		i_V : 1
		br_ln125 : 2
	State 3
		icmp_ln126 : 1
		j_V : 1
		br_ln126 : 2
		axi_last_V : 1
	State 4
		empty : 1
		write_ln146 : 1
	State 5
		empty_31 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          | icmp_ln125_fu_164 |    0    |    13   |
|   icmp   | icmp_ln126_fu_176 |    0    |    13   |
|          | axi_last_V_fu_188 |    0    |    13   |
|----------|-------------------|---------|---------|
|    add   |     i_V_fu_170    |    0    |    18   |
|          |     j_V_fu_182    |    0    |    18   |
|----------|-------------------|---------|---------|
|          |  tmp_3_read_fu_90 |    0    |    0    |
|   read   |  tmp_4_read_fu_96 |    0    |    0    |
|          |  tmp_read_fu_102  |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_108 |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate| tmp_data_V_fu_198 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    75   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   axi_last_V_reg_239  |    1   |
|      i_V_reg_225      |   11   |
|   icmp_ln125_reg_221  |    1   |
|   icmp_ln126_reg_230  |    1   |
|      j_V_reg_234      |   11   |
|     t_V_1_reg_148     |   11   |
|      t_V_reg_137      |   11   |
|   tmp_data_V_reg_249  |   24   |
|tmp_user_V_load_reg_244|    1   |
|   tmp_user_V_reg_214  |    1   |
+-----------------------+--------+
|         Total         |   73   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p8  |   2  |  24  |   48   ||    9    |
| grp_write_fu_108 |  p11 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   50   ||  1.744  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   75   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   73   |   93   |
+-----------+--------+--------+--------+
