
../repos/coreutils/src/base64:     file format elf32-littlearm


Disassembly of section .init:

00010e60 <.init>:
   10e60:	push	{r3, lr}
   10e64:	bl	11144 <__assert_fail@plt+0x48>
   10e68:	pop	{r3, pc}

Disassembly of section .plt:

00010e6c <calloc@plt-0x14>:
   10e6c:	push	{lr}		; (str lr, [sp, #-4]!)
   10e70:	ldr	lr, [pc, #4]	; 10e7c <calloc@plt-0x4>
   10e74:	add	lr, pc, lr
   10e78:	ldr	pc, [lr, #8]!
   10e7c:	andeq	r6, r1, r4, lsl #3

00010e80 <calloc@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #90112	; 0x16000
   10e88:	ldr	pc, [ip, #388]!	; 0x184

00010e8c <fputs_unlocked@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #90112	; 0x16000
   10e94:	ldr	pc, [ip, #380]!	; 0x17c

00010e98 <raise@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #90112	; 0x16000
   10ea0:	ldr	pc, [ip, #372]!	; 0x174

00010ea4 <strcmp@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #90112	; 0x16000
   10eac:	ldr	pc, [ip, #364]!	; 0x16c

00010eb0 <posix_fadvise64@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #90112	; 0x16000
   10eb8:	ldr	pc, [ip, #356]!	; 0x164

00010ebc <fflush@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #90112	; 0x16000
   10ec4:	ldr	pc, [ip, #348]!	; 0x15c

00010ec8 <memmove@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #90112	; 0x16000
   10ed0:	ldr	pc, [ip, #340]!	; 0x154

00010ed4 <free@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #90112	; 0x16000
   10edc:	ldr	pc, [ip, #332]!	; 0x14c

00010ee0 <_exit@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #90112	; 0x16000
   10ee8:	ldr	pc, [ip, #324]!	; 0x144

00010eec <memcpy@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #90112	; 0x16000
   10ef4:	ldr	pc, [ip, #316]!	; 0x13c

00010ef8 <mbsinit@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #90112	; 0x16000
   10f00:	ldr	pc, [ip, #308]!	; 0x134

00010f04 <fwrite_unlocked@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #90112	; 0x16000
   10f0c:	ldr	pc, [ip, #300]!	; 0x12c

00010f10 <memcmp@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #90112	; 0x16000
   10f18:	ldr	pc, [ip, #292]!	; 0x124

00010f1c <fputc_unlocked@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #90112	; 0x16000
   10f24:	ldr	pc, [ip, #284]!	; 0x11c

00010f28 <dcgettext@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #90112	; 0x16000
   10f30:	ldr	pc, [ip, #276]!	; 0x114

00010f34 <realloc@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #90112	; 0x16000
   10f3c:	ldr	pc, [ip, #268]!	; 0x10c

00010f40 <textdomain@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #90112	; 0x16000
   10f48:	ldr	pc, [ip, #260]!	; 0x104

00010f4c <iswprint@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #90112	; 0x16000
   10f54:	ldr	pc, [ip, #252]!	; 0xfc

00010f58 <lseek64@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #90112	; 0x16000
   10f60:	ldr	pc, [ip, #244]!	; 0xf4

00010f64 <__ctype_get_mb_cur_max@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #90112	; 0x16000
   10f6c:	ldr	pc, [ip, #236]!	; 0xec

00010f70 <__fpending@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #90112	; 0x16000
   10f78:	ldr	pc, [ip, #228]!	; 0xe4

00010f7c <ferror_unlocked@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #90112	; 0x16000
   10f84:	ldr	pc, [ip, #220]!	; 0xdc

00010f88 <mbrtowc@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #90112	; 0x16000
   10f90:	ldr	pc, [ip, #212]!	; 0xd4

00010f94 <error@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #90112	; 0x16000
   10f9c:	ldr	pc, [ip, #204]!	; 0xcc

00010fa0 <malloc@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #90112	; 0x16000
   10fa8:	ldr	pc, [ip, #196]!	; 0xc4

00010fac <__libc_start_main@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #90112	; 0x16000
   10fb4:	ldr	pc, [ip, #188]!	; 0xbc

00010fb8 <__freading@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #90112	; 0x16000
   10fc0:	ldr	pc, [ip, #180]!	; 0xb4

00010fc4 <__gmon_start__@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #90112	; 0x16000
   10fcc:	ldr	pc, [ip, #172]!	; 0xac

00010fd0 <getopt_long@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #90112	; 0x16000
   10fd8:	ldr	pc, [ip, #164]!	; 0xa4

00010fdc <__ctype_b_loc@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #90112	; 0x16000
   10fe4:	ldr	pc, [ip, #156]!	; 0x9c

00010fe8 <exit@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #90112	; 0x16000
   10ff0:	ldr	pc, [ip, #148]!	; 0x94

00010ff4 <strlen@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #90112	; 0x16000
   10ffc:	ldr	pc, [ip, #140]!	; 0x8c

00011000 <strchr@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #90112	; 0x16000
   11008:	ldr	pc, [ip, #132]!	; 0x84

0001100c <__errno_location@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #90112	; 0x16000
   11014:	ldr	pc, [ip, #124]!	; 0x7c

00011018 <__cxa_atexit@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #90112	; 0x16000
   11020:	ldr	pc, [ip, #116]!	; 0x74

00011024 <memset@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #90112	; 0x16000
   1102c:	ldr	pc, [ip, #108]!	; 0x6c

00011030 <__printf_chk@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #90112	; 0x16000
   11038:	ldr	pc, [ip, #100]!	; 0x64

0001103c <fileno@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #90112	; 0x16000
   11044:	ldr	pc, [ip, #92]!	; 0x5c

00011048 <__fprintf_chk@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #90112	; 0x16000
   11050:	ldr	pc, [ip, #84]!	; 0x54

00011054 <memchr@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #90112	; 0x16000
   1105c:	ldr	pc, [ip, #76]!	; 0x4c

00011060 <strtoimax@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #90112	; 0x16000
   11068:	ldr	pc, [ip, #68]!	; 0x44

0001106c <fclose@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #90112	; 0x16000
   11074:	ldr	pc, [ip, #60]!	; 0x3c

00011078 <fseeko64@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #90112	; 0x16000
   11080:	ldr	pc, [ip, #52]!	; 0x34

00011084 <setlocale@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #90112	; 0x16000
   1108c:	ldr	pc, [ip, #44]!	; 0x2c

00011090 <strrchr@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #90112	; 0x16000
   11098:	ldr	pc, [ip, #36]!	; 0x24

0001109c <nl_langinfo@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #90112	; 0x16000
   110a4:	ldr	pc, [ip, #28]!

000110a8 <fopen64@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #90112	; 0x16000
   110b0:	ldr	pc, [ip, #20]!

000110b4 <bindtextdomain@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #90112	; 0x16000
   110bc:	ldr	pc, [ip, #12]!

000110c0 <fread_unlocked@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #90112	; 0x16000
   110c8:	ldr	pc, [ip, #4]!

000110cc <fputs@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #86016	; 0x15000
   110d4:	ldr	pc, [ip, #4092]!	; 0xffc

000110d8 <strncmp@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #86016	; 0x15000
   110e0:	ldr	pc, [ip, #4084]!	; 0xff4

000110e4 <abort@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #86016	; 0x15000
   110ec:	ldr	pc, [ip, #4076]!	; 0xfec

000110f0 <feof_unlocked@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #86016	; 0x15000
   110f8:	ldr	pc, [ip, #4068]!	; 0xfe4

000110fc <__assert_fail@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #86016	; 0x15000
   11104:	ldr	pc, [ip, #4060]!	; 0xfdc

Disassembly of section .text:

00011108 <.text>:
   11108:	mov	fp, #0
   1110c:	mov	lr, #0
   11110:	pop	{r1}		; (ldr r1, [sp], #4)
   11114:	mov	r2, sp
   11118:	push	{r2}		; (str r2, [sp, #-4]!)
   1111c:	push	{r0}		; (str r0, [sp, #-4]!)
   11120:	ldr	ip, [pc, #16]	; 11138 <__assert_fail@plt+0x3c>
   11124:	push	{ip}		; (str ip, [sp, #-4]!)
   11128:	ldr	r0, [pc, #12]	; 1113c <__assert_fail@plt+0x40>
   1112c:	ldr	r3, [pc, #12]	; 11140 <__assert_fail@plt+0x44>
   11130:	bl	10fac <__libc_start_main@plt>
   11134:	bl	110e4 <abort@plt>
   11138:	andeq	r5, r1, r8, asr r6
   1113c:	andeq	r1, r1, r0, lsr #9
   11140:	strdeq	r5, [r1], -r8
   11144:	ldr	r3, [pc, #20]	; 11160 <__assert_fail@plt+0x64>
   11148:	ldr	r2, [pc, #20]	; 11164 <__assert_fail@plt+0x68>
   1114c:	add	r3, pc, r3
   11150:	ldr	r2, [r3, r2]
   11154:	cmp	r2, #0
   11158:	bxeq	lr
   1115c:	b	10fc4 <__gmon_start__@plt>
   11160:	andeq	r5, r1, ip, lsr #29
   11164:	andeq	r0, r0, r4, ror #1
   11168:	ldr	r0, [pc, #24]	; 11188 <__assert_fail@plt+0x8c>
   1116c:	ldr	r3, [pc, #24]	; 1118c <__assert_fail@plt+0x90>
   11170:	cmp	r3, r0
   11174:	bxeq	lr
   11178:	ldr	r3, [pc, #16]	; 11190 <__assert_fail@plt+0x94>
   1117c:	cmp	r3, #0
   11180:	bxeq	lr
   11184:	bx	r3
   11188:	andeq	r7, r2, r8, lsr r1
   1118c:	andeq	r7, r2, r8, lsr r1
   11190:	andeq	r0, r0, r0
   11194:	ldr	r0, [pc, #36]	; 111c0 <__assert_fail@plt+0xc4>
   11198:	ldr	r1, [pc, #36]	; 111c4 <__assert_fail@plt+0xc8>
   1119c:	sub	r1, r1, r0
   111a0:	asr	r1, r1, #2
   111a4:	add	r1, r1, r1, lsr #31
   111a8:	asrs	r1, r1, #1
   111ac:	bxeq	lr
   111b0:	ldr	r3, [pc, #16]	; 111c8 <__assert_fail@plt+0xcc>
   111b4:	cmp	r3, #0
   111b8:	bxeq	lr
   111bc:	bx	r3
   111c0:	andeq	r7, r2, r8, lsr r1
   111c4:	andeq	r7, r2, r8, lsr r1
   111c8:	andeq	r0, r0, r0
   111cc:	push	{r4, lr}
   111d0:	ldr	r4, [pc, #24]	; 111f0 <__assert_fail@plt+0xf4>
   111d4:	ldrb	r3, [r4]
   111d8:	cmp	r3, #0
   111dc:	popne	{r4, pc}
   111e0:	bl	11168 <__assert_fail@plt+0x6c>
   111e4:	mov	r3, #1
   111e8:	strb	r3, [r4]
   111ec:	pop	{r4, pc}
   111f0:	andeq	r7, r2, ip, asr r1
   111f4:	b	11194 <__assert_fail@plt+0x98>
   111f8:	push	{fp, lr}
   111fc:	mov	fp, sp
   11200:	sub	sp, sp, #56	; 0x38
   11204:	mov	r8, r0
   11208:	cmp	r0, #0
   1120c:	bne	11460 <__assert_fail@plt+0x364>
   11210:	movw	r1, #22187	; 0x56ab
   11214:	mov	r0, #0
   11218:	mov	r2, #5
   1121c:	movt	r1, #1
   11220:	bl	10f28 <dcgettext@plt>
   11224:	mov	r1, r0
   11228:	movw	r0, #29032	; 0x7168
   1122c:	movt	r0, #2
   11230:	ldr	r2, [r0]
   11234:	mov	r0, #1
   11238:	bl	11030 <__printf_chk@plt>
   1123c:	movw	r1, #22217	; 0x56c9
   11240:	mov	r0, #0
   11244:	mov	r2, #5
   11248:	movt	r1, #1
   1124c:	bl	10f28 <dcgettext@plt>
   11250:	mov	r1, r0
   11254:	mov	r0, #1
   11258:	mov	r2, #64	; 0x40
   1125c:	bl	11030 <__printf_chk@plt>
   11260:	movw	r1, #23007	; 0x59df
   11264:	mov	r0, #0
   11268:	mov	r2, #5
   1126c:	movt	r1, #1
   11270:	bl	10f28 <dcgettext@plt>
   11274:	movw	r9, #29012	; 0x7154
   11278:	movt	r9, #2
   1127c:	ldr	r1, [r9]
   11280:	bl	10e8c <fputs_unlocked@plt>
   11284:	movw	r1, #23063	; 0x5a17
   11288:	mov	r0, #0
   1128c:	mov	r2, #5
   11290:	movt	r1, #1
   11294:	bl	10f28 <dcgettext@plt>
   11298:	ldr	r1, [r9]
   1129c:	bl	10e8c <fputs_unlocked@plt>
   112a0:	movw	r1, #22287	; 0x570f
   112a4:	mov	r0, #0
   112a8:	mov	r2, #5
   112ac:	movt	r1, #1
   112b0:	bl	10f28 <dcgettext@plt>
   112b4:	ldr	r1, [r9]
   112b8:	bl	10e8c <fputs_unlocked@plt>
   112bc:	movw	r1, #22529	; 0x5801
   112c0:	mov	r0, #0
   112c4:	mov	r2, #5
   112c8:	movt	r1, #1
   112cc:	bl	10f28 <dcgettext@plt>
   112d0:	ldr	r1, [r9]
   112d4:	bl	10e8c <fputs_unlocked@plt>
   112d8:	movw	r1, #22574	; 0x582e
   112dc:	mov	r0, #0
   112e0:	mov	r2, #5
   112e4:	movt	r1, #1
   112e8:	bl	10f28 <dcgettext@plt>
   112ec:	ldr	r1, [r9]
   112f0:	bl	10e8c <fputs_unlocked@plt>
   112f4:	movw	r1, #22628	; 0x5864
   112f8:	mov	r0, #0
   112fc:	mov	r2, #5
   11300:	movt	r1, #1
   11304:	bl	10f28 <dcgettext@plt>
   11308:	movw	r5, #22896	; 0x5970
   1130c:	mov	r1, r0
   11310:	mov	r0, #1
   11314:	movt	r5, #1
   11318:	mov	r2, r5
   1131c:	mov	r3, r5
   11320:	bl	11030 <__printf_chk@plt>
   11324:	movw	ip, #23648	; 0x5c60
   11328:	mov	r6, sp
   1132c:	movt	ip, #1
   11330:	mov	r1, r6
   11334:	ldm	ip!, {r2, r3, r4, r7}
   11338:	stmia	r1!, {r2, r3, r4, r7}
   1133c:	ldm	ip!, {r0, r2, r3, r4, r7}
   11340:	stmia	r1!, {r0, r2, r3, r4, r7}
   11344:	ldm	ip, {r0, r2, r3, r4, r7}
   11348:	stm	r1, {r0, r2, r3, r4, r7}
   1134c:	movw	r1, #23138	; 0x5a62
   11350:	movt	r1, #1
   11354:	mov	r0, r5
   11358:	bl	10ea4 <strcmp@plt>
   1135c:	cmp	r0, #0
   11360:	ldrne	r1, [r6, #8]!
   11364:	cmpne	r1, #0
   11368:	bne	11354 <__assert_fail@plt+0x258>
   1136c:	ldr	r6, [r6, #4]
   11370:	movw	r1, #23233	; 0x5ac1
   11374:	mov	r0, #0
   11378:	mov	r2, #5
   1137c:	movt	r1, #1
   11380:	bl	10f28 <dcgettext@plt>
   11384:	movw	r2, #22957	; 0x59ad
   11388:	movw	r3, #23256	; 0x5ad8
   1138c:	mov	r1, r0
   11390:	mov	r0, #1
   11394:	movt	r2, #1
   11398:	movt	r3, #1
   1139c:	bl	11030 <__printf_chk@plt>
   113a0:	cmp	r6, #0
   113a4:	mov	r0, #5
   113a8:	mov	r1, #0
   113ac:	moveq	r6, r5
   113b0:	bl	11084 <setlocale@plt>
   113b4:	cmp	r0, #0
   113b8:	beq	113f0 <__assert_fail@plt+0x2f4>
   113bc:	movw	r1, #23296	; 0x5b00
   113c0:	mov	r2, #3
   113c4:	movt	r1, #1
   113c8:	bl	110d8 <strncmp@plt>
   113cc:	cmp	r0, #0
   113d0:	beq	113f0 <__assert_fail@plt+0x2f4>
   113d4:	movw	r1, #23300	; 0x5b04
   113d8:	mov	r0, #0
   113dc:	mov	r2, #5
   113e0:	movt	r1, #1
   113e4:	bl	10f28 <dcgettext@plt>
   113e8:	ldr	r1, [r9]
   113ec:	bl	10e8c <fputs_unlocked@plt>
   113f0:	movw	r1, #23371	; 0x5b4b
   113f4:	mov	r0, #0
   113f8:	mov	r2, #5
   113fc:	movt	r1, #1
   11400:	bl	10f28 <dcgettext@plt>
   11404:	movw	r2, #23256	; 0x5ad8
   11408:	mov	r1, r0
   1140c:	mov	r0, #1
   11410:	mov	r3, r5
   11414:	movt	r2, #1
   11418:	bl	11030 <__printf_chk@plt>
   1141c:	movw	r1, #23398	; 0x5b66
   11420:	mov	r0, #0
   11424:	mov	r2, #5
   11428:	movt	r1, #1
   1142c:	bl	10f28 <dcgettext@plt>
   11430:	movw	r3, #23448	; 0x5b98
   11434:	mov	r1, r0
   11438:	movw	r0, #23166	; 0x5a7e
   1143c:	cmp	r6, r5
   11440:	mov	r2, r6
   11444:	movt	r0, #1
   11448:	movt	r3, #1
   1144c:	moveq	r3, r0
   11450:	mov	r0, #1
   11454:	bl	11030 <__printf_chk@plt>
   11458:	mov	r0, r8
   1145c:	bl	10fe8 <exit@plt>
   11460:	movw	r0, #29000	; 0x7148
   11464:	movw	r1, #22148	; 0x5684
   11468:	mov	r2, #5
   1146c:	movt	r0, #2
   11470:	movt	r1, #1
   11474:	ldr	r5, [r0]
   11478:	mov	r0, #0
   1147c:	bl	10f28 <dcgettext@plt>
   11480:	mov	r2, r0
   11484:	movw	r0, #29032	; 0x7168
   11488:	mov	r1, #1
   1148c:	movt	r0, #2
   11490:	ldr	r3, [r0]
   11494:	mov	r0, r5
   11498:	bl	11048 <__fprintf_chk@plt>
   1149c:	b	11458 <__assert_fail@plt+0x35c>
   114a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114a4:	add	fp, sp, #28
   114a8:	sub	sp, sp, #28
   114ac:	mov	r5, r0
   114b0:	ldr	r0, [r1]
   114b4:	mov	r4, r1
   114b8:	bl	125d4 <__assert_fail@plt+0x14d8>
   114bc:	movw	r1, #23448	; 0x5b98
   114c0:	mov	r0, #6
   114c4:	movt	r1, #1
   114c8:	bl	11084 <setlocale@plt>
   114cc:	movw	r6, #22961	; 0x59b1
   114d0:	movw	r1, #22903	; 0x5977
   114d4:	movt	r6, #1
   114d8:	movt	r1, #1
   114dc:	mov	r0, r6
   114e0:	bl	110b4 <bindtextdomain@plt>
   114e4:	mov	r0, r6
   114e8:	bl	10f40 <textdomain@plt>
   114ec:	movw	r0, #8936	; 0x22e8
   114f0:	movt	r0, #1
   114f4:	bl	1565c <__assert_fail@plt+0x4560>
   114f8:	movw	r9, #22927	; 0x598f
   114fc:	movw	r7, #23552	; 0x5c00
   11500:	mov	r6, #76	; 0x4c
   11504:	mov	r8, #0
   11508:	mov	sl, #0
   1150c:	mov	r0, #0
   11510:	movt	r9, #1
   11514:	movt	r7, #1
   11518:	str	r0, [sp, #12]
   1151c:	b	11588 <__assert_fail@plt+0x48c>
   11520:	cmp	r0, #119	; 0x77
   11524:	bne	1167c <__assert_fail@plt+0x580>
   11528:	movw	r0, #29016	; 0x7158
   1152c:	movw	r1, #23448	; 0x5b98
   11530:	mov	r2, #10
   11534:	add	r3, sp, #16
   11538:	movt	r0, #2
   1153c:	movt	r1, #1
   11540:	ldr	r0, [r0]
   11544:	str	r1, [sp]
   11548:	mov	r1, #0
   1154c:	bl	14a60 <__assert_fail@plt+0x3964>
   11550:	cmp	r0, #1
   11554:	bhi	1174c <__assert_fail@plt+0x650>
   11558:	ldr	r1, [sp, #20]
   1155c:	cmn	r1, #1
   11560:	ble	1174c <__assert_fail@plt+0x650>
   11564:	ldr	r2, [sp, #16]
   11568:	mvn	r3, #-2147483648	; 0x80000000
   1156c:	subs	r3, r3, r2
   11570:	rscs	r1, r1, #0
   11574:	movwlt	r2, #0
   11578:	subs	r6, r0, #1
   1157c:	movne	r6, r2
   11580:	b	11588 <__assert_fail@plt+0x48c>
   11584:	mov	sl, #1
   11588:	mov	r0, r5
   1158c:	mov	r1, r4
   11590:	mov	r2, r9
   11594:	mov	r3, r7
   11598:	str	r8, [sp]
   1159c:	bl	10fd0 <getopt_long@plt>
   115a0:	cmp	r0, #99	; 0x63
   115a4:	ble	115c0 <__assert_fail@plt+0x4c4>
   115a8:	cmp	r0, #100	; 0x64
   115ac:	beq	11584 <__assert_fail@plt+0x488>
   115b0:	cmp	r0, #105	; 0x69
   115b4:	bne	11520 <__assert_fail@plt+0x424>
   115b8:	mov	r0, #1
   115bc:	b	11518 <__assert_fail@plt+0x41c>
   115c0:	cmn	r0, #3
   115c4:	beq	115d8 <__assert_fail@plt+0x4dc>
   115c8:	cmn	r0, #2
   115cc:	bne	11620 <__assert_fail@plt+0x524>
   115d0:	mov	r0, #0
   115d4:	bl	111f8 <__assert_fail@plt+0xfc>
   115d8:	movw	r0, #28912	; 0x70f0
   115dc:	movw	r2, #22971	; 0x59bb
   115e0:	mov	r1, #0
   115e4:	movt	r0, #2
   115e8:	movt	r2, #1
   115ec:	str	r1, [sp, #4]
   115f0:	movw	r1, #22896	; 0x5970
   115f4:	ldr	r3, [r0]
   115f8:	movw	r0, #29012	; 0x7154
   115fc:	str	r2, [sp]
   11600:	movw	r2, #22957	; 0x59ad
   11604:	movt	r1, #1
   11608:	movt	r0, #2
   1160c:	movt	r2, #1
   11610:	ldr	r0, [r0]
   11614:	bl	144c4 <__assert_fail@plt+0x33c8>
   11618:	mov	r0, #0
   1161c:	bl	10fe8 <exit@plt>
   11620:	cmn	r0, #1
   11624:	bne	1167c <__assert_fail@plt+0x580>
   11628:	movw	r7, #28992	; 0x7140
   1162c:	movt	r7, #2
   11630:	ldr	r0, [r7]
   11634:	sub	r1, r5, r0
   11638:	cmp	r1, #2
   1163c:	blt	11684 <__assert_fail@plt+0x588>
   11640:	movw	r1, #22987	; 0x59cb
   11644:	mov	r0, #0
   11648:	mov	r2, #5
   1164c:	movt	r1, #1
   11650:	bl	10f28 <dcgettext@plt>
   11654:	mov	r5, r0
   11658:	ldr	r0, [r7]
   1165c:	add	r0, r4, r0, lsl #2
   11660:	ldr	r0, [r0, #4]
   11664:	bl	13fd8 <__assert_fail@plt+0x2edc>
   11668:	mov	r3, r0
   1166c:	mov	r0, #0
   11670:	mov	r1, #0
   11674:	mov	r2, r5
   11678:	bl	10f94 <error@plt>
   1167c:	mov	r0, #1
   11680:	bl	111f8 <__assert_fail@plt+0xfc>
   11684:	cmp	r0, r5
   11688:	movw	r1, #24105	; 0x5e29
   1168c:	ldrlt	r4, [r4, r0, lsl #2]
   11690:	movt	r1, #1
   11694:	movwge	r4, #24105	; 0x5e29
   11698:	movtge	r4, #1
   1169c:	mov	r0, r4
   116a0:	bl	10ea4 <strcmp@plt>
   116a4:	cmp	r0, #0
   116a8:	bne	116bc <__assert_fail@plt+0x5c0>
   116ac:	movw	r0, #29008	; 0x7150
   116b0:	movt	r0, #2
   116b4:	ldr	r5, [r0]
   116b8:	b	11708 <__assert_fail@plt+0x60c>
   116bc:	movw	r1, #23004	; 0x59dc
   116c0:	mov	r0, r4
   116c4:	movt	r1, #1
   116c8:	bl	110a8 <fopen64@plt>
   116cc:	mov	r5, r0
   116d0:	cmp	r0, #0
   116d4:	bne	11708 <__assert_fail@plt+0x60c>
   116d8:	bl	1100c <__errno_location@plt>
   116dc:	ldr	r5, [r0]
   116e0:	mov	r0, #0
   116e4:	mov	r1, #3
   116e8:	mov	r2, r4
   116ec:	bl	13e44 <__assert_fail@plt+0x2d48>
   116f0:	movw	r2, #22936	; 0x5998
   116f4:	mov	r3, r0
   116f8:	mov	r0, #1
   116fc:	mov	r1, r5
   11700:	movt	r2, #1
   11704:	bl	10f94 <error@plt>
   11708:	mov	r0, r5
   1170c:	mov	r1, #2
   11710:	bl	123d4 <__assert_fail@plt+0x12d8>
   11714:	movw	r0, #29012	; 0x7154
   11718:	tst	sl, #1
   1171c:	movt	r0, #2
   11720:	ldr	r2, [r0]
   11724:	beq	1173c <__assert_fail@plt+0x640>
   11728:	ldr	r0, [sp, #12]
   1172c:	mov	r1, r4
   11730:	and	r3, r0, #1
   11734:	mov	r0, r5
   11738:	bl	11790 <__assert_fail@plt+0x694>
   1173c:	mov	r0, r5
   11740:	mov	r1, r4
   11744:	mov	r3, r6
   11748:	bl	11998 <__assert_fail@plt+0x89c>
   1174c:	movw	r1, #22939	; 0x599b
   11750:	mov	r0, #0
   11754:	mov	r2, #5
   11758:	movt	r1, #1
   1175c:	bl	10f28 <dcgettext@plt>
   11760:	mov	r4, r0
   11764:	movw	r0, #29016	; 0x7158
   11768:	movt	r0, #2
   1176c:	ldr	r0, [r0]
   11770:	bl	13fd8 <__assert_fail@plt+0x2edc>
   11774:	movw	r2, #22932	; 0x5994
   11778:	str	r0, [sp]
   1177c:	mov	r0, #1
   11780:	mov	r1, #0
   11784:	mov	r3, r4
   11788:	movt	r2, #1
   1178c:	bl	10f94 <error@plt>
   11790:	push	{fp, lr}
   11794:	mov	fp, sp
   11798:	sub	sp, sp, #32
   1179c:	mov	r8, r0
   117a0:	mov	r0, #4096	; 0x1000
   117a4:	stmib	sp, {r1, r2, r3}
   117a8:	bl	145cc <__assert_fail@plt+0x34d0>
   117ac:	mov	r4, r0
   117b0:	mov	r0, #3072	; 0xc00
   117b4:	bl	145cc <__assert_fail@plt+0x34d0>
   117b8:	mov	r9, r0
   117bc:	sub	r0, fp, #8
   117c0:	bl	11e8c <__assert_fail@plt+0xd90>
   117c4:	mov	sl, #0
   117c8:	str	r8, [sp, #16]
   117cc:	add	r5, r4, sl
   117d0:	rsb	r2, sl, #4096	; 0x1000
   117d4:	mov	r1, #1
   117d8:	mov	r3, r8
   117dc:	mov	r0, r5
   117e0:	bl	110c0 <fread_unlocked@plt>
   117e4:	mov	r8, r0
   117e8:	cmp	r0, #1
   117ec:	blt	1184c <__assert_fail@plt+0x750>
   117f0:	ldr	r0, [sp, #12]
   117f4:	cmp	r0, #0
   117f8:	beq	1184c <__assert_fail@plt+0x750>
   117fc:	mov	r6, #0
   11800:	add	r0, r6, sl
   11804:	ldrb	r7, [r4, r0]
   11808:	mov	r0, r7
   1180c:	bl	11e6c <__assert_fail@plt+0xd70>
   11810:	cmp	r0, #0
   11814:	bne	11838 <__assert_fail@plt+0x73c>
   11818:	cmp	r7, #61	; 0x3d
   1181c:	beq	11838 <__assert_fail@plt+0x73c>
   11820:	sub	r8, r8, #1
   11824:	add	r0, r5, r6
   11828:	sub	r2, r8, r6
   1182c:	add	r1, r0, #1
   11830:	bl	10ec8 <memmove@plt>
   11834:	b	1183c <__assert_fail@plt+0x740>
   11838:	add	r6, r6, #1
   1183c:	cmp	r8, #1
   11840:	blt	1184c <__assert_fail@plt+0x750>
   11844:	cmp	r6, r8
   11848:	blt	11800 <__assert_fail@plt+0x704>
   1184c:	ldr	r0, [sp, #16]
   11850:	bl	10f7c <ferror_unlocked@plt>
   11854:	cmp	r0, #0
   11858:	bne	11984 <__assert_fail@plt+0x888>
   1185c:	add	sl, r8, sl
   11860:	ldr	r8, [sp, #16]
   11864:	cmp	sl, #4096	; 0x1000
   11868:	bge	1187c <__assert_fail@plt+0x780>
   1186c:	mov	r0, r8
   11870:	bl	110f0 <feof_unlocked@plt>
   11874:	cmp	r0, #0
   11878:	beq	117cc <__assert_fail@plt+0x6d0>
   1187c:	mov	r0, r8
   11880:	bl	110f0 <feof_unlocked@plt>
   11884:	ldr	r5, [sp, #8]
   11888:	mov	r6, #0
   1188c:	cmp	r6, #1
   11890:	ldreq	r0, [fp, #-8]
   11894:	cmpeq	r0, #0
   11898:	beq	11914 <__assert_fail@plt+0x818>
   1189c:	mov	r0, #3072	; 0xc00
   118a0:	cmp	r6, #0
   118a4:	mov	r2, #0
   118a8:	mov	r1, r4
   118ac:	mov	r3, r9
   118b0:	str	r0, [fp, #-12]
   118b4:	sub	r0, fp, #12
   118b8:	moveq	r2, sl
   118bc:	str	r0, [sp]
   118c0:	sub	r0, fp, #8
   118c4:	bl	11e98 <__assert_fail@plt+0xd9c>
   118c8:	ldr	r2, [fp, #-12]
   118cc:	mov	r7, r0
   118d0:	mov	r0, r9
   118d4:	mov	r1, #1
   118d8:	mov	r3, r5
   118dc:	bl	10f04 <fwrite_unlocked@plt>
   118e0:	ldr	r1, [fp, #-12]
   118e4:	cmp	r0, r1
   118e8:	bcc	11934 <__assert_fail@plt+0x838>
   118ec:	cmp	r7, #0
   118f0:	beq	11960 <__assert_fail@plt+0x864>
   118f4:	mov	r0, r8
   118f8:	bl	110f0 <feof_unlocked@plt>
   118fc:	cmp	r0, #0
   11900:	mov	r0, #2
   11904:	add	r6, r6, #1
   11908:	movweq	r0, #1
   1190c:	cmp	r6, r0
   11910:	bcc	1188c <__assert_fail@plt+0x790>
   11914:	mov	r0, r8
   11918:	bl	110f0 <feof_unlocked@plt>
   1191c:	mov	sl, #0
   11920:	cmp	r0, #0
   11924:	beq	117cc <__assert_fail@plt+0x6d0>
   11928:	ldr	r1, [sp, #4]
   1192c:	mov	r0, r8
   11930:	bl	11b9c <__assert_fail@plt+0xaa0>
   11934:	bl	1100c <__errno_location@plt>
   11938:	ldr	r4, [r0]
   1193c:	movw	r1, #23500	; 0x5bcc
   11940:	movt	r1, #1
   11944:	mov	r0, #0
   11948:	mov	r2, #5
   1194c:	bl	10f28 <dcgettext@plt>
   11950:	mov	r2, r0
   11954:	mov	r0, #1
   11958:	mov	r1, r4
   1195c:	bl	10f94 <error@plt>
   11960:	movw	r1, #23512	; 0x5bd8
   11964:	mov	r0, #0
   11968:	mov	r2, #5
   1196c:	movt	r1, #1
   11970:	bl	10f28 <dcgettext@plt>
   11974:	mov	r2, r0
   11978:	mov	r0, #1
   1197c:	mov	r1, #0
   11980:	bl	10f94 <error@plt>
   11984:	bl	1100c <__errno_location@plt>
   11988:	ldr	r4, [r0]
   1198c:	movw	r1, #23489	; 0x5bc1
   11990:	movt	r1, #1
   11994:	b	11944 <__assert_fail@plt+0x848>
   11998:	push	{fp, lr}
   1199c:	mov	fp, sp
   119a0:	sub	sp, sp, #16
   119a4:	mov	r5, r0
   119a8:	mov	r0, #30720	; 0x7800
   119ac:	str	r3, [fp, #-4]
   119b0:	stm	sp, {r1, r2}
   119b4:	bl	145cc <__assert_fail@plt+0x34d0>
   119b8:	mov	r4, r0
   119bc:	mov	r0, #40960	; 0xa000
   119c0:	bl	145cc <__assert_fail@plt+0x34d0>
   119c4:	mov	r7, r0
   119c8:	mov	sl, #0
   119cc:	str	r0, [sp, #8]
   119d0:	mov	r6, #0
   119d4:	add	r0, r4, r6
   119d8:	rsb	r2, r6, #30720	; 0x7800
   119dc:	mov	r1, #1
   119e0:	mov	r3, r5
   119e4:	bl	110c0 <fread_unlocked@plt>
   119e8:	add	r6, r0, r6
   119ec:	mov	r0, r5
   119f0:	bl	110f0 <feof_unlocked@plt>
   119f4:	cmp	r0, #0
   119f8:	bne	11a14 <__assert_fail@plt+0x918>
   119fc:	mov	r0, r5
   11a00:	bl	10f7c <ferror_unlocked@plt>
   11a04:	cmp	r6, #30720	; 0x7800
   11a08:	bge	11a14 <__assert_fail@plt+0x918>
   11a0c:	cmp	r0, #0
   11a10:	beq	119d4 <__assert_fail@plt+0x8d8>
   11a14:	cmp	r6, #1
   11a18:	blt	11af0 <__assert_fail@plt+0x9f4>
   11a1c:	movw	r1, #21846	; 0x5556
   11a20:	add	r0, r6, #2
   11a24:	mov	r2, r7
   11a28:	movt	r1, #21845	; 0x5555
   11a2c:	smmul	r0, r0, r1
   11a30:	mov	r1, r6
   11a34:	add	r0, r0, r0, lsr #31
   11a38:	lsl	r8, r0, #2
   11a3c:	mov	r0, r4
   11a40:	mov	r3, r8
   11a44:	bl	11c2c <__assert_fail@plt+0xb30>
   11a48:	ldr	r0, [fp, #-4]
   11a4c:	cmp	r0, #0
   11a50:	beq	11acc <__assert_fail@plt+0x9d0>
   11a54:	mov	r7, #0
   11a58:	ldr	r0, [fp, #-4]
   11a5c:	sub	r9, r8, r7
   11a60:	sub	r0, r0, sl
   11a64:	cmp	r0, r9
   11a68:	movlt	r9, r0
   11a6c:	cmp	r9, #0
   11a70:	beq	11aa8 <__assert_fail@plt+0x9ac>
   11a74:	movw	r1, #29012	; 0x7154
   11a78:	ldr	r0, [sp, #8]
   11a7c:	mov	r2, r9
   11a80:	movt	r1, #2
   11a84:	ldr	r3, [r1]
   11a88:	mov	r1, #1
   11a8c:	add	r0, r0, r7
   11a90:	bl	10f04 <fwrite_unlocked@plt>
   11a94:	cmp	r0, r9
   11a98:	bcc	11b40 <__assert_fail@plt+0xa44>
   11a9c:	add	r7, r9, r7
   11aa0:	add	sl, r9, sl
   11aa4:	b	11ac0 <__assert_fail@plt+0x9c4>
   11aa8:	ldr	r1, [sp, #4]
   11aac:	mov	r0, #10
   11ab0:	bl	10f1c <fputc_unlocked@plt>
   11ab4:	mov	sl, #0
   11ab8:	cmn	r0, #1
   11abc:	beq	11b40 <__assert_fail@plt+0xa44>
   11ac0:	cmp	r7, r8
   11ac4:	blt	11a58 <__assert_fail@plt+0x95c>
   11ac8:	b	11af0 <__assert_fail@plt+0x9f4>
   11acc:	movw	r0, #29012	; 0x7154
   11ad0:	mov	r1, #1
   11ad4:	mov	r2, r8
   11ad8:	movt	r0, #2
   11adc:	ldr	r3, [r0]
   11ae0:	mov	r0, r7
   11ae4:	bl	10f04 <fwrite_unlocked@plt>
   11ae8:	cmp	r0, r8
   11aec:	bcc	11b40 <__assert_fail@plt+0xa44>
   11af0:	mov	r0, r5
   11af4:	bl	110f0 <feof_unlocked@plt>
   11af8:	ldr	r7, [sp, #8]
   11afc:	cmp	r0, #0
   11b00:	bne	11b18 <__assert_fail@plt+0xa1c>
   11b04:	mov	r0, r5
   11b08:	bl	10f7c <ferror_unlocked@plt>
   11b0c:	cmp	r6, #30720	; 0x7800
   11b10:	cmpeq	r0, #0
   11b14:	beq	119d0 <__assert_fail@plt+0x8d4>
   11b18:	ldr	r0, [fp, #-4]
   11b1c:	cmp	r0, #0
   11b20:	beq	11b6c <__assert_fail@plt+0xa70>
   11b24:	cmp	sl, #1
   11b28:	blt	11b6c <__assert_fail@plt+0xa70>
   11b2c:	ldr	r1, [sp, #4]
   11b30:	mov	r0, #10
   11b34:	bl	10f1c <fputc_unlocked@plt>
   11b38:	cmn	r0, #1
   11b3c:	bne	11b6c <__assert_fail@plt+0xa70>
   11b40:	bl	1100c <__errno_location@plt>
   11b44:	ldr	r4, [r0]
   11b48:	movw	r1, #23500	; 0x5bcc
   11b4c:	movt	r1, #1
   11b50:	mov	r0, #0
   11b54:	mov	r2, #5
   11b58:	bl	10f28 <dcgettext@plt>
   11b5c:	mov	r2, r0
   11b60:	mov	r0, #1
   11b64:	mov	r1, r4
   11b68:	bl	10f94 <error@plt>
   11b6c:	mov	r0, r5
   11b70:	bl	10f7c <ferror_unlocked@plt>
   11b74:	cmp	r0, #0
   11b78:	bne	11b88 <__assert_fail@plt+0xa8c>
   11b7c:	ldr	r1, [sp]
   11b80:	mov	r0, r5
   11b84:	bl	11b9c <__assert_fail@plt+0xaa0>
   11b88:	bl	1100c <__errno_location@plt>
   11b8c:	ldr	r4, [r0]
   11b90:	movw	r1, #23489	; 0x5bc1
   11b94:	movt	r1, #1
   11b98:	b	11b50 <__assert_fail@plt+0xa54>
   11b9c:	push	{fp, lr}
   11ba0:	mov	fp, sp
   11ba4:	mov	r5, r1
   11ba8:	bl	12410 <__assert_fail@plt+0x1314>
   11bac:	cmp	r0, #0
   11bb0:	bne	11bbc <__assert_fail@plt+0xac0>
   11bb4:	mov	r0, #0
   11bb8:	bl	10fe8 <exit@plt>
   11bbc:	movw	r1, #24105	; 0x5e29
   11bc0:	mov	r0, r5
   11bc4:	movt	r1, #1
   11bc8:	bl	10ea4 <strcmp@plt>
   11bcc:	mov	r6, r0
   11bd0:	bl	1100c <__errno_location@plt>
   11bd4:	ldr	r4, [r0]
   11bd8:	cmp	r6, #0
   11bdc:	bne	11c04 <__assert_fail@plt+0xb08>
   11be0:	movw	r1, #23526	; 0x5be6
   11be4:	mov	r0, #0
   11be8:	mov	r2, #5
   11bec:	movt	r1, #1
   11bf0:	bl	10f28 <dcgettext@plt>
   11bf4:	mov	r2, r0
   11bf8:	mov	r0, #1
   11bfc:	mov	r1, r4
   11c00:	bl	10f94 <error@plt>
   11c04:	mov	r0, #0
   11c08:	mov	r1, #3
   11c0c:	mov	r2, r5
   11c10:	bl	13e44 <__assert_fail@plt+0x2d48>
   11c14:	movw	r2, #22936	; 0x5998
   11c18:	mov	r3, r0
   11c1c:	mov	r0, #1
   11c20:	mov	r1, r4
   11c24:	movt	r2, #1
   11c28:	bl	10f94 <error@plt>
   11c2c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11c30:	add	fp, sp, #24
   11c34:	tst	r3, #3
   11c38:	bne	11cb0 <__assert_fail@plt+0xbb4>
   11c3c:	asr	r7, r3, #2
   11c40:	add	r7, r7, r7, lsl #1
   11c44:	cmp	r7, r1
   11c48:	bne	11cb0 <__assert_fail@plt+0xbb4>
   11c4c:	cmp	r1, #0
   11c50:	beq	11ccc <__assert_fail@plt+0xbd0>
   11c54:	movw	r3, #23719	; 0x5ca7
   11c58:	movt	r3, #1
   11c5c:	ldrb	r7, [r0]
   11c60:	subs	r1, r1, #3
   11c64:	ldrb	r6, [r3, r7, lsr #2]
   11c68:	strb	r6, [r2]
   11c6c:	ldrb	r6, [r0, #1]
   11c70:	lsr	r5, r6, #4
   11c74:	bfi	r5, r7, #4, #2
   11c78:	ldrb	r7, [r3, r5]
   11c7c:	strb	r7, [r2, #1]
   11c80:	ldrb	r7, [r0, #2]
   11c84:	add	r0, r0, #3
   11c88:	and	r5, r7, #63	; 0x3f
   11c8c:	lsr	r7, r7, #6
   11c90:	bfi	r7, r6, #2, #4
   11c94:	ldrb	r5, [r3, r5]
   11c98:	ldrb	r7, [r3, r7]
   11c9c:	strb	r5, [r2, #3]
   11ca0:	strb	r7, [r2, #2]
   11ca4:	add	r2, r2, #4
   11ca8:	bne	11c5c <__assert_fail@plt+0xb60>
   11cac:	b	11ccc <__assert_fail@plt+0xbd0>
   11cb0:	cmp	r1, #0
   11cb4:	cmpne	r3, #0
   11cb8:	bne	11cd0 <__assert_fail@plt+0xbd4>
   11cbc:	cmp	r3, #0
   11cc0:	beq	11ccc <__assert_fail@plt+0xbd0>
   11cc4:	mov	r0, #0
   11cc8:	strb	r0, [r2]
   11ccc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11cd0:	movw	r6, #23719	; 0x5ca7
   11cd4:	add	r0, r0, #1
   11cd8:	sub	ip, r3, #3
   11cdc:	sub	lr, r3, #2
   11ce0:	sub	r9, r3, #1
   11ce4:	sub	r8, r3, #4
   11ce8:	mov	r3, #0
   11cec:	movt	r6, #1
   11cf0:	ldrb	r4, [r0, #-1]
   11cf4:	mov	r7, r2
   11cf8:	cmp	r9, r3
   11cfc:	ldrb	r4, [r6, r4, lsr #2]
   11d00:	strb	r4, [r7, r3]!
   11d04:	beq	11ccc <__assert_fail@plt+0xbd0>
   11d08:	ldrb	r4, [r0, #-1]
   11d0c:	cmp	r1, #1
   11d10:	lsl	r5, r4, #4
   11d14:	mov	r4, #0
   11d18:	ldrbne	r4, [r0]
   11d1c:	lsrne	r4, r4, #4
   11d20:	cmp	lr, r3
   11d24:	add	r4, r4, r5
   11d28:	and	r4, r4, #63	; 0x3f
   11d2c:	ldrb	r4, [r6, r4]
   11d30:	strb	r4, [r7, #1]
   11d34:	beq	11ccc <__assert_fail@plt+0xbd0>
   11d38:	cmp	r1, #1
   11d3c:	beq	11d68 <__assert_fail@plt+0xc6c>
   11d40:	subs	r5, r1, #2
   11d44:	ldrb	r1, [r0]
   11d48:	ldrbne	r4, [r0, #1]
   11d4c:	lsl	r1, r1, #2
   11d50:	lsrne	r4, r4, #6
   11d54:	moveq	r4, #0
   11d58:	add	r1, r4, r1
   11d5c:	and	r1, r1, #63	; 0x3f
   11d60:	ldrb	r1, [r6, r1]
   11d64:	b	11d70 <__assert_fail@plt+0xc74>
   11d68:	mov	r1, #61	; 0x3d
   11d6c:	mov	r5, #0
   11d70:	cmp	ip, r3
   11d74:	strb	r1, [r7, #2]
   11d78:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   11d7c:	cmp	r5, #0
   11d80:	beq	11d94 <__assert_fail@plt+0xc98>
   11d84:	ldrb	r1, [r0, #1]
   11d88:	and	r1, r1, #63	; 0x3f
   11d8c:	ldrb	r1, [r6, r1]
   11d90:	b	11d98 <__assert_fail@plt+0xc9c>
   11d94:	mov	r1, #61	; 0x3d
   11d98:	cmp	r8, r3
   11d9c:	strb	r1, [r7, #3]
   11da0:	beq	11ccc <__assert_fail@plt+0xbd0>
   11da4:	subs	r1, r5, #1
   11da8:	add	r3, r3, #4
   11dac:	addne	r0, r0, #3
   11db0:	cmpne	r5, #0
   11db4:	bne	11cf0 <__assert_fail@plt+0xbf4>
   11db8:	add	r2, r2, r3
   11dbc:	b	11cc4 <__assert_fail@plt+0xbc8>
   11dc0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11dc4:	add	fp, sp, #24
   11dc8:	mov	r8, r0
   11dcc:	movw	r0, #21846	; 0x5556
   11dd0:	mov	r4, r1
   11dd4:	mov	r6, r2
   11dd8:	movt	r0, #21845	; 0x5555
   11ddc:	smmul	r0, r1, r0
   11de0:	add	r0, r0, r0, lsr #31
   11de4:	add	r1, r0, r0, lsl #1
   11de8:	subs	r1, r4, r1
   11dec:	addne	r0, r0, #1
   11df0:	cmn	r0, #1
   11df4:	ble	11e04 <__assert_fail@plt+0xd08>
   11df8:	cmn	r0, #-536870911	; 0xe0000001
   11dfc:	ble	11e18 <__assert_fail@plt+0xd1c>
   11e00:	b	11e54 <__assert_fail@plt+0xd58>
   11e04:	beq	11e18 <__assert_fail@plt+0xd1c>
   11e08:	mov	r1, #-2147483648	; 0x80000000
   11e0c:	sdiv	r1, r1, r0
   11e10:	cmp	r1, #4
   11e14:	blt	11e54 <__assert_fail@plt+0xd58>
   11e18:	cmn	r4, #1
   11e1c:	ble	11e54 <__assert_fail@plt+0xd58>
   11e20:	lsl	r7, r0, #2
   11e24:	orr	r5, r7, #1
   11e28:	mov	r0, r5
   11e2c:	bl	15120 <__assert_fail@plt+0x4024>
   11e30:	cmp	r0, #0
   11e34:	str	r0, [r6]
   11e38:	beq	11e64 <__assert_fail@plt+0xd68>
   11e3c:	mov	r2, r0
   11e40:	mov	r0, r8
   11e44:	mov	r1, r4
   11e48:	mov	r3, r5
   11e4c:	bl	11c2c <__assert_fail@plt+0xb30>
   11e50:	b	11e5c <__assert_fail@plt+0xd60>
   11e54:	mov	r7, #0
   11e58:	str	r7, [r6]
   11e5c:	mov	r0, r7
   11e60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11e64:	mov	r7, r5
   11e68:	b	11e5c <__assert_fail@plt+0xd60>
   11e6c:	movw	r1, #23783	; 0x5ce7
   11e70:	movt	r1, #1
   11e74:	add	r0, r1, r0
   11e78:	ldrsb	r1, [r0]
   11e7c:	mov	r0, #0
   11e80:	cmn	r1, #1
   11e84:	movwgt	r0, #1
   11e88:	bx	lr
   11e8c:	mov	r1, #0
   11e90:	str	r1, [r0]
   11e94:	bx	lr
   11e98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e9c:	add	fp, sp, #28
   11ea0:	sub	sp, sp, #28
   11ea4:	mov	r6, r2
   11ea8:	mov	r2, r0
   11eac:	ldr	r0, [fp, #8]
   11eb0:	str	r3, [sp, #24]
   11eb4:	mov	r5, r1
   11eb8:	mov	r8, #0
   11ebc:	cmp	r2, #0
   11ec0:	ldr	r7, [r0]
   11ec4:	mov	r0, #0
   11ec8:	str	r7, [sp, #20]
   11ecc:	beq	11ee4 <__assert_fail@plt+0xde8>
   11ed0:	clz	r0, r6
   11ed4:	lsr	r8, r0, #5
   11ed8:	ldr	r0, [r2]
   11edc:	cmp	r0, #0
   11ee0:	movwne	r0, #1
   11ee4:	orr	r0, r0, r8
   11ee8:	add	sl, sp, #24
   11eec:	add	r4, sp, #20
   11ef0:	str	r2, [sp, #16]
   11ef4:	str	r0, [sp, #8]
   11ef8:	add	r0, r2, #4
   11efc:	str	r0, [sp, #4]
   11f00:	clz	r0, r2
   11f04:	lsr	r0, r0, #5
   11f08:	str	r0, [sp, #12]
   11f0c:	ldr	r0, [sp, #8]
   11f10:	cmp	r0, #0
   11f14:	beq	11f28 <__assert_fail@plt+0xe2c>
   11f18:	b	11f48 <__assert_fail@plt+0xe4c>
   11f1c:	ldr	r7, [sp, #20]
   11f20:	add	r5, r5, #4
   11f24:	sub	r6, r6, #4
   11f28:	mov	r0, r5
   11f2c:	mov	r1, r6
   11f30:	mov	r2, sl
   11f34:	mov	r3, r4
   11f38:	bl	120f8 <__assert_fail@plt+0xffc>
   11f3c:	cmp	r0, #0
   11f40:	bne	11f1c <__assert_fail@plt+0xe20>
   11f44:	ldr	r2, [sp, #16]
   11f48:	cmp	r6, #0
   11f4c:	mov	r0, r6
   11f50:	movwne	r0, #1
   11f54:	orr	r0, r8, r0
   11f58:	cmp	r0, #1
   11f5c:	bne	120cc <__assert_fail@plt+0xfd0>
   11f60:	cmp	r6, #0
   11f64:	beq	11f80 <__assert_fail@plt+0xe84>
   11f68:	ldrb	r0, [r5]
   11f6c:	ldr	r1, [sp, #12]
   11f70:	subs	r0, r0, #10
   11f74:	movwne	r0, #1
   11f78:	orrs	r0, r0, r1
   11f7c:	beq	12044 <__assert_fail@plt+0xf48>
   11f80:	ldr	r0, [sp, #20]
   11f84:	ldr	r1, [sp, #24]
   11f88:	add	r9, r5, r6
   11f8c:	cmp	r2, #0
   11f90:	str	r7, [sp, #20]
   11f94:	sub	r0, r0, r7
   11f98:	add	r0, r1, r0
   11f9c:	str	r0, [sp, #24]
   11fa0:	beq	12050 <__assert_fail@plt+0xf54>
   11fa4:	ldr	r7, [r2]
   11fa8:	cmp	r7, #0
   11fac:	beq	11fc0 <__assert_fail@plt+0xec4>
   11fb0:	cmp	r7, #4
   11fb4:	bne	11fec <__assert_fail@plt+0xef0>
   11fb8:	mov	r0, #0
   11fbc:	str	r0, [r2]
   11fc0:	sub	r0, r9, r5
   11fc4:	mov	r7, #0
   11fc8:	cmp	r0, #4
   11fcc:	blt	11fec <__assert_fail@plt+0xef0>
   11fd0:	mov	r0, r5
   11fd4:	mov	r1, #10
   11fd8:	mov	r2, #4
   11fdc:	bl	11054 <memchr@plt>
   11fe0:	ldr	r2, [sp, #16]
   11fe4:	cmp	r0, #0
   11fe8:	beq	120b8 <__assert_fail@plt+0xfbc>
   11fec:	cmp	r6, #1
   11ff0:	blt	12058 <__assert_fail@plt+0xf5c>
   11ff4:	mov	r6, r7
   11ff8:	mov	r0, r5
   11ffc:	ldrb	r1, [r5], #1
   12000:	cmp	r1, #10
   12004:	bne	12014 <__assert_fail@plt+0xf18>
   12008:	cmp	r5, r9
   1200c:	bcc	11ff8 <__assert_fail@plt+0xefc>
   12010:	b	1203c <__assert_fail@plt+0xf40>
   12014:	add	r7, r6, #1
   12018:	mov	r3, r2
   1201c:	add	r5, r0, #1
   12020:	str	r7, [r3], r6
   12024:	cmp	r5, r9
   12028:	strb	r1, [r3, #4]
   1202c:	ldr	r6, [r2]
   12030:	bcs	1203c <__assert_fail@plt+0xf40>
   12034:	cmp	r6, #4
   12038:	bne	11ff8 <__assert_fail@plt+0xefc>
   1203c:	add	r5, r0, #1
   12040:	b	1205c <__assert_fail@plt+0xf60>
   12044:	sub	r6, r6, #1
   12048:	add	r5, r5, #1
   1204c:	b	120b0 <__assert_fail@plt+0xfb4>
   12050:	mov	r0, r5
   12054:	b	12060 <__assert_fail@plt+0xf64>
   12058:	mov	r6, r7
   1205c:	ldr	r0, [sp, #4]
   12060:	mov	r1, #0
   12064:	cmp	r6, #0
   12068:	beq	120d0 <__assert_fail@plt+0xfd4>
   1206c:	ldr	r3, [sp, #12]
   12070:	cmp	r6, #3
   12074:	mov	r2, #0
   12078:	movwgt	r2, #1
   1207c:	orr	r2, r8, r2
   12080:	orr	r2, r2, r3
   12084:	cmp	r2, #1
   12088:	bne	120d0 <__assert_fail@plt+0xfd4>
   1208c:	mov	r1, r6
   12090:	mov	r2, sl
   12094:	mov	r3, r4
   12098:	bl	120f8 <__assert_fail@plt+0xffc>
   1209c:	cmp	r0, #0
   120a0:	mov	r1, r6
   120a4:	beq	120d0 <__assert_fail@plt+0xfd4>
   120a8:	ldr	r2, [sp, #16]
   120ac:	sub	r6, r9, r5
   120b0:	ldr	r7, [sp, #20]
   120b4:	b	11f0c <__assert_fail@plt+0xe10>
   120b8:	add	r1, r5, #4
   120bc:	mov	r0, r5
   120c0:	mov	r6, #4
   120c4:	mov	r5, r1
   120c8:	b	1208c <__assert_fail@plt+0xf90>
   120cc:	mov	r1, r6
   120d0:	ldr	r0, [fp, #8]
   120d4:	ldr	r2, [sp, #20]
   120d8:	mov	r3, r0
   120dc:	ldr	r0, [r0]
   120e0:	sub	r0, r0, r2
   120e4:	str	r0, [r3]
   120e8:	clz	r0, r1
   120ec:	lsr	r0, r0, #5
   120f0:	sub	sp, fp, #28
   120f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120f8:	push	{r4, r5, r6, sl, fp, lr}
   120fc:	add	fp, sp, #16
   12100:	mov	ip, #0
   12104:	cmp	r1, #2
   12108:	blt	1217c <__assert_fail@plt+0x1080>
   1210c:	ldrb	r4, [r0]
   12110:	movw	lr, #23783	; 0x5ce7
   12114:	movt	lr, #1
   12118:	add	r4, lr, r4
   1211c:	ldrsb	r5, [r4]
   12120:	cmp	r5, #0
   12124:	blt	1217c <__assert_fail@plt+0x1080>
   12128:	ldrb	r4, [r0, #1]
   1212c:	add	r4, lr, r4
   12130:	ldrsb	r4, [r4]
   12134:	cmp	r4, #0
   12138:	blt	1217c <__assert_fail@plt+0x1080>
   1213c:	ldr	r6, [r3]
   12140:	ldr	ip, [r2]
   12144:	cmp	r6, #0
   12148:	beq	12168 <__assert_fail@plt+0x106c>
   1214c:	ubfx	r6, r4, #4, #4
   12150:	orr	r5, r6, r5, lsl #2
   12154:	strb	r5, [ip], #1
   12158:	ldr	r5, [r3]
   1215c:	sub	r6, r5, #1
   12160:	str	r6, [r3]
   12164:	b	1216c <__assert_fail@plt+0x1070>
   12168:	mov	r6, #0
   1216c:	cmp	r1, #2
   12170:	bne	12184 <__assert_fail@plt+0x1088>
   12174:	str	ip, [r2]
   12178:	mov	ip, #0
   1217c:	mov	r0, ip
   12180:	pop	{r4, r5, r6, sl, fp, pc}
   12184:	ldrb	r5, [r0, #2]
   12188:	cmp	r5, #61	; 0x3d
   1218c:	bne	121a8 <__assert_fail@plt+0x10ac>
   12190:	cmp	r1, #4
   12194:	bne	12174 <__assert_fail@plt+0x1078>
   12198:	ldrb	r0, [r0, #3]
   1219c:	cmp	r0, #61	; 0x3d
   121a0:	bne	12174 <__assert_fail@plt+0x1078>
   121a4:	b	12228 <__assert_fail@plt+0x112c>
   121a8:	add	r5, lr, r5
   121ac:	ldrsb	r5, [r5]
   121b0:	cmn	r5, #1
   121b4:	ble	12174 <__assert_fail@plt+0x1078>
   121b8:	cmp	r6, #0
   121bc:	beq	121dc <__assert_fail@plt+0x10e0>
   121c0:	ubfx	r6, r5, #2, #6
   121c4:	orr	r4, r6, r4, lsl #4
   121c8:	strb	r4, [ip], #1
   121cc:	ldr	r4, [r3]
   121d0:	sub	r4, r4, #1
   121d4:	str	r4, [r3]
   121d8:	b	121e0 <__assert_fail@plt+0x10e4>
   121dc:	mov	r4, #0
   121e0:	cmp	r1, #3
   121e4:	beq	12174 <__assert_fail@plt+0x1078>
   121e8:	ldrb	r0, [r0, #3]
   121ec:	cmp	r0, #61	; 0x3d
   121f0:	bne	12200 <__assert_fail@plt+0x1104>
   121f4:	cmp	r1, #4
   121f8:	bne	12174 <__assert_fail@plt+0x1078>
   121fc:	b	12228 <__assert_fail@plt+0x112c>
   12200:	add	r0, lr, r0
   12204:	ldrsb	r0, [r0]
   12208:	cmn	r0, #1
   1220c:	ble	12174 <__assert_fail@plt+0x1078>
   12210:	cmp	r4, #0
   12214:	orrne	r0, r0, r5, lsl #6
   12218:	strbne	r0, [ip], #1
   1221c:	ldrne	r0, [r3]
   12220:	subne	r0, r0, #1
   12224:	strne	r0, [r3]
   12228:	str	ip, [r2]
   1222c:	mov	ip, #1
   12230:	b	1217c <__assert_fail@plt+0x1080>
   12234:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12238:	add	fp, sp, #24
   1223c:	sub	sp, sp, #8
   12240:	mov	r7, r0
   12244:	asr	r0, r2, #2
   12248:	mov	r4, r3
   1224c:	mov	r6, r2
   12250:	mov	r8, r1
   12254:	add	r0, r0, r0, lsl #1
   12258:	add	r0, r0, #3
   1225c:	str	r0, [sp, #4]
   12260:	bl	15120 <__assert_fail@plt+0x4024>
   12264:	mov	r5, #1
   12268:	cmp	r0, #0
   1226c:	str	r0, [r4]
   12270:	beq	122bc <__assert_fail@plt+0x11c0>
   12274:	mov	r3, r0
   12278:	add	r0, sp, #4
   1227c:	mov	r1, r8
   12280:	mov	r2, r6
   12284:	str	r0, [sp]
   12288:	mov	r0, r7
   1228c:	bl	11e98 <__assert_fail@plt+0xd9c>
   12290:	cmp	r0, #0
   12294:	beq	122ac <__assert_fail@plt+0x11b0>
   12298:	ldr	r0, [fp, #8]
   1229c:	cmp	r0, #0
   122a0:	ldrne	r1, [sp, #4]
   122a4:	strne	r1, [r0]
   122a8:	b	122bc <__assert_fail@plt+0x11c0>
   122ac:	ldr	r0, [r4]
   122b0:	bl	12508 <__assert_fail@plt+0x140c>
   122b4:	mov	r5, #0
   122b8:	str	r5, [r4]
   122bc:	mov	r0, r5
   122c0:	sub	sp, fp, #24
   122c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   122c8:	movw	r1, #29024	; 0x7160
   122cc:	movt	r1, #2
   122d0:	str	r0, [r1]
   122d4:	bx	lr
   122d8:	movw	r1, #29028	; 0x7164
   122dc:	movt	r1, #2
   122e0:	strb	r0, [r1]
   122e4:	bx	lr
   122e8:	push	{r4, r5, r6, sl, fp, lr}
   122ec:	add	fp, sp, #16
   122f0:	sub	sp, sp, #8
   122f4:	movw	r0, #29012	; 0x7154
   122f8:	movt	r0, #2
   122fc:	ldr	r0, [r0]
   12300:	bl	151a0 <__assert_fail@plt+0x40a4>
   12304:	cmp	r0, #0
   12308:	beq	12330 <__assert_fail@plt+0x1234>
   1230c:	movw	r0, #29028	; 0x7164
   12310:	movt	r0, #2
   12314:	ldrb	r0, [r0]
   12318:	cmp	r0, #0
   1231c:	beq	12350 <__assert_fail@plt+0x1254>
   12320:	bl	1100c <__errno_location@plt>
   12324:	ldr	r0, [r0]
   12328:	cmp	r0, #32
   1232c:	bne	12350 <__assert_fail@plt+0x1254>
   12330:	movw	r0, #29000	; 0x7148
   12334:	movt	r0, #2
   12338:	ldr	r0, [r0]
   1233c:	bl	151a0 <__assert_fail@plt+0x40a4>
   12340:	cmp	r0, #0
   12344:	subeq	sp, fp, #16
   12348:	popeq	{r4, r5, r6, sl, fp, pc}
   1234c:	b	123c0 <__assert_fail@plt+0x12c4>
   12350:	movw	r1, #23500	; 0x5bcc
   12354:	mov	r0, #0
   12358:	mov	r2, #5
   1235c:	movt	r1, #1
   12360:	bl	10f28 <dcgettext@plt>
   12364:	mov	r4, r0
   12368:	movw	r0, #29024	; 0x7160
   1236c:	movt	r0, #2
   12370:	ldr	r6, [r0]
   12374:	bl	1100c <__errno_location@plt>
   12378:	ldr	r5, [r0]
   1237c:	cmp	r6, #0
   12380:	bne	1239c <__assert_fail@plt+0x12a0>
   12384:	movw	r2, #22936	; 0x5998
   12388:	mov	r0, #0
   1238c:	mov	r1, r5
   12390:	mov	r3, r4
   12394:	movt	r2, #1
   12398:	b	123bc <__assert_fail@plt+0x12c0>
   1239c:	mov	r0, r6
   123a0:	bl	13d98 <__assert_fail@plt+0x2c9c>
   123a4:	movw	r2, #22932	; 0x5994
   123a8:	mov	r3, r0
   123ac:	str	r4, [sp]
   123b0:	mov	r0, #0
   123b4:	mov	r1, r5
   123b8:	movt	r2, #1
   123bc:	bl	10f94 <error@plt>
   123c0:	movw	r0, #28916	; 0x70f4
   123c4:	movt	r0, #2
   123c8:	ldr	r0, [r0]
   123cc:	bl	10ee0 <_exit@plt>
   123d0:	b	10eb0 <posix_fadvise64@plt>
   123d4:	cmp	r0, #0
   123d8:	bxeq	lr
   123dc:	push	{r4, sl, fp, lr}
   123e0:	add	fp, sp, #8
   123e4:	sub	sp, sp, #16
   123e8:	mov	r4, r1
   123ec:	bl	1103c <fileno@plt>
   123f0:	mov	r1, #0
   123f4:	mov	r2, #0
   123f8:	mov	r3, #0
   123fc:	str	r1, [sp]
   12400:	stmib	sp, {r1, r4}
   12404:	bl	10eb0 <posix_fadvise64@plt>
   12408:	sub	sp, fp, #8
   1240c:	pop	{r4, sl, fp, pc}
   12410:	push	{r4, r5, r6, sl, fp, lr}
   12414:	add	fp, sp, #16
   12418:	sub	sp, sp, #8
   1241c:	mov	r4, r0
   12420:	bl	1103c <fileno@plt>
   12424:	cmn	r0, #1
   12428:	ble	1249c <__assert_fail@plt+0x13a0>
   1242c:	mov	r0, r4
   12430:	bl	10fb8 <__freading@plt>
   12434:	cmp	r0, #0
   12438:	beq	12464 <__assert_fail@plt+0x1368>
   1243c:	mov	r0, r4
   12440:	bl	1103c <fileno@plt>
   12444:	mov	r1, #1
   12448:	mov	r2, #0
   1244c:	mov	r3, #0
   12450:	str	r1, [sp]
   12454:	bl	10f58 <lseek64@plt>
   12458:	and	r0, r0, r1
   1245c:	cmn	r0, #1
   12460:	beq	1249c <__assert_fail@plt+0x13a0>
   12464:	mov	r0, r4
   12468:	bl	124ac <__assert_fail@plt+0x13b0>
   1246c:	cmp	r0, #0
   12470:	beq	1249c <__assert_fail@plt+0x13a0>
   12474:	bl	1100c <__errno_location@plt>
   12478:	ldr	r6, [r0]
   1247c:	mov	r5, r0
   12480:	mov	r0, r4
   12484:	bl	1106c <fclose@plt>
   12488:	cmp	r6, #0
   1248c:	strne	r6, [r5]
   12490:	mvnne	r0, #0
   12494:	sub	sp, fp, #16
   12498:	pop	{r4, r5, r6, sl, fp, pc}
   1249c:	mov	r0, r4
   124a0:	sub	sp, fp, #16
   124a4:	pop	{r4, r5, r6, sl, fp, lr}
   124a8:	b	1106c <fclose@plt>
   124ac:	push	{r4, sl, fp, lr}
   124b0:	add	fp, sp, #8
   124b4:	sub	sp, sp, #8
   124b8:	mov	r4, r0
   124bc:	cmp	r0, #0
   124c0:	beq	124dc <__assert_fail@plt+0x13e0>
   124c4:	mov	r0, r4
   124c8:	bl	10fb8 <__freading@plt>
   124cc:	cmp	r0, #0
   124d0:	ldrbne	r0, [r4, #1]
   124d4:	tstne	r0, #1
   124d8:	bne	124ec <__assert_fail@plt+0x13f0>
   124dc:	mov	r0, r4
   124e0:	sub	sp, fp, #8
   124e4:	pop	{r4, sl, fp, lr}
   124e8:	b	10ebc <fflush@plt>
   124ec:	mov	r0, #1
   124f0:	mov	r2, #0
   124f4:	mov	r3, #0
   124f8:	str	r0, [sp]
   124fc:	mov	r0, r4
   12500:	bl	12530 <__assert_fail@plt+0x1434>
   12504:	b	124dc <__assert_fail@plt+0x13e0>
   12508:	push	{r4, r5, r6, sl, fp, lr}
   1250c:	add	fp, sp, #16
   12510:	mov	r4, r0
   12514:	bl	1100c <__errno_location@plt>
   12518:	ldr	r6, [r0]
   1251c:	mov	r5, r0
   12520:	mov	r0, r4
   12524:	bl	10ed4 <free@plt>
   12528:	str	r6, [r5]
   1252c:	pop	{r4, r5, r6, sl, fp, pc}
   12530:	push	{r4, r5, r6, r7, fp, lr}
   12534:	add	fp, sp, #16
   12538:	sub	sp, sp, #8
   1253c:	mov	r4, r0
   12540:	ldr	r0, [r0, #4]
   12544:	mov	r5, r3
   12548:	mov	r6, r2
   1254c:	ldr	r1, [r4, #8]
   12550:	cmp	r1, r0
   12554:	bne	12570 <__assert_fail@plt+0x1474>
   12558:	ldrd	r0, [r4, #16]
   1255c:	cmp	r1, r0
   12560:	bne	12570 <__assert_fail@plt+0x1474>
   12564:	ldr	r0, [r4, #36]	; 0x24
   12568:	cmp	r0, #0
   1256c:	beq	12588 <__assert_fail@plt+0x148c>
   12570:	mov	r0, r4
   12574:	mov	r2, r6
   12578:	mov	r3, r5
   1257c:	sub	sp, fp, #16
   12580:	pop	{r4, r5, r6, r7, fp, lr}
   12584:	b	11078 <fseeko64@plt>
   12588:	ldr	r7, [fp, #8]
   1258c:	mov	r0, r4
   12590:	bl	1103c <fileno@plt>
   12594:	mov	r2, r6
   12598:	mov	r3, r5
   1259c:	str	r7, [sp]
   125a0:	bl	10f58 <lseek64@plt>
   125a4:	and	r2, r0, r1
   125a8:	cmn	r2, #1
   125ac:	beq	125c8 <__assert_fail@plt+0x14cc>
   125b0:	strd	r0, [r4, #80]	; 0x50
   125b4:	ldr	r0, [r4]
   125b8:	bic	r0, r0, #16
   125bc:	str	r0, [r4]
   125c0:	mov	r0, #0
   125c4:	b	125cc <__assert_fail@plt+0x14d0>
   125c8:	mvn	r0, #0
   125cc:	sub	sp, fp, #16
   125d0:	pop	{r4, r5, r6, r7, fp, pc}
   125d4:	push	{r4, r5, fp, lr}
   125d8:	add	fp, sp, #8
   125dc:	cmp	r0, #0
   125e0:	beq	12674 <__assert_fail@plt+0x1578>
   125e4:	mov	r1, #47	; 0x2f
   125e8:	mov	r4, r0
   125ec:	bl	11090 <strrchr@plt>
   125f0:	cmp	r0, #0
   125f4:	mov	r5, r4
   125f8:	addne	r5, r0, #1
   125fc:	sub	r0, r5, r4
   12600:	cmp	r0, #7
   12604:	blt	12658 <__assert_fail@plt+0x155c>
   12608:	movw	r1, #24095	; 0x5e1f
   1260c:	sub	r0, r5, #7
   12610:	mov	r2, #7
   12614:	movt	r1, #1
   12618:	bl	110d8 <strncmp@plt>
   1261c:	cmp	r0, #0
   12620:	bne	12658 <__assert_fail@plt+0x155c>
   12624:	movw	r1, #24103	; 0x5e27
   12628:	mov	r0, r5
   1262c:	mov	r2, #3
   12630:	movt	r1, #1
   12634:	bl	110d8 <strncmp@plt>
   12638:	cmp	r0, #0
   1263c:	beq	12648 <__assert_fail@plt+0x154c>
   12640:	mov	r4, r5
   12644:	b	12658 <__assert_fail@plt+0x155c>
   12648:	movw	r0, #28984	; 0x7138
   1264c:	add	r4, r5, #3
   12650:	movt	r0, #2
   12654:	str	r4, [r0]
   12658:	movw	r0, #28988	; 0x713c
   1265c:	movt	r0, #2
   12660:	str	r4, [r0]
   12664:	movw	r0, #29032	; 0x7168
   12668:	movt	r0, #2
   1266c:	str	r4, [r0]
   12670:	pop	{r4, r5, fp, pc}
   12674:	movw	r0, #29000	; 0x7148
   12678:	movt	r0, #2
   1267c:	ldr	r1, [r0]
   12680:	movw	r0, #24039	; 0x5de7
   12684:	movt	r0, #1
   12688:	bl	110cc <fputs@plt>
   1268c:	bl	110e4 <abort@plt>
   12690:	push	{r4, r5, r6, sl, fp, lr}
   12694:	add	fp, sp, #16
   12698:	mov	r4, r0
   1269c:	movw	r0, #29040	; 0x7170
   126a0:	movt	r0, #2
   126a4:	cmp	r4, #0
   126a8:	moveq	r4, r0
   126ac:	bl	1100c <__errno_location@plt>
   126b0:	ldr	r6, [r0]
   126b4:	mov	r5, r0
   126b8:	mov	r0, r4
   126bc:	mov	r1, #48	; 0x30
   126c0:	bl	1491c <__assert_fail@plt+0x3820>
   126c4:	str	r6, [r5]
   126c8:	pop	{r4, r5, r6, sl, fp, pc}
   126cc:	movw	r1, #29040	; 0x7170
   126d0:	cmp	r0, #0
   126d4:	movt	r1, #2
   126d8:	movne	r1, r0
   126dc:	ldr	r0, [r1]
   126e0:	bx	lr
   126e4:	movw	r2, #29040	; 0x7170
   126e8:	cmp	r0, #0
   126ec:	movt	r2, #2
   126f0:	movne	r2, r0
   126f4:	str	r1, [r2]
   126f8:	bx	lr
   126fc:	movw	r3, #29040	; 0x7170
   12700:	cmp	r0, #0
   12704:	movt	r3, #2
   12708:	movne	r3, r0
   1270c:	ubfx	r0, r1, #5, #3
   12710:	and	r1, r1, #31
   12714:	add	r0, r3, r0, lsl #2
   12718:	ldr	r3, [r0, #8]
   1271c:	eor	r2, r2, r3, lsr r1
   12720:	and	r2, r2, #1
   12724:	eor	r2, r3, r2, lsl r1
   12728:	str	r2, [r0, #8]
   1272c:	mov	r0, #1
   12730:	and	r0, r0, r3, lsr r1
   12734:	bx	lr
   12738:	movw	r2, #29040	; 0x7170
   1273c:	cmp	r0, #0
   12740:	movt	r2, #2
   12744:	movne	r2, r0
   12748:	ldr	r0, [r2, #4]
   1274c:	str	r1, [r2, #4]
   12750:	bx	lr
   12754:	movw	r3, #29040	; 0x7170
   12758:	cmp	r0, #0
   1275c:	movt	r3, #2
   12760:	movne	r3, r0
   12764:	cmp	r1, #0
   12768:	mov	r0, #10
   1276c:	cmpne	r2, #0
   12770:	str	r0, [r3]
   12774:	bne	12784 <__assert_fail@plt+0x1688>
   12778:	push	{fp, lr}
   1277c:	mov	fp, sp
   12780:	bl	110e4 <abort@plt>
   12784:	str	r1, [r3, #40]	; 0x28
   12788:	str	r2, [r3, #44]	; 0x2c
   1278c:	bx	lr
   12790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12794:	add	fp, sp, #28
   12798:	sub	sp, sp, #20
   1279c:	mov	r7, r0
   127a0:	ldr	r0, [fp, #8]
   127a4:	movw	r5, #29040	; 0x7170
   127a8:	mov	r8, r3
   127ac:	mov	r9, r2
   127b0:	mov	sl, r1
   127b4:	movt	r5, #2
   127b8:	cmp	r0, #0
   127bc:	movne	r5, r0
   127c0:	bl	1100c <__errno_location@plt>
   127c4:	mov	r4, r0
   127c8:	ldm	r5, {r0, r1}
   127cc:	ldr	r2, [r5, #40]	; 0x28
   127d0:	ldr	r3, [r5, #44]	; 0x2c
   127d4:	add	r5, r5, #8
   127d8:	ldr	r6, [r4]
   127dc:	stm	sp, {r0, r1, r5}
   127e0:	str	r2, [sp, #12]
   127e4:	str	r3, [sp, #16]
   127e8:	mov	r0, r7
   127ec:	mov	r1, sl
   127f0:	mov	r2, r9
   127f4:	mov	r3, r8
   127f8:	bl	12808 <__assert_fail@plt+0x170c>
   127fc:	str	r6, [r4]
   12800:	sub	sp, fp, #28
   12804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12808:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1280c:	add	fp, sp, #28
   12810:	sub	sp, sp, #156	; 0x9c
   12814:	str	r0, [fp, #-56]	; 0xffffffc8
   12818:	ldr	r0, [fp, #12]
   1281c:	mov	r4, r1
   12820:	str	r3, [sp, #80]	; 0x50
   12824:	str	r2, [fp, #-84]	; 0xffffffac
   12828:	and	r1, r0, #4
   1282c:	str	r1, [sp, #24]
   12830:	and	r1, r0, #1
   12834:	str	r1, [sp, #28]
   12838:	ubfx	r7, r0, #1, #1
   1283c:	bl	10f64 <__ctype_get_mb_cur_max@plt>
   12840:	str	r0, [sp, #32]
   12844:	ldr	r0, [fp, #24]
   12848:	ldr	r9, [fp, #8]
   1284c:	mov	r2, #0
   12850:	mov	r1, #0
   12854:	mov	r5, #0
   12858:	str	r2, [sp, #52]	; 0x34
   1285c:	mov	r2, #1
   12860:	str	r0, [sp, #72]	; 0x48
   12864:	ldr	r0, [fp, #20]
   12868:	str	r0, [sp, #64]	; 0x40
   1286c:	mov	r0, #0
   12870:	str	r0, [sp, #92]	; 0x5c
   12874:	mov	r0, #0
   12878:	str	r0, [fp, #-76]	; 0xffffffb4
   1287c:	mov	r0, #0
   12880:	cmp	r9, #10
   12884:	str	r1, [sp, #68]	; 0x44
   12888:	bhi	13888 <__assert_fail@plt+0x278c>
   1288c:	add	r1, pc, #28
   12890:	ldr	ip, [fp, #-84]	; 0xffffffac
   12894:	ldr	lr, [sp, #80]	; 0x50
   12898:	mov	r6, r4
   1289c:	mov	r8, #0
   128a0:	mov	r3, #1
   128a4:	mov	sl, #0
   128a8:	mov	r4, r2
   128ac:	ldr	pc, [r1, r9, lsl #2]
   128b0:	andeq	r2, r1, r0, lsl #19
   128b4:			; <UNDEFINED> instruction: 0x000129bc
   128b8:	muleq	r1, r0, r9
   128bc:	andeq	r2, r1, r8, ror r9
   128c0:			; <UNDEFINED> instruction: 0x000129b0
   128c4:	andeq	r2, r1, r8, lsl #20
   128c8:	andeq	r2, r1, r0, lsr #19
   128cc:	andeq	r2, r1, r8, ror #20
   128d0:	ldrdeq	r2, [r1], -ip
   128d4:	ldrdeq	r2, [r1], -ip
   128d8:	andeq	r2, r1, r4, lsl #18
   128dc:	movw	r0, #24185	; 0x5e79
   128e0:	mov	r1, r9
   128e4:	movt	r0, #1
   128e8:	bl	13ff0 <__assert_fail@plt+0x2ef4>
   128ec:	str	r0, [sp, #64]	; 0x40
   128f0:	movw	r0, #24187	; 0x5e7b
   128f4:	mov	r1, r9
   128f8:	movt	r0, #1
   128fc:	bl	13ff0 <__assert_fail@plt+0x2ef4>
   12900:	str	r0, [sp, #72]	; 0x48
   12904:	mov	r8, #0
   12908:	mov	sl, r7
   1290c:	tst	r7, #1
   12910:	str	r5, [fp, #-48]	; 0xffffffd0
   12914:	bne	12950 <__assert_fail@plt+0x1854>
   12918:	ldr	r0, [sp, #64]	; 0x40
   1291c:	ldrb	r0, [r0]
   12920:	cmp	r0, #0
   12924:	beq	12950 <__assert_fail@plt+0x1854>
   12928:	ldr	r1, [sp, #64]	; 0x40
   1292c:	mov	r8, #0
   12930:	add	r1, r1, #1
   12934:	cmp	r8, r6
   12938:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1293c:	strbcc	r0, [r2, r8]
   12940:	ldrb	r0, [r1, r8]
   12944:	add	r8, r8, #1
   12948:	cmp	r0, #0
   1294c:	bne	12934 <__assert_fail@plt+0x1838>
   12950:	ldr	r7, [sp, #72]	; 0x48
   12954:	mov	r0, r7
   12958:	bl	10ff4 <strlen@plt>
   1295c:	ldr	ip, [fp, #-84]	; 0xffffffac
   12960:	ldr	lr, [sp, #80]	; 0x50
   12964:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12968:	str	r0, [fp, #-76]	; 0xffffffb4
   1296c:	str	r7, [sp, #92]	; 0x5c
   12970:	mov	r3, #1
   12974:	b	12a68 <__assert_fail@plt+0x196c>
   12978:	mov	r0, #1
   1297c:	b	129bc <__assert_fail@plt+0x18c0>
   12980:	mov	r9, #0
   12984:	mov	r8, #0
   12988:	mov	r3, r0
   1298c:	b	12a64 <__assert_fail@plt+0x1968>
   12990:	tst	r7, #1
   12994:	bne	129bc <__assert_fail@plt+0x18c0>
   12998:	mov	r3, r0
   1299c:	b	129e4 <__assert_fail@plt+0x18e8>
   129a0:	mov	r0, #1
   129a4:	mov	r8, #0
   129a8:	mov	r9, #5
   129ac:	b	12a1c <__assert_fail@plt+0x1920>
   129b0:	mov	r3, #1
   129b4:	tst	r7, #1
   129b8:	beq	129e4 <__assert_fail@plt+0x18e8>
   129bc:	mov	r1, #1
   129c0:	mov	r8, #0
   129c4:	mov	r9, #2
   129c8:	mov	r3, r0
   129cc:	mov	sl, #1
   129d0:	str	r1, [fp, #-76]	; 0xffffffb4
   129d4:	movw	r1, #24187	; 0x5e7b
   129d8:	movt	r1, #1
   129dc:	str	r1, [sp, #92]	; 0x5c
   129e0:	b	12a68 <__assert_fail@plt+0x196c>
   129e4:	cmp	r6, #0
   129e8:	mov	r8, #1
   129ec:	mov	r9, #2
   129f0:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   129f4:	movne	r0, #39	; 0x27
   129f8:	strbne	r0, [r1]
   129fc:	movw	r0, #24187	; 0x5e7b
   12a00:	movt	r0, #1
   12a04:	b	12a58 <__assert_fail@plt+0x195c>
   12a08:	mov	r9, #5
   12a0c:	tst	r7, #1
   12a10:	beq	12a38 <__assert_fail@plt+0x193c>
   12a14:	mov	r0, #1
   12a18:	mov	r8, #0
   12a1c:	str	r0, [fp, #-76]	; 0xffffffb4
   12a20:	movw	r0, #24183	; 0x5e77
   12a24:	mov	r3, #1
   12a28:	mov	sl, #1
   12a2c:	movt	r0, #1
   12a30:	str	r0, [sp, #92]	; 0x5c
   12a34:	b	12a68 <__assert_fail@plt+0x196c>
   12a38:	cmp	r6, #0
   12a3c:	mov	r8, #1
   12a40:	mov	r3, #1
   12a44:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   12a48:	movne	r0, #34	; 0x22
   12a4c:	strbne	r0, [r1]
   12a50:	movw	r0, #24183	; 0x5e77
   12a54:	movt	r0, #1
   12a58:	str	r0, [sp, #92]	; 0x5c
   12a5c:	mov	r0, #1
   12a60:	str	r0, [fp, #-76]	; 0xffffffb4
   12a64:	mov	sl, #0
   12a68:	ldr	r0, [fp, #16]
   12a6c:	mov	r7, #0
   12a70:	str	r9, [fp, #-64]	; 0xffffffc0
   12a74:	str	sl, [fp, #-72]	; 0xffffffb8
   12a78:	str	r3, [sp, #84]	; 0x54
   12a7c:	cmp	r0, #0
   12a80:	movwne	r0, #1
   12a84:	and	r0, r0, sl
   12a88:	str	r0, [fp, #-88]	; 0xffffffa8
   12a8c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12a90:	cmp	r0, #0
   12a94:	movwne	r0, #1
   12a98:	subs	r2, r9, #2
   12a9c:	and	r1, r0, sl
   12aa0:	str	r2, [fp, #-80]	; 0xffffffb0
   12aa4:	and	r1, r3, r1
   12aa8:	str	r1, [sp, #44]	; 0x2c
   12aac:	clz	r1, r2
   12ab0:	lsr	r1, r1, #5
   12ab4:	and	r1, r1, sl
   12ab8:	str	r1, [sp, #56]	; 0x38
   12abc:	mov	r1, r2
   12ac0:	eor	r2, sl, #1
   12ac4:	movwne	r1, #1
   12ac8:	str	r2, [sp, #88]	; 0x58
   12acc:	orr	r2, r1, r2
   12ad0:	and	r1, r1, r3
   12ad4:	and	r0, r0, r1
   12ad8:	str	r2, [sp, #60]	; 0x3c
   12adc:	str	r1, [fp, #-68]	; 0xffffffbc
   12ae0:	str	r0, [fp, #-60]	; 0xffffffc4
   12ae4:	eor	r0, r3, #1
   12ae8:	str	r0, [sp, #48]	; 0x30
   12aec:	cmn	lr, #1
   12af0:	beq	12b00 <__assert_fail@plt+0x1a04>
   12af4:	cmp	r7, lr
   12af8:	bne	12b0c <__assert_fail@plt+0x1a10>
   12afc:	b	136b8 <__assert_fail@plt+0x25bc>
   12b00:	ldrb	r0, [ip, r7]
   12b04:	cmp	r0, #0
   12b08:	beq	136c0 <__assert_fail@plt+0x25c4>
   12b0c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12b10:	mov	r9, #0
   12b14:	str	r5, [fp, #-48]	; 0xffffffd0
   12b18:	str	r6, [fp, #-52]	; 0xffffffcc
   12b1c:	cmp	r0, #0
   12b20:	beq	12b60 <__assert_fail@plt+0x1a64>
   12b24:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12b28:	mov	r5, r4
   12b2c:	add	r4, r7, r0
   12b30:	cmp	r0, #2
   12b34:	bcc	12b50 <__assert_fail@plt+0x1a54>
   12b38:	cmn	lr, #1
   12b3c:	bne	12b50 <__assert_fail@plt+0x1a54>
   12b40:	mov	r0, ip
   12b44:	bl	10ff4 <strlen@plt>
   12b48:	ldr	ip, [fp, #-84]	; 0xffffffac
   12b4c:	mov	lr, r0
   12b50:	cmp	r4, lr
   12b54:	bls	12b68 <__assert_fail@plt+0x1a6c>
   12b58:	mov	r6, #0
   12b5c:	b	12ba8 <__assert_fail@plt+0x1aac>
   12b60:	mov	r6, #0
   12b64:	b	12bac <__assert_fail@plt+0x1ab0>
   12b68:	ldr	r1, [sp, #92]	; 0x5c
   12b6c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12b70:	add	r0, ip, r7
   12b74:	mov	r4, lr
   12b78:	bl	10f10 <memcmp@plt>
   12b7c:	ldr	r2, [sp, #88]	; 0x58
   12b80:	cmp	r0, #0
   12b84:	mov	r1, r0
   12b88:	movwne	r1, #1
   12b8c:	orr	r1, r1, r2
   12b90:	tst	r1, #1
   12b94:	beq	13754 <__assert_fail@plt+0x2658>
   12b98:	ldr	ip, [fp, #-84]	; 0xffffffac
   12b9c:	clz	r0, r0
   12ba0:	mov	lr, r4
   12ba4:	lsr	r6, r0, #5
   12ba8:	mov	r4, r5
   12bac:	ldrb	r5, [ip, r7]
   12bb0:	cmp	r5, #126	; 0x7e
   12bb4:	bhi	12f7c <__assert_fail@plt+0x1e80>
   12bb8:	add	r3, pc, #16
   12bbc:	mov	sl, #1
   12bc0:	mov	r2, #110	; 0x6e
   12bc4:	mov	r0, #97	; 0x61
   12bc8:	mov	r1, #0
   12bcc:	ldr	pc, [r3, r5, lsl #2]
   12bd0:	andeq	r2, r1, r0, ror #28
   12bd4:	andeq	r2, r1, ip, ror pc
   12bd8:	andeq	r2, r1, ip, ror pc
   12bdc:	andeq	r2, r1, ip, ror pc
   12be0:	andeq	r2, r1, ip, ror pc
   12be4:	andeq	r2, r1, ip, ror pc
   12be8:	andeq	r2, r1, ip, ror pc
   12bec:	andeq	r3, r1, r0, lsr #32
   12bf0:	andeq	r2, r1, r0, asr #28
   12bf4:	andeq	r2, r1, r8, lsr lr
   12bf8:	andeq	r2, r1, ip, asr #28
   12bfc:	ldrdeq	r2, [r1], -r0
   12c00:	andeq	r2, r1, r0, lsr lr
   12c04:	andeq	r2, r1, r8, asr #28
   12c08:	andeq	r2, r1, ip, ror pc
   12c0c:	andeq	r2, r1, ip, ror pc
   12c10:	andeq	r2, r1, ip, ror pc
   12c14:	andeq	r2, r1, ip, ror pc
   12c18:	andeq	r2, r1, ip, ror pc
   12c1c:	andeq	r2, r1, ip, ror pc
   12c20:	andeq	r2, r1, ip, ror pc
   12c24:	andeq	r2, r1, ip, ror pc
   12c28:	andeq	r2, r1, ip, ror pc
   12c2c:	andeq	r2, r1, ip, ror pc
   12c30:	andeq	r2, r1, ip, ror pc
   12c34:	andeq	r2, r1, ip, ror pc
   12c38:	andeq	r2, r1, ip, ror pc
   12c3c:	andeq	r2, r1, ip, ror pc
   12c40:	andeq	r2, r1, ip, ror pc
   12c44:	andeq	r2, r1, ip, ror pc
   12c48:	andeq	r2, r1, ip, ror pc
   12c4c:	andeq	r2, r1, ip, ror pc
   12c50:	andeq	r2, r1, r0, ror #31
   12c54:	andeq	r2, r1, r4, ror #31
   12c58:	andeq	r2, r1, r4, ror #31
   12c5c:	andeq	r2, r1, r0, ror #27
   12c60:	andeq	r2, r1, r4, ror #31
   12c64:	andeq	r2, r1, ip, asr #27
   12c68:	andeq	r2, r1, r4, ror #31
   12c6c:	ldrdeq	r2, [r1], -r8
   12c70:	andeq	r2, r1, r4, ror #31
   12c74:	andeq	r2, r1, r4, ror #31
   12c78:	andeq	r2, r1, r4, ror #31
   12c7c:	andeq	r2, r1, ip, asr #27
   12c80:	andeq	r2, r1, ip, asr #27
   12c84:	andeq	r2, r1, ip, asr #27
   12c88:	andeq	r2, r1, ip, asr #27
   12c8c:	andeq	r2, r1, ip, asr #27
   12c90:	andeq	r2, r1, ip, asr #27
   12c94:	andeq	r2, r1, ip, asr #27
   12c98:	andeq	r2, r1, ip, asr #27
   12c9c:	andeq	r2, r1, ip, asr #27
   12ca0:	andeq	r2, r1, ip, asr #27
   12ca4:	andeq	r2, r1, ip, asr #27
   12ca8:	andeq	r2, r1, ip, asr #27
   12cac:	andeq	r2, r1, ip, asr #27
   12cb0:	andeq	r2, r1, ip, asr #27
   12cb4:	andeq	r2, r1, ip, asr #27
   12cb8:	andeq	r2, r1, ip, asr #27
   12cbc:	andeq	r2, r1, r4, ror #31
   12cc0:	andeq	r2, r1, r4, ror #31
   12cc4:	andeq	r2, r1, r4, ror #31
   12cc8:	andeq	r2, r1, r4, ror #31
   12ccc:	andeq	r2, r1, r4, lsr #29
   12cd0:	andeq	r2, r1, ip, ror pc
   12cd4:	andeq	r2, r1, ip, asr #27
   12cd8:	andeq	r2, r1, ip, asr #27
   12cdc:	andeq	r2, r1, ip, asr #27
   12ce0:	andeq	r2, r1, ip, asr #27
   12ce4:	andeq	r2, r1, ip, asr #27
   12ce8:	andeq	r2, r1, ip, asr #27
   12cec:	andeq	r2, r1, ip, asr #27
   12cf0:	andeq	r2, r1, ip, asr #27
   12cf4:	andeq	r2, r1, ip, asr #27
   12cf8:	andeq	r2, r1, ip, asr #27
   12cfc:	andeq	r2, r1, ip, asr #27
   12d00:	andeq	r2, r1, ip, asr #27
   12d04:	andeq	r2, r1, ip, asr #27
   12d08:	andeq	r2, r1, ip, asr #27
   12d0c:	andeq	r2, r1, ip, asr #27
   12d10:	andeq	r2, r1, ip, asr #27
   12d14:	andeq	r2, r1, ip, asr #27
   12d18:	andeq	r2, r1, ip, asr #27
   12d1c:	andeq	r2, r1, ip, asr #27
   12d20:	andeq	r2, r1, ip, asr #27
   12d24:	andeq	r2, r1, ip, asr #27
   12d28:	andeq	r2, r1, ip, asr #27
   12d2c:	andeq	r2, r1, ip, asr #27
   12d30:	andeq	r2, r1, ip, asr #27
   12d34:	andeq	r2, r1, ip, asr #27
   12d38:	andeq	r2, r1, ip, asr #27
   12d3c:	andeq	r2, r1, r4, ror #31
   12d40:	andeq	r2, r1, ip, lsl #28
   12d44:	andeq	r2, r1, ip, asr #27
   12d48:	andeq	r2, r1, r4, ror #31
   12d4c:	andeq	r2, r1, ip, asr #27
   12d50:	andeq	r2, r1, r4, ror #31
   12d54:	andeq	r2, r1, ip, asr #27
   12d58:	andeq	r2, r1, ip, asr #27
   12d5c:	andeq	r2, r1, ip, asr #27
   12d60:	andeq	r2, r1, ip, asr #27
   12d64:	andeq	r2, r1, ip, asr #27
   12d68:	andeq	r2, r1, ip, asr #27
   12d6c:	andeq	r2, r1, ip, asr #27
   12d70:	andeq	r2, r1, ip, asr #27
   12d74:	andeq	r2, r1, ip, asr #27
   12d78:	andeq	r2, r1, ip, asr #27
   12d7c:	andeq	r2, r1, ip, asr #27
   12d80:	andeq	r2, r1, ip, asr #27
   12d84:	andeq	r2, r1, ip, asr #27
   12d88:	andeq	r2, r1, ip, asr #27
   12d8c:	andeq	r2, r1, ip, asr #27
   12d90:	andeq	r2, r1, ip, asr #27
   12d94:	andeq	r2, r1, ip, asr #27
   12d98:	andeq	r2, r1, ip, asr #27
   12d9c:	andeq	r2, r1, ip, asr #27
   12da0:	andeq	r2, r1, ip, asr #27
   12da4:	andeq	r2, r1, ip, asr #27
   12da8:	andeq	r2, r1, ip, asr #27
   12dac:	andeq	r2, r1, ip, asr #27
   12db0:	andeq	r2, r1, ip, asr #27
   12db4:	andeq	r2, r1, ip, asr #27
   12db8:	andeq	r2, r1, ip, asr #27
   12dbc:	strdeq	r2, [r1], -r0
   12dc0:	andeq	r2, r1, r4, ror #31
   12dc4:	strdeq	r2, [r1], -r0
   12dc8:	andeq	r2, r1, r0, ror #27
   12dcc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12dd0:	cmp	r0, #0
   12dd4:	beq	13034 <__assert_fail@plt+0x1f38>
   12dd8:	ldr	r0, [fp, #16]
   12ddc:	b	13038 <__assert_fail@plt+0x1f3c>
   12de0:	mov	sl, #0
   12de4:	cmp	r7, #0
   12de8:	bne	13250 <__assert_fail@plt+0x2154>
   12dec:	b	12fe0 <__assert_fail@plt+0x1ee4>
   12df0:	mov	sl, #0
   12df4:	cmn	lr, #1
   12df8:	beq	12fcc <__assert_fail@plt+0x1ed0>
   12dfc:	cmp	r7, #0
   12e00:	cmpeq	lr, #1
   12e04:	bne	13250 <__assert_fail@plt+0x2154>
   12e08:	b	12fe0 <__assert_fail@plt+0x1ee4>
   12e0c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12e10:	cmp	r0, #2
   12e14:	bne	13004 <__assert_fail@plt+0x1f08>
   12e18:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12e1c:	tst	r0, #1
   12e20:	bne	13770 <__assert_fail@plt+0x2674>
   12e24:	mov	r9, #0
   12e28:	mov	r0, #92	; 0x5c
   12e2c:	b	13018 <__assert_fail@plt+0x1f1c>
   12e30:	mov	r0, #102	; 0x66
   12e34:	b	13020 <__assert_fail@plt+0x1f24>
   12e38:	mov	r2, #116	; 0x74
   12e3c:	b	12e4c <__assert_fail@plt+0x1d50>
   12e40:	mov	r0, #98	; 0x62
   12e44:	b	13020 <__assert_fail@plt+0x1f24>
   12e48:	mov	r2, #114	; 0x72
   12e4c:	ldr	r0, [sp, #60]	; 0x3c
   12e50:	tst	r0, #1
   12e54:	mov	r0, r2
   12e58:	bne	13020 <__assert_fail@plt+0x1f24>
   12e5c:	b	13770 <__assert_fail@plt+0x2674>
   12e60:	ldr	r0, [sp, #84]	; 0x54
   12e64:	tst	r0, #1
   12e68:	beq	1310c <__assert_fail@plt+0x2010>
   12e6c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12e70:	tst	r0, #1
   12e74:	bne	13878 <__assert_fail@plt+0x277c>
   12e78:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12e7c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12e80:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12e84:	cmp	r0, #2
   12e88:	ldr	r0, [fp, #-80]	; 0xffffffb0
   12e8c:	movwne	r0, #1
   12e90:	orr	r0, r0, r3
   12e94:	tst	r0, #1
   12e98:	beq	1358c <__assert_fail@plt+0x2490>
   12e9c:	mov	r0, r8
   12ea0:	b	135cc <__assert_fail@plt+0x24d0>
   12ea4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12ea8:	mov	r9, #0
   12eac:	mov	r5, #63	; 0x3f
   12eb0:	cmp	r0, #5
   12eb4:	beq	13258 <__assert_fail@plt+0x215c>
   12eb8:	cmp	r0, #2
   12ebc:	bne	13318 <__assert_fail@plt+0x221c>
   12ec0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12ec4:	tst	r0, #1
   12ec8:	beq	1331c <__assert_fail@plt+0x2220>
   12ecc:	b	13770 <__assert_fail@plt+0x2674>
   12ed0:	mov	r0, #118	; 0x76
   12ed4:	b	13020 <__assert_fail@plt+0x1f24>
   12ed8:	mov	r0, #1
   12edc:	mov	r5, #39	; 0x27
   12ee0:	str	r0, [sp, #52]	; 0x34
   12ee4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12ee8:	cmp	r0, #2
   12eec:	bne	12f74 <__assert_fail@plt+0x1e78>
   12ef0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12ef4:	tst	r0, #1
   12ef8:	bne	13770 <__assert_fail@plt+0x2674>
   12efc:	ldr	r3, [sp, #68]	; 0x44
   12f00:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12f04:	mov	r9, #0
   12f08:	clz	r1, r2
   12f0c:	cmp	r3, #0
   12f10:	mov	r0, r3
   12f14:	movwne	r0, #1
   12f18:	lsr	r1, r1, #5
   12f1c:	orrs	r0, r0, r1
   12f20:	moveq	r3, r2
   12f24:	moveq	r2, r0
   12f28:	cmp	r8, r2
   12f2c:	str	r3, [sp, #68]	; 0x44
   12f30:	str	r2, [fp, #-52]	; 0xffffffcc
   12f34:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   12f38:	movcc	r0, #39	; 0x27
   12f3c:	strbcc	r0, [r1, r8]
   12f40:	add	r0, r8, #1
   12f44:	cmp	r0, r2
   12f48:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   12f4c:	movcc	r1, #92	; 0x5c
   12f50:	strbcc	r1, [r3, r0]
   12f54:	add	r0, r8, #2
   12f58:	add	r8, r8, #3
   12f5c:	cmp	r0, r2
   12f60:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12f64:	movcc	r1, #39	; 0x27
   12f68:	strbcc	r1, [r2, r0]
   12f6c:	mov	r0, #0
   12f70:	str	r0, [fp, #-48]	; 0xffffffd0
   12f74:	mov	sl, #1
   12f78:	b	12dcc <__assert_fail@plt+0x1cd0>
   12f7c:	ldr	r0, [sp, #32]
   12f80:	cmp	r0, #1
   12f84:	bne	13130 <__assert_fail@plt+0x2034>
   12f88:	str	lr, [sp, #80]	; 0x50
   12f8c:	bl	10fdc <__ctype_b_loc@plt>
   12f90:	ldr	r0, [r0]
   12f94:	ldr	ip, [fp, #-84]	; 0xffffffac
   12f98:	mov	r1, #1
   12f9c:	add	r0, r0, r5, lsl #1
   12fa0:	ldrb	r0, [r0, #1]
   12fa4:	ubfx	sl, r0, #6, #1
   12fa8:	ldr	r0, [sp, #48]	; 0x30
   12fac:	mov	r2, r1
   12fb0:	cmp	r1, #1
   12fb4:	orr	r0, sl, r0
   12fb8:	bhi	13324 <__assert_fail@plt+0x2228>
   12fbc:	tst	r0, #1
   12fc0:	beq	13324 <__assert_fail@plt+0x2228>
   12fc4:	ldr	lr, [sp, #80]	; 0x50
   12fc8:	b	12dcc <__assert_fail@plt+0x1cd0>
   12fcc:	cmp	r7, #0
   12fd0:	bne	1324c <__assert_fail@plt+0x2150>
   12fd4:	ldrb	r0, [ip, #1]
   12fd8:	cmp	r0, #0
   12fdc:	bne	1324c <__assert_fail@plt+0x2150>
   12fe0:	mov	r1, #1
   12fe4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12fe8:	cmp	r0, #2
   12fec:	bne	12ffc <__assert_fail@plt+0x1f00>
   12ff0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12ff4:	tst	r0, #1
   12ff8:	bne	13770 <__assert_fail@plt+0x2674>
   12ffc:	mov	sl, r1
   13000:	b	12dcc <__assert_fail@plt+0x1cd0>
   13004:	ldr	r1, [sp, #44]	; 0x2c
   13008:	mov	r9, #0
   1300c:	mov	r0, #92	; 0x5c
   13010:	cmp	r1, #0
   13014:	beq	13020 <__assert_fail@plt+0x1f24>
   13018:	mov	sl, #0
   1301c:	b	13538 <__assert_fail@plt+0x243c>
   13020:	ldr	r1, [sp, #84]	; 0x54
   13024:	mov	sl, #0
   13028:	mov	r9, #0
   1302c:	tst	r1, #1
   13030:	bne	1306c <__assert_fail@plt+0x1f70>
   13034:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13038:	cmp	r0, #0
   1303c:	mov	r0, r5
   13040:	beq	13064 <__assert_fail@plt+0x1f68>
   13044:	ldr	r1, [fp, #16]
   13048:	ubfx	r0, r5, #5, #3
   1304c:	mov	r2, #1
   13050:	ldr	r0, [r1, r0, lsl #2]
   13054:	and	r1, r5, #31
   13058:	tst	r0, r2, lsl r1
   1305c:	mov	r0, r5
   13060:	bne	1306c <__assert_fail@plt+0x1f70>
   13064:	cmp	r6, #0
   13068:	beq	13538 <__assert_fail@plt+0x243c>
   1306c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13070:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13074:	tst	r1, #1
   13078:	bne	1374c <__assert_fail@plt+0x2650>
   1307c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13080:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13084:	cmp	r1, #2
   13088:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1308c:	movwne	r1, #1
   13090:	orr	r1, r1, r5
   13094:	tst	r1, #1
   13098:	bne	130dc <__assert_fail@plt+0x1fe0>
   1309c:	cmp	r8, r6
   130a0:	mov	r5, #1
   130a4:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   130a8:	movcc	r1, #39	; 0x27
   130ac:	strbcc	r1, [r2, r8]
   130b0:	add	r1, r8, #1
   130b4:	cmp	r1, r6
   130b8:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   130bc:	movcc	r2, #36	; 0x24
   130c0:	strbcc	r2, [r3, r1]
   130c4:	add	r1, r8, #2
   130c8:	add	r8, r8, #3
   130cc:	cmp	r1, r6
   130d0:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   130d4:	movcc	r2, #39	; 0x27
   130d8:	strbcc	r2, [r3, r1]
   130dc:	cmp	r8, r6
   130e0:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   130e4:	movcc	r1, #92	; 0x5c
   130e8:	strbcc	r1, [r2, r8]
   130ec:	add	r8, r8, #1
   130f0:	cmp	r8, r6
   130f4:	and	r4, r4, sl
   130f8:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   130fc:	strbcc	r0, [r1, r8]
   13100:	add	r8, r8, #1
   13104:	add	r7, r7, #1
   13108:	b	12aec <__assert_fail@plt+0x19f0>
   1310c:	ldr	r0, [sp, #28]
   13110:	mov	sl, #0
   13114:	mov	r9, #0
   13118:	mov	r5, #0
   1311c:	cmp	r0, #0
   13120:	beq	13034 <__assert_fail@plt+0x1f38>
   13124:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13128:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1312c:	b	13104 <__assert_fail@plt+0x2008>
   13130:	mov	r0, #0
   13134:	cmn	lr, #1
   13138:	str	r6, [sp, #76]	; 0x4c
   1313c:	str	r4, [sp, #20]
   13140:	str	r0, [fp, #-36]	; 0xffffffdc
   13144:	str	r0, [fp, #-40]	; 0xffffffd8
   13148:	bne	1315c <__assert_fail@plt+0x2060>
   1314c:	mov	r0, ip
   13150:	bl	10ff4 <strlen@plt>
   13154:	ldr	ip, [fp, #-84]	; 0xffffffac
   13158:	mov	lr, r0
   1315c:	add	r0, ip, r7
   13160:	mov	sl, #1
   13164:	mov	r6, #0
   13168:	sub	r4, fp, #40	; 0x28
   1316c:	str	lr, [sp, #80]	; 0x50
   13170:	str	r0, [sp, #36]	; 0x24
   13174:	str	r6, [sp, #40]	; 0x28
   13178:	add	r6, r6, r7
   1317c:	sub	r0, fp, #44	; 0x2c
   13180:	mov	r3, r4
   13184:	add	r1, ip, r6
   13188:	sub	r2, lr, r6
   1318c:	bl	15258 <__assert_fail@plt+0x415c>
   13190:	cmp	r0, #0
   13194:	beq	136a0 <__assert_fail@plt+0x25a4>
   13198:	cmn	r0, #1
   1319c:	beq	13660 <__assert_fail@plt+0x2564>
   131a0:	ldr	lr, [sp, #80]	; 0x50
   131a4:	cmn	r0, #2
   131a8:	beq	13668 <__assert_fail@plt+0x256c>
   131ac:	ldr	r2, [sp, #56]	; 0x38
   131b0:	cmp	r0, #2
   131b4:	mov	r1, #0
   131b8:	movwcc	r1, #1
   131bc:	eor	r2, r2, #1
   131c0:	orrs	r1, r2, r1
   131c4:	bne	13210 <__assert_fail@plt+0x2114>
   131c8:	ldr	r1, [sp, #40]	; 0x28
   131cc:	ldr	r2, [sp, #36]	; 0x24
   131d0:	add	ip, r2, r1
   131d4:	mov	r2, #1
   131d8:	ldrb	r3, [ip, r2]
   131dc:	sub	r6, r3, #94	; 0x5e
   131e0:	cmp	r6, #30
   131e4:	bhi	131f8 <__assert_fail@plt+0x20fc>
   131e8:	mov	r4, #1
   131ec:	mov	r1, #1073741829	; 0x40000005
   131f0:	tst	r1, r4, lsl r6
   131f4:	bne	1376c <__assert_fail@plt+0x2670>
   131f8:	sub	r3, r3, #91	; 0x5b
   131fc:	cmp	r3, #2
   13200:	bcc	1376c <__assert_fail@plt+0x2670>
   13204:	add	r2, r2, #1
   13208:	cmp	r2, r0
   1320c:	bcc	131d8 <__assert_fail@plt+0x20dc>
   13210:	ldr	r6, [sp, #40]	; 0x28
   13214:	add	r6, r0, r6
   13218:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1321c:	bl	10f4c <iswprint@plt>
   13220:	cmp	r0, #0
   13224:	sub	r4, fp, #40	; 0x28
   13228:	movwne	r0, #1
   1322c:	and	sl, sl, r0
   13230:	mov	r0, r4
   13234:	bl	10ef8 <mbsinit@plt>
   13238:	ldr	lr, [sp, #80]	; 0x50
   1323c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13240:	cmp	r0, #0
   13244:	beq	13174 <__assert_fail@plt+0x2078>
   13248:	b	136a8 <__assert_fail@plt+0x25ac>
   1324c:	mvn	lr, #0
   13250:	mov	r9, #0
   13254:	b	12dcc <__assert_fail@plt+0x1cd0>
   13258:	ldr	r0, [sp, #24]
   1325c:	cmp	r0, #0
   13260:	beq	13318 <__assert_fail@plt+0x221c>
   13264:	add	r0, r7, #2
   13268:	cmp	r0, lr
   1326c:	bcs	13318 <__assert_fail@plt+0x221c>
   13270:	add	r1, ip, r7
   13274:	ldrb	r1, [r1, #1]
   13278:	cmp	r1, #63	; 0x3f
   1327c:	bne	13318 <__assert_fail@plt+0x221c>
   13280:	ldrb	r5, [ip, r0]
   13284:	sub	r1, r5, #33	; 0x21
   13288:	cmp	r1, #29
   1328c:	bhi	13318 <__assert_fail@plt+0x221c>
   13290:	movw	r3, #20929	; 0x51c1
   13294:	mov	r2, #1
   13298:	movt	r3, #14336	; 0x3800
   1329c:	tst	r3, r2, lsl r1
   132a0:	beq	13318 <__assert_fail@plt+0x221c>
   132a4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   132a8:	tst	r1, #1
   132ac:	bne	13880 <__assert_fail@plt+0x2784>
   132b0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   132b4:	mov	r7, r0
   132b8:	cmp	r8, r1
   132bc:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   132c0:	movcc	r1, #63	; 0x3f
   132c4:	strbcc	r1, [r2, r8]
   132c8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   132cc:	add	r1, r8, #1
   132d0:	cmp	r1, r2
   132d4:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   132d8:	movcc	r2, #34	; 0x22
   132dc:	strbcc	r2, [r3, r1]
   132e0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   132e4:	add	r1, r8, #2
   132e8:	cmp	r1, r2
   132ec:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   132f0:	movcc	r2, #34	; 0x22
   132f4:	strbcc	r2, [r3, r1]
   132f8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   132fc:	add	r1, r8, #3
   13300:	add	r8, r8, #4
   13304:	cmp	r1, r2
   13308:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   1330c:	movcc	r2, #63	; 0x3f
   13310:	strbcc	r2, [r3, r1]
   13314:	b	1331c <__assert_fail@plt+0x2220>
   13318:	mov	r5, #63	; 0x3f
   1331c:	mov	sl, #0
   13320:	b	12dcc <__assert_fail@plt+0x1cd0>
   13324:	str	r0, [sp, #40]	; 0x28
   13328:	add	r0, r2, r7
   1332c:	str	r6, [sp, #76]	; 0x4c
   13330:	add	r1, r7, #1
   13334:	ldr	lr, [sp, #80]	; 0x50
   13338:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1333c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13340:	mov	r3, #0
   13344:	str	r0, [sp, #36]	; 0x24
   13348:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1334c:	b	133e0 <__assert_fail@plt+0x22e4>
   13350:	str	r0, [sp, #76]	; 0x4c
   13354:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13358:	cmp	r9, #0
   1335c:	movwne	r9, #1
   13360:	mvn	r7, r0
   13364:	orr	r7, r7, r9
   13368:	tst	r7, #1
   1336c:	bne	133bc <__assert_fail@plt+0x22c0>
   13370:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13374:	cmp	r8, r6
   13378:	bcs	13390 <__assert_fail@plt+0x2294>
   1337c:	ldr	r7, [fp, #-56]	; 0xffffffc8
   13380:	mov	r2, r4
   13384:	mov	r4, #39	; 0x27
   13388:	strb	r4, [r7, r8]
   1338c:	mov	r4, r2
   13390:	add	r7, r8, #1
   13394:	cmp	r7, r6
   13398:	bcs	133b0 <__assert_fail@plt+0x22b4>
   1339c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   133a0:	mov	r2, r4
   133a4:	mov	r4, #39	; 0x27
   133a8:	strb	r4, [r0, r7]
   133ac:	mov	r4, r2
   133b0:	add	r8, r8, #2
   133b4:	mov	r0, #0
   133b8:	b	133c4 <__assert_fail@plt+0x22c8>
   133bc:	ldr	r6, [fp, #-52]	; 0xffffffcc
   133c0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   133c4:	cmp	r8, r6
   133c8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   133cc:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   133d0:	strbcc	r5, [r2, r8]
   133d4:	add	r8, r8, #1
   133d8:	ldrb	r5, [ip, r1]
   133dc:	add	r1, r1, #1
   133e0:	ldr	r2, [sp, #40]	; 0x28
   133e4:	tst	r2, #1
   133e8:	beq	13424 <__assert_fail@plt+0x2328>
   133ec:	ldr	r2, [sp, #76]	; 0x4c
   133f0:	str	r0, [fp, #-48]	; 0xffffffd0
   133f4:	tst	r2, #1
   133f8:	beq	1341c <__assert_fail@plt+0x2320>
   133fc:	cmp	r8, r6
   13400:	bcs	13418 <__assert_fail@plt+0x231c>
   13404:	ldr	r6, [fp, #-56]	; 0xffffffc8
   13408:	mov	r2, r4
   1340c:	mov	r4, #92	; 0x5c
   13410:	strb	r4, [r6, r8]
   13414:	mov	r4, r2
   13418:	add	r8, r8, #1
   1341c:	mov	r0, #0
   13420:	b	13518 <__assert_fail@plt+0x241c>
   13424:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13428:	tst	r2, #1
   1342c:	bne	13778 <__assert_fail@plt+0x267c>
   13430:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13434:	cmp	r7, #2
   13438:	movwne	r3, #1
   1343c:	orr	r3, r3, r0
   13440:	tst	r3, #1
   13444:	bne	134a0 <__assert_fail@plt+0x23a4>
   13448:	cmp	r8, r6
   1344c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13450:	movcc	r3, #39	; 0x27
   13454:	strbcc	r3, [r2, r8]
   13458:	add	r3, r8, #1
   1345c:	cmp	r3, r6
   13460:	bcs	13478 <__assert_fail@plt+0x237c>
   13464:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13468:	mov	r7, r4
   1346c:	mov	r4, #36	; 0x24
   13470:	strb	r4, [r2, r3]
   13474:	mov	r4, r7
   13478:	add	r3, r8, #2
   1347c:	cmp	r3, r6
   13480:	bcs	13498 <__assert_fail@plt+0x239c>
   13484:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13488:	mov	r7, r4
   1348c:	mov	r4, #39	; 0x27
   13490:	strb	r4, [r2, r3]
   13494:	mov	r4, r7
   13498:	add	r8, r8, #3
   1349c:	mov	r0, #1
   134a0:	cmp	r8, r6
   134a4:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   134a8:	movcc	r3, #92	; 0x5c
   134ac:	strbcc	r3, [r2, r8]
   134b0:	add	r3, r8, #1
   134b4:	cmp	r3, r6
   134b8:	bcs	134d8 <__assert_fail@plt+0x23dc>
   134bc:	mov	r2, r4
   134c0:	and	r7, r5, #192	; 0xc0
   134c4:	mov	r4, #48	; 0x30
   134c8:	orr	r7, r4, r7, lsr #6
   134cc:	mov	r4, r2
   134d0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   134d4:	strb	r7, [r2, r3]
   134d8:	add	r3, r8, #2
   134dc:	cmp	r3, r6
   134e0:	bcs	13500 <__assert_fail@plt+0x2404>
   134e4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   134e8:	mov	r6, r4
   134ec:	lsr	r7, r5, #3
   134f0:	mov	r4, #6
   134f4:	bfi	r7, r4, #3, #29
   134f8:	mov	r4, r6
   134fc:	strb	r7, [r2, r3]
   13500:	str	r0, [fp, #-48]	; 0xffffffd0
   13504:	ldr	r0, [sp, #76]	; 0x4c
   13508:	mov	r3, #6
   1350c:	add	r8, r8, #3
   13510:	bfi	r5, r3, #3, #29
   13514:	mov	r3, #1
   13518:	ldr	r2, [sp, #36]	; 0x24
   1351c:	and	r9, r3, #1
   13520:	cmp	r2, r1
   13524:	bhi	13350 <__assert_fail@plt+0x2254>
   13528:	cmp	r9, #0
   1352c:	sub	r7, r1, #1
   13530:	mov	r0, r5
   13534:	movwne	r9, #1
   13538:	cmp	r9, #0
   1353c:	bne	13580 <__assert_fail@plt+0x2484>
   13540:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13544:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13548:	tst	r5, #1
   1354c:	beq	130f0 <__assert_fail@plt+0x1ff4>
   13550:	cmp	r8, r6
   13554:	mov	r5, #0
   13558:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1355c:	movcc	r1, #39	; 0x27
   13560:	strbcc	r1, [r2, r8]
   13564:	add	r1, r8, #1
   13568:	add	r8, r8, #2
   1356c:	cmp	r1, r6
   13570:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13574:	movcc	r2, #39	; 0x27
   13578:	strbcc	r2, [r3, r1]
   1357c:	b	130f0 <__assert_fail@plt+0x1ff4>
   13580:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13584:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13588:	b	130f0 <__assert_fail@plt+0x1ff4>
   1358c:	cmp	r8, r1
   13590:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13594:	movcc	r0, #39	; 0x27
   13598:	strbcc	r0, [r2, r8]
   1359c:	add	r0, r8, #1
   135a0:	cmp	r0, r1
   135a4:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   135a8:	movcc	r2, #36	; 0x24
   135ac:	strbcc	r2, [r3, r0]
   135b0:	add	r0, r8, #2
   135b4:	cmp	r0, r1
   135b8:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   135bc:	movcc	r2, #39	; 0x27
   135c0:	strbcc	r2, [r3, r0]
   135c4:	add	r0, r8, #3
   135c8:	mov	r3, #1
   135cc:	cmp	r0, r1
   135d0:	add	r8, r0, #1
   135d4:	str	r3, [fp, #-48]	; 0xffffffd0
   135d8:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   135dc:	movcc	r1, #92	; 0x5c
   135e0:	strbcc	r1, [r2, r0]
   135e4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   135e8:	cmp	r1, #2
   135ec:	beq	13650 <__assert_fail@plt+0x2554>
   135f0:	add	r1, r7, #1
   135f4:	mov	sl, #0
   135f8:	mov	r9, #1
   135fc:	mov	r5, #48	; 0x30
   13600:	cmp	r1, lr
   13604:	bcs	12dcc <__assert_fail@plt+0x1cd0>
   13608:	ldrb	r1, [ip, r1]
   1360c:	sub	r1, r1, #48	; 0x30
   13610:	uxtb	r1, r1
   13614:	cmp	r1, #9
   13618:	bhi	12dcc <__assert_fail@plt+0x1cd0>
   1361c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13620:	cmp	r8, r1
   13624:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13628:	movcc	r1, #48	; 0x30
   1362c:	strbcc	r1, [r2, r8]
   13630:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13634:	add	r1, r0, #2
   13638:	add	r8, r0, #3
   1363c:	cmp	r1, r2
   13640:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13644:	movcc	r2, #48	; 0x30
   13648:	strbcc	r2, [r3, r1]
   1364c:	b	12dcc <__assert_fail@plt+0x1cd0>
   13650:	mov	r0, #48	; 0x30
   13654:	mov	r9, #1
   13658:	mov	sl, #0
   1365c:	b	13064 <__assert_fail@plt+0x1f68>
   13660:	mov	sl, #0
   13664:	b	136a0 <__assert_fail@plt+0x25a4>
   13668:	mov	sl, #0
   1366c:	cmp	lr, r6
   13670:	bls	136a0 <__assert_fail@plt+0x25a4>
   13674:	ldr	ip, [fp, #-84]	; 0xffffffac
   13678:	ldr	r6, [sp, #40]	; 0x28
   1367c:	ldr	r0, [sp, #36]	; 0x24
   13680:	ldrb	r0, [r0, r6]
   13684:	cmp	r0, #0
   13688:	beq	136a8 <__assert_fail@plt+0x25ac>
   1368c:	add	r6, r6, #1
   13690:	add	r0, r7, r6
   13694:	cmp	r0, lr
   13698:	bcc	1367c <__assert_fail@plt+0x2580>
   1369c:	b	136a8 <__assert_fail@plt+0x25ac>
   136a0:	ldr	ip, [fp, #-84]	; 0xffffffac
   136a4:	ldr	r6, [sp, #40]	; 0x28
   136a8:	mov	r1, r6
   136ac:	ldr	r4, [sp, #20]
   136b0:	ldr	r6, [sp, #76]	; 0x4c
   136b4:	b	12fa8 <__assert_fail@plt+0x1eac>
   136b8:	mov	lr, r7
   136bc:	b	136c4 <__assert_fail@plt+0x25c8>
   136c0:	mvn	lr, #0
   136c4:	ldr	r9, [fp, #-64]	; 0xffffffc0
   136c8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   136cc:	eor	r0, r9, #2
   136d0:	orr	r0, r0, r8
   136d4:	clz	r0, r0
   136d8:	lsr	r0, r0, #5
   136dc:	tst	r1, r0
   136e0:	bne	137dc <__assert_fail@plt+0x26e0>
   136e4:	mov	r0, r1
   136e8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   136ec:	cmp	r9, #2
   136f0:	movwne	r1, #1
   136f4:	orr	r0, r0, r1
   136f8:	tst	r0, #1
   136fc:	bne	1381c <__assert_fail@plt+0x2720>
   13700:	ldr	r0, [sp, #52]	; 0x34
   13704:	ldr	r1, [sp, #68]	; 0x44
   13708:	str	lr, [sp, #80]	; 0x50
   1370c:	eor	r0, r0, #1
   13710:	tst	r0, #1
   13714:	bne	1381c <__assert_fail@plt+0x2720>
   13718:	tst	r4, #1
   1371c:	bne	137e4 <__assert_fail@plt+0x26e8>
   13720:	mov	r7, #0
   13724:	cmp	r1, #0
   13728:	beq	13814 <__assert_fail@plt+0x2718>
   1372c:	ldr	r0, [sp, #84]	; 0x54
   13730:	mov	r3, #0
   13734:	cmp	r6, #0
   13738:	mov	r2, #0
   1373c:	mov	r4, r1
   13740:	str	r3, [fp, #-72]	; 0xffffffb8
   13744:	beq	12880 <__assert_fail@plt+0x1784>
   13748:	b	1381c <__assert_fail@plt+0x2720>
   1374c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13750:	b	13778 <__assert_fail@plt+0x267c>
   13754:	ldr	ip, [fp, #-84]	; 0xffffffac
   13758:	mov	r2, #1
   1375c:	mov	lr, r4
   13760:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13764:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13768:	b	1377c <__assert_fail@plt+0x2680>
   1376c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13770:	mov	r7, #2
   13774:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13778:	ldr	r2, [sp, #84]	; 0x54
   1377c:	mov	r0, #0
   13780:	ldr	r1, [fp, #12]
   13784:	tst	r2, #1
   13788:	mov	r2, r7
   1378c:	mov	r3, lr
   13790:	str	r0, [sp, #8]
   13794:	ldr	r0, [sp, #64]	; 0x40
   13798:	movwne	r2, #4
   1379c:	cmp	r7, #2
   137a0:	movne	r2, r7
   137a4:	str	r2, [sp]
   137a8:	mov	r2, ip
   137ac:	bic	r1, r1, #2
   137b0:	str	r0, [sp, #12]
   137b4:	ldr	r0, [sp, #72]	; 0x48
   137b8:	str	r1, [sp, #4]
   137bc:	mov	r1, r6
   137c0:	str	r0, [sp, #16]
   137c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   137c8:	bl	12808 <__assert_fail@plt+0x170c>
   137cc:	mov	r8, r0
   137d0:	mov	r0, r8
   137d4:	sub	sp, fp, #28
   137d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137dc:	mov	r7, #2
   137e0:	b	13778 <__assert_fail@plt+0x267c>
   137e4:	mov	r0, #5
   137e8:	ldr	r2, [fp, #-84]	; 0xffffffac
   137ec:	ldr	r3, [sp, #80]	; 0x50
   137f0:	str	r0, [sp]
   137f4:	ldr	r0, [fp, #12]
   137f8:	str	r0, [sp, #4]
   137fc:	ldr	r0, [fp, #16]
   13800:	str	r0, [sp, #8]
   13804:	ldr	r0, [sp, #64]	; 0x40
   13808:	str	r0, [sp, #12]
   1380c:	ldr	r0, [sp, #72]	; 0x48
   13810:	b	137c0 <__assert_fail@plt+0x26c4>
   13814:	mov	r0, #0
   13818:	str	r0, [fp, #-72]	; 0xffffffb8
   1381c:	ldr	r1, [sp, #92]	; 0x5c
   13820:	cmp	r1, #0
   13824:	beq	13864 <__assert_fail@plt+0x2768>
   13828:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1382c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13830:	tst	r0, #1
   13834:	bne	13868 <__assert_fail@plt+0x276c>
   13838:	ldrb	r0, [r1]
   1383c:	cmp	r0, #0
   13840:	beq	13868 <__assert_fail@plt+0x276c>
   13844:	add	r1, r1, #1
   13848:	cmp	r8, r6
   1384c:	strbcc	r0, [r2, r8]
   13850:	add	r8, r8, #1
   13854:	ldrb	r0, [r1], #1
   13858:	cmp	r0, #0
   1385c:	bne	13848 <__assert_fail@plt+0x274c>
   13860:	b	13868 <__assert_fail@plt+0x276c>
   13864:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13868:	cmp	r8, r6
   1386c:	movcc	r0, #0
   13870:	strbcc	r0, [r2, r8]
   13874:	b	137d0 <__assert_fail@plt+0x26d4>
   13878:	mov	r2, #1
   1387c:	b	13760 <__assert_fail@plt+0x2664>
   13880:	mov	r7, #5
   13884:	b	13774 <__assert_fail@plt+0x2678>
   13888:	bl	110e4 <abort@plt>
   1388c:	mov	r3, r2
   13890:	mov	r2, #0
   13894:	b	13898 <__assert_fail@plt+0x279c>
   13898:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1389c:	add	fp, sp, #28
   138a0:	sub	sp, sp, #36	; 0x24
   138a4:	movw	r8, #29040	; 0x7170
   138a8:	cmp	r3, #0
   138ac:	mov	r4, r2
   138b0:	str	r2, [sp, #24]
   138b4:	mov	r5, r1
   138b8:	mov	r6, r0
   138bc:	str	r0, [sp, #20]
   138c0:	movt	r8, #2
   138c4:	movne	r8, r3
   138c8:	bl	1100c <__errno_location@plt>
   138cc:	str	r0, [sp, #28]
   138d0:	cmp	r4, #0
   138d4:	add	sl, r8, #8
   138d8:	ldm	r8, {r3, r9}
   138dc:	ldr	r7, [r0]
   138e0:	ldr	r1, [r8, #40]	; 0x28
   138e4:	ldr	r2, [r8, #44]	; 0x2c
   138e8:	mov	r0, #0
   138ec:	orreq	r9, r9, #1
   138f0:	str	r7, [sp, #32]
   138f4:	mov	r7, r5
   138f8:	stm	sp, {r3, r9, sl}
   138fc:	str	r1, [sp, #12]
   13900:	str	r2, [sp, #16]
   13904:	mov	r1, #0
   13908:	mov	r2, r6
   1390c:	mov	r3, r5
   13910:	bl	12808 <__assert_fail@plt+0x170c>
   13914:	add	r4, r0, #1
   13918:	mov	r5, r0
   1391c:	mov	r0, r4
   13920:	bl	145fc <__assert_fail@plt+0x3500>
   13924:	mov	r6, r0
   13928:	ldr	r0, [r8]
   1392c:	ldr	r2, [r8, #44]	; 0x2c
   13930:	ldr	r1, [r8, #40]	; 0x28
   13934:	mov	r3, r7
   13938:	stm	sp, {r0, r9, sl}
   1393c:	str	r2, [sp, #16]
   13940:	str	r1, [sp, #12]
   13944:	mov	r0, r6
   13948:	mov	r1, r4
   1394c:	ldr	r2, [sp, #20]
   13950:	bl	12808 <__assert_fail@plt+0x170c>
   13954:	ldr	r0, [sp, #24]
   13958:	ldr	r1, [sp, #32]
   1395c:	ldr	r2, [sp, #28]
   13960:	cmp	r0, #0
   13964:	str	r1, [r2]
   13968:	strne	r5, [r0]
   1396c:	mov	r0, r6
   13970:	sub	sp, fp, #28
   13974:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13978:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1397c:	add	fp, sp, #24
   13980:	movw	r5, #28924	; 0x70fc
   13984:	movw	r8, #28920	; 0x70f8
   13988:	movt	r5, #2
   1398c:	movt	r8, #2
   13990:	ldr	r0, [r5]
   13994:	ldr	r4, [r8]
   13998:	cmp	r0, #2
   1399c:	blt	139c8 <__assert_fail@plt+0x28cc>
   139a0:	add	r7, r4, #12
   139a4:	mov	r6, #0
   139a8:	ldr	r0, [r7, r6, lsl #3]
   139ac:	bl	12508 <__assert_fail@plt+0x140c>
   139b0:	ldr	r1, [r5]
   139b4:	add	r2, r6, #2
   139b8:	add	r0, r6, #1
   139bc:	mov	r6, r0
   139c0:	cmp	r2, r1
   139c4:	blt	139a8 <__assert_fail@plt+0x28ac>
   139c8:	ldr	r0, [r4, #4]
   139cc:	movw	r7, #29088	; 0x71a0
   139d0:	movt	r7, #2
   139d4:	cmp	r0, r7
   139d8:	beq	139f0 <__assert_fail@plt+0x28f4>
   139dc:	bl	12508 <__assert_fail@plt+0x140c>
   139e0:	movw	r0, #28928	; 0x7100
   139e4:	mov	r6, #256	; 0x100
   139e8:	movt	r0, #2
   139ec:	strd	r6, [r0]
   139f0:	movw	r6, #28928	; 0x7100
   139f4:	movt	r6, #2
   139f8:	cmp	r4, r6
   139fc:	beq	13a0c <__assert_fail@plt+0x2910>
   13a00:	mov	r0, r4
   13a04:	bl	12508 <__assert_fail@plt+0x140c>
   13a08:	str	r6, [r8]
   13a0c:	mov	r0, #1
   13a10:	str	r0, [r5]
   13a14:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13a18:	movw	r3, #29040	; 0x7170
   13a1c:	mvn	r2, #0
   13a20:	movt	r3, #2
   13a24:	b	13a28 <__assert_fail@plt+0x292c>
   13a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a2c:	add	fp, sp, #28
   13a30:	sub	sp, sp, #44	; 0x2c
   13a34:	mov	r7, r3
   13a38:	str	r2, [sp, #36]	; 0x24
   13a3c:	str	r1, [sp, #32]
   13a40:	mov	r5, r0
   13a44:	bl	1100c <__errno_location@plt>
   13a48:	cmp	r5, #0
   13a4c:	blt	13bb8 <__assert_fail@plt+0x2abc>
   13a50:	cmn	r5, #-2147483647	; 0x80000001
   13a54:	beq	13bb8 <__assert_fail@plt+0x2abc>
   13a58:	movw	r8, #28924	; 0x70fc
   13a5c:	movw	r4, #28920	; 0x70f8
   13a60:	str	r0, [sp, #28]
   13a64:	ldr	r0, [r0]
   13a68:	movt	r8, #2
   13a6c:	movt	r4, #2
   13a70:	ldr	r1, [r8]
   13a74:	ldr	r6, [r4]
   13a78:	str	r0, [sp, #24]
   13a7c:	cmp	r1, r5
   13a80:	ble	13a8c <__assert_fail@plt+0x2990>
   13a84:	mov	sl, r6
   13a88:	b	13af4 <__assert_fail@plt+0x29f8>
   13a8c:	movw	r9, #28928	; 0x7100
   13a90:	mov	r0, #8
   13a94:	add	r2, r5, #1
   13a98:	str	r1, [fp, #-32]	; 0xffffffe0
   13a9c:	mvn	r3, #-2147483648	; 0x80000000
   13aa0:	movt	r9, #2
   13aa4:	str	r0, [sp]
   13aa8:	sub	r2, r2, r1
   13aac:	sub	r1, fp, #32
   13ab0:	subs	r0, r6, r9
   13ab4:	movne	r0, r6
   13ab8:	bl	1472c <__assert_fail@plt+0x3630>
   13abc:	cmp	r6, r9
   13ac0:	mov	sl, r0
   13ac4:	str	r0, [r4]
   13ac8:	ldrdeq	r0, [r9]
   13acc:	stmeq	sl, {r0, r1}
   13ad0:	ldr	r1, [r8]
   13ad4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13ad8:	add	r0, sl, r1, lsl #3
   13adc:	sub	r1, r2, r1
   13ae0:	lsl	r2, r1, #3
   13ae4:	mov	r1, #0
   13ae8:	bl	11024 <memset@plt>
   13aec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13af0:	str	r0, [r8]
   13af4:	mov	r9, sl
   13af8:	ldr	r6, [r9, r5, lsl #3]!
   13afc:	ldr	r4, [r9, #4]!
   13b00:	ldm	r7, {r0, r1}
   13b04:	ldr	r2, [r7, #40]	; 0x28
   13b08:	ldr	r3, [r7, #44]	; 0x2c
   13b0c:	orr	r8, r1, #1
   13b10:	add	r1, r7, #8
   13b14:	stm	sp, {r0, r8}
   13b18:	add	r0, sp, #8
   13b1c:	str	r1, [sp, #20]
   13b20:	stm	r0, {r1, r2, r3}
   13b24:	mov	r0, r4
   13b28:	mov	r1, r6
   13b2c:	ldr	r2, [sp, #32]
   13b30:	ldr	r3, [sp, #36]	; 0x24
   13b34:	bl	12808 <__assert_fail@plt+0x170c>
   13b38:	cmp	r6, r0
   13b3c:	bhi	13ba0 <__assert_fail@plt+0x2aa4>
   13b40:	add	r6, r0, #1
   13b44:	movw	r0, #29088	; 0x71a0
   13b48:	movt	r0, #2
   13b4c:	str	r6, [sl, r5, lsl #3]
   13b50:	cmp	r4, r0
   13b54:	beq	13b60 <__assert_fail@plt+0x2a64>
   13b58:	mov	r0, r4
   13b5c:	bl	12508 <__assert_fail@plt+0x140c>
   13b60:	mov	r0, r6
   13b64:	bl	145fc <__assert_fail@plt+0x3500>
   13b68:	str	r0, [r9]
   13b6c:	mov	r4, r0
   13b70:	add	r3, sp, #8
   13b74:	ldr	r0, [r7]
   13b78:	ldr	r1, [r7, #40]	; 0x28
   13b7c:	ldr	r2, [r7, #44]	; 0x2c
   13b80:	stm	sp, {r0, r8}
   13b84:	ldr	r0, [sp, #20]
   13b88:	stm	r3, {r0, r1, r2}
   13b8c:	mov	r0, r4
   13b90:	mov	r1, r6
   13b94:	ldr	r2, [sp, #32]
   13b98:	ldr	r3, [sp, #36]	; 0x24
   13b9c:	bl	12808 <__assert_fail@plt+0x170c>
   13ba0:	ldr	r0, [sp, #28]
   13ba4:	ldr	r1, [sp, #24]
   13ba8:	str	r1, [r0]
   13bac:	mov	r0, r4
   13bb0:	sub	sp, fp, #28
   13bb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13bb8:	bl	110e4 <abort@plt>
   13bbc:	movw	r3, #29040	; 0x7170
   13bc0:	movt	r3, #2
   13bc4:	b	13a28 <__assert_fail@plt+0x292c>
   13bc8:	movw	r3, #29040	; 0x7170
   13bcc:	mov	r1, r0
   13bd0:	mov	r0, #0
   13bd4:	mvn	r2, #0
   13bd8:	movt	r3, #2
   13bdc:	b	13a28 <__assert_fail@plt+0x292c>
   13be0:	movw	r3, #29040	; 0x7170
   13be4:	mov	r2, r1
   13be8:	mov	r1, r0
   13bec:	mov	r0, #0
   13bf0:	movt	r3, #2
   13bf4:	b	13a28 <__assert_fail@plt+0x292c>
   13bf8:	push	{fp, lr}
   13bfc:	mov	fp, sp
   13c00:	sub	sp, sp, #48	; 0x30
   13c04:	vmov.i32	q8, #0	; 0x00000000
   13c08:	mov	ip, #32
   13c0c:	mov	r3, sp
   13c10:	mov	lr, r2
   13c14:	cmp	r1, #10
   13c18:	add	r2, r3, #16
   13c1c:	vst1.64	{d16-d17}, [r3], ip
   13c20:	vst1.64	{d16-d17}, [r3]
   13c24:	vst1.64	{d16-d17}, [r2]
   13c28:	beq	13c48 <__assert_fail@plt+0x2b4c>
   13c2c:	str	r1, [sp]
   13c30:	mov	r3, sp
   13c34:	mov	r1, lr
   13c38:	mvn	r2, #0
   13c3c:	bl	13a28 <__assert_fail@plt+0x292c>
   13c40:	mov	sp, fp
   13c44:	pop	{fp, pc}
   13c48:	bl	110e4 <abort@plt>
   13c4c:	push	{r4, sl, fp, lr}
   13c50:	add	fp, sp, #8
   13c54:	sub	sp, sp, #48	; 0x30
   13c58:	mov	ip, r3
   13c5c:	mov	r3, sp
   13c60:	vmov.i32	q8, #0	; 0x00000000
   13c64:	mov	lr, #32
   13c68:	cmp	r1, #10
   13c6c:	add	r4, r3, #16
   13c70:	vst1.64	{d16-d17}, [r3], lr
   13c74:	vst1.64	{d16-d17}, [r3]
   13c78:	vst1.64	{d16-d17}, [r4]
   13c7c:	beq	13c9c <__assert_fail@plt+0x2ba0>
   13c80:	str	r1, [sp]
   13c84:	mov	r1, r2
   13c88:	mov	r3, sp
   13c8c:	mov	r2, ip
   13c90:	bl	13a28 <__assert_fail@plt+0x292c>
   13c94:	sub	sp, fp, #8
   13c98:	pop	{r4, sl, fp, pc}
   13c9c:	bl	110e4 <abort@plt>
   13ca0:	mov	r2, r1
   13ca4:	mov	r1, r0
   13ca8:	mov	r0, #0
   13cac:	b	13bf8 <__assert_fail@plt+0x2afc>
   13cb0:	mov	r3, r2
   13cb4:	mov	r2, r1
   13cb8:	mov	r1, r0
   13cbc:	mov	r0, #0
   13cc0:	b	13c4c <__assert_fail@plt+0x2b50>
   13cc4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13cc8:	add	fp, sp, #24
   13ccc:	sub	sp, sp, #48	; 0x30
   13cd0:	movw	r8, #29040	; 0x7170
   13cd4:	mov	lr, r0
   13cd8:	mov	r3, sp
   13cdc:	mov	ip, r1
   13ce0:	movt	r8, #2
   13ce4:	mov	r1, r3
   13ce8:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   13cec:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   13cf0:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   13cf4:	stm	r1, {r0, r4, r5, r6, r7, r9}
   13cf8:	ubfx	r0, r2, #5, #3
   13cfc:	and	r2, r2, #31
   13d00:	mov	r4, #1
   13d04:	add	r0, r3, r0, lsl #2
   13d08:	ldr	r1, [r0, #8]
   13d0c:	bic	r4, r4, r1, lsr r2
   13d10:	eor	r1, r1, r4, lsl r2
   13d14:	mov	r2, ip
   13d18:	str	r1, [r0, #8]
   13d1c:	mov	r0, #0
   13d20:	mov	r1, lr
   13d24:	bl	13a28 <__assert_fail@plt+0x292c>
   13d28:	sub	sp, fp, #24
   13d2c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13d30:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13d34:	add	fp, sp, #24
   13d38:	sub	sp, sp, #48	; 0x30
   13d3c:	movw	lr, #29040	; 0x7170
   13d40:	mov	ip, r0
   13d44:	mov	r3, sp
   13d48:	movt	lr, #2
   13d4c:	mov	r2, r3
   13d50:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   13d54:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   13d58:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   13d5c:	stm	r2, {r0, r4, r5, r6, r7, r8}
   13d60:	ubfx	r0, r1, #5, #3
   13d64:	and	r1, r1, #31
   13d68:	mov	r7, #1
   13d6c:	add	r0, r3, r0, lsl #2
   13d70:	ldr	r2, [r0, #8]
   13d74:	bic	r7, r7, r2, lsr r1
   13d78:	eor	r1, r2, r7, lsl r1
   13d7c:	mvn	r2, #0
   13d80:	str	r1, [r0, #8]
   13d84:	mov	r0, #0
   13d88:	mov	r1, ip
   13d8c:	bl	13a28 <__assert_fail@plt+0x292c>
   13d90:	sub	sp, fp, #24
   13d94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13d98:	push	{r4, r5, r6, r7, fp, lr}
   13d9c:	add	fp, sp, #16
   13da0:	sub	sp, sp, #48	; 0x30
   13da4:	movw	lr, #29040	; 0x7170
   13da8:	mov	ip, r0
   13dac:	mov	r3, sp
   13db0:	movt	lr, #2
   13db4:	mov	r2, r3
   13db8:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   13dbc:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   13dc0:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   13dc4:	stm	r2, {r0, r1, r4, r5, r6, r7}
   13dc8:	mov	r1, ip
   13dcc:	mvn	r2, #0
   13dd0:	ldr	r0, [sp, #12]
   13dd4:	orr	r0, r0, #67108864	; 0x4000000
   13dd8:	str	r0, [sp, #12]
   13ddc:	mov	r0, #0
   13de0:	bl	13a28 <__assert_fail@plt+0x292c>
   13de4:	sub	sp, fp, #16
   13de8:	pop	{r4, r5, r6, r7, fp, pc}
   13dec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13df0:	add	fp, sp, #24
   13df4:	sub	sp, sp, #48	; 0x30
   13df8:	movw	r8, #29040	; 0x7170
   13dfc:	mov	ip, r1
   13e00:	mov	lr, r0
   13e04:	mov	r3, sp
   13e08:	movt	r8, #2
   13e0c:	mov	r2, r3
   13e10:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   13e14:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   13e18:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   13e1c:	stm	r2, {r0, r1, r4, r5, r6, r7}
   13e20:	mov	r1, lr
   13e24:	mov	r2, ip
   13e28:	ldr	r0, [sp, #12]
   13e2c:	orr	r0, r0, #67108864	; 0x4000000
   13e30:	str	r0, [sp, #12]
   13e34:	mov	r0, #0
   13e38:	bl	13a28 <__assert_fail@plt+0x292c>
   13e3c:	sub	sp, fp, #24
   13e40:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13e44:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13e48:	add	fp, sp, #24
   13e4c:	sub	sp, sp, #96	; 0x60
   13e50:	mov	lr, sp
   13e54:	vmov.i32	q8, #0	; 0x00000000
   13e58:	mov	ip, r2
   13e5c:	cmp	r1, #10
   13e60:	add	r3, lr, #16
   13e64:	mov	r2, lr
   13e68:	vst1.64	{d16-d17}, [r3]
   13e6c:	mov	r3, #28
   13e70:	vst1.64	{d16-d17}, [r2], r3
   13e74:	vst1.32	{d16-d17}, [r2]
   13e78:	beq	13eb8 <__assert_fail@plt+0x2dbc>
   13e7c:	str	r1, [sp, #48]	; 0x30
   13e80:	add	r3, sp, #48	; 0x30
   13e84:	ldm	lr!, {r2, r4, r5, r6, r7}
   13e88:	add	r1, r3, #4
   13e8c:	stmia	r1!, {r2, r4, r5, r6, r7}
   13e90:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   13e94:	stm	r1, {r2, r4, r5, r6, r7, r8}
   13e98:	mvn	r2, #0
   13e9c:	ldr	r1, [sp, #60]	; 0x3c
   13ea0:	orr	r1, r1, #67108864	; 0x4000000
   13ea4:	str	r1, [sp, #60]	; 0x3c
   13ea8:	mov	r1, ip
   13eac:	bl	13a28 <__assert_fail@plt+0x292c>
   13eb0:	sub	sp, fp, #24
   13eb4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13eb8:	bl	110e4 <abort@plt>
   13ebc:	push	{fp, lr}
   13ec0:	mov	fp, sp
   13ec4:	sub	sp, sp, #8
   13ec8:	mvn	ip, #0
   13ecc:	str	ip, [sp]
   13ed0:	bl	13edc <__assert_fail@plt+0x2de0>
   13ed4:	mov	sp, fp
   13ed8:	pop	{fp, pc}
   13edc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13ee0:	add	fp, sp, #24
   13ee4:	sub	sp, sp, #48	; 0x30
   13ee8:	movw	ip, #29040	; 0x7170
   13eec:	mov	lr, r3
   13ef0:	mov	r3, sp
   13ef4:	cmp	r1, #0
   13ef8:	movt	ip, #2
   13efc:	cmpne	r2, #0
   13f00:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   13f04:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   13f08:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   13f0c:	stm	r3, {r4, r5, r6, r7, r8, r9}
   13f10:	mov	r3, #10
   13f14:	str	r3, [sp]
   13f18:	bne	13f20 <__assert_fail@plt+0x2e24>
   13f1c:	bl	110e4 <abort@plt>
   13f20:	ldr	ip, [fp, #8]
   13f24:	str	r2, [sp, #44]	; 0x2c
   13f28:	str	r1, [sp, #40]	; 0x28
   13f2c:	mov	r3, sp
   13f30:	mov	r1, lr
   13f34:	mov	r2, ip
   13f38:	bl	13a28 <__assert_fail@plt+0x292c>
   13f3c:	sub	sp, fp, #24
   13f40:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13f44:	push	{fp, lr}
   13f48:	mov	fp, sp
   13f4c:	sub	sp, sp, #8
   13f50:	mov	r3, r2
   13f54:	mov	r2, r1
   13f58:	mov	r1, r0
   13f5c:	mvn	r0, #0
   13f60:	str	r0, [sp]
   13f64:	mov	r0, #0
   13f68:	bl	13edc <__assert_fail@plt+0x2de0>
   13f6c:	mov	sp, fp
   13f70:	pop	{fp, pc}
   13f74:	push	{fp, lr}
   13f78:	mov	fp, sp
   13f7c:	sub	sp, sp, #8
   13f80:	mov	ip, r2
   13f84:	mov	r2, r1
   13f88:	mov	r1, r0
   13f8c:	str	r3, [sp]
   13f90:	mov	r0, #0
   13f94:	mov	r3, ip
   13f98:	bl	13edc <__assert_fail@plt+0x2de0>
   13f9c:	mov	sp, fp
   13fa0:	pop	{fp, pc}
   13fa4:	movw	r3, #28936	; 0x7108
   13fa8:	movt	r3, #2
   13fac:	b	13a28 <__assert_fail@plt+0x292c>
   13fb0:	movw	r3, #28936	; 0x7108
   13fb4:	mov	r2, r1
   13fb8:	mov	r1, r0
   13fbc:	mov	r0, #0
   13fc0:	movt	r3, #2
   13fc4:	b	13a28 <__assert_fail@plt+0x292c>
   13fc8:	movw	r3, #28936	; 0x7108
   13fcc:	mvn	r2, #0
   13fd0:	movt	r3, #2
   13fd4:	b	13a28 <__assert_fail@plt+0x292c>
   13fd8:	movw	r3, #28936	; 0x7108
   13fdc:	mov	r1, r0
   13fe0:	mov	r0, #0
   13fe4:	mvn	r2, #0
   13fe8:	movt	r3, #2
   13fec:	b	13a28 <__assert_fail@plt+0x292c>
   13ff0:	push	{r4, r5, fp, lr}
   13ff4:	add	fp, sp, #8
   13ff8:	mov	r5, r0
   13ffc:	mov	r4, r1
   14000:	mov	r0, #0
   14004:	mov	r2, #5
   14008:	mov	r1, r5
   1400c:	bl	10f28 <dcgettext@plt>
   14010:	cmp	r0, r5
   14014:	popne	{r4, r5, fp, pc}
   14018:	bl	15220 <__assert_fail@plt+0x4124>
   1401c:	ldrb	r1, [r0]
   14020:	and	r1, r1, #223	; 0xdf
   14024:	cmp	r1, #71	; 0x47
   14028:	beq	14090 <__assert_fail@plt+0x2f94>
   1402c:	cmp	r1, #85	; 0x55
   14030:	bne	140b4 <__assert_fail@plt+0x2fb8>
   14034:	ldrb	r1, [r0, #1]
   14038:	and	r1, r1, #223	; 0xdf
   1403c:	cmp	r1, #84	; 0x54
   14040:	bne	140b4 <__assert_fail@plt+0x2fb8>
   14044:	ldrb	r1, [r0, #2]
   14048:	and	r1, r1, #223	; 0xdf
   1404c:	cmp	r1, #70	; 0x46
   14050:	ldrbeq	r1, [r0, #3]
   14054:	cmpeq	r1, #45	; 0x2d
   14058:	bne	140b4 <__assert_fail@plt+0x2fb8>
   1405c:	ldrb	r1, [r0, #4]
   14060:	cmp	r1, #56	; 0x38
   14064:	ldrbeq	r0, [r0, #5]
   14068:	cmpeq	r0, #0
   1406c:	bne	140b4 <__assert_fail@plt+0x2fb8>
   14070:	ldrb	r1, [r5]
   14074:	movw	r2, #24189	; 0x5e7d
   14078:	movw	r0, #24193	; 0x5e81
   1407c:	movt	r2, #1
   14080:	movt	r0, #1
   14084:	cmp	r1, #96	; 0x60
   14088:	moveq	r0, r2
   1408c:	pop	{r4, r5, fp, pc}
   14090:	ldrb	r1, [r0, #1]
   14094:	and	r1, r1, #223	; 0xdf
   14098:	cmp	r1, #66	; 0x42
   1409c:	bne	140b4 <__assert_fail@plt+0x2fb8>
   140a0:	ldrb	r1, [r0, #2]
   140a4:	cmp	r1, #49	; 0x31
   140a8:	ldrbeq	r1, [r0, #3]
   140ac:	cmpeq	r1, #56	; 0x38
   140b0:	beq	140d0 <__assert_fail@plt+0x2fd4>
   140b4:	movw	r1, #24183	; 0x5e77
   140b8:	movw	r0, #24187	; 0x5e7b
   140bc:	cmp	r4, #9
   140c0:	movt	r1, #1
   140c4:	movt	r0, #1
   140c8:	moveq	r0, r1
   140cc:	pop	{r4, r5, fp, pc}
   140d0:	ldrb	r1, [r0, #4]
   140d4:	cmp	r1, #48	; 0x30
   140d8:	ldrbeq	r1, [r0, #5]
   140dc:	cmpeq	r1, #51	; 0x33
   140e0:	bne	140b4 <__assert_fail@plt+0x2fb8>
   140e4:	ldrb	r1, [r0, #6]
   140e8:	cmp	r1, #48	; 0x30
   140ec:	ldrbeq	r0, [r0, #7]
   140f0:	cmpeq	r0, #0
   140f4:	bne	140b4 <__assert_fail@plt+0x2fb8>
   140f8:	ldrb	r1, [r5]
   140fc:	movw	r2, #24197	; 0x5e85
   14100:	movw	r0, #24201	; 0x5e89
   14104:	movt	r2, #1
   14108:	movt	r0, #1
   1410c:	b	14084 <__assert_fail@plt+0x2f88>
   14110:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14114:	add	fp, sp, #24
   14118:	sub	sp, sp, #32
   1411c:	ldr	r6, [fp, #12]
   14120:	ldr	r7, [fp, #8]
   14124:	mov	r4, r2
   14128:	mov	r8, r0
   1412c:	cmp	r1, #0
   14130:	beq	14158 <__assert_fail@plt+0x305c>
   14134:	movw	r2, #24288	; 0x5ee0
   14138:	mov	r5, r1
   1413c:	str	r3, [sp, #4]
   14140:	str	r4, [sp]
   14144:	mov	r0, r8
   14148:	mov	r1, #1
   1414c:	movt	r2, #1
   14150:	mov	r3, r5
   14154:	b	14170 <__assert_fail@plt+0x3074>
   14158:	movw	r2, #24300	; 0x5eec
   1415c:	str	r3, [sp]
   14160:	mov	r0, r8
   14164:	mov	r1, #1
   14168:	mov	r3, r4
   1416c:	movt	r2, #1
   14170:	bl	11048 <__fprintf_chk@plt>
   14174:	movw	r1, #24307	; 0x5ef3
   14178:	mov	r0, #0
   1417c:	mov	r2, #5
   14180:	movt	r1, #1
   14184:	bl	10f28 <dcgettext@plt>
   14188:	movw	r2, #25025	; 0x61c1
   1418c:	mov	r3, r0
   14190:	movw	r0, #2022	; 0x7e6
   14194:	mov	r1, #1
   14198:	str	r0, [sp]
   1419c:	movt	r2, #1
   141a0:	mov	r0, r8
   141a4:	bl	11048 <__fprintf_chk@plt>
   141a8:	movw	r4, #23447	; 0x5b97
   141ac:	mov	r1, r8
   141b0:	movt	r4, #1
   141b4:	mov	r0, r4
   141b8:	bl	10e8c <fputs_unlocked@plt>
   141bc:	movw	r1, #24311	; 0x5ef7
   141c0:	mov	r0, #0
   141c4:	mov	r2, #5
   141c8:	movt	r1, #1
   141cc:	bl	10f28 <dcgettext@plt>
   141d0:	movw	r3, #24482	; 0x5fa2
   141d4:	mov	r2, r0
   141d8:	mov	r0, r8
   141dc:	mov	r1, #1
   141e0:	movt	r3, #1
   141e4:	bl	11048 <__fprintf_chk@plt>
   141e8:	mov	r0, r4
   141ec:	mov	r1, r8
   141f0:	bl	10e8c <fputs_unlocked@plt>
   141f4:	cmp	r6, #9
   141f8:	bhi	1425c <__assert_fail@plt+0x3160>
   141fc:	add	r0, pc, #0
   14200:	ldr	pc, [r0, r6, lsl #2]
   14204:	andeq	r4, r1, r4, lsr r4
   14208:	andeq	r4, r1, ip, lsr #4
   1420c:	andeq	r4, r1, r8, ror #4
   14210:	muleq	r1, r0, r2
   14214:			; <UNDEFINED> instruction: 0x000142b8
   14218:	andeq	r4, r1, r0, ror #5
   1421c:	andeq	r4, r1, r8, lsl #6
   14220:	andeq	r4, r1, r0, asr #6
   14224:	andeq	r4, r1, r0, ror #7
   14228:	andeq	r4, r1, r8, lsl #7
   1422c:	movw	r1, #24516	; 0x5fc4
   14230:	mov	r0, #0
   14234:	mov	r2, #5
   14238:	movt	r1, #1
   1423c:	bl	10f28 <dcgettext@plt>
   14240:	ldr	r3, [r7]
   14244:	mov	r2, r0
   14248:	mov	r0, r8
   1424c:	mov	r1, #1
   14250:	sub	sp, fp, #24
   14254:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14258:	b	11048 <__fprintf_chk@plt>
   1425c:	movw	r1, #24835	; 0x6103
   14260:	movt	r1, #1
   14264:	b	14390 <__assert_fail@plt+0x3294>
   14268:	movw	r1, #24532	; 0x5fd4
   1426c:	mov	r0, #0
   14270:	mov	r2, #5
   14274:	movt	r1, #1
   14278:	bl	10f28 <dcgettext@plt>
   1427c:	mov	r2, r0
   14280:	ldr	r3, [r7]
   14284:	ldr	r0, [r7, #4]
   14288:	str	r0, [sp]
   1428c:	b	1437c <__assert_fail@plt+0x3280>
   14290:	movw	r1, #24555	; 0x5feb
   14294:	mov	r0, #0
   14298:	mov	r2, #5
   1429c:	movt	r1, #1
   142a0:	bl	10f28 <dcgettext@plt>
   142a4:	ldr	r3, [r7]
   142a8:	mov	r2, r0
   142ac:	ldmib	r7, {r0, r1}
   142b0:	stm	sp, {r0, r1}
   142b4:	b	1437c <__assert_fail@plt+0x3280>
   142b8:	movw	r1, #24583	; 0x6007
   142bc:	mov	r0, #0
   142c0:	mov	r2, #5
   142c4:	movt	r1, #1
   142c8:	bl	10f28 <dcgettext@plt>
   142cc:	ldr	r3, [r7]
   142d0:	mov	r2, r0
   142d4:	ldmib	r7, {r0, r1, r7}
   142d8:	stm	sp, {r0, r1, r7}
   142dc:	b	1437c <__assert_fail@plt+0x3280>
   142e0:	movw	r1, #24615	; 0x6027
   142e4:	mov	r0, #0
   142e8:	mov	r2, #5
   142ec:	movt	r1, #1
   142f0:	bl	10f28 <dcgettext@plt>
   142f4:	ldr	r3, [r7]
   142f8:	mov	r2, r0
   142fc:	ldmib	r7, {r0, r1, r6, r7}
   14300:	stm	sp, {r0, r1, r6, r7}
   14304:	b	1437c <__assert_fail@plt+0x3280>
   14308:	movw	r1, #24651	; 0x604b
   1430c:	mov	r0, #0
   14310:	mov	r2, #5
   14314:	movt	r1, #1
   14318:	bl	10f28 <dcgettext@plt>
   1431c:	ldr	r3, [r7]
   14320:	mov	r2, r0
   14324:	ldmib	r7, {r0, r1, r6}
   14328:	ldr	r5, [r7, #16]
   1432c:	ldr	r7, [r7, #20]
   14330:	stm	sp, {r0, r1, r6}
   14334:	str	r5, [sp, #12]
   14338:	str	r7, [sp, #16]
   1433c:	b	1437c <__assert_fail@plt+0x3280>
   14340:	movw	r1, #24691	; 0x6073
   14344:	mov	r0, #0
   14348:	mov	r2, #5
   1434c:	movt	r1, #1
   14350:	bl	10f28 <dcgettext@plt>
   14354:	ldr	r3, [r7]
   14358:	mov	r2, r0
   1435c:	ldmib	r7, {r0, r1, r6}
   14360:	ldr	r5, [r7, #16]
   14364:	ldr	r4, [r7, #20]
   14368:	ldr	r7, [r7, #24]
   1436c:	stm	sp, {r0, r1, r6}
   14370:	str	r5, [sp, #12]
   14374:	str	r4, [sp, #16]
   14378:	str	r7, [sp, #20]
   1437c:	mov	r0, r8
   14380:	mov	r1, #1
   14384:	b	14430 <__assert_fail@plt+0x3334>
   14388:	movw	r1, #24783	; 0x60cf
   1438c:	movt	r1, #1
   14390:	mov	r0, #0
   14394:	mov	r2, #5
   14398:	bl	10f28 <dcgettext@plt>
   1439c:	mov	ip, r0
   143a0:	ldr	r3, [r7]
   143a4:	ldr	r0, [r7, #4]
   143a8:	ldr	r1, [r7, #8]
   143ac:	ldr	r6, [r7, #12]
   143b0:	ldr	r5, [r7, #16]
   143b4:	ldr	r4, [r7, #20]
   143b8:	ldr	r2, [r7, #24]
   143bc:	ldr	lr, [r7, #28]
   143c0:	ldr	r7, [r7, #32]
   143c4:	stm	sp, {r0, r1, r6}
   143c8:	str	r5, [sp, #12]
   143cc:	str	r4, [sp, #16]
   143d0:	str	r2, [sp, #20]
   143d4:	str	lr, [sp, #24]
   143d8:	str	r7, [sp, #28]
   143dc:	b	14424 <__assert_fail@plt+0x3328>
   143e0:	movw	r1, #24735	; 0x609f
   143e4:	mov	r0, #0
   143e8:	mov	r2, #5
   143ec:	movt	r1, #1
   143f0:	bl	10f28 <dcgettext@plt>
   143f4:	mov	ip, r0
   143f8:	ldr	r3, [r7]
   143fc:	ldmib	r7, {r0, r1, r6}
   14400:	ldr	r5, [r7, #16]
   14404:	ldr	r4, [r7, #20]
   14408:	ldr	r2, [r7, #24]
   1440c:	ldr	r7, [r7, #28]
   14410:	stm	sp, {r0, r1, r6}
   14414:	str	r5, [sp, #12]
   14418:	str	r4, [sp, #16]
   1441c:	str	r2, [sp, #20]
   14420:	str	r7, [sp, #24]
   14424:	mov	r0, r8
   14428:	mov	r1, #1
   1442c:	mov	r2, ip
   14430:	bl	11048 <__fprintf_chk@plt>
   14434:	sub	sp, fp, #24
   14438:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1443c:	push	{r4, sl, fp, lr}
   14440:	add	fp, sp, #8
   14444:	sub	sp, sp, #8
   14448:	ldr	ip, [fp, #8]
   1444c:	mov	lr, #0
   14450:	ldr	r4, [ip, lr, lsl #2]
   14454:	add	lr, lr, #1
   14458:	cmp	r4, #0
   1445c:	bne	14450 <__assert_fail@plt+0x3354>
   14460:	sub	r4, lr, #1
   14464:	str	ip, [sp]
   14468:	str	r4, [sp, #4]
   1446c:	bl	14110 <__assert_fail@plt+0x3014>
   14470:	sub	sp, fp, #8
   14474:	pop	{r4, sl, fp, pc}
   14478:	push	{r4, r5, fp, lr}
   1447c:	add	fp, sp, #8
   14480:	sub	sp, sp, #48	; 0x30
   14484:	ldr	r4, [fp, #8]
   14488:	mov	ip, #0
   1448c:	add	lr, sp, #8
   14490:	ldr	r5, [r4]
   14494:	cmp	r5, #0
   14498:	str	r5, [lr, ip, lsl #2]
   1449c:	beq	144b0 <__assert_fail@plt+0x33b4>
   144a0:	add	ip, ip, #1
   144a4:	add	r4, r4, #4
   144a8:	cmp	ip, #10
   144ac:	bcc	14490 <__assert_fail@plt+0x3394>
   144b0:	str	lr, [sp]
   144b4:	str	ip, [sp, #4]
   144b8:	bl	14110 <__assert_fail@plt+0x3014>
   144bc:	sub	sp, fp, #8
   144c0:	pop	{r4, r5, fp, pc}
   144c4:	push	{fp, lr}
   144c8:	mov	fp, sp
   144cc:	sub	sp, sp, #8
   144d0:	add	ip, fp, #8
   144d4:	str	ip, [sp, #4]
   144d8:	str	ip, [sp]
   144dc:	bl	14478 <__assert_fail@plt+0x337c>
   144e0:	mov	sp, fp
   144e4:	pop	{fp, pc}
   144e8:	push	{fp, lr}
   144ec:	mov	fp, sp
   144f0:	movw	r0, #29012	; 0x7154
   144f4:	movt	r0, #2
   144f8:	ldr	r1, [r0]
   144fc:	movw	r0, #23447	; 0x5b97
   14500:	movt	r0, #1
   14504:	bl	10e8c <fputs_unlocked@plt>
   14508:	movw	r1, #24895	; 0x613f
   1450c:	mov	r0, #0
   14510:	mov	r2, #5
   14514:	movt	r1, #1
   14518:	bl	10f28 <dcgettext@plt>
   1451c:	movw	r2, #24915	; 0x6153
   14520:	mov	r1, r0
   14524:	mov	r0, #1
   14528:	movt	r2, #1
   1452c:	bl	11030 <__printf_chk@plt>
   14530:	movw	r1, #24937	; 0x6169
   14534:	mov	r0, #0
   14538:	mov	r2, #5
   1453c:	movt	r1, #1
   14540:	bl	10f28 <dcgettext@plt>
   14544:	movw	r2, #22957	; 0x59ad
   14548:	movw	r3, #23256	; 0x5ad8
   1454c:	mov	r1, r0
   14550:	mov	r0, #1
   14554:	movt	r2, #1
   14558:	movt	r3, #1
   1455c:	bl	11030 <__printf_chk@plt>
   14560:	movw	r1, #24957	; 0x617d
   14564:	mov	r0, #0
   14568:	mov	r2, #5
   1456c:	movt	r1, #1
   14570:	bl	10f28 <dcgettext@plt>
   14574:	movw	r2, #24996	; 0x61a4
   14578:	mov	r1, r0
   1457c:	mov	r0, #1
   14580:	movt	r2, #1
   14584:	pop	{fp, lr}
   14588:	b	11030 <__printf_chk@plt>
   1458c:	b	14590 <__assert_fail@plt+0x3494>
   14590:	push	{r4, r5, r6, sl, fp, lr}
   14594:	add	fp, sp, #16
   14598:	mov	r4, r2
   1459c:	mov	r5, r1
   145a0:	mov	r6, r0
   145a4:	bl	152b8 <__assert_fail@plt+0x41bc>
   145a8:	cmp	r0, #0
   145ac:	popne	{r4, r5, r6, sl, fp, pc}
   145b0:	cmp	r6, #0
   145b4:	beq	145c8 <__assert_fail@plt+0x34cc>
   145b8:	cmp	r5, #0
   145bc:	cmpne	r4, #0
   145c0:	bne	145c8 <__assert_fail@plt+0x34cc>
   145c4:	pop	{r4, r5, r6, sl, fp, pc}
   145c8:	bl	14a1c <__assert_fail@plt+0x3920>
   145cc:	push	{fp, lr}
   145d0:	mov	fp, sp
   145d4:	bl	15120 <__assert_fail@plt+0x4024>
   145d8:	cmp	r0, #0
   145dc:	popne	{fp, pc}
   145e0:	bl	14a1c <__assert_fail@plt+0x3920>
   145e4:	push	{fp, lr}
   145e8:	mov	fp, sp
   145ec:	bl	15120 <__assert_fail@plt+0x4024>
   145f0:	cmp	r0, #0
   145f4:	popne	{fp, pc}
   145f8:	bl	14a1c <__assert_fail@plt+0x3920>
   145fc:	push	{fp, lr}
   14600:	mov	fp, sp
   14604:	bl	15120 <__assert_fail@plt+0x4024>
   14608:	cmp	r0, #0
   1460c:	popne	{fp, pc}
   14610:	bl	14a1c <__assert_fail@plt+0x3920>
   14614:	push	{r4, r5, fp, lr}
   14618:	add	fp, sp, #8
   1461c:	mov	r4, r1
   14620:	mov	r5, r0
   14624:	bl	15150 <__assert_fail@plt+0x4054>
   14628:	cmp	r0, #0
   1462c:	popne	{r4, r5, fp, pc}
   14630:	cmp	r5, #0
   14634:	beq	14644 <__assert_fail@plt+0x3548>
   14638:	cmp	r4, #0
   1463c:	bne	14644 <__assert_fail@plt+0x3548>
   14640:	pop	{r4, r5, fp, pc}
   14644:	bl	14a1c <__assert_fail@plt+0x3920>
   14648:	push	{fp, lr}
   1464c:	mov	fp, sp
   14650:	cmp	r1, #0
   14654:	orreq	r1, r1, #1
   14658:	bl	15150 <__assert_fail@plt+0x4054>
   1465c:	cmp	r0, #0
   14660:	popne	{fp, pc}
   14664:	bl	14a1c <__assert_fail@plt+0x3920>
   14668:	push	{fp, lr}
   1466c:	mov	fp, sp
   14670:	clz	r3, r2
   14674:	lsr	ip, r3, #5
   14678:	clz	r3, r1
   1467c:	lsr	r3, r3, #5
   14680:	orrs	r3, r3, ip
   14684:	movwne	r1, #1
   14688:	movwne	r2, #1
   1468c:	bl	152b8 <__assert_fail@plt+0x41bc>
   14690:	cmp	r0, #0
   14694:	popne	{fp, pc}
   14698:	bl	14a1c <__assert_fail@plt+0x3920>
   1469c:	push	{fp, lr}
   146a0:	mov	fp, sp
   146a4:	mov	r2, r1
   146a8:	mov	r1, r0
   146ac:	mov	r0, #0
   146b0:	bl	152b8 <__assert_fail@plt+0x41bc>
   146b4:	cmp	r0, #0
   146b8:	popne	{fp, pc}
   146bc:	bl	14a1c <__assert_fail@plt+0x3920>
   146c0:	mov	r2, r1
   146c4:	mov	r1, r0
   146c8:	mov	r0, #0
   146cc:	b	14668 <__assert_fail@plt+0x356c>
   146d0:	mov	r2, #1
   146d4:	b	146d8 <__assert_fail@plt+0x35dc>
   146d8:	push	{r4, r5, fp, lr}
   146dc:	add	fp, sp, #8
   146e0:	ldr	r5, [r1]
   146e4:	mov	r4, r1
   146e8:	cmp	r0, #0
   146ec:	beq	14704 <__assert_fail@plt+0x3608>
   146f0:	mov	r1, #1
   146f4:	add	r1, r1, r5, lsr #1
   146f8:	adds	r5, r5, r1
   146fc:	bcc	1471c <__assert_fail@plt+0x3620>
   14700:	bl	14a1c <__assert_fail@plt+0x3920>
   14704:	cmp	r5, #0
   14708:	bne	1471c <__assert_fail@plt+0x3620>
   1470c:	mov	r1, #64	; 0x40
   14710:	cmp	r2, #64	; 0x40
   14714:	udiv	r5, r1, r2
   14718:	addhi	r5, r5, #1
   1471c:	mov	r1, r5
   14720:	bl	14590 <__assert_fail@plt+0x3494>
   14724:	str	r5, [r4]
   14728:	pop	{r4, r5, fp, pc}
   1472c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14730:	add	fp, sp, #24
   14734:	ldr	r6, [r1]
   14738:	mov	r8, r1
   1473c:	ldr	r4, [fp, #8]
   14740:	add	r1, r6, r6, asr #1
   14744:	cmp	r1, r6
   14748:	mvnvs	r1, #-2147483648	; 0x80000000
   1474c:	cmp	r1, r3
   14750:	mov	r5, r1
   14754:	movgt	r5, r3
   14758:	cmn	r3, #1
   1475c:	movle	r5, r1
   14760:	cmn	r4, #1
   14764:	ble	14784 <__assert_fail@plt+0x3688>
   14768:	cmp	r4, #0
   1476c:	beq	147d8 <__assert_fail@plt+0x36dc>
   14770:	cmn	r5, #1
   14774:	ble	147ac <__assert_fail@plt+0x36b0>
   14778:	mvn	r7, #-2147483648	; 0x80000000
   1477c:	udiv	r1, r7, r4
   14780:	b	147a0 <__assert_fail@plt+0x36a4>
   14784:	cmn	r5, #1
   14788:	ble	147c8 <__assert_fail@plt+0x36cc>
   1478c:	cmn	r4, #1
   14790:	beq	147d8 <__assert_fail@plt+0x36dc>
   14794:	mov	r1, #-2147483648	; 0x80000000
   14798:	mvn	r7, #-2147483648	; 0x80000000
   1479c:	sdiv	r1, r1, r4
   147a0:	cmp	r1, r5
   147a4:	bge	147d8 <__assert_fail@plt+0x36dc>
   147a8:	b	147e8 <__assert_fail@plt+0x36ec>
   147ac:	beq	147d8 <__assert_fail@plt+0x36dc>
   147b0:	mov	r1, #-2147483648	; 0x80000000
   147b4:	mvn	r7, #-2147483648	; 0x80000000
   147b8:	sdiv	r1, r1, r5
   147bc:	cmp	r1, r4
   147c0:	bge	147d8 <__assert_fail@plt+0x36dc>
   147c4:	b	147e8 <__assert_fail@plt+0x36ec>
   147c8:	mvn	r7, #-2147483648	; 0x80000000
   147cc:	sdiv	r1, r7, r4
   147d0:	cmp	r5, r1
   147d4:	blt	147e8 <__assert_fail@plt+0x36ec>
   147d8:	mul	r1, r5, r4
   147dc:	mov	r7, #64	; 0x40
   147e0:	cmp	r1, #63	; 0x3f
   147e4:	bgt	147f0 <__assert_fail@plt+0x36f4>
   147e8:	sdiv	r5, r7, r4
   147ec:	mul	r1, r5, r4
   147f0:	cmp	r0, #0
   147f4:	moveq	r7, #0
   147f8:	streq	r7, [r8]
   147fc:	sub	r7, r5, r6
   14800:	cmp	r7, r2
   14804:	bge	148a8 <__assert_fail@plt+0x37ac>
   14808:	add	r5, r6, r2
   1480c:	mov	r2, #0
   14810:	mov	r1, #0
   14814:	cmp	r5, r3
   14818:	movwgt	r2, #1
   1481c:	cmn	r3, #1
   14820:	movwgt	r1, #1
   14824:	cmp	r5, r6
   14828:	bvs	14890 <__assert_fail@plt+0x3794>
   1482c:	ands	r1, r1, r2
   14830:	bne	14890 <__assert_fail@plt+0x3794>
   14834:	cmn	r4, #1
   14838:	ble	14858 <__assert_fail@plt+0x375c>
   1483c:	cmp	r4, #0
   14840:	beq	148a4 <__assert_fail@plt+0x37a8>
   14844:	cmn	r5, #1
   14848:	ble	1487c <__assert_fail@plt+0x3780>
   1484c:	mvn	r1, #-2147483648	; 0x80000000
   14850:	udiv	r1, r1, r4
   14854:	b	14870 <__assert_fail@plt+0x3774>
   14858:	cmn	r5, #1
   1485c:	ble	14894 <__assert_fail@plt+0x3798>
   14860:	cmn	r4, #1
   14864:	beq	148a4 <__assert_fail@plt+0x37a8>
   14868:	mov	r1, #-2147483648	; 0x80000000
   1486c:	sdiv	r1, r1, r4
   14870:	cmp	r1, r5
   14874:	bge	148a4 <__assert_fail@plt+0x37a8>
   14878:	b	14890 <__assert_fail@plt+0x3794>
   1487c:	beq	148a4 <__assert_fail@plt+0x37a8>
   14880:	mov	r1, #-2147483648	; 0x80000000
   14884:	sdiv	r1, r1, r5
   14888:	cmp	r1, r4
   1488c:	bge	148a4 <__assert_fail@plt+0x37a8>
   14890:	bl	14a1c <__assert_fail@plt+0x3920>
   14894:	mvn	r1, #-2147483648	; 0x80000000
   14898:	sdiv	r1, r1, r4
   1489c:	cmp	r5, r1
   148a0:	blt	14890 <__assert_fail@plt+0x3794>
   148a4:	mul	r1, r5, r4
   148a8:	bl	14614 <__assert_fail@plt+0x3518>
   148ac:	str	r5, [r8]
   148b0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   148b4:	push	{fp, lr}
   148b8:	mov	fp, sp
   148bc:	mov	r1, #1
   148c0:	bl	150cc <__assert_fail@plt+0x3fd0>
   148c4:	cmp	r0, #0
   148c8:	popne	{fp, pc}
   148cc:	bl	14a1c <__assert_fail@plt+0x3920>
   148d0:	push	{fp, lr}
   148d4:	mov	fp, sp
   148d8:	bl	150cc <__assert_fail@plt+0x3fd0>
   148dc:	cmp	r0, #0
   148e0:	popne	{fp, pc}
   148e4:	bl	14a1c <__assert_fail@plt+0x3920>
   148e8:	push	{fp, lr}
   148ec:	mov	fp, sp
   148f0:	mov	r1, #1
   148f4:	bl	150cc <__assert_fail@plt+0x3fd0>
   148f8:	cmp	r0, #0
   148fc:	popne	{fp, pc}
   14900:	bl	14a1c <__assert_fail@plt+0x3920>
   14904:	push	{fp, lr}
   14908:	mov	fp, sp
   1490c:	bl	150cc <__assert_fail@plt+0x3fd0>
   14910:	cmp	r0, #0
   14914:	popne	{fp, pc}
   14918:	bl	14a1c <__assert_fail@plt+0x3920>
   1491c:	push	{r4, r5, r6, sl, fp, lr}
   14920:	add	fp, sp, #16
   14924:	mov	r5, r0
   14928:	mov	r0, r1
   1492c:	mov	r4, r1
   14930:	bl	15120 <__assert_fail@plt+0x4024>
   14934:	cmp	r0, #0
   14938:	beq	14954 <__assert_fail@plt+0x3858>
   1493c:	mov	r1, r5
   14940:	mov	r2, r4
   14944:	mov	r6, r0
   14948:	bl	10eec <memcpy@plt>
   1494c:	mov	r0, r6
   14950:	pop	{r4, r5, r6, sl, fp, pc}
   14954:	bl	14a1c <__assert_fail@plt+0x3920>
   14958:	push	{r4, r5, r6, sl, fp, lr}
   1495c:	add	fp, sp, #16
   14960:	mov	r5, r0
   14964:	mov	r0, r1
   14968:	mov	r4, r1
   1496c:	bl	15120 <__assert_fail@plt+0x4024>
   14970:	cmp	r0, #0
   14974:	beq	14990 <__assert_fail@plt+0x3894>
   14978:	mov	r1, r5
   1497c:	mov	r2, r4
   14980:	mov	r6, r0
   14984:	bl	10eec <memcpy@plt>
   14988:	mov	r0, r6
   1498c:	pop	{r4, r5, r6, sl, fp, pc}
   14990:	bl	14a1c <__assert_fail@plt+0x3920>
   14994:	push	{r4, r5, r6, sl, fp, lr}
   14998:	add	fp, sp, #16
   1499c:	mov	r5, r0
   149a0:	add	r0, r1, #1
   149a4:	mov	r4, r1
   149a8:	bl	15120 <__assert_fail@plt+0x4024>
   149ac:	cmp	r0, #0
   149b0:	beq	149d8 <__assert_fail@plt+0x38dc>
   149b4:	mov	r6, r0
   149b8:	mov	r0, #0
   149bc:	mov	r1, r5
   149c0:	mov	r2, r4
   149c4:	strb	r0, [r6, r4]
   149c8:	mov	r0, r6
   149cc:	bl	10eec <memcpy@plt>
   149d0:	mov	r0, r6
   149d4:	pop	{r4, r5, r6, sl, fp, pc}
   149d8:	bl	14a1c <__assert_fail@plt+0x3920>
   149dc:	push	{r4, r5, r6, sl, fp, lr}
   149e0:	add	fp, sp, #16
   149e4:	mov	r4, r0
   149e8:	bl	10ff4 <strlen@plt>
   149ec:	add	r5, r0, #1
   149f0:	mov	r0, r5
   149f4:	bl	15120 <__assert_fail@plt+0x4024>
   149f8:	cmp	r0, #0
   149fc:	beq	14a18 <__assert_fail@plt+0x391c>
   14a00:	mov	r1, r4
   14a04:	mov	r2, r5
   14a08:	mov	r6, r0
   14a0c:	bl	10eec <memcpy@plt>
   14a10:	mov	r0, r6
   14a14:	pop	{r4, r5, r6, sl, fp, pc}
   14a18:	bl	14a1c <__assert_fail@plt+0x3920>
   14a1c:	push	{fp, lr}
   14a20:	mov	fp, sp
   14a24:	movw	r0, #28916	; 0x70f4
   14a28:	movw	r1, #25072	; 0x61f0
   14a2c:	mov	r2, #5
   14a30:	movt	r0, #2
   14a34:	movt	r1, #1
   14a38:	ldr	r4, [r0]
   14a3c:	mov	r0, #0
   14a40:	bl	10f28 <dcgettext@plt>
   14a44:	movw	r2, #22936	; 0x5998
   14a48:	mov	r3, r0
   14a4c:	mov	r0, r4
   14a50:	mov	r1, #0
   14a54:	movt	r2, #1
   14a58:	bl	10f94 <error@plt>
   14a5c:	bl	110e4 <abort@plt>
   14a60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a64:	add	fp, sp, #28
   14a68:	sub	sp, sp, #28
   14a6c:	cmp	r2, #37	; 0x25
   14a70:	str	r3, [sp, #12]
   14a74:	bcs	14f84 <__assert_fail@plt+0x3e88>
   14a78:	ldr	sl, [fp, #8]
   14a7c:	mov	r4, r2
   14a80:	mov	r6, r1
   14a84:	mov	r5, r0
   14a88:	bl	1100c <__errno_location@plt>
   14a8c:	add	r8, sp, #24
   14a90:	cmp	r6, #0
   14a94:	mov	r7, r0
   14a98:	mov	r0, #0
   14a9c:	mov	r2, r4
   14aa0:	movne	r8, r6
   14aa4:	str	r0, [r7]
   14aa8:	mov	r0, r5
   14aac:	mov	r1, r8
   14ab0:	bl	11060 <strtoimax@plt>
   14ab4:	str	r1, [sp, #20]
   14ab8:	str	r0, [sp, #16]
   14abc:	ldr	r4, [r8]
   14ac0:	cmp	r4, r5
   14ac4:	beq	14af0 <__assert_fail@plt+0x39f4>
   14ac8:	mov	r6, r0
   14acc:	ldr	r0, [r7]
   14ad0:	mov	r9, r1
   14ad4:	cmp	r0, #0
   14ad8:	beq	14b2c <__assert_fail@plt+0x3a30>
   14adc:	mov	r7, #4
   14ae0:	cmp	r0, #34	; 0x22
   14ae4:	bne	14f78 <__assert_fail@plt+0x3e7c>
   14ae8:	mov	r7, #1
   14aec:	b	14b30 <__assert_fail@plt+0x3a34>
   14af0:	cmp	sl, #0
   14af4:	mov	r7, #4
   14af8:	ldrbne	r1, [r5]
   14afc:	cmpne	r1, #0
   14b00:	beq	14f78 <__assert_fail@plt+0x3e7c>
   14b04:	mov	r0, sl
   14b08:	bl	11000 <strchr@plt>
   14b0c:	cmp	r0, #0
   14b10:	beq	14f78 <__assert_fail@plt+0x3e7c>
   14b14:	mov	r9, #0
   14b18:	mov	r6, #1
   14b1c:	mov	r7, #0
   14b20:	str	r9, [sp, #20]
   14b24:	str	r6, [sp, #16]
   14b28:	b	14b38 <__assert_fail@plt+0x3a3c>
   14b2c:	mov	r7, r0
   14b30:	cmp	sl, #0
   14b34:	beq	14bdc <__assert_fail@plt+0x3ae0>
   14b38:	ldrb	r5, [r4]
   14b3c:	cmp	r5, #0
   14b40:	beq	14be4 <__assert_fail@plt+0x3ae8>
   14b44:	mov	r0, sl
   14b48:	mov	r1, r5
   14b4c:	bl	11000 <strchr@plt>
   14b50:	cmp	r0, #0
   14b54:	beq	14bec <__assert_fail@plt+0x3af0>
   14b58:	sub	r0, r5, #69	; 0x45
   14b5c:	str	r7, [sp, #4]
   14b60:	mov	r1, #1
   14b64:	mov	r7, #1024	; 0x400
   14b68:	cmp	r0, #21
   14b6c:	str	r1, [sp, #8]
   14b70:	bhi	14b88 <__assert_fail@plt+0x3a8c>
   14b74:	movw	r2, #35141	; 0x8945
   14b78:	mov	r1, #1
   14b7c:	movt	r2, #48	; 0x30
   14b80:	tst	r2, r1, lsl r0
   14b84:	bne	14ba4 <__assert_fail@plt+0x3aa8>
   14b88:	sub	r0, r5, #103	; 0x67
   14b8c:	cmp	r0, #13
   14b90:	bhi	14bfc <__assert_fail@plt+0x3b00>
   14b94:	mov	r1, #1
   14b98:	movw	r2, #8273	; 0x2051
   14b9c:	tst	r2, r1, lsl r0
   14ba0:	beq	14bfc <__assert_fail@plt+0x3b00>
   14ba4:	ldr	r0, [fp, #8]
   14ba8:	mov	r1, #48	; 0x30
   14bac:	bl	11000 <strchr@plt>
   14bb0:	cmp	r0, #0
   14bb4:	beq	14bfc <__assert_fail@plt+0x3b00>
   14bb8:	ldrb	r0, [r4, #1]
   14bbc:	ldr	sl, [sp, #12]
   14bc0:	cmp	r0, #66	; 0x42
   14bc4:	cmpne	r0, #68	; 0x44
   14bc8:	bne	14cd0 <__assert_fail@plt+0x3bd4>
   14bcc:	mov	r0, #2
   14bd0:	mov	r7, #1000	; 0x3e8
   14bd4:	str	r0, [sp, #8]
   14bd8:	b	14c00 <__assert_fail@plt+0x3b04>
   14bdc:	ldr	r0, [sp, #12]
   14be0:	b	14bf4 <__assert_fail@plt+0x3af8>
   14be4:	ldr	sl, [sp, #12]
   14be8:	b	14f74 <__assert_fail@plt+0x3e78>
   14bec:	ldr	r0, [sp, #12]
   14bf0:	orr	r7, r7, #2
   14bf4:	stm	r0, {r6, r9}
   14bf8:	b	14f78 <__assert_fail@plt+0x3e7c>
   14bfc:	ldr	sl, [sp, #12]
   14c00:	cmp	r5, #89	; 0x59
   14c04:	bgt	14c6c <__assert_fail@plt+0x3b70>
   14c08:	sub	r0, r5, #66	; 0x42
   14c0c:	cmp	r0, #14
   14c10:	bhi	14cf0 <__assert_fail@plt+0x3bf4>
   14c14:	add	r1, pc, #0
   14c18:	ldr	pc, [r1, r0, lsl #2]
   14c1c:	andeq	r4, r1, r8, asr ip
   14c20:	andeq	r4, r1, r8, lsl #28
   14c24:	andeq	r4, r1, r8, lsl #28
   14c28:	andeq	r4, r1, r8, lsl lr
   14c2c:	andeq	r4, r1, r8, lsl #28
   14c30:	andeq	r4, r1, ip, asr #26
   14c34:	andeq	r4, r1, r8, lsl #28
   14c38:	andeq	r4, r1, r8, lsl #28
   14c3c:	andeq	r4, r1, r8, lsl #28
   14c40:	andeq	r4, r1, r4, ror sp
   14c44:	andeq	r4, r1, r8, lsl #28
   14c48:	andeq	r4, r1, r8, lsl #27
   14c4c:	andeq	r4, r1, r8, lsl #28
   14c50:	andeq	r4, r1, r8, lsl #28
   14c54:	andeq	r4, r1, r0, asr #28
   14c58:	cmn	r9, #1
   14c5c:	ble	14e68 <__assert_fail@plt+0x3d6c>
   14c60:	cmp	r9, #2097152	; 0x200000
   14c64:	blt	14e94 <__assert_fail@plt+0x3d98>
   14c68:	b	14f14 <__assert_fail@plt+0x3e18>
   14c6c:	cmp	r5, #115	; 0x73
   14c70:	bgt	14d28 <__assert_fail@plt+0x3c2c>
   14c74:	sub	r0, r5, #98	; 0x62
   14c78:	cmp	r0, #11
   14c7c:	bhi	14dd8 <__assert_fail@plt+0x3cdc>
   14c80:	add	r1, pc, #4
   14c84:	mov	r4, #0
   14c88:	ldr	pc, [r1, r0, lsl #2]
   14c8c:			; <UNDEFINED> instruction: 0x00014cbc
   14c90:	andeq	r4, r1, r8, asr #30
   14c94:	andeq	r4, r1, r8, lsl #28
   14c98:	andeq	r4, r1, r8, lsl #28
   14c9c:	andeq	r4, r1, r8, lsl #28
   14ca0:	andeq	r4, r1, ip, asr #26
   14ca4:	andeq	r4, r1, r8, lsl #28
   14ca8:	andeq	r4, r1, r8, lsl #28
   14cac:	andeq	r4, r1, r8, lsl #28
   14cb0:	andeq	r4, r1, r4, ror sp
   14cb4:	andeq	r4, r1, r8, lsl #28
   14cb8:	andeq	r4, r1, r8, lsl #27
   14cbc:	cmn	r9, #1
   14cc0:	ble	14ea8 <__assert_fail@plt+0x3dac>
   14cc4:	cmp	r9, #4194304	; 0x400000
   14cc8:	blt	14ed4 <__assert_fail@plt+0x3dd8>
   14ccc:	b	14f14 <__assert_fail@plt+0x3e18>
   14cd0:	cmp	r0, #105	; 0x69
   14cd4:	bne	14c00 <__assert_fail@plt+0x3b04>
   14cd8:	ldrb	r0, [r4, #2]
   14cdc:	mov	r1, #1
   14ce0:	cmp	r0, #66	; 0x42
   14ce4:	movweq	r1, #3
   14ce8:	str	r1, [sp, #8]
   14cec:	b	14c00 <__assert_fail@plt+0x3b04>
   14cf0:	cmp	r5, #84	; 0x54
   14cf4:	beq	14db0 <__assert_fail@plt+0x3cb4>
   14cf8:	cmp	r5, #89	; 0x59
   14cfc:	bne	14e08 <__assert_fail@plt+0x3d0c>
   14d00:	mov	r4, #0
   14d04:	mvn	r6, #7
   14d08:	add	r5, sp, #16
   14d0c:	mov	r0, r5
   14d10:	mov	r1, r7
   14d14:	bl	14fa4 <__assert_fail@plt+0x3ea8>
   14d18:	orr	r4, r0, r4
   14d1c:	adds	r6, r6, #1
   14d20:	bne	14d0c <__assert_fail@plt+0x3c10>
   14d24:	b	14f48 <__assert_fail@plt+0x3e4c>
   14d28:	cmp	r5, #116	; 0x74
   14d2c:	beq	14db0 <__assert_fail@plt+0x3cb4>
   14d30:	cmp	r5, #119	; 0x77
   14d34:	bne	14e08 <__assert_fail@plt+0x3d0c>
   14d38:	cmn	r9, #1
   14d3c:	ble	14ee8 <__assert_fail@plt+0x3dec>
   14d40:	cmp	r9, #1073741824	; 0x40000000
   14d44:	bge	14f14 <__assert_fail@plt+0x3e18>
   14d48:	b	14f30 <__assert_fail@plt+0x3e34>
   14d4c:	mov	r4, #0
   14d50:	mvn	r6, #2
   14d54:	add	r5, sp, #16
   14d58:	mov	r0, r5
   14d5c:	mov	r1, r7
   14d60:	bl	14fa4 <__assert_fail@plt+0x3ea8>
   14d64:	orr	r4, r0, r4
   14d68:	adds	r6, r6, #1
   14d6c:	bne	14d58 <__assert_fail@plt+0x3c5c>
   14d70:	b	14f48 <__assert_fail@plt+0x3e4c>
   14d74:	add	r0, sp, #16
   14d78:	mov	r1, r7
   14d7c:	bl	14fa4 <__assert_fail@plt+0x3ea8>
   14d80:	mov	r4, r0
   14d84:	b	14f48 <__assert_fail@plt+0x3e4c>
   14d88:	mov	r4, #0
   14d8c:	mvn	r6, #1
   14d90:	add	r5, sp, #16
   14d94:	mov	r0, r5
   14d98:	mov	r1, r7
   14d9c:	bl	14fa4 <__assert_fail@plt+0x3ea8>
   14da0:	orr	r4, r0, r4
   14da4:	adds	r6, r6, #1
   14da8:	bne	14d94 <__assert_fail@plt+0x3c98>
   14dac:	b	14f48 <__assert_fail@plt+0x3e4c>
   14db0:	mov	r4, #0
   14db4:	mvn	r6, #3
   14db8:	add	r5, sp, #16
   14dbc:	mov	r0, r5
   14dc0:	mov	r1, r7
   14dc4:	bl	14fa4 <__assert_fail@plt+0x3ea8>
   14dc8:	orr	r4, r0, r4
   14dcc:	adds	r6, r6, #1
   14dd0:	bne	14dbc <__assert_fail@plt+0x3cc0>
   14dd4:	b	14f48 <__assert_fail@plt+0x3e4c>
   14dd8:	cmp	r5, #90	; 0x5a
   14ddc:	bne	14e08 <__assert_fail@plt+0x3d0c>
   14de0:	mov	r4, #0
   14de4:	mvn	r6, #6
   14de8:	add	r5, sp, #16
   14dec:	mov	r0, r5
   14df0:	mov	r1, r7
   14df4:	bl	14fa4 <__assert_fail@plt+0x3ea8>
   14df8:	orr	r4, r0, r4
   14dfc:	adds	r6, r6, #1
   14e00:	bne	14dec <__assert_fail@plt+0x3cf0>
   14e04:	b	14f48 <__assert_fail@plt+0x3e4c>
   14e08:	stm	sl, {r6, r9}
   14e0c:	ldr	r7, [sp, #4]
   14e10:	orr	r7, r7, #2
   14e14:	b	14f78 <__assert_fail@plt+0x3e7c>
   14e18:	mov	r4, #0
   14e1c:	mvn	r6, #5
   14e20:	add	r5, sp, #16
   14e24:	mov	r0, r5
   14e28:	mov	r1, r7
   14e2c:	bl	14fa4 <__assert_fail@plt+0x3ea8>
   14e30:	orr	r4, r0, r4
   14e34:	adds	r6, r6, #1
   14e38:	bne	14e24 <__assert_fail@plt+0x3d28>
   14e3c:	b	14f48 <__assert_fail@plt+0x3e4c>
   14e40:	mov	r4, #0
   14e44:	mvn	r6, #4
   14e48:	add	r5, sp, #16
   14e4c:	mov	r0, r5
   14e50:	mov	r1, r7
   14e54:	bl	14fa4 <__assert_fail@plt+0x3ea8>
   14e58:	orr	r4, r0, r4
   14e5c:	adds	r6, r6, #1
   14e60:	bne	14e4c <__assert_fail@plt+0x3d50>
   14e64:	b	14f48 <__assert_fail@plt+0x3e4c>
   14e68:	and	r0, r6, r9
   14e6c:	cmn	r0, #1
   14e70:	beq	14e94 <__assert_fail@plt+0x3d98>
   14e74:	mov	r0, #0
   14e78:	mov	r1, #-2147483648	; 0x80000000
   14e7c:	mov	r2, r6
   14e80:	mov	r3, r9
   14e84:	bl	153ec <__assert_fail@plt+0x42f0>
   14e88:	subs	r0, r0, #1024	; 0x400
   14e8c:	sbcs	r0, r1, #0
   14e90:	blt	14f14 <__assert_fail@plt+0x3e18>
   14e94:	lsl	r0, r9, #10
   14e98:	lsl	r1, r6, #10
   14e9c:	mov	r4, #0
   14ea0:	orr	r0, r0, r6, lsr #22
   14ea4:	b	14f40 <__assert_fail@plt+0x3e44>
   14ea8:	and	r0, r6, r9
   14eac:	cmn	r0, #1
   14eb0:	beq	14ed4 <__assert_fail@plt+0x3dd8>
   14eb4:	mov	r0, #0
   14eb8:	mov	r1, #-2147483648	; 0x80000000
   14ebc:	mov	r2, r6
   14ec0:	mov	r3, r9
   14ec4:	bl	153ec <__assert_fail@plt+0x42f0>
   14ec8:	subs	r0, r0, #512	; 0x200
   14ecc:	sbcs	r0, r1, #0
   14ed0:	blt	14f14 <__assert_fail@plt+0x3e18>
   14ed4:	lsl	r0, r9, #9
   14ed8:	lsl	r1, r6, #9
   14edc:	mov	r4, #0
   14ee0:	orr	r0, r0, r6, lsr #23
   14ee4:	b	14f40 <__assert_fail@plt+0x3e44>
   14ee8:	and	r0, r6, r9
   14eec:	cmn	r0, #1
   14ef0:	beq	14f30 <__assert_fail@plt+0x3e34>
   14ef4:	mov	r0, #0
   14ef8:	mov	r1, #-2147483648	; 0x80000000
   14efc:	mov	r2, r6
   14f00:	mov	r3, r9
   14f04:	bl	153ec <__assert_fail@plt+0x42f0>
   14f08:	subs	r0, r0, #2
   14f0c:	sbcs	r0, r1, #0
   14f10:	bge	14f30 <__assert_fail@plt+0x3e34>
   14f14:	mvn	r0, #-2147483648	; 0x80000000
   14f18:	cmp	r9, #0
   14f1c:	mvn	r1, #0
   14f20:	mov	r4, #1
   14f24:	movlt	r0, #-2147483648	; 0x80000000
   14f28:	movwlt	r1, #0
   14f2c:	b	14f40 <__assert_fail@plt+0x3e44>
   14f30:	lsl	r0, r9, #1
   14f34:	lsl	r1, r6, #1
   14f38:	mov	r4, #0
   14f3c:	orr	r0, r0, r6, lsr #31
   14f40:	str	r1, [sp, #16]
   14f44:	str	r0, [sp, #20]
   14f48:	ldr	r0, [r8]
   14f4c:	ldr	r2, [sp, #8]
   14f50:	ldr	r7, [sp, #4]
   14f54:	add	r1, r0, r2
   14f58:	orr	r7, r4, r7
   14f5c:	str	r1, [r8]
   14f60:	ldrb	r0, [r0, r2]
   14f64:	ldr	r6, [sp, #16]
   14f68:	ldr	r9, [sp, #20]
   14f6c:	cmp	r0, #0
   14f70:	orrne	r7, r7, #2
   14f74:	stm	sl, {r6, r9}
   14f78:	mov	r0, r7
   14f7c:	sub	sp, fp, #28
   14f80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f84:	movw	r0, #25089	; 0x6201
   14f88:	movw	r1, #25127	; 0x6227
   14f8c:	movw	r3, #25143	; 0x6237
   14f90:	mov	r2, #85	; 0x55
   14f94:	movt	r0, #1
   14f98:	movt	r1, #1
   14f9c:	movt	r3, #1
   14fa0:	bl	110fc <__assert_fail@plt>
   14fa4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14fa8:	add	fp, sp, #24
   14fac:	mov	r5, r1
   14fb0:	mov	r4, r0
   14fb4:	cmn	r1, #1
   14fb8:	ble	14ff0 <__assert_fail@plt+0x3ef4>
   14fbc:	ldrd	r8, [r4]
   14fc0:	cmp	r5, #0
   14fc4:	beq	15028 <__assert_fail@plt+0x3f2c>
   14fc8:	cmn	r9, #1
   14fcc:	ble	15034 <__assert_fail@plt+0x3f38>
   14fd0:	asr	r3, r5, #31
   14fd4:	mvn	r0, #0
   14fd8:	mvn	r1, #-2147483648	; 0x80000000
   14fdc:	mov	r2, r5
   14fe0:	bl	153ec <__assert_fail@plt+0x42f0>
   14fe4:	subs	r0, r0, r8
   14fe8:	sbcs	r0, r1, r9
   14fec:	b	15064 <__assert_fail@plt+0x3f68>
   14ff0:	ldrd	r6, [r4]
   14ff4:	cmn	r7, #1
   14ff8:	ble	1508c <__assert_fail@plt+0x3f90>
   14ffc:	cmn	r5, #1
   15000:	beq	150ac <__assert_fail@plt+0x3fb0>
   15004:	asr	r3, r5, #31
   15008:	mov	r0, #0
   1500c:	mov	r1, #-2147483648	; 0x80000000
   15010:	mov	r2, r5
   15014:	bl	153ec <__assert_fail@plt+0x42f0>
   15018:	subs	r0, r0, r6
   1501c:	sbcs	r0, r1, r7
   15020:	blt	15070 <__assert_fail@plt+0x3f74>
   15024:	b	150ac <__assert_fail@plt+0x3fb0>
   15028:	mov	r6, r8
   1502c:	mov	r7, r9
   15030:	b	150ac <__assert_fail@plt+0x3fb0>
   15034:	and	r0, r8, r9
   15038:	mvn	r6, #0
   1503c:	mvn	r7, #0
   15040:	cmn	r0, #1
   15044:	beq	150ac <__assert_fail@plt+0x3fb0>
   15048:	mov	r0, #0
   1504c:	mov	r1, #-2147483648	; 0x80000000
   15050:	mov	r2, r8
   15054:	mov	r3, r9
   15058:	bl	153ec <__assert_fail@plt+0x42f0>
   1505c:	subs	r0, r0, r5
   15060:	sbcs	r0, r1, r5, asr #31
   15064:	mov	r7, r9
   15068:	mov	r6, r8
   1506c:	bge	150ac <__assert_fail@plt+0x3fb0>
   15070:	mvn	r1, #-2147483648	; 0x80000000
   15074:	cmp	r7, #0
   15078:	mvn	r2, #0
   1507c:	mov	r0, #1
   15080:	movlt	r1, #-2147483648	; 0x80000000
   15084:	movwlt	r2, #0
   15088:	b	150c0 <__assert_fail@plt+0x3fc4>
   1508c:	asr	r3, r5, #31
   15090:	mvn	r0, #0
   15094:	mvn	r1, #-2147483648	; 0x80000000
   15098:	mov	r2, r5
   1509c:	bl	153ec <__assert_fail@plt+0x42f0>
   150a0:	subs	r0, r6, r0
   150a4:	sbcs	r0, r7, r1
   150a8:	blt	15070 <__assert_fail@plt+0x3f74>
   150ac:	umull	r2, r0, r6, r5
   150b0:	asr	r1, r5, #31
   150b4:	mla	r0, r6, r1, r0
   150b8:	mla	r1, r7, r5, r0
   150bc:	mov	r0, #0
   150c0:	str	r2, [r4]
   150c4:	str	r1, [r4, #4]
   150c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   150cc:	clz	r2, r1
   150d0:	clz	r3, r0
   150d4:	lsr	r2, r2, #5
   150d8:	lsr	r3, r3, #5
   150dc:	orrs	r2, r3, r2
   150e0:	movwne	r1, #1
   150e4:	movwne	r0, #1
   150e8:	cmp	r1, #0
   150ec:	beq	1511c <__assert_fail@plt+0x4020>
   150f0:	mvn	r2, #-2147483648	; 0x80000000
   150f4:	udiv	r2, r2, r1
   150f8:	cmp	r2, r0
   150fc:	bcs	1511c <__assert_fail@plt+0x4020>
   15100:	push	{fp, lr}
   15104:	mov	fp, sp
   15108:	bl	1100c <__errno_location@plt>
   1510c:	mov	r1, #12
   15110:	str	r1, [r0]
   15114:	mov	r0, #0
   15118:	pop	{fp, pc}
   1511c:	b	10e80 <calloc@plt>
   15120:	cmp	r0, #0
   15124:	movweq	r0, #1
   15128:	cmn	r0, #1
   1512c:	ble	15134 <__assert_fail@plt+0x4038>
   15130:	b	10fa0 <malloc@plt>
   15134:	push	{fp, lr}
   15138:	mov	fp, sp
   1513c:	bl	1100c <__errno_location@plt>
   15140:	mov	r1, #12
   15144:	str	r1, [r0]
   15148:	mov	r0, #0
   1514c:	pop	{fp, pc}
   15150:	push	{fp, lr}
   15154:	mov	fp, sp
   15158:	cmp	r0, #0
   1515c:	beq	15178 <__assert_fail@plt+0x407c>
   15160:	cmp	r1, #0
   15164:	beq	15184 <__assert_fail@plt+0x4088>
   15168:	cmn	r1, #1
   1516c:	ble	1518c <__assert_fail@plt+0x4090>
   15170:	pop	{fp, lr}
   15174:	b	10f34 <realloc@plt>
   15178:	mov	r0, r1
   1517c:	pop	{fp, lr}
   15180:	b	15120 <__assert_fail@plt+0x4024>
   15184:	bl	12508 <__assert_fail@plt+0x140c>
   15188:	b	15198 <__assert_fail@plt+0x409c>
   1518c:	bl	1100c <__errno_location@plt>
   15190:	mov	r1, #12
   15194:	str	r1, [r0]
   15198:	mov	r0, #0
   1519c:	pop	{fp, pc}
   151a0:	push	{r4, r5, r6, sl, fp, lr}
   151a4:	add	fp, sp, #16
   151a8:	mov	r4, r0
   151ac:	bl	10f70 <__fpending@plt>
   151b0:	mov	r5, r0
   151b4:	mov	r0, r4
   151b8:	bl	10f7c <ferror_unlocked@plt>
   151bc:	mov	r6, r0
   151c0:	mov	r0, r4
   151c4:	bl	12410 <__assert_fail@plt+0x1314>
   151c8:	cmp	r6, #0
   151cc:	beq	151ec <__assert_fail@plt+0x40f0>
   151d0:	mvn	r4, #0
   151d4:	cmp	r0, #0
   151d8:	bne	15218 <__assert_fail@plt+0x411c>
   151dc:	bl	1100c <__errno_location@plt>
   151e0:	mov	r1, #0
   151e4:	str	r1, [r0]
   151e8:	b	15218 <__assert_fail@plt+0x411c>
   151ec:	cmp	r0, #0
   151f0:	mov	r4, r0
   151f4:	mvnne	r4, #0
   151f8:	cmp	r5, #0
   151fc:	bne	15218 <__assert_fail@plt+0x411c>
   15200:	cmp	r0, #0
   15204:	beq	15218 <__assert_fail@plt+0x411c>
   15208:	bl	1100c <__errno_location@plt>
   1520c:	ldr	r0, [r0]
   15210:	subs	r4, r0, #9
   15214:	mvnne	r4, #0
   15218:	mov	r0, r4
   1521c:	pop	{r4, r5, r6, sl, fp, pc}
   15220:	push	{fp, lr}
   15224:	mov	fp, sp
   15228:	mov	r0, #14
   1522c:	bl	1109c <nl_langinfo@plt>
   15230:	movw	r1, #23448	; 0x5b98
   15234:	cmp	r0, #0
   15238:	movt	r1, #1
   1523c:	movne	r1, r0
   15240:	movw	r0, #25221	; 0x6285
   15244:	ldrb	r2, [r1]
   15248:	movt	r0, #1
   1524c:	cmp	r2, #0
   15250:	movne	r0, r1
   15254:	pop	{fp, pc}
   15258:	push	{r4, r5, r6, r7, fp, lr}
   1525c:	add	fp, sp, #16
   15260:	sub	sp, sp, #8
   15264:	add	r5, sp, #4
   15268:	cmp	r0, #0
   1526c:	mov	r7, r2
   15270:	mov	r4, r1
   15274:	movne	r5, r0
   15278:	mov	r0, r5
   1527c:	bl	10f88 <mbrtowc@plt>
   15280:	mov	r6, r0
   15284:	cmp	r7, #0
   15288:	beq	152ac <__assert_fail@plt+0x41b0>
   1528c:	cmn	r6, #2
   15290:	bcc	152ac <__assert_fail@plt+0x41b0>
   15294:	mov	r0, #0
   15298:	bl	152f4 <__assert_fail@plt+0x41f8>
   1529c:	cmp	r0, #0
   152a0:	ldrbeq	r0, [r4]
   152a4:	moveq	r6, #1
   152a8:	streq	r0, [r5]
   152ac:	mov	r0, r6
   152b0:	sub	sp, fp, #16
   152b4:	pop	{r4, r5, r6, r7, fp, pc}
   152b8:	cmp	r2, #0
   152bc:	beq	152ec <__assert_fail@plt+0x41f0>
   152c0:	mvn	r3, #0
   152c4:	udiv	r3, r3, r2
   152c8:	cmp	r3, r1
   152cc:	bcs	152ec <__assert_fail@plt+0x41f0>
   152d0:	push	{fp, lr}
   152d4:	mov	fp, sp
   152d8:	bl	1100c <__errno_location@plt>
   152dc:	mov	r1, #12
   152e0:	str	r1, [r0]
   152e4:	mov	r0, #0
   152e8:	pop	{fp, pc}
   152ec:	mul	r1, r2, r1
   152f0:	b	15150 <__assert_fail@plt+0x4054>
   152f4:	push	{r4, sl, fp, lr}
   152f8:	add	fp, sp, #8
   152fc:	sub	sp, sp, #264	; 0x108
   15300:	add	r1, sp, #7
   15304:	movw	r2, #257	; 0x101
   15308:	bl	15358 <__assert_fail@plt+0x425c>
   1530c:	mov	r4, #0
   15310:	cmp	r0, #0
   15314:	bne	1534c <__assert_fail@plt+0x4250>
   15318:	movw	r1, #25227	; 0x628b
   1531c:	add	r0, sp, #7
   15320:	movt	r1, #1
   15324:	bl	10ea4 <strcmp@plt>
   15328:	cmp	r0, #0
   1532c:	beq	1534c <__assert_fail@plt+0x4250>
   15330:	movw	r1, #25229	; 0x628d
   15334:	add	r0, sp, #7
   15338:	movt	r1, #1
   1533c:	bl	10ea4 <strcmp@plt>
   15340:	mov	r4, r0
   15344:	cmp	r0, #0
   15348:	movwne	r4, #1
   1534c:	mov	r0, r4
   15350:	sub	sp, fp, #8
   15354:	pop	{r4, sl, fp, pc}
   15358:	push	{r4, r5, r6, r7, fp, lr}
   1535c:	add	fp, sp, #16
   15360:	mov	r4, r1
   15364:	mov	r1, #0
   15368:	mov	r6, r2
   1536c:	bl	11084 <setlocale@plt>
   15370:	cmp	r0, #0
   15374:	beq	153a0 <__assert_fail@plt+0x42a4>
   15378:	mov	r7, r0
   1537c:	bl	10ff4 <strlen@plt>
   15380:	cmp	r0, r6
   15384:	bcs	153b4 <__assert_fail@plt+0x42b8>
   15388:	add	r2, r0, #1
   1538c:	mov	r0, r4
   15390:	mov	r1, r7
   15394:	bl	10eec <memcpy@plt>
   15398:	mov	r5, #0
   1539c:	b	153dc <__assert_fail@plt+0x42e0>
   153a0:	cmp	r6, #0
   153a4:	mov	r5, #22
   153a8:	movne	r0, #0
   153ac:	strbne	r0, [r4]
   153b0:	b	153dc <__assert_fail@plt+0x42e0>
   153b4:	mov	r5, #34	; 0x22
   153b8:	cmp	r6, #0
   153bc:	beq	153dc <__assert_fail@plt+0x42e0>
   153c0:	sub	r6, r6, #1
   153c4:	mov	r0, r4
   153c8:	mov	r1, r7
   153cc:	mov	r2, r6
   153d0:	bl	10eec <memcpy@plt>
   153d4:	mov	r0, #0
   153d8:	strb	r0, [r4, r6]
   153dc:	mov	r0, r5
   153e0:	pop	{r4, r5, r6, r7, fp, pc}
   153e4:	mov	r1, #0
   153e8:	b	11084 <setlocale@plt>
   153ec:	cmp	r3, #0
   153f0:	cmpeq	r2, #0
   153f4:	bne	15418 <__assert_fail@plt+0x431c>
   153f8:	cmp	r1, #0
   153fc:	movlt	r1, #-2147483648	; 0x80000000
   15400:	movlt	r0, #0
   15404:	blt	15414 <__assert_fail@plt+0x4318>
   15408:	cmpeq	r0, #0
   1540c:	mvnne	r1, #-2147483648	; 0x80000000
   15410:	mvnne	r0, #0
   15414:	b	154c0 <__assert_fail@plt+0x43c4>
   15418:	sub	sp, sp, #8
   1541c:	push	{sp, lr}
   15420:	cmp	r1, #0
   15424:	blt	15444 <__assert_fail@plt+0x4348>
   15428:	cmp	r3, #0
   1542c:	blt	15478 <__assert_fail@plt+0x437c>
   15430:	bl	154d0 <__assert_fail@plt+0x43d4>
   15434:	ldr	lr, [sp, #4]
   15438:	add	sp, sp, #8
   1543c:	pop	{r2, r3}
   15440:	bx	lr
   15444:	rsbs	r0, r0, #0
   15448:	sbc	r1, r1, r1, lsl #1
   1544c:	cmp	r3, #0
   15450:	blt	1549c <__assert_fail@plt+0x43a0>
   15454:	bl	154d0 <__assert_fail@plt+0x43d4>
   15458:	ldr	lr, [sp, #4]
   1545c:	add	sp, sp, #8
   15460:	pop	{r2, r3}
   15464:	rsbs	r0, r0, #0
   15468:	sbc	r1, r1, r1, lsl #1
   1546c:	rsbs	r2, r2, #0
   15470:	sbc	r3, r3, r3, lsl #1
   15474:	bx	lr
   15478:	rsbs	r2, r2, #0
   1547c:	sbc	r3, r3, r3, lsl #1
   15480:	bl	154d0 <__assert_fail@plt+0x43d4>
   15484:	ldr	lr, [sp, #4]
   15488:	add	sp, sp, #8
   1548c:	pop	{r2, r3}
   15490:	rsbs	r0, r0, #0
   15494:	sbc	r1, r1, r1, lsl #1
   15498:	bx	lr
   1549c:	rsbs	r2, r2, #0
   154a0:	sbc	r3, r3, r3, lsl #1
   154a4:	bl	154d0 <__assert_fail@plt+0x43d4>
   154a8:	ldr	lr, [sp, #4]
   154ac:	add	sp, sp, #8
   154b0:	pop	{r2, r3}
   154b4:	rsbs	r2, r2, #0
   154b8:	sbc	r3, r3, r3, lsl #1
   154bc:	bx	lr
   154c0:	push	{r1, lr}
   154c4:	mov	r0, #8
   154c8:	bl	10e98 <raise@plt>
   154cc:	pop	{r1, pc}
   154d0:	cmp	r1, r3
   154d4:	cmpeq	r0, r2
   154d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   154dc:	mov	r4, r0
   154e0:	movcc	r0, #0
   154e4:	mov	r5, r1
   154e8:	ldr	lr, [sp, #36]	; 0x24
   154ec:	movcc	r1, r0
   154f0:	bcc	155ec <__assert_fail@plt+0x44f0>
   154f4:	cmp	r3, #0
   154f8:	clzeq	ip, r2
   154fc:	clzne	ip, r3
   15500:	addeq	ip, ip, #32
   15504:	cmp	r5, #0
   15508:	clzeq	r1, r4
   1550c:	addeq	r1, r1, #32
   15510:	clzne	r1, r5
   15514:	sub	ip, ip, r1
   15518:	sub	sl, ip, #32
   1551c:	lsl	r9, r3, ip
   15520:	rsb	fp, ip, #32
   15524:	orr	r9, r9, r2, lsl sl
   15528:	orr	r9, r9, r2, lsr fp
   1552c:	lsl	r8, r2, ip
   15530:	cmp	r5, r9
   15534:	cmpeq	r4, r8
   15538:	movcc	r0, #0
   1553c:	movcc	r1, r0
   15540:	bcc	1555c <__assert_fail@plt+0x4460>
   15544:	mov	r0, #1
   15548:	subs	r4, r4, r8
   1554c:	lsl	r1, r0, sl
   15550:	orr	r1, r1, r0, lsr fp
   15554:	lsl	r0, r0, ip
   15558:	sbc	r5, r5, r9
   1555c:	cmp	ip, #0
   15560:	beq	155ec <__assert_fail@plt+0x44f0>
   15564:	lsr	r6, r8, #1
   15568:	orr	r6, r6, r9, lsl #31
   1556c:	lsr	r7, r9, #1
   15570:	mov	r2, ip
   15574:	b	15598 <__assert_fail@plt+0x449c>
   15578:	subs	r3, r4, r6
   1557c:	sbc	r8, r5, r7
   15580:	adds	r3, r3, r3
   15584:	adc	r8, r8, r8
   15588:	adds	r4, r3, #1
   1558c:	adc	r5, r8, #0
   15590:	subs	r2, r2, #1
   15594:	beq	155b4 <__assert_fail@plt+0x44b8>
   15598:	cmp	r5, r7
   1559c:	cmpeq	r4, r6
   155a0:	bcs	15578 <__assert_fail@plt+0x447c>
   155a4:	adds	r4, r4, r4
   155a8:	adc	r5, r5, r5
   155ac:	subs	r2, r2, #1
   155b0:	bne	15598 <__assert_fail@plt+0x449c>
   155b4:	lsr	r3, r4, ip
   155b8:	orr	r3, r3, r5, lsl fp
   155bc:	lsr	r2, r5, ip
   155c0:	orr	r3, r3, r5, lsr sl
   155c4:	adds	r0, r0, r4
   155c8:	mov	r4, r3
   155cc:	lsl	r3, r2, ip
   155d0:	orr	r3, r3, r4, lsl sl
   155d4:	lsl	ip, r4, ip
   155d8:	orr	r3, r3, r4, lsr fp
   155dc:	adc	r1, r1, r5
   155e0:	subs	r0, r0, ip
   155e4:	mov	r5, r2
   155e8:	sbc	r1, r1, r3
   155ec:	cmp	lr, #0
   155f0:	strdne	r4, [lr]
   155f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   155fc:	mov	r7, r0
   15600:	ldr	r6, [pc, #72]	; 15650 <__assert_fail@plt+0x4554>
   15604:	ldr	r5, [pc, #72]	; 15654 <__assert_fail@plt+0x4558>
   15608:	add	r6, pc, r6
   1560c:	add	r5, pc, r5
   15610:	sub	r6, r6, r5
   15614:	mov	r8, r1
   15618:	mov	r9, r2
   1561c:	bl	10e60 <calloc@plt-0x20>
   15620:	asrs	r6, r6, #2
   15624:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15628:	mov	r4, #0
   1562c:	add	r4, r4, #1
   15630:	ldr	r3, [r5], #4
   15634:	mov	r2, r9
   15638:	mov	r1, r8
   1563c:	mov	r0, r7
   15640:	blx	r3
   15644:	cmp	r6, r4
   15648:	bne	1562c <__assert_fail@plt+0x4530>
   1564c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15650:	strdeq	r1, [r1], -ip
   15654:	strdeq	r1, [r1], -r4
   15658:	bx	lr
   1565c:	ldr	r3, [pc, #12]	; 15670 <__assert_fail@plt+0x4574>
   15660:	mov	r1, #0
   15664:	add	r3, pc, r3
   15668:	ldr	r2, [r3]
   1566c:	b	11018 <__cxa_atexit@plt>
   15670:	andeq	r1, r1, r0, lsl #21

Disassembly of section .fini:

00015674 <.fini>:
   15674:	push	{r3, lr}
   15678:	pop	{r3, pc}
