INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Overflow_Underflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Overflow_Underflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/ALU_tb_with_Overflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
