# Lab 3 ASM implementation using Xilinx ISE HAWK (High-intensity Activated crossWalK) :zap:

The purpose of lab is to familiarize with the process of `ASM` design implementation using **Xilinx Vivado**.

## Prelab
1) Based on the provided Block Diagram and final ASM Chart, specify the contents of the 
ROM table.  
2) Specify the contents of the Programming table based on the ROM table in part 1).

# Lab Output

* Waveform
<img src="images/lab3%20waveform%20with%20color.jpg">

* BASYS3 FPGA Testing
<img src="images/fpga_label.drawio.png">

# D-Flip-Flop (DFF) Module
```verilog
module DFF(input D, input clk, output reg Q);
    always @ (posedge clk)
    Q <= D;
endmodule
```
# D-Flip-Flop 4 Bit Register Module
```verilog
module DFF4Bit(input [3:0] D, input clk, output [3:0]Q);
    DFF dff1(.D(D[0]), .clk(clk), .Q(Q[0]));
    DFF dff2(.D(D[1]), .clk(clk), .Q(Q[1]));
    DFF dff3(.D(D[2]), .clk(clk), .Q(Q[2]));
    DFF dff4(.D(D[3]), .clk(clk), .Q(Q[3]));
endmodule
```
# ROM Table
<details>
    <summary> ROM Table code </summary><br>

```v
module ROM(
            input [3:0]P,
            input Clk, YP, NS,
            output reg [3:0]N,
            output reg HYL, HRL, HW, HDNW
            );
    reg [3:0]PS;
    always @ (posedge Clk)
    PS <= P;
    
    initial
    PS <= 0;
    
    always @ (posedge Clk)
    begin
        case (PS)
            0: case(YP)
                0:
                begin
                    N <= 0;
                    HDNW <= 0;
                    HW <= 0;
                    HRL <= 0;
                    HYL <= 0;
                end
                1:
                begin
                    N <= 1;
                    HDNW <= 1;
                    HW <= 0;
                    HRL <= 0;
                    HYL <= 1;
                end
                endcase
            4'h1:
            begin
                N <= 2;
                HDNW <= 1;
                HW <= 0;
                HRL <= 0;
                HYL <= 0;
            end
            4'h2:
            begin
                N <= 3;
                HDNW <= 1;
                HW <= 0;
                HRL <= 0;
                HYL <= 1;
            end
            4'h3:
            begin
                N <= 4;
                HDNW <= 1;
                HW <= 0;
                HRL <= 0;
                HYL <= 0;
            end
        4'h4:
            begin
                N <= 5;
                HDNW <= 1;
                HW <= 0;
                HRL <= 0;
                HYL <= 1;
            end
            4'h5:
            begin
                N <= 6;
                HDNW <= 1;
                HW <= 0;
                HRL <= 0;
                HYL <= 1;
            end
            4'h6:
            begin
                N <= 7;
                HDNW <= 1;
                HW <= 0;
                HRL <= 1;
                HYL <= 0;
            end  
            4'h7:
            begin
                N <= 8;
                HDNW <= 0;
                HW <= 1;
                HRL <= 1;
                HYL <= 0;
            end
            4'h8: case(NS)
                0: 
                begin
                    N <= 8;
                    HDNW <= 0;
                    HW <= 1;
                    HRL <= 1;
                    HYL <= 0;
                end
                1:
                begin
                    N <= 9;
                    HDNW <= 0;
                    HW <= 0;
                    HRL <= 1;
                    HYL <= 0;
                end
                endcase
            4'h9:
            begin
                N <= 4'hA;
                HDNW <= 1;
                HW <= 0;
                HRL <= 0;
                HYL <= 0;
            end
            4'hA:
            begin
                N <= 4'hB; 
                HDNW <= 0;
                HW <= 0;
                HRL <= 1;
                HYL <= 0;
            end
            4'hB:
            begin
                N <= 4'hC;
                HDNW <= 1;
                HW <= 0;
                HRL <= 0;
                HYL <= 0;
            end
            4'hC:
            begin
                N <= 0;
                HDNW <= 0;
                HW <= 0;
                HRL <= 0;
                HYL <= 0;
            end
    endcase
end
endmodule
```
</details><br>

# ASM Module
```verilog
module ASM(
    input YP,
    input NS,
    input Clk,
    output HYL, 
    output HRL,
    output HW,
    output HDNW);

    wire [3:0]stateOut;
    wire [3:0]n;

    DFF4Bit StateFlipFlop(.D(stateOut), .clk(Clk), .Q(n));
    
    ROM RomTable(   .P(n), 
                    .Clk(Clk),
                    .YP(YP), 
                    .NS(NS), 
                    .N(stateOut),
                    .HYL(HYL),
                    .HRL(HRL),
                    .HW(HW),
                    .HDNW(HDNW)
                    );
       
endmodule
```
# Constraint File
```.xdc
# Disable Clock
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Clk_IBUF]
# Set YP as a switch
set_property PACKAGE_PIN V17 [get_ports YP]
    set_property IOSTANDARD LVCMOS33 [get_ports YP]
# Set NS as a switch
set_property PACKAGE_PIN V16 [get_ports NS]
    set_property IOSTANDARD LVCMOS33 [get_ports NS]
# Set Clk as a push button
set_property PACKAGE_PIN W19 [get_ports Clk]
    set_property IOSTANDARD LVCMOS33 [get_ports Clk]
# Set HYL as a LED
set_property PACKAGE_PIN U16 [get_ports {HYL}]
    set_property IOSTANDARD LVCMOS33 [get_ports {HYL}]
# Set HRL as a LED
set_property PACKAGE_PIN E19 [get_ports {HRL}]
    set_property IOSTANDARD LVCMOS33 [get_ports {HRL}]
# Set HW as a LED
set_property PACKAGE_PIN U19 [get_ports {HW}]
    set_property IOSTANDARD LVCMOS33 [get_ports {HW}]
# Set HDNW as a LED
set_property PACKAGE_PIN V19 [get_ports {HDNW}]
    set_property IOSTANDARD LVCMOS33 [get_ports {HDNW}]
```

# Software Development
| **Software** | **Environment** |
| :---:    | :---:       |
| ![Vivado](https://img.shields.io/static/v1?label=&message=Xilinx+Vivado&color=black&logo=data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAEAAAABACAMAAACdt4HsAAABQVBMVEVeYABkZgB1dwB3eQCFhwCLjQmcniHS1CnV1zjX2Ufa3Fbl55Lo6qHq7Kzr7Vrr7bDt77%2Fu8Gn196v8%2FrT%2B%2F8P%2F%2F33%2F%2F9f%2F%2F%2F%2BLjQna3Fbl55Ll55La3Fbl55La3FaLjQna3Fbl55La3FaIigbl55Ll55KLjQmFhwCfoSba3FbZ21Ll55Ll55La3Fbl55LU1jTa3Fbl55L%2F%2F3ra3Fbl55La3Fba3Fbl55KLjQna3Fbl55La3Fbl55La3Fba3Fba3Fbl55KLjQn4%2Bq%2BLjQna3Fbl55Ll55Ll55KLjQna3Fbl55KLjQn196vb3Vzl55Ll55Ll55La3FZxcwB0dgDa3Fba3FaLjQna3Fba3FaLjQna3Fbl55KKjAeLjQnr7Wbl55La3Fba3FZ8fgCFhwCIigSLjQnX2Ufa3Fbl55Ln6Z3o6qFUKg%2FmAAAAYnRSTlMAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFCREVGBkgJSgoKS00NUFFRUVJSU1QUWFlZWVtcHl9fYGBgYWFiZObm5%2Bjr6%2BvtLe7u7u%2Fv8bLz9PX29vb3t%2Ff4%2Bfn5%2Bvr6%2B%2Fz99V9LS0AAAI%2BSURBVHjapdJlm9swDMDxZJ12TZxjZmZmvhszM7PnbN%2F%2FA8yt00dtJbdx%2FX9d%2FZ7IajDoWTAY1%2FYmdooCSi37Ae%2BU%2BuEFXCjdgQewq8rNtAxMKNMLRwBTlU49Ad1wS8A7hT1wA%2FAM2JYTgGfAvrsBeAbs0hGIFWnGF1BuwGtf4DYFJpyAcwrsOgFjFLhwAmIKvLfNRxroNrVyhqjYqYFCubAfnRc5gagzERoAU5XDnGGKA4qJqALQCXcosM5%2Bv2AA3ezPrwTYZ8YTwQML8lX%2FVj3wkR%2FngEdSvg27yf%2B5Zt6M88B9qYFCfxwP24FIL28DZKm3EJbOeWw5Q1RMrIDMAP0JpX4wZ8D1KTAkKwCERpghZ8BxCixIBMwSuks8Q%2BX2NuCGrAb0ElnfjYBfTwB8fgTMEqatDIhwnAGkrAVwCd2D8hnw8RlAUqDQEWXF0fAftYLrU2BIMkDQl5g627raujaftAsrsCAZ4MqAqJSIZPXf3%2FS6DTiSHBD04q9WU9PTeQ64JTkgwA84S6s6o8AXDsAFTtK67ozXAW8ZQC%2BA47TVpkAwwI5jDxsDZgFuHPu00QAoLfAwbdqJDXg5IO6luXo%2BxwG%2FP99M83aXA34tPc45fsavsHitR2yzA%2BSYLABXNSDE6LMc4xwAGaA7bDzOA4CAbuOT4z%2FxESBgYg66JoQNOAIKiNoH%2FTYihBVYAA7AB8VxHhgCAmCHZJwAAByA7U0LjAGAB2g8cB%2F8gEfgByyAD%2FBBToIXIAH8AM%2F%2BAwk%2BiPzFN%2BOgAAAAAElFTkSuQmCC%0A)| ![Verilog](https://img.shields.io/static/v1?label=&message=Verilog&color=blue&logo=data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAMAAABEpIrGAAAABGdBTUEAALGPC%2FxhBQAAAAFzUkdCAK7OHOkAAAAgY0hSTQAAeiYAAICEAAD6AAAAgOgAAHUwAADqYAAAOpgAABdwnLpRPAAAAVZQTFRFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA%2F%2F%2F%2FyxSZEQAAAHB0Uk5TACDmwgk%2F%2B5dpllk088FTmnVzaPnPE7MFkpCcQuEewAe4Tt%2FFG2zlqAiD5%2BReJ3eMiGAMNX6NhFAEPn96K2H%2BgQJNvb6nZL8OR7DDxkXZ2AooItfa1tW7b9zd4N5qGkaHexyJbR1cSmu3ErKPm1JyWFVY6tcAAAABYktHRHGvB1ziAAAACXBIWXMAAA7EAAAOxAGVKw4bAAABf0lEQVQ4y92TWVOCUBiGKbG00lJLshCLFrVNrFxTs0NpUma2mEtGubQv5%2F9f9R2QxqkB7%2FsuzjMcHjjD8L4UBTM0bKIB5pFRcmXBFgIrHqO0GZ%2BwEcGOJ8nVFHaogvNHMLumZwBO7GYAs9hDNufUFykz72K9yrs5WnnUCqtvoU9Y5JeWASur%2FgAguBaENeBf39Dub26FhPA2tbMbicbiVCIZSSaoeCwa2kv1hHQGYzhjH2fIGVaAlaI5gHZGGvcErApYFbAmZA8QEg%2B9zFEOcZ68z8EhzuHLezgk2rPk%2FnGBkyTJJCIFCNkANoRMknQiFU7hc9xYZzLFM%2Bz2USVRTyiely9sJQPhcpCQubrGOSOBjPhfBLpiJFQgYjc8X61Wa3W2QcAqaLBsDcA3buFvMs07WRbuUw92QW61y51uS251O%2BV2SxYem4wSiDAkqm4QmMGRGxhaLfZPerGH4tT%2FFue5rzhQvReleq9q9d7I5nuf0Cvvh1bez9%2Fl1an%2FF8E34yTzLFjpmLMAAAAldEVYdGRhdGU6Y3JlYXRlADIwMjAtMDItMDdUMTc6MjQ6NDUrMDA6MDDiWEe%2BAAAAJXRFWHRkYXRlOm1vZGlmeQAyMDIwLTAyLTA3VDE3OjI0OjQ1KzAwOjAwkwX%2FAgAAAEZ0RVh0c29mdHdhcmUASW1hZ2VNYWdpY2sgNi43LjgtOSAyMDE5LTAyLTAxIFExNiBodHRwOi8vd3d3LmltYWdlbWFnaWNrLm9yZ0F74sgAAAAYdEVYdFRodW1iOjpEb2N1bWVudDo6UGFnZXMAMaf%2Fuy8AAAAYdEVYdFRodW1iOjpJbWFnZTo6aGVpZ2h0ADUxMsDQUFEAAAAXdEVYdFRodW1iOjpJbWFnZTo6V2lkdGgANTEyHHwD3AAAABl0RVh0VGh1bWI6Ok1pbWV0eXBlAGltYWdlL3BuZz%2ByVk4AAAAXdEVYdFRodW1iOjpNVGltZQAxNTgxMDk2Mjg13VzE4wAAABN0RVh0VGh1bWI6OlNpemUANy41M0tCQs3klRUAAABDdEVYdFRodW1iOjpVUkkAZmlsZTovLy4vdXBsb2Fkcy81Ni9zWnp0MUtzLzIxNDgvdmVyaWxvZ19pY29uXzEzMTg5NC5wbmc%2BkF9GAAAAAElFTkSuQmCC)|

## Author:
* [**Jesus Minjares**](https://github.com/jminjares4)<br>
  * Master of Science in Computer Engineering<br>
[![Outlook](https://img.shields.io/badge/Microsoft_Outlook-0078D4?style=for-the-badge&logo=microsoft-outlook&logoColor=white&style=flat)](mailto:jminjares4@miners.utep.edu) 
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white&style=flat)](https://www.linkedin.com/in/jesus-minjares-157a21195/) [![GitHub](https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white&style=flat)](https://github.com/jminjares4)