|RCC_Test
Out[0] <= seven_seg_decoder:inst3.Y[0]
Out[1] <= seven_seg_decoder:inst3.Y[1]
Out[2] <= seven_seg_decoder:inst3.Y[2]
Out[3] <= seven_seg_decoder:inst3.Y[3]
Out[4] <= seven_seg_decoder:inst3.Y[4]
Out[5] <= seven_seg_decoder:inst3.Y[5]
Out[6] <= seven_seg_decoder:inst3.Y[6]
CLRN => RCC:inst.CLRN
Enable => RCC:inst.Enable
Clock => switch_debouncer:inst4.Manual
Board_Clock => switch_debouncer:inst4.Automatic
Counter_Control[0] => RCC:inst.Counter_Control[0]
Counter_Control[1] => RCC:inst.Counter_Control[1]
Select[0] => RCC:inst.Select[0]
Select[1] => RCC:inst.Select[1]


|RCC_Test|seven_seg_decoder:inst3
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst
Register_Selected[0] <= 4_4bit_Register_File:inst2.Register_Selected[0]
Register_Selected[1] <= 4_4bit_Register_File:inst2.Register_Selected[1]
Register_Selected[2] <= 4_4bit_Register_File:inst2.Register_Selected[2]
Register_Selected[3] <= 4_4bit_Register_File:inst2.Register_Selected[3]
Clock => 4_4bit_Register_File:inst2.Clock
Clock => TLCF:inst.Clock
CLRN => 4_4bit_Register_File:inst2.CLRN
Enable => 4_4bit_Register_File:inst2.Register_Enable
Enable => TLCF:inst.Enable
Counter_Control[0] => TLCF:inst.Counter_Control[0]
Counter_Control[1] => TLCF:inst.Counter_Control[1]
Select[0] => TLCF:inst.Counter_Select[0]
Select[0] => 4_4bit_Register_File:inst2.Register_Select[0]
Select[1] => TLCF:inst.Counter_Select[1]
Select[1] => 4_4bit_Register_File:inst2.Register_Select[1]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2
Register_Selected[0] <= Mux_4to1:inst1.Y[0]
Register_Selected[1] <= Mux_4to1:inst1.Y[1]
Register_Selected[2] <= Mux_4to1:inst1.Y[2]
Register_Selected[3] <= Mux_4to1:inst1.Y[3]
Register_Select[0] => Mux_4to1:inst1.s[0]
Register_Select[0] => Decoder_2to4:inst.w[0]
Register_Select[1] => Mux_4to1:inst1.s[1]
Register_Select[1] => Decoder_2to4:inst.w[1]
Register_Enable => Decoder_2to4:inst.En
Clock => 4bit_Register:Register3.Clock
Clock => 4bit_Register:Register2.Clock
Clock => 4bit_Register:Register1.Clock
Clock => 4bit_Register:Register0.Clock
CLRN => 4bit_Register:Register3.CLRN
CLRN => 4bit_Register:Register2.CLRN
CLRN => 4bit_Register:Register1.CLRN
CLRN => 4bit_Register:Register0.CLRN
Register_Input[0] => 4bit_Register:Register3.In[0]
Register_Input[0] => 4bit_Register:Register2.In[0]
Register_Input[0] => 4bit_Register:Register1.In[0]
Register_Input[0] => 4bit_Register:Register0.In[0]
Register_Input[1] => 4bit_Register:Register3.In[1]
Register_Input[1] => 4bit_Register:Register2.In[1]
Register_Input[1] => 4bit_Register:Register1.In[1]
Register_Input[1] => 4bit_Register:Register0.In[1]
Register_Input[2] => 4bit_Register:Register3.In[2]
Register_Input[2] => 4bit_Register:Register2.In[2]
Register_Input[2] => 4bit_Register:Register1.In[2]
Register_Input[2] => 4bit_Register:Register0.In[2]
Register_Input[3] => 4bit_Register:Register3.In[3]
Register_Input[3] => 4bit_Register:Register2.In[3]
Register_Input[3] => 4bit_Register:Register1.In[3]
Register_Input[3] => 4bit_Register:Register0.In[3]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|Mux_4to1:inst1
x0[0] => Mux3.IN2
x0[1] => Mux2.IN2
x0[2] => Mux1.IN2
x0[3] => Mux0.IN2
x1[0] => Mux3.IN3
x1[1] => Mux2.IN3
x1[2] => Mux1.IN3
x1[3] => Mux0.IN3
x2[0] => Mux3.IN4
x2[1] => Mux2.IN4
x2[2] => Mux1.IN4
x2[3] => Mux0.IN4
x3[0] => Mux3.IN5
x3[1] => Mux2.IN5
x3[2] => Mux1.IN5
x3[3] => Mux0.IN5
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
Y[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3
Out[0] <= 1bit_Register:inst3.Out
Out[1] <= 1bit_Register:inst2.Out
Out[2] <= 1bit_Register:inst1.Out
Out[3] <= 1bit_Register:inst.Out
In[0] => 1bit_Register:inst3.In
In[1] => 1bit_Register:inst2.In
In[2] => 1bit_Register:inst1.In
In[3] => 1bit_Register:inst.In
Load => 1bit_Register:inst3.Load
Load => 1bit_Register:inst2.Load
Load => 1bit_Register:inst1.Load
Load => 1bit_Register:inst.Load
Clock => 1bit_Register:inst3.Clock
Clock => 1bit_Register:inst2.Clock
Clock => 1bit_Register:inst1.Clock
Clock => 1bit_Register:inst.Clock
CLRN => 1bit_Register:inst3.CLRN
CLRN => 1bit_Register:inst2.CLRN
CLRN => 1bit_Register:inst1.CLRN
CLRN => 1bit_Register:inst.CLRN


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst1|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register3|1bit_Register:inst|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|Decoder_2to4:inst
En => Y.IN1
En => Y.IN1
En => Y.IN1
En => Y.IN1
w[0] => Y.IN0
w[0] => Y.IN0
w[0] => Y.IN0
w[0] => Y.IN0
w[1] => Y.IN1
w[1] => Y.IN1
w[1] => Y.IN1
w[1] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2
Out[0] <= 1bit_Register:inst3.Out
Out[1] <= 1bit_Register:inst2.Out
Out[2] <= 1bit_Register:inst1.Out
Out[3] <= 1bit_Register:inst.Out
In[0] => 1bit_Register:inst3.In
In[1] => 1bit_Register:inst2.In
In[2] => 1bit_Register:inst1.In
In[3] => 1bit_Register:inst.In
Load => 1bit_Register:inst3.Load
Load => 1bit_Register:inst2.Load
Load => 1bit_Register:inst1.Load
Load => 1bit_Register:inst.Load
Clock => 1bit_Register:inst3.Clock
Clock => 1bit_Register:inst2.Clock
Clock => 1bit_Register:inst1.Clock
Clock => 1bit_Register:inst.Clock
CLRN => 1bit_Register:inst3.CLRN
CLRN => 1bit_Register:inst2.CLRN
CLRN => 1bit_Register:inst1.CLRN
CLRN => 1bit_Register:inst.CLRN


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst1|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register2|1bit_Register:inst|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1
Out[0] <= 1bit_Register:inst3.Out
Out[1] <= 1bit_Register:inst2.Out
Out[2] <= 1bit_Register:inst1.Out
Out[3] <= 1bit_Register:inst.Out
In[0] => 1bit_Register:inst3.In
In[1] => 1bit_Register:inst2.In
In[2] => 1bit_Register:inst1.In
In[3] => 1bit_Register:inst.In
Load => 1bit_Register:inst3.Load
Load => 1bit_Register:inst2.Load
Load => 1bit_Register:inst1.Load
Load => 1bit_Register:inst.Load
Clock => 1bit_Register:inst3.Clock
Clock => 1bit_Register:inst2.Clock
Clock => 1bit_Register:inst1.Clock
Clock => 1bit_Register:inst.Clock
CLRN => 1bit_Register:inst3.CLRN
CLRN => 1bit_Register:inst2.CLRN
CLRN => 1bit_Register:inst1.CLRN
CLRN => 1bit_Register:inst.CLRN


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst1|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register1|1bit_Register:inst|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0
Out[0] <= 1bit_Register:inst3.Out
Out[1] <= 1bit_Register:inst2.Out
Out[2] <= 1bit_Register:inst1.Out
Out[3] <= 1bit_Register:inst.Out
In[0] => 1bit_Register:inst3.In
In[1] => 1bit_Register:inst2.In
In[2] => 1bit_Register:inst1.In
In[3] => 1bit_Register:inst.In
Load => 1bit_Register:inst3.Load
Load => 1bit_Register:inst2.Load
Load => 1bit_Register:inst1.Load
Load => 1bit_Register:inst.Load
Clock => 1bit_Register:inst3.Clock
Clock => 1bit_Register:inst2.Clock
Clock => 1bit_Register:inst1.Clock
Clock => 1bit_Register:inst.Clock
CLRN => 1bit_Register:inst3.CLRN
CLRN => 1bit_Register:inst2.CLRN
CLRN => 1bit_Register:inst1.CLRN
CLRN => 1bit_Register:inst.CLRN


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst1|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst
Out <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
Clock => inst.CLK
Load => BUSMUX:inst1.sel
In => BUSMUX:inst1.datab[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|RCC_Test|RCC:inst|4_4bit_Register_File:inst2|4bit_Register:Register0|1bit_Register:inst|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RCC_Test|RCC:inst|TLCF:inst
Counter_Selected[0] <= Mux_4to1:inst7.Y[0]
Counter_Selected[1] <= Mux_4to1:inst7.Y[1]
Counter_Selected[2] <= Mux_4to1:inst7.Y[2]
Counter_Selected[3] <= Mux_4to1:inst7.Y[3]
Counter_Select[0] => Mux_4to1:inst7.s[0]
Counter_Select[0] => Decoder_2to4:inst12.w[0]
Counter_Select[1] => Mux_4to1:inst7.s[1]
Counter_Select[1] => Decoder_2to4:inst12.w[1]
Clock => TLC_Mk3:inst.Clock
Clock => TLC_Mk3:inst9.Clock
Clock => TLC_Mk3:inst10.Clock
Clock => TLC_Mk3:inst11.Clock
Enable => Decoder_2to4:inst12.En
Counter_Control[0] => TLC_Mk3:inst.In[0]
Counter_Control[0] => TLC_Mk3:inst9.In[0]
Counter_Control[0] => TLC_Mk3:inst10.In[0]
Counter_Control[0] => TLC_Mk3:inst11.In[0]
Counter_Control[1] => TLC_Mk3:inst.In[1]
Counter_Control[1] => TLC_Mk3:inst9.In[1]
Counter_Control[1] => TLC_Mk3:inst10.In[1]
Counter_Control[1] => TLC_Mk3:inst11.In[1]


|RCC_Test|RCC:inst|TLCF:inst|Mux_4to1:inst7
x0[0] => Mux3.IN2
x0[1] => Mux2.IN2
x0[2] => Mux1.IN2
x0[3] => Mux0.IN2
x1[0] => Mux3.IN3
x1[1] => Mux2.IN3
x1[2] => Mux1.IN3
x1[3] => Mux0.IN3
x2[0] => Mux3.IN4
x2[1] => Mux2.IN4
x2[2] => Mux1.IN4
x2[3] => Mux0.IN4
x3[0] => Mux3.IN5
x3[1] => Mux2.IN5
x3[2] => Mux1.IN5
x3[3] => Mux0.IN5
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
Y[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst
Out[0] <= Output_Logic_TLC_Mk3:inst.Z[0]
Out[1] <= Output_Logic_TLC_Mk3:inst.Z[1]
Out[2] <= Output_Logic_TLC_Mk3:inst.Z[2]
Out[3] <= Output_Logic_TLC_Mk3:inst.Z[3]
Clock => DFF0.CLK
Clock => DFF1.CLK
Clock => DFF2.CLK
Clock => DFF3.CLK
Enable => bus_combiner_TLC_Mk3:inst3.en
In[0] => bus_combiner_TLC_Mk3:inst3.x[0]
In[1] => bus_combiner_TLC_Mk3:inst3.x[1]


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Output_Logic_TLC_Mk3:inst
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
y[3] => Z[3].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1
w[0] => Decoder0.IN6
w[1] => Decoder0.IN5
w[2] => Decoder0.IN4
w[3] => Decoder0.IN3
w[4] => Decoder0.IN2
w[5] => Decoder0.IN1
w[6] => Decoder0.IN0
X[0] <= X[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst|bus_combiner_TLC_Mk3:inst3
en => Z[6].DATAIN
x[0] => Z[4].DATAIN
x[1] => Z[5].DATAIN
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
y[3] => Z[3].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= en.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|Decoder_2to4:inst12
En => Y.IN1
En => Y.IN1
En => Y.IN1
En => Y.IN1
w[0] => Y.IN0
w[0] => Y.IN0
w[0] => Y.IN0
w[0] => Y.IN0
w[1] => Y.IN1
w[1] => Y.IN1
w[1] => Y.IN1
w[1] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst9
Out[0] <= Output_Logic_TLC_Mk3:inst.Z[0]
Out[1] <= Output_Logic_TLC_Mk3:inst.Z[1]
Out[2] <= Output_Logic_TLC_Mk3:inst.Z[2]
Out[3] <= Output_Logic_TLC_Mk3:inst.Z[3]
Clock => DFF0.CLK
Clock => DFF1.CLK
Clock => DFF2.CLK
Clock => DFF3.CLK
Enable => bus_combiner_TLC_Mk3:inst3.en
In[0] => bus_combiner_TLC_Mk3:inst3.x[0]
In[1] => bus_combiner_TLC_Mk3:inst3.x[1]


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst9|Output_Logic_TLC_Mk3:inst
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
y[3] => Z[3].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1
w[0] => Decoder0.IN6
w[1] => Decoder0.IN5
w[2] => Decoder0.IN4
w[3] => Decoder0.IN3
w[4] => Decoder0.IN2
w[5] => Decoder0.IN1
w[6] => Decoder0.IN0
X[0] <= X[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst9|bus_combiner_TLC_Mk3:inst3
en => Z[6].DATAIN
x[0] => Z[4].DATAIN
x[1] => Z[5].DATAIN
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
y[3] => Z[3].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= en.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst10
Out[0] <= Output_Logic_TLC_Mk3:inst.Z[0]
Out[1] <= Output_Logic_TLC_Mk3:inst.Z[1]
Out[2] <= Output_Logic_TLC_Mk3:inst.Z[2]
Out[3] <= Output_Logic_TLC_Mk3:inst.Z[3]
Clock => DFF0.CLK
Clock => DFF1.CLK
Clock => DFF2.CLK
Clock => DFF3.CLK
Enable => bus_combiner_TLC_Mk3:inst3.en
In[0] => bus_combiner_TLC_Mk3:inst3.x[0]
In[1] => bus_combiner_TLC_Mk3:inst3.x[1]


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst10|Output_Logic_TLC_Mk3:inst
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
y[3] => Z[3].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1
w[0] => Decoder0.IN6
w[1] => Decoder0.IN5
w[2] => Decoder0.IN4
w[3] => Decoder0.IN3
w[4] => Decoder0.IN2
w[5] => Decoder0.IN1
w[6] => Decoder0.IN0
X[0] <= X[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst10|bus_combiner_TLC_Mk3:inst3
en => Z[6].DATAIN
x[0] => Z[4].DATAIN
x[1] => Z[5].DATAIN
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
y[3] => Z[3].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= en.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst11
Out[0] <= Output_Logic_TLC_Mk3:inst.Z[0]
Out[1] <= Output_Logic_TLC_Mk3:inst.Z[1]
Out[2] <= Output_Logic_TLC_Mk3:inst.Z[2]
Out[3] <= Output_Logic_TLC_Mk3:inst.Z[3]
Clock => DFF0.CLK
Clock => DFF1.CLK
Clock => DFF2.CLK
Clock => DFF3.CLK
Enable => bus_combiner_TLC_Mk3:inst3.en
In[0] => bus_combiner_TLC_Mk3:inst3.x[0]
In[1] => bus_combiner_TLC_Mk3:inst3.x[1]


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst11|Output_Logic_TLC_Mk3:inst
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
y[3] => Z[3].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1
w[0] => Decoder0.IN6
w[1] => Decoder0.IN5
w[2] => Decoder0.IN4
w[3] => Decoder0.IN3
w[4] => Decoder0.IN2
w[5] => Decoder0.IN1
w[6] => Decoder0.IN0
X[0] <= X[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|RCC:inst|TLCF:inst|TLC_Mk3:inst11|bus_combiner_TLC_Mk3:inst3
en => Z[6].DATAIN
x[0] => Z[4].DATAIN
x[1] => Z[5].DATAIN
y[0] => Z[0].DATAIN
y[1] => Z[1].DATAIN
y[2] => Z[2].DATAIN
y[3] => Z[3].DATAIN
Z[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= en.DB_MAX_OUTPUT_PORT_TYPE


|RCC_Test|switch_debouncer:inst4
Smooth <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Automatic => clock_divider_1024:inst.CLK_IN
Manual => inst2.DATAIN


|RCC_Test|switch_debouncer:inst4|clock_divider_1024:inst1
CLK_OUT <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK
CLK_IN => inst10.CLK


|RCC_Test|switch_debouncer:inst4|clock_divider_1024:inst
CLK_OUT <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK
CLK_IN => inst10.CLK


