TimeQuest Timing Analyzer report for MIPS
Wed Dec 09 14:15:23 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivisorFrequencia:inst4|inst2'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'DivisorFrequencia:inst4|inst2'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'DivisorFrequencia:inst4|inst2'
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Hold: 'DivisorFrequencia:inst4|inst2'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clock                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                         ;
; DivisorFrequencia:inst4|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrequencia:inst4|inst2 } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 36.59 MHz ; 36.59 MHz       ; clock                         ;      ;
; 64.67 MHz ; 64.67 MHz       ; DivisorFrequencia:inst4|inst2 ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -27.225 ; -854.920      ;
; clock                         ; -26.327 ; -20721.231    ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.531 ; -20.610       ;
; DivisorFrequencia:inst4|inst2 ; 0.391  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -1369.758     ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -32.000       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -27.225 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.900     ;
; -27.225 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.900     ;
; -27.225 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.900     ;
; -27.225 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.900     ;
; -27.225 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.900     ;
; -27.225 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.900     ;
; -27.225 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.900     ;
; -27.225 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.900     ;
; -27.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.782     ;
; -27.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.782     ;
; -27.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.782     ;
; -27.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.782     ;
; -27.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.782     ;
; -27.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.782     ;
; -27.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.782     ;
; -27.107 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.139      ; 27.782     ;
; -27.106 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.783     ;
; -27.106 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.783     ;
; -27.106 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.783     ;
; -27.106 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.783     ;
; -27.106 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.783     ;
; -27.106 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.783     ;
; -27.106 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.783     ;
; -27.106 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.783     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.758     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.766     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.758     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.758     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.758     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.758     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.758     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.758     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.758     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.766     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.766     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.766     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.766     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.766     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.766     ;
; -27.089 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.766     ;
; -27.033 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.710     ;
; -27.033 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.710     ;
; -27.033 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.710     ;
; -27.033 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.710     ;
; -27.033 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.710     ;
; -27.033 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.710     ;
; -27.033 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.710     ;
; -27.033 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.710     ;
; -26.968 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.645     ;
; -26.968 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.645     ;
; -26.968 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.645     ;
; -26.968 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.645     ;
; -26.968 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.645     ;
; -26.968 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.645     ;
; -26.968 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.645     ;
; -26.968 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.645     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.643     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.643     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.643     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.643     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.643     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.643     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.643     ;
; -26.966 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.643     ;
; -26.937 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.606     ;
; -26.937 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.606     ;
; -26.937 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.606     ;
; -26.937 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.606     ;
; -26.937 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.606     ;
; -26.937 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.606     ;
; -26.937 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.606     ;
; -26.937 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.133      ; 27.606     ;
; -26.919 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.143      ; 27.598     ;
; -26.919 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.143      ; 27.598     ;
; -26.919 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.143      ; 27.598     ;
; -26.919 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.143      ; 27.598     ;
; -26.919 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.143      ; 27.598     ;
; -26.919 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.143      ; 27.598     ;
; -26.919 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.143      ; 27.598     ;
; -26.919 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.143      ; 27.598     ;
; -26.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.587     ;
; -26.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.587     ;
; -26.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.587     ;
; -26.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.587     ;
; -26.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.587     ;
; -26.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.587     ;
; -26.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.587     ;
; -26.910 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.587     ;
; -26.908 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.585     ;
; -26.908 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.585     ;
; -26.908 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.585     ;
; -26.908 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.585     ;
; -26.908 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.585     ;
; -26.908 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.585     ;
; -26.908 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.585     ;
; -26.908 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.585     ;
; -26.905 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.582     ;
; -26.905 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.582     ;
; -26.905 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.582     ;
; -26.905 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.141      ; 27.582     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -26.327 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.300     ;
; -26.327 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.300     ;
; -26.327 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.300     ;
; -26.327 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.300     ;
; -26.327 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.300     ;
; -26.327 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.300     ;
; -26.327 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.300     ;
; -26.327 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.300     ;
; -26.322 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.072     ; 27.286     ;
; -26.322 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.072     ; 27.286     ;
; -26.322 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.072     ; 27.286     ;
; -26.322 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.072     ; 27.286     ;
; -26.322 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.072     ; 27.286     ;
; -26.322 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.072     ; 27.286     ;
; -26.322 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.072     ; 27.286     ;
; -26.322 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.072     ; 27.286     ;
; -26.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.071     ; 27.257     ;
; -26.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.071     ; 27.257     ;
; -26.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.071     ; 27.257     ;
; -26.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.071     ; 27.257     ;
; -26.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.071     ; 27.257     ;
; -26.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.071     ; 27.257     ;
; -26.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.071     ; 27.257     ;
; -26.292 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.071     ; 27.257     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.266 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.086     ; 27.216     ;
; -26.213 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.186     ;
; -26.213 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.186     ;
; -26.213 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.186     ;
; -26.213 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.186     ;
; -26.213 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.186     ;
; -26.213 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.186     ;
; -26.213 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.186     ;
; -26.213 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.063     ; 27.186     ;
; -26.138 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.138     ;
; -26.138 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.138     ;
; -26.138 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.138     ;
; -26.138 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.138     ;
; -26.138 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.138     ;
; -26.138 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.138     ;
; -26.138 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.138     ;
; -26.138 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.138     ;
; -26.135 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.135     ;
; -26.135 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.135     ;
; -26.135 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.135     ;
; -26.135 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.135     ;
; -26.135 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.135     ;
; -26.135 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.135     ;
; -26.135 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.135     ;
; -26.135 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.036     ; 27.135     ;
; -26.131 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.056     ; 27.111     ;
; -26.131 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.056     ; 27.111     ;
; -26.131 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.056     ; 27.111     ;
; -26.131 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.056     ; 27.111     ;
; -26.131 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.056     ; 27.111     ;
; -26.131 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.056     ; 27.111     ;
; -26.131 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.056     ; 27.111     ;
; -26.131 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.056     ; 27.111     ;
; -26.114 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.057     ; 27.093     ;
; -26.114 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.057     ; 27.093     ;
; -26.114 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.057     ; 27.093     ;
; -26.114 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.057     ; 27.093     ;
; -26.114 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.057     ; 27.093     ;
; -26.114 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.057     ; 27.093     ;
; -26.114 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.057     ; 27.093     ;
; -26.114 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.057     ; 27.093     ;
; -26.100 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.045     ;
; -26.100 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.045     ;
; -26.100 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.045     ;
; -26.100 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.045     ;
; -26.100 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.045     ;
; -26.100 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.045     ;
; -26.100 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.045     ;
; -26.100 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.045     ;
; -26.072 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.017     ;
; -26.072 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.017     ;
; -26.072 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.017     ;
; -26.072 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.017     ;
; -26.072 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.017     ;
; -26.072 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.017     ;
; -26.072 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.017     ;
; -26.072 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 27.017     ;
; -26.071 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 27.012     ;
; -26.071 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 27.012     ;
; -26.071 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 27.012     ;
; -26.071 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 27.012     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.531 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.672      ; 0.657      ;
; -2.031 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.672      ; 0.657      ;
; -0.528 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|28 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.659      ;
; -0.528 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.659      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.667      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.667      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.667      ;
; -0.453 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.734      ;
; -0.453 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.734      ;
; -0.453 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.734      ;
; -0.453 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.734      ;
; -0.389 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.798      ;
; -0.389 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.798      ;
; -0.389 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.798      ;
; -0.389 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.798      ;
; -0.389 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|15 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.798      ;
; -0.389 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.798      ;
; -0.266 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.692      ; 2.942      ;
; -0.266 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.692      ; 2.942      ;
; -0.266 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.692      ; 2.942      ;
; -0.250 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|16 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.937      ;
; -0.250 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|15 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.937      ;
; -0.250 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.937      ;
; -0.246 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.913      ;
; -0.246 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.913      ;
; -0.246 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.913      ;
; -0.246 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.913      ;
; -0.241 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.918      ;
; -0.241 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.918      ;
; -0.241 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.918      ;
; -0.241 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.918      ;
; -0.241 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.918      ;
; -0.241 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.643      ; 2.918      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|19 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|18 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.237 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 2.968      ;
; -0.226 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.961      ;
; -0.226 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 2.961      ;
; -0.219 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.673      ; 2.970      ;
; -0.219 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|29 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.673      ; 2.970      ;
; -0.219 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|08 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.673      ; 2.970      ;
; -0.175 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.667      ; 3.008      ;
; -0.175 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.667      ; 3.008      ;
; -0.175 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.667      ; 3.008      ;
; -0.175 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.667      ; 3.008      ;
; -0.175 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.667      ; 3.008      ;
; -0.170 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|05 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.693      ; 3.039      ;
; -0.160 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 3.045      ;
; -0.160 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 3.045      ;
; -0.160 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.689      ; 3.045      ;
; -0.140 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.668      ; 3.044      ;
; -0.140 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.668      ; 3.044      ;
; -0.140 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.668      ; 3.044      ;
; -0.133 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.668      ; 3.051      ;
; -0.133 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|08 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.668      ; 3.051      ;
; -0.118 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.661      ; 3.059      ;
; -0.118 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.661      ; 3.059      ;
; -0.087 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.655      ; 3.084      ;
; -0.087 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.655      ; 3.084      ;
; -0.087 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.655      ; 3.084      ;
; -0.087 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.655      ; 3.084      ;
; -0.087 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.655      ; 3.084      ;
; -0.087 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.655      ; 3.084      ;
; -0.087 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.655      ; 3.084      ;
; -0.087 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.655      ; 3.084      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.662      ; 3.110      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|25 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.662      ; 3.110      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.662      ; 3.110      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.662      ; 3.110      ;
; -0.068 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|09 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.662      ; 3.110      ;
; -0.047 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.649      ; 3.118      ;
; -0.045 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.644      ; 3.115      ;
; -0.045 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|15 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.644      ; 3.115      ;
; -0.038 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|15 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.673      ; 3.151      ;
; -0.038 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.673      ; 3.151      ;
; -0.038 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|14 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.673      ; 3.151      ;
; -0.038 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|00 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.673      ; 3.151      ;
; -0.036 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|30 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.657      ; 3.137      ;
; -0.036 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|29 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.657      ; 3.137      ;
; -0.036 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|27 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.657      ; 3.137      ;
; -0.036 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|05 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.657      ; 3.137      ;
; -0.036 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.657      ; 3.137      ;
; -0.028 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|28 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.671      ; 2.659      ;
; -0.028 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.671      ; 2.659      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.642      ; 3.133      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|30 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.642      ; 3.133      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.642      ; 3.133      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|28 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.642      ; 3.133      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|27 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.642      ; 3.133      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.642      ; 3.133      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.673      ; 3.164      ;
; -0.018 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 3.169      ;
; -0.018 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 3.169      ;
; -0.018 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 3.169      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                           ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 1.334 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.600      ;
; 1.503 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.769      ;
; 1.644 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.910      ;
; 1.644 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.910      ;
; 1.649 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.915      ;
; 1.746 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.012      ;
; 1.787 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.053      ;
; 1.803 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.904 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.170      ;
; 1.974 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.240      ;
; 1.983 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.004      ; 2.253      ;
; 2.014 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.280      ;
; 2.038 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.304      ;
; 2.039 ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.305      ;
; 2.045 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.311      ;
; 2.102 ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.368      ;
; 2.216 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.482      ;
; 2.229 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.495      ;
; 2.304 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.570      ;
; 2.319 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.004     ; 2.581      ;
; 2.326 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.004      ; 2.596      ;
; 2.362 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.628      ;
; 2.404 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.670      ;
; 2.411 ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.677      ;
; 2.416 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.682      ;
; 2.423 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.689      ;
; 2.482 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.748      ;
; 2.494 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.004      ; 2.764      ;
; 2.499 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.765      ;
; 2.501 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.767      ;
; 2.619 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.885      ;
; 2.620 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.004      ; 2.890      ;
; 2.684 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 2.948      ;
; 2.720 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 2.984      ;
; 2.724 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 2.990      ;
; 2.763 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.004      ; 3.033      ;
; 2.799 ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.065      ;
; 2.819 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.083      ;
; 2.823 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.089      ;
; 2.839 ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.105      ;
; 2.841 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.004     ; 3.103      ;
; 2.841 ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 3.109      ;
; 2.848 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.114      ;
; 2.857 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.121      ;
; 2.892 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.158      ;
; 2.924 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.008      ; 3.198      ;
; 2.943 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.209      ;
; 2.958 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.224      ;
; 2.974 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.240      ;
; 2.974 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.240      ;
; 2.979 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.245      ;
; 2.999 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.263      ;
; 3.011 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.275      ;
; 3.058 ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.324      ;
; 3.120 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.004     ; 3.382      ;
; 3.126 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.390      ;
; 3.127 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.393      ;
; 3.153 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.417      ;
; 3.164 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.428      ;
; 3.166 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 3.434      ;
; 3.168 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.432      ;
; 3.182 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.446      ;
; 3.199 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.465      ;
; 3.200 ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.464      ;
; 3.230 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.494      ;
; 3.234 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 3.502      ;
; 3.248 ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.512      ;
; 3.251 ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.517      ;
; 3.253 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.519      ;
; 3.260 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.526      ;
; 3.264 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.004     ; 3.526      ;
; 3.287 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 3.555      ;
; 3.287 ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.551      ;
; 3.290 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.554      ;
; 3.301 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.567      ;
; 3.305 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.006     ; 3.565      ;
; 3.306 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.572      ;
; 3.308 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.574      ;
; 3.318 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.584      ;
; 3.354 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.620      ;
; 3.361 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.627      ;
; 3.380 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.646      ;
; 3.393 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.657      ;
; 3.399 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.004     ; 3.661      ;
; 3.418 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.004     ; 3.680      ;
; 3.425 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.691      ;
; 3.438 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.004      ; 3.708      ;
; 3.448 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.008     ; 3.706      ;
; 3.452 ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.008     ; 3.710      ;
; 3.456 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.722      ;
; 3.457 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 3.725      ;
; 3.468 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 3.736      ;
; 3.475 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.741      ;
; 3.476 ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 3.740      ;
; 3.483 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.004     ; 3.745      ;
; 3.501 ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.767      ;
; 3.513 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 3.781      ;
; 3.515 ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 3.781      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg5  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[10]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[10]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[11]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[11]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[12]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[12]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[13]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[13]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[14]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[14]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[15]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[15]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[16]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[16]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[17]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[17]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[18]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[18]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[19]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[19]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[20]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[20]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[21]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[21]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[22]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[22]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[23]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[23]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[24]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[24]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[25]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[25]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 7.657  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.066 ; 10.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.067  ; 9.067  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.520  ; 9.520  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.066 ; 10.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.567  ; 9.567  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.525  ; 9.525  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.338  ; 9.338  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.772  ; 8.772  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.962  ; 8.962  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 7.849  ; 7.849  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.378  ; 8.378  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.293  ; 8.293  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.208  ; 8.208  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 7.444  ; 7.444  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.087  ; 8.087  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.258  ; 8.258  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.559  ; 8.559  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.908  ; 7.908  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.832  ; 7.832  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.999  ; 7.999  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.248  ; 8.248  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.142  ; 8.142  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.362  ; 8.362  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.007  ; 8.007  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.125  ; 8.125  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.813  ; 8.813  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.032  ; 8.032  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.189  ; 8.189  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.576  ; 7.576  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 7.570  ; 7.570  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.562  ; 7.562  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.148  ; 7.148  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.899  ; 8.899  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.822  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.469  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 22.810 ; 22.810 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 9.297  ; 9.297  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 10.342 ; 10.342 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 11.285 ; 11.285 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 10.386 ; 10.386 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 14.552 ; 14.552 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 13.189 ; 13.189 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 11.310 ; 11.310 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 13.474 ; 13.474 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 13.036 ; 13.036 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 13.249 ; 13.249 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 13.861 ; 13.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 14.645 ; 14.645 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 14.305 ; 14.305 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 15.173 ; 15.173 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 16.196 ; 16.196 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 15.997 ; 15.997 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 16.777 ; 16.777 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 18.260 ; 18.260 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 18.165 ; 18.165 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 18.227 ; 18.227 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 18.806 ; 18.806 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 19.768 ; 19.768 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 19.422 ; 19.422 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 19.690 ; 19.690 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 20.470 ; 20.470 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 20.937 ; 20.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 20.949 ; 20.949 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 21.257 ; 21.257 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 21.923 ; 21.923 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 22.116 ; 22.116 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 22.810 ; 22.810 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 22.654 ; 22.654 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 7.657  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.822  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.469  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 13.201 ; 13.201 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.201 ; 13.201 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 13.039 ; 13.039 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.704 ; 12.704 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.211 ; 13.211 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.139 ; 12.139 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.476 ; 11.476 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.224 ; 11.224 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 10.429 ; 10.429 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.305 ; 11.305 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.564 ; 11.564 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.535 ; 11.535 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.157 ; 11.157 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.808 ; 10.808 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.257 ; 11.257 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.400 ; 11.400 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 12.139 ; 12.139 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 12.051 ; 12.051 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.901 ; 11.901 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.543 ; 11.543 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.306 ; 11.306 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.527 ; 10.527 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 10.932 ; 10.932 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.149 ; 11.149 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 10.826 ; 10.826 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.861 ; 10.861 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.076 ; 11.076 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.240 ; 11.240 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.673 ; 10.673 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 10.298 ; 10.298 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.142 ; 11.142 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 14.996 ; 14.996 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.811 ; 13.811 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.300 ; 14.300 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.027 ; 14.027 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 14.300 ; 14.300 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.981 ; 12.981 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 13.019 ; 13.019 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 17.266 ; 17.266 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.037 ; 11.037 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 10.449 ; 10.449 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 10.814 ; 10.814 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.095 ; 11.095 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.476 ; 11.476 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 10.449 ; 10.449 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.095 ; 11.095 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.552 ; 11.552 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.555 ; 11.555 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.137 ; 11.137 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.808 ; 10.808 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.542 ; 11.542 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.400 ; 11.400 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 12.149 ; 12.149 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 35.038 ; 35.038 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.429 ; 34.429 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 35.038 ; 35.038 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 34.077 ; 34.077 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 34.861 ; 34.861 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 34.838 ; 34.838 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 33.966 ; 33.966 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 34.566 ; 34.566 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 34.801 ; 34.801 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 33.897 ; 33.897 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 34.610 ; 34.610 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 34.567 ; 34.567 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 34.368 ; 34.368 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 34.318 ; 34.318 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 33.940 ; 33.940 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 34.763 ; 34.763 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 34.242 ; 34.242 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 34.555 ; 34.555 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 34.754 ; 34.754 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 34.942 ; 34.942 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 34.369 ; 34.369 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 34.760 ; 34.760 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 34.049 ; 34.049 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 34.395 ; 34.395 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 34.602 ; 34.602 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 34.630 ; 34.630 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 34.485 ; 34.485 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 33.955 ; 33.955 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.786 ; 33.786 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 34.116 ; 34.116 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 34.090 ; 34.090 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.334 ; 34.334 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 34.575 ; 34.575 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 11.240 ; 11.240 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.096 ; 11.096 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.240 ; 11.240 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.203 ; 11.203 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.685 ; 10.685 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 10.308 ; 10.308 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.142 ; 11.142 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.257 ; 11.257 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.380 ; 11.380 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 12.149 ; 12.149 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.032 ; 11.032 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.675 ; 11.675 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.675 ; 11.675 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.836 ; 10.836 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.262 ; 11.262 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.851 ; 10.851 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.306 ; 11.306 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.038 ; 11.038 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.285 ; 11.285 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.306 ; 11.306 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.527 ; 10.527 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.552 ; 11.552 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.552 ; 11.552 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.302 ; 11.302 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.147 ; 11.147 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.008 ; 11.008 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 7.657  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 7.148  ; 7.148  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.067  ; 9.067  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.520  ; 9.520  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.066 ; 10.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.567  ; 9.567  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.525  ; 9.525  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.338  ; 9.338  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.772  ; 8.772  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.962  ; 8.962  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 7.849  ; 7.849  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.378  ; 8.378  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.293  ; 8.293  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.208  ; 8.208  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 7.444  ; 7.444  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.087  ; 8.087  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.258  ; 8.258  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.559  ; 8.559  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.908  ; 7.908  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.832  ; 7.832  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.999  ; 7.999  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.248  ; 8.248  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.142  ; 8.142  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.362  ; 8.362  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.007  ; 8.007  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.125  ; 8.125  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.813  ; 8.813  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.032  ; 8.032  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.189  ; 8.189  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.576  ; 7.576  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 7.570  ; 7.570  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.562  ; 7.562  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.148  ; 7.148  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.899  ; 8.899  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.822  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.469  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 7.849  ; 7.849  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 9.297  ; 9.297  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 9.089  ; 9.089  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 10.092 ; 10.092 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 9.839  ; 9.839  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 12.293 ; 12.293 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 9.632  ; 9.632  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 9.234  ; 9.234  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 10.566 ; 10.566 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 10.023 ; 10.023 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 8.618  ; 8.618  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 10.170 ; 10.170 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 10.487 ; 10.487 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 8.349  ; 8.349  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 9.725  ; 9.725  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 10.491 ; 10.491 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 10.331 ; 10.331 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 8.983  ; 8.983  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 10.535 ; 10.535 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 9.539  ; 9.539  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 9.266  ; 9.266  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 9.224  ; 9.224  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 10.504 ; 10.504 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 9.918  ; 9.918  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 9.675  ; 9.675  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 10.450 ; 10.450 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 10.813 ; 10.813 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 9.005  ; 9.005  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 8.497  ; 8.497  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 9.980  ; 9.980  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 9.306  ; 9.306  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 10.734 ; 10.734 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 7.849  ; 7.849  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 7.657  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.822  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.469  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 12.021 ; 12.021 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.021 ; 12.021 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 12.094 ; 12.094 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 11.678 ; 11.678 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.031 ; 12.031 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 10.298 ; 10.298 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.476 ; 11.476 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.224 ; 11.224 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 10.429 ; 10.429 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.305 ; 11.305 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.564 ; 11.564 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.535 ; 11.535 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.157 ; 11.157 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.808 ; 10.808 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.257 ; 11.257 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.400 ; 11.400 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 12.139 ; 12.139 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 12.051 ; 12.051 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.901 ; 11.901 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.543 ; 11.543 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.306 ; 11.306 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.527 ; 10.527 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 10.932 ; 10.932 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.149 ; 11.149 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 10.826 ; 10.826 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.861 ; 10.861 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.076 ; 11.076 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.240 ; 11.240 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.673 ; 10.673 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 10.298 ; 10.298 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.142 ; 11.142 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 12.404 ; 12.404 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 12.385 ; 12.385 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 11.852 ; 11.852 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 12.095 ; 12.095 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.756 ; 12.756 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 11.852 ; 11.852 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 12.074 ; 12.074 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 14.674 ; 14.674 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 10.449 ; 10.449 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.037 ; 11.037 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 10.449 ; 10.449 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 10.814 ; 10.814 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.095 ; 11.095 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 10.449 ; 10.449 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.476 ; 11.476 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 10.449 ; 10.449 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.095 ; 11.095 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.552 ; 11.552 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.555 ; 11.555 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.137 ; 11.137 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.808 ; 10.808 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.542 ; 11.542 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.400 ; 11.400 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 12.149 ; 12.149 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 12.721 ; 12.721 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 13.681 ; 13.681 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 14.290 ; 14.290 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 13.329 ; 13.329 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 13.820 ; 13.820 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 14.090 ; 14.090 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 13.218 ; 13.218 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 13.517 ; 13.517 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 14.053 ; 14.053 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 13.149 ; 13.149 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 13.646 ; 13.646 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 13.819 ; 13.819 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 13.602 ; 13.602 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 13.201 ; 13.201 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 13.192 ; 13.192 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 14.015 ; 14.015 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 12.721 ; 12.721 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 13.807 ; 13.807 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 14.006 ; 14.006 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 14.194 ; 14.194 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 13.621 ; 13.621 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 14.012 ; 14.012 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 12.881 ; 12.881 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 13.647 ; 13.647 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 13.854 ; 13.854 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 13.882 ; 13.882 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 13.667 ; 13.667 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 13.207 ; 13.207 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 13.038 ; 13.038 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 13.368 ; 13.368 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 12.917 ; 12.917 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 13.586 ; 13.586 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 13.193 ; 13.193 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 10.308 ; 10.308 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.096 ; 11.096 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.240 ; 11.240 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.203 ; 11.203 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.685 ; 10.685 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 10.308 ; 10.308 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.142 ; 11.142 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 11.032 ; 11.032 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.257 ; 11.257 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.380 ; 11.380 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 12.149 ; 12.149 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.032 ; 11.032 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 10.836 ; 10.836 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.675 ; 11.675 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.836 ; 10.836 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.262 ; 11.262 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.851 ; 10.851 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 10.527 ; 10.527 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.038 ; 11.038 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.285 ; 11.285 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.306 ; 11.306 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.527 ; 10.527 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.552 ; 11.552 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.302 ; 11.302 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.147 ; 11.147 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.008 ; 11.008 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -12.130 ; -380.992      ;
; clock                         ; -11.483 ; -9154.832     ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -1.558 ; -244.431      ;
; DivisorFrequencia:inst4|inst2 ; 0.215  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -1369.758     ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -32.000       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                             ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -12.130 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.022      ; 12.684     ;
; -12.130 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.022      ; 12.684     ;
; -12.130 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.022      ; 12.684     ;
; -12.130 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.022      ; 12.684     ;
; -12.130 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.022      ; 12.684     ;
; -12.130 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.022      ; 12.684     ;
; -12.130 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.022      ; 12.684     ;
; -12.130 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.022      ; 12.684     ;
; -12.096 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.652     ;
; -12.096 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.652     ;
; -12.096 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.652     ;
; -12.096 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.652     ;
; -12.096 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.652     ;
; -12.096 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.652     ;
; -12.096 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.652     ;
; -12.096 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.652     ;
; -12.081 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.637     ;
; -12.081 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.637     ;
; -12.081 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.637     ;
; -12.081 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.637     ;
; -12.081 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.637     ;
; -12.081 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.637     ;
; -12.081 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.637     ;
; -12.081 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.637     ;
; -12.078 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.633     ;
; -12.078 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.633     ;
; -12.078 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.633     ;
; -12.078 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.633     ;
; -12.078 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.633     ;
; -12.078 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.633     ;
; -12.078 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.633     ;
; -12.078 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.633     ;
; -12.062 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.613     ;
; -12.062 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.613     ;
; -12.062 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.613     ;
; -12.062 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.613     ;
; -12.062 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.613     ;
; -12.062 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.613     ;
; -12.062 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.613     ;
; -12.062 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.613     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.592     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.592     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.592     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.592     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.592     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.592     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.592     ;
; -12.036 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.592     ;
; -12.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.561     ;
; -12.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.561     ;
; -12.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.561     ;
; -12.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.561     ;
; -12.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.561     ;
; -12.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.561     ;
; -12.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.561     ;
; -12.010 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.019      ; 12.561     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.007 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.563     ;
; -12.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.562     ;
; -12.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.562     ;
; -12.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.562     ;
; -12.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.562     ;
; -12.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.562     ;
; -12.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.562     ;
; -12.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.562     ;
; -12.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.562     ;
; -12.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.561     ;
; -12.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.561     ;
; -12.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.561     ;
; -12.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.561     ;
; -12.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.561     ;
; -12.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.561     ;
; -12.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.561     ;
; -12.005 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.561     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
; -12.001 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.024      ; 12.557     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.439     ;
; -11.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.439     ;
; -11.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.439     ;
; -11.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.439     ;
; -11.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.439     ;
; -11.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.439     ;
; -11.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.439     ;
; -11.483 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.439     ;
; -11.479 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.442     ;
; -11.479 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.442     ;
; -11.479 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.442     ;
; -11.479 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.442     ;
; -11.479 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.442     ;
; -11.479 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.442     ;
; -11.479 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.442     ;
; -11.479 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.442     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.477 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31 ; clock        ; clock       ; 1.000        ; -0.087     ; 12.422     ;
; -11.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.418     ;
; -11.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.418     ;
; -11.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.418     ;
; -11.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.418     ;
; -11.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.418     ;
; -11.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.418     ;
; -11.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.418     ;
; -11.462 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31 ; clock        ; clock       ; 1.000        ; -0.076     ; 12.418     ;
; -11.407 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.370     ;
; -11.407 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.370     ;
; -11.407 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.370     ;
; -11.407 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.370     ;
; -11.407 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.370     ;
; -11.407 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.370     ;
; -11.407 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.370     ;
; -11.407 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; clock       ; 1.000        ; -0.069     ; 12.370     ;
; -11.380 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.369     ;
; -11.380 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.369     ;
; -11.380 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.369     ;
; -11.380 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.369     ;
; -11.380 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.369     ;
; -11.380 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.369     ;
; -11.380 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.369     ;
; -11.380 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.369     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.317     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.365     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.317     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.317     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.317     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.317     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.317     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.317     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.317     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.365     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.365     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.365     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.365     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.365     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.365     ;
; -11.376 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; clock        ; clock       ; 1.000        ; -0.043     ; 12.365     ;
; -11.375 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.345     ;
; -11.375 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.345     ;
; -11.375 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.345     ;
; -11.375 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.345     ;
; -11.375 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.345     ;
; -11.375 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.345     ;
; -11.375 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.345     ;
; -11.375 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.345     ;
; -11.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.338     ;
; -11.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.338     ;
; -11.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.338     ;
; -11.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.338     ;
; -11.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.338     ;
; -11.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.338     ;
; -11.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.338     ;
; -11.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; clock       ; 1.000        ; -0.062     ; 12.338     ;
; -11.363 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 12.300     ;
; -11.363 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 12.300     ;
; -11.363 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 12.300     ;
; -11.363 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 12.300     ;
; -11.363 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 12.300     ;
; -11.363 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 12.300     ;
; -11.363 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 12.300     ;
; -11.363 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31 ; clock        ; clock       ; 1.000        ; -0.095     ; 12.300     ;
; -11.360 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.301     ;
; -11.360 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.301     ;
; -11.360 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.301     ;
; -11.360 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_k1a1:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31 ; clock        ; clock       ; 1.000        ; -0.091     ; 12.301     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.558 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 0.367      ;
; -1.058 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.632      ; 0.367      ;
; -0.641 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|28 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.284      ;
; -0.641 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.284      ;
; -0.615 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.608      ; 1.286      ;
; -0.615 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.608      ; 1.286      ;
; -0.615 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.608      ; 1.286      ;
; -0.589 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.631      ; 1.335      ;
; -0.589 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.631      ; 1.335      ;
; -0.589 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.631      ; 1.335      ;
; -0.589 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.631      ; 1.335      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.365      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.365      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.365      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.365      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|15 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.365      ;
; -0.560 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.365      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|19 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|18 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.512 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.430      ;
; -0.502 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.634      ; 1.425      ;
; -0.502 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|29 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.634      ; 1.425      ;
; -0.502 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|08 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.634      ; 1.425      ;
; -0.501 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|16 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.631      ; 1.423      ;
; -0.501 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|15 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.631      ; 1.423      ;
; -0.501 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.631      ; 1.423      ;
; -0.496 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.404      ;
; -0.496 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.404      ;
; -0.496 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.404      ;
; -0.496 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.404      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.408      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.408      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.408      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.408      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.408      ;
; -0.492 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.607      ; 1.408      ;
; -0.487 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.651      ; 1.457      ;
; -0.487 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.651      ; 1.457      ;
; -0.487 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.651      ; 1.457      ;
; -0.472 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.453      ;
; -0.472 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.453      ;
; -0.463 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.479      ;
; -0.463 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.479      ;
; -0.463 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.649      ; 1.479      ;
; -0.461 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|05 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.652      ; 1.484      ;
; -0.454 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.627      ; 1.466      ;
; -0.454 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.627      ; 1.466      ;
; -0.454 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.627      ; 1.466      ;
; -0.454 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.627      ; 1.466      ;
; -0.454 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.627      ; 1.466      ;
; -0.445 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.629      ; 1.477      ;
; -0.445 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.629      ; 1.477      ;
; -0.445 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.629      ; 1.477      ;
; -0.442 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.629      ; 1.480      ;
; -0.442 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|08 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.629      ; 1.480      ;
; -0.421 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.622      ; 1.494      ;
; -0.421 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.622      ; 1.494      ;
; -0.410 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.609      ; 1.492      ;
; -0.410 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|15 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.609      ; 1.492      ;
; -0.407 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|15 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.633      ; 1.519      ;
; -0.407 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.633      ; 1.519      ;
; -0.407 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|14 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.633      ; 1.519      ;
; -0.407 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|00 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.633      ; 1.519      ;
; -0.405 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.612      ; 1.500      ;
; -0.404 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|26 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.630      ; 1.519      ;
; -0.404 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|16 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.630      ; 1.519      ;
; -0.404 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.630      ; 1.519      ;
; -0.404 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.630      ; 1.519      ;
; -0.404 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.630      ; 1.519      ;
; -0.404 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|07 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.630      ; 1.519      ;
; -0.404 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|03 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.630      ; 1.519      ;
; -0.403 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.522      ;
; -0.403 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.522      ;
; -0.403 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 1.522      ;
; -0.399 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|13 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.617      ; 1.511      ;
; -0.399 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.617      ; 1.511      ;
; -0.399 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.617      ; 1.511      ;
; -0.399 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.617      ; 1.511      ;
; -0.399 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.617      ; 1.511      ;
; -0.399 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.617      ; 1.511      ;
; -0.399 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.617      ; 1.511      ;
; -0.399 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.617      ; 1.511      ;
; -0.398 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.651      ; 1.546      ;
; -0.397 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|01 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.633      ; 1.529      ;
; -0.388 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|27 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.606      ; 1.511      ;
; -0.388 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|23 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.606      ; 1.511      ;
; -0.388 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.606      ; 1.511      ;
; -0.388 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.606      ; 1.511      ;
; -0.388 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|10 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.606      ; 1.511      ;
; -0.388 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|07 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.606      ; 1.511      ;
; -0.387 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|29 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.648      ; 1.554      ;
; -0.387 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|24 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.648      ; 1.554      ;
; -0.387 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.648      ; 1.554      ;
; -0.387 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|20 ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.648      ; 1.554      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                           ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.635 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.787      ;
; 0.681 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.833      ;
; 0.713 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.865      ;
; 0.732 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.884      ;
; 0.766 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.918      ;
; 0.783 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.935      ;
; 0.804 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.956      ;
; 0.835 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.987      ;
; 0.869 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.021      ;
; 0.883 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.035      ;
; 0.888 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 1.042      ;
; 0.910 ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.062      ;
; 0.911 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.063      ;
; 0.913 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.065      ;
; 0.926 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.078      ;
; 0.939 ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.091      ;
; 0.990 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.142      ;
; 0.992 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.144      ;
; 0.995 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.147      ;
; 1.016 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.166      ;
; 1.035 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.187      ;
; 1.044 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 1.198      ;
; 1.073 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.225      ;
; 1.074 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.226      ;
; 1.076 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.228      ;
; 1.076 ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.228      ;
; 1.098 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.250      ;
; 1.100 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 1.254      ;
; 1.148 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.300      ;
; 1.148 ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.300      ;
; 1.151 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 1.305      ;
; 1.156 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.308      ;
; 1.196 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.348      ;
; 1.200 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.350      ;
; 1.218 ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 1.372      ;
; 1.220 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.371      ;
; 1.226 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.378      ;
; 1.248 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.398      ;
; 1.257 ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.409      ;
; 1.263 ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.415      ;
; 1.264 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.416      ;
; 1.267 ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.001      ; 1.420      ;
; 1.277 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.428      ;
; 1.277 ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.427      ;
; 1.280 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.432      ;
; 1.310 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.462      ;
; 1.311 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.463      ;
; 1.318 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.005      ; 1.475      ;
; 1.335 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.487      ;
; 1.336 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.488      ;
; 1.341 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.493      ;
; 1.350 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.502      ;
; 1.365 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.515      ;
; 1.365 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.515      ;
; 1.372 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.522      ;
; 1.375 ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.001      ; 1.528      ;
; 1.386 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.537      ;
; 1.388 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.540      ;
; 1.406 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.001      ; 1.559      ;
; 1.410 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.561      ;
; 1.424 ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.575      ;
; 1.428 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.580      ;
; 1.433 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.001      ; 1.586      ;
; 1.443 ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.001      ; 1.596      ;
; 1.444 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.595      ;
; 1.444 ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.595      ;
; 1.446 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.596      ;
; 1.448 ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.003     ; 1.597      ;
; 1.450 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.600      ;
; 1.453 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.003     ; 1.602      ;
; 1.454 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.606      ;
; 1.454 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.606      ;
; 1.459 ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.003     ; 1.608      ;
; 1.463 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.615      ;
; 1.473 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.625      ;
; 1.473 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 1.627      ;
; 1.484 ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.634      ;
; 1.485 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.637      ;
; 1.495 ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.646      ;
; 1.509 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.661      ;
; 1.514 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.666      ;
; 1.516 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.003     ; 1.665      ;
; 1.517 ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.669      ;
; 1.526 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.676      ;
; 1.528 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 1.682      ;
; 1.530 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.682      ;
; 1.534 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.002      ; 1.688      ;
; 1.535 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.687      ;
; 1.540 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.004      ; 1.696      ;
; 1.541 ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.005     ; 1.688      ;
; 1.541 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.691      ;
; 1.548 ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.003     ; 1.697      ;
; 1.557 ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.001      ; 1.710      ;
; 1.563 ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.713      ;
; 1.565 ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.716      ;
; 1.575 ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.002     ; 1.725      ;
; 1.583 ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.735      ;
; 1.584 ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; -0.001     ; 1.735      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_datain_reg5  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[10]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[10]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[11]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[11]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[12]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[12]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[13]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[13]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[14]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[14]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[15]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[15]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[16]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[16]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[17]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[17]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[18]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[18]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[19]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[19]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[20]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[20]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[21]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[21]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[22]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[22]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[23]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[23]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[24]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[24]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[25]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; ProgramCounter|133|dffs[25]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 3.709  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 5.481  ; 5.481  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 4.958  ; 4.958  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.225  ; 5.225  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.481  ; 5.481  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.133  ; 5.133  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.113  ; 5.113  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.153  ; 5.153  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.797  ; 4.797  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.930  ; 4.930  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.311  ; 4.311  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.631  ; 4.631  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.526  ; 4.526  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.524  ; 4.524  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.174  ; 4.174  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.441  ; 4.441  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.540  ; 4.540  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.716  ; 4.716  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.343  ; 4.343  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.307  ; 4.307  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.386  ; 4.386  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.500  ; 4.500  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.370  ; 4.370  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.573  ; 4.573  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.301  ; 4.301  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.465  ; 4.465  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.790  ; 4.790  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.314  ; 4.314  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.465  ; 4.465  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.205  ; 4.205  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.202  ; 4.202  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.185  ; 4.185  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.041  ; 4.041  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.839  ; 4.839  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 3.050  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.382  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 10.642 ; 10.642 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.939  ; 4.939  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 5.558  ; 5.558  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.820  ; 5.820  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.423  ; 5.423  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 7.286  ; 7.286  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 6.826  ; 6.826  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 5.785  ; 5.785  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 6.744  ; 6.744  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 6.649  ; 6.649  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 6.550  ; 6.550  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 6.895  ; 6.895  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 7.125  ; 7.125  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 7.000  ; 7.000  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 7.364  ; 7.364  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 7.872  ; 7.872  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 7.758  ; 7.758  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 8.019  ; 8.019  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 8.735  ; 8.735  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 8.700  ; 8.700  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 8.704  ; 8.704  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 8.932  ; 8.932  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 9.431  ; 9.431  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 9.215  ; 9.215  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 9.311  ; 9.311  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 9.660  ; 9.660  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 9.867  ; 9.867  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 9.867  ; 9.867  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 9.920  ; 9.920  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 10.290 ; 10.290 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 10.327 ; 10.327 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 10.642 ; 10.642 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 10.578 ; 10.578 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 3.709  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 3.050  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 2.382  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.429  ; 7.429  ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.429  ; 7.429  ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.262  ; 7.262  ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.131  ; 7.131  ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.439  ; 7.439  ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.921  ; 6.921  ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.567  ; 6.567  ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.389  ; 6.389  ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.043  ; 6.043  ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.375  ; 6.375  ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.272  ; 6.272  ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.512  ; 6.512  ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.357  ; 6.357  ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.638  ; 6.638  ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.620  ; 6.620  ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.432  ; 6.432  ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.340  ; 6.340  ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.411  ; 6.411  ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.623  ; 6.623  ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.921  ; 6.921  ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.846  ; 6.846  ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.421  ; 6.421  ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.785  ; 6.785  ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.527  ; 6.527  ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.465  ; 6.465  ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.493  ; 6.493  ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.164  ; 6.164  ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.308  ; 6.308  ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.427  ; 6.427  ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.248  ; 6.248  ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.410  ; 6.410  ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.305  ; 6.305  ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.341  ; 6.341  ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.463  ; 6.463  ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.205  ; 6.205  ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.177  ; 6.177  ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.050  ; 6.050  ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.445  ; 6.445  ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 8.281  ; 8.281  ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.587  ; 7.587  ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 7.876  ; 7.876  ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.761  ; 7.761  ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.876  ; 7.876  ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 7.262  ; 7.262  ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.242  ; 7.242  ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 9.393  ; 9.393  ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.427  ; 6.427  ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.380  ; 6.380  ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.419  ; 6.419  ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.063  ; 6.063  ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.290  ; 6.290  ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.242  ; 6.242  ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.427  ; 6.427  ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 7.037  ; 7.037  ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.567  ; 6.567  ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.419  ; 6.419  ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.063  ; 6.063  ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.375  ; 6.375  ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.272  ; 6.272  ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.427  ; 6.427  ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.387  ; 6.387  ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.640  ; 6.640  ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.412  ; 6.412  ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.340  ; 6.340  ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.542  ; 6.542  ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.623  ; 6.623  ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.931  ; 6.931  ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 7.037  ; 7.037  ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.421  ; 6.421  ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 16.804 ; 16.804 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 16.384 ; 16.384 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 16.804 ; 16.804 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 16.249 ; 16.249 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 16.592 ; 16.592 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 16.595 ; 16.595 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 16.226 ; 16.226 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 16.443 ; 16.443 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 16.578 ; 16.578 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 16.116 ; 16.116 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 16.410 ; 16.410 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 16.487 ; 16.487 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 16.300 ; 16.300 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 16.289 ; 16.289 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 16.144 ; 16.144 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 16.567 ; 16.567 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 16.295 ; 16.295 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 16.388 ; 16.388 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 16.561 ; 16.561 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 16.625 ; 16.625 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 16.391 ; 16.391 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 16.557 ; 16.557 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 16.258 ; 16.258 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 16.396 ; 16.396 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 16.485 ; 16.485 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 16.502 ; 16.502 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 16.440 ; 16.440 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 16.197 ; 16.197 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 16.059 ; 16.059 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 16.282 ; 16.282 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 16.243 ; 16.243 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 16.364 ; 16.364 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 16.460 ; 16.460 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.502  ; 6.502  ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.361  ; 6.361  ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.463  ; 6.463  ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.502  ; 6.502  ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.157  ; 6.157  ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.060  ; 6.060  ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.445  ; 6.445  ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 7.037  ; 7.037  ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.411  ; 6.411  ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.603  ; 6.603  ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.931  ; 6.931  ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 7.037  ; 7.037  ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.411  ; 6.411  ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.676  ; 6.676  ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.676  ; 6.676  ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.417  ; 6.417  ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.258  ; 6.258  ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.450  ; 6.450  ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.295  ; 6.295  ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.493  ; 6.493  ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.332  ; 6.332  ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.428  ; 6.428  ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.465  ; 6.465  ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.493  ; 6.493  ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.164  ; 6.164  ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.387  ; 6.387  ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.516  ; 6.516  ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.422  ; 6.422  ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.420  ; 6.420  ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 3.709 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.041 ; 4.041 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 4.958 ; 4.958 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.225 ; 5.225 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.481 ; 5.481 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.133 ; 5.133 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.113 ; 5.113 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.153 ; 5.153 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.797 ; 4.797 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.930 ; 4.930 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.311 ; 4.311 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.631 ; 4.631 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.526 ; 4.526 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.524 ; 4.524 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.174 ; 4.174 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.441 ; 4.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.540 ; 4.540 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.716 ; 4.716 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.343 ; 4.343 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.307 ; 4.307 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.386 ; 4.386 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.500 ; 4.500 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.370 ; 4.370 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.573 ; 4.573 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.301 ; 4.301 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.465 ; 4.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.790 ; 4.790 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.314 ; 4.314 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.465 ; 4.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.205 ; 4.205 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.202 ; 4.202 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.185 ; 4.185 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.041 ; 4.041 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.839 ; 4.839 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 3.050 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.382 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.355 ; 4.355 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.939 ; 4.939 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 5.041 ; 5.041 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.333 ; 5.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.195 ; 5.195 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 6.348 ; 6.348 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.158 ; 5.158 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 4.926 ; 4.926 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.529 ; 5.529 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.208 ; 5.208 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 4.581 ; 4.581 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.352 ; 5.352 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.432 ; 5.432 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 4.508 ; 4.508 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.098 ; 5.098 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.470 ; 5.470 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.394 ; 5.394 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 4.762 ; 4.762 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.503 ; 5.503 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 5.050 ; 5.050 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 4.928 ; 4.928 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 4.936 ; 4.936 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.535 ; 5.535 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.226 ; 5.226 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.109 ; 5.109 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.453 ; 5.453 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.611 ; 5.611 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 4.817 ; 4.817 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.523 ; 4.523 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.240 ; 5.240 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 4.926 ; 4.926 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 5.554 ; 5.554 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.355 ; 4.355 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 3.709 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 3.050 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.382 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 6.841 ; 6.841 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 6.872 ; 6.872 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 6.841 ; 6.841 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.641 ; 6.641 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 6.882 ; 6.882 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.043 ; 6.043 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.567 ; 6.567 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.389 ; 6.389 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.043 ; 6.043 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.375 ; 6.375 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.272 ; 6.272 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.512 ; 6.512 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.357 ; 6.357 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.638 ; 6.638 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.620 ; 6.620 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.432 ; 6.432 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.340 ; 6.340 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.921 ; 6.921 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.846 ; 6.846 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.421 ; 6.421 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.785 ; 6.785 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.527 ; 6.527 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.465 ; 6.465 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.493 ; 6.493 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.164 ; 6.164 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.308 ; 6.308 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.248 ; 6.248 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.410 ; 6.410 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.305 ; 6.305 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.341 ; 6.341 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.463 ; 6.463 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.205 ; 6.205 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.177 ; 6.177 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.050 ; 6.050 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.445 ; 6.445 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.025 ; 7.025 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.903 ; 6.903 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.727 ; 6.727 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 6.878 ; 6.878 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.727 ; 6.727 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 6.821 ; 6.821 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 8.137 ; 8.137 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.063 ; 6.063 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.380 ; 6.380 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.063 ; 6.063 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.290 ; 6.290 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.242 ; 6.242 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.063 ; 6.063 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.567 ; 6.567 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.063 ; 6.063 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.375 ; 6.375 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.272 ; 6.272 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.387 ; 6.387 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.640 ; 6.640 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.412 ; 6.412 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.340 ; 6.340 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.542 ; 6.542 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.931 ; 6.931 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 7.037 ; 7.037 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.421 ; 6.421 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.524 ; 6.524 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 6.849 ; 6.849 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 7.269 ; 7.269 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 6.714 ; 6.714 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.057 ; 7.057 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.060 ; 7.060 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 6.691 ; 6.691 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 6.908 ; 6.908 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.043 ; 7.043 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 6.875 ; 6.875 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 6.952 ; 6.952 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 6.765 ; 6.765 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 6.754 ; 6.754 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 6.609 ; 6.609 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.032 ; 7.032 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 6.760 ; 6.760 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 6.853 ; 6.853 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.026 ; 7.026 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.090 ; 7.090 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 6.856 ; 6.856 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.022 ; 7.022 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 6.723 ; 6.723 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 6.861 ; 6.861 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 6.950 ; 6.950 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 6.967 ; 6.967 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 6.905 ; 6.905 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 6.662 ; 6.662 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 6.524 ; 6.524 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 6.747 ; 6.747 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 6.708 ; 6.708 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 6.829 ; 6.829 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 6.925 ; 6.925 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.060 ; 6.060 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.463 ; 6.463 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.502 ; 6.502 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.157 ; 6.157 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.060 ; 6.060 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.445 ; 6.445 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.603 ; 6.603 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.931 ; 6.931 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 7.037 ; 7.037 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.258 ; 6.258 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.676 ; 6.676 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.417 ; 6.417 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.258 ; 6.258 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.450 ; 6.450 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.295 ; 6.295 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.164 ; 6.164 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.332 ; 6.332 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.428 ; 6.428 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.465 ; 6.465 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.493 ; 6.493 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.164 ; 6.164 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.387 ; 6.387 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.387 ; 6.387 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.516 ; 6.516 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.422 ; 6.422 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.420 ; 6.420 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+--------------------------------+------------+----------+----------+---------+---------------------+
; Clock                          ; Setup      ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+------------+----------+----------+---------+---------------------+
; Worst-case Slack               ; -27.225    ; -2.531   ; N/A      ; N/A     ; -2.000              ;
;  DivisorFrequencia:inst4|inst2 ; -27.225    ; 0.215    ; N/A      ; N/A     ; -0.500              ;
;  clock                         ; -26.327    ; -2.531   ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                ; -21576.151 ; -244.431 ; 0.0      ; 0.0     ; -1401.758           ;
;  DivisorFrequencia:inst4|inst2 ; -854.920   ; 0.000    ; N/A      ; N/A     ; -32.000             ;
;  clock                         ; -20721.231 ; -244.431 ; N/A      ; N/A     ; -1369.758           ;
+--------------------------------+------------+----------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 7.657  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.066 ; 10.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 9.067  ; 9.067  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 9.520  ; 9.520  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 10.066 ; 10.066 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.567  ; 9.567  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 9.525  ; 9.525  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 9.338  ; 9.338  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 8.772  ; 8.772  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.962  ; 8.962  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 7.849  ; 7.849  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.378  ; 8.378  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 8.293  ; 8.293  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 8.208  ; 8.208  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 7.444  ; 7.444  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 8.087  ; 8.087  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 8.258  ; 8.258  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 8.559  ; 8.559  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.908  ; 7.908  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.832  ; 7.832  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.999  ; 7.999  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 8.248  ; 8.248  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.142  ; 8.142  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 8.362  ; 8.362  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.007  ; 8.007  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.125  ; 8.125  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 8.813  ; 8.813  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 8.032  ; 8.032  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.189  ; 8.189  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 7.576  ; 7.576  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 7.570  ; 7.570  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 7.562  ; 7.562  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.148  ; 7.148  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.899  ; 8.899  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.822  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 4.469  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 22.810 ; 22.810 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 9.297  ; 9.297  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 10.342 ; 10.342 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 11.285 ; 11.285 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 10.386 ; 10.386 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 14.552 ; 14.552 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 13.189 ; 13.189 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 11.310 ; 11.310 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 13.474 ; 13.474 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 13.036 ; 13.036 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 13.249 ; 13.249 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 13.861 ; 13.861 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 14.645 ; 14.645 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 14.305 ; 14.305 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 15.173 ; 15.173 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 16.196 ; 16.196 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 15.997 ; 15.997 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 16.777 ; 16.777 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 18.260 ; 18.260 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 18.165 ; 18.165 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 18.227 ; 18.227 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 18.806 ; 18.806 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 19.768 ; 19.768 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 19.422 ; 19.422 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 19.690 ; 19.690 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 20.470 ; 20.470 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 20.937 ; 20.937 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 20.949 ; 20.949 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 21.257 ; 21.257 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 21.923 ; 21.923 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 22.116 ; 22.116 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 22.810 ; 22.810 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 22.654 ; 22.654 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 7.657  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.822  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 4.469  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 13.201 ; 13.201 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 13.201 ; 13.201 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 13.039 ; 13.039 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.704 ; 12.704 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 13.211 ; 13.211 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 12.139 ; 12.139 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.476 ; 11.476 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.224 ; 11.224 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 10.429 ; 10.429 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 11.305 ; 11.305 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 11.564 ; 11.564 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.535 ; 11.535 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.157 ; 11.157 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 10.808 ; 10.808 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 11.257 ; 11.257 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.400 ; 11.400 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 12.139 ; 12.139 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 12.051 ; 12.051 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 11.901 ; 11.901 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.543 ; 11.543 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 11.306 ; 11.306 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 10.527 ; 10.527 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 10.932 ; 10.932 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.149 ; 11.149 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 10.826 ; 10.826 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 11.222 ; 11.222 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.861 ; 10.861 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.076 ; 11.076 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 11.240 ; 11.240 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.673 ; 10.673 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.705 ; 10.705 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 10.298 ; 10.298 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 11.142 ; 11.142 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 14.996 ; 14.996 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 13.811 ; 13.811 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.300 ; 14.300 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.027 ; 14.027 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 14.300 ; 14.300 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.981 ; 12.981 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 13.019 ; 13.019 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 17.266 ; 17.266 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.037 ; 11.037 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 10.449 ; 10.449 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 10.814 ; 10.814 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 10.931 ; 10.931 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 11.095 ; 11.095 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.476 ; 11.476 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 10.449 ; 10.449 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.019 ; 11.019 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 11.095 ; 11.095 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 11.552 ; 11.552 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.555 ; 11.555 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.137 ; 11.137 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 10.808 ; 10.808 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 11.542 ; 11.542 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.400 ; 11.400 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 12.149 ; 12.149 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 35.038 ; 35.038 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 34.429 ; 34.429 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 35.038 ; 35.038 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 34.077 ; 34.077 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 34.861 ; 34.861 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 34.838 ; 34.838 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 33.966 ; 33.966 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 34.566 ; 34.566 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 34.801 ; 34.801 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 33.897 ; 33.897 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 34.610 ; 34.610 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 34.567 ; 34.567 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 34.368 ; 34.368 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 34.318 ; 34.318 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 33.940 ; 33.940 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 34.763 ; 34.763 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 34.242 ; 34.242 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 34.555 ; 34.555 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 34.754 ; 34.754 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 34.942 ; 34.942 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 34.369 ; 34.369 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 34.760 ; 34.760 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 34.049 ; 34.049 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 34.395 ; 34.395 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 34.602 ; 34.602 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 34.630 ; 34.630 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 34.485 ; 34.485 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 33.955 ; 33.955 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.786 ; 33.786 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 34.116 ; 34.116 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 34.090 ; 34.090 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.334 ; 34.334 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 34.575 ; 34.575 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 11.240 ; 11.240 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.096 ; 11.096 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 11.240 ; 11.240 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 11.203 ; 11.203 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.685 ; 10.685 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 10.308 ; 10.308 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 11.142 ; 11.142 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 11.257 ; 11.257 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.380 ; 11.380 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 12.149 ; 12.149 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.492 ; 12.492 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.032 ; 11.032 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.675 ; 11.675 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.675 ; 11.675 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.139 ; 11.139 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 10.836 ; 10.836 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 11.262 ; 11.262 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.851 ; 10.851 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.306 ; 11.306 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 11.038 ; 11.038 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.285 ; 11.285 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.254 ; 11.254 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 11.306 ; 11.306 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 10.527 ; 10.527 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.552 ; 11.552 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 10.961 ; 10.961 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 11.552 ; 11.552 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.302 ; 11.302 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.147 ; 11.147 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.008 ; 11.008 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 3.709 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.041 ; 4.041 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[0]           ; DivisorFrequencia:inst4|inst2 ; 4.958 ; 4.958 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[1]           ; DivisorFrequencia:inst4|inst2 ; 5.225 ; 5.225 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 5.481 ; 5.481 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.133 ; 5.133 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 5.113 ; 5.113 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 5.153 ; 5.153 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 4.797 ; 4.797 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.930 ; 4.930 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.311 ; 4.311 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.631 ; 4.631 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.526 ; 4.526 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.524 ; 4.524 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.174 ; 4.174 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.441 ; 4.441 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.540 ; 4.540 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.716 ; 4.716 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.343 ; 4.343 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.307 ; 4.307 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.386 ; 4.386 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.500 ; 4.500 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.370 ; 4.370 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.573 ; 4.573 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.301 ; 4.301 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.465 ; 4.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.790 ; 4.790 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.314 ; 4.314 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.465 ; 4.465 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.205 ; 4.205 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.202 ; 4.202 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.185 ; 4.185 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.041 ; 4.041 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.839 ; 4.839 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 3.050 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.382 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.355 ; 4.355 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[0]       ; DivisorFrequencia:inst4|inst2 ; 4.939 ; 4.939 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[1]       ; DivisorFrequencia:inst4|inst2 ; 5.041 ; 5.041 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 5.333 ; 5.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 5.195 ; 5.195 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 6.348 ; 6.348 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.158 ; 5.158 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 4.926 ; 4.926 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 5.529 ; 5.529 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.208 ; 5.208 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 4.581 ; 4.581 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.352 ; 5.352 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 5.432 ; 5.432 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 4.508 ; 4.508 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 5.098 ; 5.098 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 5.470 ; 5.470 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 5.394 ; 5.394 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 4.762 ; 4.762 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.503 ; 5.503 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 5.050 ; 5.050 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 4.928 ; 4.928 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 4.936 ; 4.936 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.535 ; 5.535 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 5.226 ; 5.226 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 5.109 ; 5.109 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.453 ; 5.453 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 5.611 ; 5.611 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 4.817 ; 4.817 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.523 ; 4.523 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 5.240 ; 5.240 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 4.926 ; 4.926 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 5.554 ; 5.554 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.355 ; 4.355 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 3.709 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 3.050 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.382 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 6.841 ; 6.841 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 6.872 ; 6.872 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 6.841 ; 6.841 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 6.641 ; 6.641 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 6.882 ; 6.882 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.043 ; 6.043 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.567 ; 6.567 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.389 ; 6.389 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.043 ; 6.043 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.375 ; 6.375 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.272 ; 6.272 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 6.512 ; 6.512 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.357 ; 6.357 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.638 ; 6.638 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.620 ; 6.620 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.432 ; 6.432 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.340 ; 6.340 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.921 ; 6.921 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.846 ; 6.846 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.421 ; 6.421 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.785 ; 6.785 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.527 ; 6.527 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.465 ; 6.465 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.493 ; 6.493 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.164 ; 6.164 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.308 ; 6.308 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.248 ; 6.248 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.410 ; 6.410 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.305 ; 6.305 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.341 ; 6.341 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.463 ; 6.463 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.205 ; 6.205 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.177 ; 6.177 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.050 ; 6.050 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.445 ; 6.445 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.025 ; 7.025 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.903 ; 6.903 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.727 ; 6.727 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 6.878 ; 6.878 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 7.164 ; 7.164 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.727 ; 6.727 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 6.821 ; 6.821 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 8.137 ; 8.137 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.063 ; 6.063 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.380 ; 6.380 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.063 ; 6.063 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.290 ; 6.290 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.242 ; 6.242 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.063 ; 6.063 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.567 ; 6.567 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.419 ; 6.419 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.063 ; 6.063 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.375 ; 6.375 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.272 ; 6.272 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.387 ; 6.387 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.640 ; 6.640 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.412 ; 6.412 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.340 ; 6.340 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.542 ; 6.542 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.623 ; 6.623 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.931 ; 6.931 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 7.037 ; 7.037 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.421 ; 6.421 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.524 ; 6.524 ; Fall       ; clock                         ;
;  nextPC[0]       ; clock                         ; 6.849 ; 6.849 ; Fall       ; clock                         ;
;  nextPC[1]       ; clock                         ; 7.269 ; 7.269 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 6.714 ; 6.714 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.057 ; 7.057 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.060 ; 7.060 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 6.691 ; 6.691 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 6.908 ; 6.908 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.043 ; 7.043 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 6.875 ; 6.875 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 6.952 ; 6.952 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 6.765 ; 6.765 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 6.754 ; 6.754 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 6.609 ; 6.609 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 7.032 ; 7.032 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 6.760 ; 6.760 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 6.853 ; 6.853 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.026 ; 7.026 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.090 ; 7.090 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 6.856 ; 6.856 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.022 ; 7.022 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 6.723 ; 6.723 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 6.861 ; 6.861 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 6.950 ; 6.950 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 6.967 ; 6.967 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 6.905 ; 6.905 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 6.662 ; 6.662 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 6.524 ; 6.524 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 6.747 ; 6.747 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 6.708 ; 6.708 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 6.829 ; 6.829 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 6.925 ; 6.925 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.060 ; 6.060 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.361 ; 6.361 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.463 ; 6.463 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.502 ; 6.502 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.157 ; 6.157 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.060 ; 6.060 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.445 ; 6.445 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.603 ; 6.603 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.931 ; 6.931 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 7.037 ; 7.037 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.411 ; 6.411 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.258 ; 6.258 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.676 ; 6.676 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.417 ; 6.417 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.258 ; 6.258 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.450 ; 6.450 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.295 ; 6.295 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.164 ; 6.164 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.332 ; 6.332 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.428 ; 6.428 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.465 ; 6.465 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.493 ; 6.493 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.164 ; 6.164 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.387 ; 6.387 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.387 ; 6.387 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.516 ; 6.516 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.422 ; 6.422 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.420 ; 6.420 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 15660417 ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 15488    ; 995      ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 15336192 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 5256     ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 15660417 ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 15488    ; 995      ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 15336192 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 5256     ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1024  ; 1024  ;
; Unconstrained Output Ports      ; 156   ; 156   ;
; Unconstrained Output Port Paths ; 33571 ; 33571 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 09 14:15:20 2020
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name DivisorFrequencia:inst4|inst2 DivisorFrequencia:inst4|inst2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -27.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.225      -854.920 DivisorFrequencia:inst4|inst2 
    Info (332119):   -26.327    -20721.231 clock 
Info (332146): Worst-case hold slack is -2.531
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.531       -20.610 clock 
    Info (332119):     0.391         0.000 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1369.758 clock 
    Info (332119):    -0.500       -32.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.130
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.130      -380.992 DivisorFrequencia:inst4|inst2 
    Info (332119):   -11.483     -9154.832 clock 
Info (332146): Worst-case hold slack is -1.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.558      -244.431 clock 
    Info (332119):     0.215         0.000 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1369.758 clock 
    Info (332119):    -0.500       -32.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4601 megabytes
    Info: Processing ended: Wed Dec 09 14:15:23 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


