# FPGA DSP

## Naming convention

### Verilog and VHDL

### C and C++

### Folders

| Name      | Description                         |
| --------- | ----------------------------------- |
| ./bd      | Block designs                       |
| ./constrs | Constraints                         |
| ./ds      | Datasheets                          |
| ./hdl     | Verilog and VHDL sources            |
| ./inc     | C and C++ headers                   |
| ./ip      | Intellectual property               |
| ./sim     | Verilog and VHDL simulation sources |
| ./src     | C and C++ sources                   |
