/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [16:0] _02_;
  wire [19:0] _03_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [14:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [9:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [6:0] celloutsig_0_55z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [3:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [15:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_13z[0] & celloutsig_0_5z[0]);
  assign celloutsig_0_28z = ~(celloutsig_0_23z[5] & celloutsig_0_7z);
  assign celloutsig_0_30z = ~(celloutsig_0_2z & celloutsig_0_11z);
  assign celloutsig_0_44z = ~(_00_ ^ celloutsig_0_14z[3]);
  assign celloutsig_0_48z = ~(celloutsig_0_4z[1] ^ celloutsig_0_31z);
  assign celloutsig_0_57z = ~(celloutsig_0_3z[5] ^ celloutsig_0_55z[3]);
  assign celloutsig_1_3z = ~(in_data[175] ^ celloutsig_1_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z ^ in_data[133]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z ^ celloutsig_1_8z);
  assign celloutsig_1_16z = ~(celloutsig_1_11z ^ celloutsig_1_13z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z[5] ^ celloutsig_0_8z[3]);
  assign celloutsig_0_18z = ~(celloutsig_0_0z ^ celloutsig_0_11z);
  assign celloutsig_0_31z = ~(celloutsig_0_22z ^ celloutsig_0_4z[0]);
  assign celloutsig_0_3z = in_data[8:0] + { _01_[8:6], _00_, _01_[4:1], celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[184], celloutsig_1_1z, celloutsig_1_4z } + { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_18z[9:0], 1'h0, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_15z } + { celloutsig_1_5z, celloutsig_1_15z, 1'h0, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_10z = { in_data[67:64], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z } + { _01_[8:6], _00_, _01_[4:1], _02_[8:0] };
  assign celloutsig_0_13z = celloutsig_0_6z[6:1] + celloutsig_0_6z[5:0];
  assign celloutsig_0_15z = celloutsig_0_13z[5:1] + { celloutsig_0_5z, celloutsig_0_7z };
  reg [19:0] _23_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 20'h00000;
    else _23_ <= in_data[43:24];
  assign { _01_[8:6], _00_, _01_[4:1], _02_[8:0], _03_[2:0] } = _23_;
  assign celloutsig_0_6z = { _02_[5:1], celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[7:1] };
  assign celloutsig_0_77z = { celloutsig_0_26z[5], celloutsig_0_62z, celloutsig_0_9z, celloutsig_0_48z } / { 1'h1, in_data[80:79], celloutsig_0_45z };
  assign celloutsig_0_14z = { _00_, _01_[4:1], _02_[8:5] } / { 1'h1, celloutsig_0_8z[3:2], celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_23z[4:0], celloutsig_0_22z } / { 1'h1, celloutsig_0_15z[3:1], celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_53z = { celloutsig_0_23z[8:2], celloutsig_0_42z } == celloutsig_0_43z[8:1];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } == { in_data[117:113], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[55:53], celloutsig_0_2z } == { celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[172] & ~(celloutsig_1_0z);
  assign celloutsig_1_15z = celloutsig_1_8z & ~(in_data[167]);
  assign celloutsig_0_19z = celloutsig_0_15z[0] & ~(celloutsig_0_11z);
  assign celloutsig_0_45z = { celloutsig_0_3z[6:0], celloutsig_0_19z } != celloutsig_0_35z[9:2];
  assign celloutsig_0_76z = celloutsig_0_14z[5:2] != { celloutsig_0_53z, celloutsig_0_56z };
  assign celloutsig_1_0z = in_data[125:108] != in_data[164:147];
  assign celloutsig_0_7z = in_data[63:61] != { celloutsig_0_5z[3:2], celloutsig_0_2z };
  assign celloutsig_0_20z = { in_data[71:65], celloutsig_0_15z, celloutsig_0_2z } != { in_data[23:12], celloutsig_0_17z };
  assign celloutsig_0_22z = { celloutsig_0_8z[3], celloutsig_0_18z, celloutsig_0_0z } != { celloutsig_0_15z[3], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_25z = { _02_[0], _03_[2:1], celloutsig_0_9z } != { _01_[7:6], _00_, _01_[4] };
  assign celloutsig_0_0z = & in_data[79:66];
  assign celloutsig_1_8z = & in_data[132:127];
  assign celloutsig_0_12z = & { celloutsig_0_10z[11:5], celloutsig_0_9z };
  assign celloutsig_0_17z = & celloutsig_0_10z[16:5];
  assign celloutsig_0_43z = { celloutsig_0_16z[2:1], celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_31z } >> celloutsig_0_35z[13:4];
  assign celloutsig_0_56z = celloutsig_0_3z[3:1] >> celloutsig_0_5z[2:0];
  assign celloutsig_1_12z = in_data[112:107] >> { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_15z[3:1], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z } >> { in_data[27:16], celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_14z[7:5], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_18z } >> celloutsig_0_3z;
  assign celloutsig_0_35z = { celloutsig_0_4z[1], celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_11z } << { celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_0_4z = { in_data[14:13], celloutsig_0_0z } << { _02_[1:0], celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_3z[6:1] << { celloutsig_0_3z[4:3], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_55z = celloutsig_0_14z[8:2] >> { celloutsig_0_24z, celloutsig_0_45z, celloutsig_0_44z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_30z };
  assign celloutsig_0_5z = in_data[31:28] >> in_data[57:54];
  assign celloutsig_0_62z = ~((celloutsig_0_17z & celloutsig_0_57z) | celloutsig_0_20z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_24z = ~((_01_[7] & celloutsig_0_11z) | celloutsig_0_8z[1]);
  assign celloutsig_0_2z = ~((in_data[57] & celloutsig_0_0z) | _02_[3]);
  always_latch
    if (clkin_data[32]) celloutsig_1_18z = 16'h0000;
    else if (clkin_data[64]) celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_1_11z = ~in_data[153];
  assign celloutsig_1_13z = ~in_data[181];
  assign { _01_[5], _01_[0] } = { _00_, celloutsig_0_2z };
  assign _02_[16:9] = { _01_[8:6], _00_, _01_[4:1] };
  assign _03_[19:3] = { _01_[8:6], _00_, _01_[4:1], _02_[8:0] };
  assign { out_data[143:128], out_data[109:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
