library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity MUX3to1 is
    port( data_in0,
data_in1 : in STD_LOGIC_VECTOR(15 downto 0);
data_in2 : in STD_LOGIC_VECTOR(15 downto 0);
        RFs : in
STD_LOGIC_VECTOR(1 downto 0);
        data_out : out
         STD_LOGIC_VECTOR(15 downto 0)
    );
end Mux3to1;
architecture mux3to1 of mux3to1 is
begin
    with RFs select
        data_out <= data_in0
when "00",
  data_in1
when "01",
  data_in2
when others;
end MUX3to1;
