\hypertarget{struct_l_p_t_m_r___mem_map}{}\section{L\+P\+T\+M\+R\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_p_t_m_r___mem_map}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}{C\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}{P\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}{C\+MR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}{C\+NR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+T\+MR -\/ Peripheral register structure 

Definition at line 7190 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+MR@{C\+MR}}
\index{C\+MR@{C\+MR}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+MR}{CMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+MR}\hypertarget{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}{}\label{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}
Low Power Timer Compare Register, offset\+: 0x8 

Definition at line 7193 of file M\+K20\+D7.\+h.

\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+NR@{C\+NR}}
\index{C\+NR@{C\+NR}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+NR}{CNR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+NR}\hypertarget{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}{}\label{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}
Low Power Timer Counter Register, offset\+: 0xC 

Definition at line 7194 of file M\+K20\+D7.\+h.

\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+SR}\hypertarget{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}{}\label{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}
Low Power Timer Control Status Register, offset\+: 0x0 

Definition at line 7191 of file M\+K20\+D7.\+h.

\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!P\+SR@{P\+SR}}
\index{P\+SR@{P\+SR}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+SR}{PSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+P\+SR}\hypertarget{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}{}\label{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}
Low Power Timer Prescale Register, offset\+: 0x4 

Definition at line 7192 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
