INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:20:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 buffer11/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            mem_controller1/stores/count_stores.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.934ns (33.105%)  route 3.908ns (66.895%))
  Logic Levels:           22  (CARRY4=10 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=627, unset)          0.508     0.508    buffer11/clk
                         FDRE                                         r  buffer11/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer11/dataReg_reg[0]/Q
                         net (fo=10, unplaced)        0.431     1.165    buffer11/control/outs_reg[7]_0[0]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.284 f  buffer11/control/A_loadAddr[0]_INST_0_i_2/O
                         net (fo=10, unplaced)        0.420     1.704    buffer11/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.747 r  buffer11/control/A_loadAddr[5]_INST_0_i_4/O
                         net (fo=3, unplaced)         0.262     2.009    buffer11/control/A_loadAddr[5]_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.052 f  buffer11/control/A_loadAddr[5]_INST_0_i_2/O
                         net (fo=4, unplaced)         0.268     2.320    buffer11/control/dataReg_reg[5][5]
                         LUT1 (Prop_lut1_I0_O)        0.043     2.363 r  buffer11/control/result0_carry_i_2/O
                         net (fo=1, unplaced)         0.248     2.611    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.807 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.814    cmpi0/result0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     2.949 r  cmpi0/result0_carry__0/CO[0]
                         net (fo=25, unplaced)        0.237     3.186    buffer14/CO[0]
                         LUT5 (Prop_lut5_I4_O)        0.131     3.317 r  buffer14/dataReg[0]_i_3__3/O
                         net (fo=5, unplaced)         0.272     3.589    control_merge2/tehb/control/dataReg_reg[0]_1
                         LUT4 (Prop_lut4_I3_O)        0.043     3.632 f  control_merge2/tehb/control/A_storeAddr[6]_INST_0_i_4/O
                         net (fo=9, unplaced)         0.285     3.917    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_7
                         LUT6 (Prop_lut6_I1_O)        0.043     3.960 f  control_merge2/fork_valid/generateBlocks[1].regblock/A_storeAddr[6]_INST_0_i_2/O
                         net (fo=30, unplaced)        0.314     4.274    control_merge2/tehb/control/outputValid_reg_1
                         LUT3 (Prop_lut3_I2_O)        0.043     4.317 f  control_merge2/tehb/control/B_loadEn_INST_0_i_3/O
                         net (fo=5, unplaced)         0.272     4.589    control_merge2/tehb/control/fullReg_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     4.632 f  control_merge2/tehb/control/B_loadEn_INST_0_i_1/O
                         net (fo=13, unplaced)        0.294     4.926    fork20/control/generateBlocks[1].regblock/Full_reg_1
                         LUT3 (Prop_lut3_I1_O)        0.043     4.969 f  fork20/control/generateBlocks[1].regblock/A_storeEn_INST_0_i_2/O
                         net (fo=4, unplaced)         0.268     5.237    buffer20/A_storeEn
                         LUT4 (Prop_lut4_I3_O)        0.043     5.280 r  buffer20/A_storeEn_INST_0/O
                         net (fo=43, unplaced)        0.323     5.603    mem_controller1/stores/count_stores.counter_reg[3]_0
                         LUT4 (Prop_lut4_I3_O)        0.043     5.646 r  mem_controller1/stores/minusOp_carry_i_6/O
                         net (fo=1, unplaced)         0.000     5.646    mem_controller1/stores/minusOp_carry_i_6_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     5.884 r  mem_controller1/stores/minusOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.891    mem_controller1/stores/minusOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.941 r  mem_controller1/stores/minusOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.941    mem_controller1/stores/minusOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.991 r  mem_controller1/stores/minusOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.991    mem_controller1/stores/minusOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.041 r  mem_controller1/stores/minusOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.041    mem_controller1/stores/minusOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.091 r  mem_controller1/stores/minusOp_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     6.091    mem_controller1/stores/minusOp_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.141 r  mem_controller1/stores/minusOp_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.141    mem_controller1/stores/minusOp_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.191 r  mem_controller1/stores/minusOp_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.191    mem_controller1/stores/minusOp_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     6.350 r  mem_controller1/stores/minusOp_carry__6/O[1]
                         net (fo=1, unplaced)         0.000     6.350    mem_controller1/stores/minusOp_carry__6_n_6
                         FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=627, unset)          0.483     8.183    mem_controller1/stores/clk
                         FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_D)        0.076     8.223    mem_controller1/stores/count_stores.counter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  1.873    




