From d3a638e57e2eb28eff89679c4511efd9ae594a29 Mon Sep 17 00:00:00 2001
From: Diana Craciun <Diana.Craciun@freescale.com>
Date: Tue, 28 Apr 2015 11:04:25 +0300
Subject: [PATCH 084/451] Increased the GICV register size

In case of 64K page size the GICV register area is covered by
two 64K pages. In case of 64K pages, the GICV regsiters are
aliased at the end of the first 64K page such that the
GICV_DIR register is in a different page in order to be
trapped independently.

Signed-off-by: Diana Craciun <Diana.Craciun@freescale.com>
Change-Id: I74d3d6afbb1c24512aeb88ed2294c7d6cea0a39f
Reviewed-on: http://git.am.freescale.net:8181/35710
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Stuart Yoder <stuart.yoder@freescale.com>
[Original patch from FSL LS2085 SDK EAR4.0]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
index a6a4eef..d375e20 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
@@ -83,7 +83,7 @@
 		      <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */
 		      <0x0 0x0c0c0000 0 0x2000>, /* GICC */
 		      <0x0 0x0c0d0000 0 0x1000>, /* GICH */
-		      <0x0 0x0c0e0000 0 0x2000>; /* GICV */
+		      <0x0 0x0c0e0000 0 0x20000>; /* GICV */
 		#interrupt-cells = <3>;
 		#address-cells = <2>;
 		#size-cells = <2>;
-- 
1.7.5.4

