<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;DU4FQ347eCl7ImA9WhBRFUs.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/full/3329</ns0:id><ns0:author>
			<ns0:name>shcherb...@google.com</ns0:name><ns0:uri>/u/105197577636354702799/</ns0:uri></ns0:author><ns0:content type="html">It does not affect validator, because MOVs involving debug registers are nacl-forbidden, but still...

AMD manual, vol. 3 states that &amp;quot;DR8 through DR15 are reserved and generate an undefined opcode exception if referenced&amp;quot;, so it makes no sense to accept them even in decoder.
</ns0:content><ns0:updated>2013-03-06T11:05:12.000Z</ns0:updated><ns0:published>2013-03-06T10:08:09.000Z</ns0:published><ns2:status>New</ns2:status><ns2:cc>
			<ns2:uri>/u/105197577636354702799/</ns2:uri><ns2:username>shcherb...@google.com</ns2:username></ns2:cc><ns2:cc>
			<ns2:uri>/u/112873510090665368075/</ns2:uri><ns2:username>k...@google.com</ns2:username></ns2:cc><ns2:state>open</ns2:state><ns0:title>Validator_ragel: decoder incorrectly allows instructions with %dr8 register (and higher)</ns0:title><ns2:label>Type-Defect</ns2:label><ns2:label>Mstone-</ns2:label><ns2:label>Pri-2</ns2:label><ns2:label>Component-TCB-Validator</ns2:label><ns2:label>OS-</ns2:label><ns2:label>Arch-x86-64</ns2:label><ns0:link href="http://code.google.com/feeds/issues/p/nativeclient/issues/3329/comments/full" rel="replies" type="application/atom+xml" /><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=3329" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/full/3329" rel="self" type="application/atom+xml" /><ns2:stars>1</ns2:stars><ns2:id>3329</ns2:id></ns0:entry>