// Seed: 3016479053
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  if (1) initial $display(1, -1 ? 1 : id_3);
  assign id_1 = id_3 ^ id_3;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  always id_1 <= id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_4;
  reg  id_5;
  assign id_2 = id_5;
  wire id_7, id_8;
  generate
    wire id_9, id_10, id_11;
    assign id_9 = id_11;
  endgenerate
endmodule
