
BRICK5_H743_176.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000157fc  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08015a98  08015a98  00016a98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015c28  08015c28  00016c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015c30  08015c30  00016c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08015c34  08015c34  00016c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  08015c38  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000013c0  24000060  08015c98  00017060  2**5
                  ALLOC
  8 ._user_heap_stack 00000600  24001420  08015c98  00017420  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00017060  2**0
                  CONTENTS, READONLY
 10 .debug_info   00034968  00000000  00000000  0001708e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000643f  00000000  00000000  0004b9f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002830  00000000  00000000  00051e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001f40  00000000  00000000  00054668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00042193  00000000  00000000  000565a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003d57b  00000000  00000000  0009873b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001923ca  00000000  00000000  000d5cb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00268080  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b018  00000000  00000000  002680c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000076  00000000  00000000  002730dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000060 	.word	0x24000060
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08015a7c 	.word	0x08015a7c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000064 	.word	0x24000064
 80002d4:	08015a7c 	.word	0x08015a7c

080002d8 <__aeabi_drsub>:
 80002d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002dc:	e002      	b.n	80002e4 <__adddf3>
 80002de:	bf00      	nop

080002e0 <__aeabi_dsub>:
 80002e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002e4 <__adddf3>:
 80002e4:	b530      	push	{r4, r5, lr}
 80002e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ee:	ea94 0f05 	teq	r4, r5
 80002f2:	bf08      	it	eq
 80002f4:	ea90 0f02 	teqeq	r0, r2
 80002f8:	bf1f      	itttt	ne
 80002fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030a:	f000 80e2 	beq.w	80004d2 <__adddf3+0x1ee>
 800030e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000316:	bfb8      	it	lt
 8000318:	426d      	neglt	r5, r5
 800031a:	dd0c      	ble.n	8000336 <__adddf3+0x52>
 800031c:	442c      	add	r4, r5
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	ea82 0000 	eor.w	r0, r2, r0
 800032a:	ea83 0101 	eor.w	r1, r3, r1
 800032e:	ea80 0202 	eor.w	r2, r0, r2
 8000332:	ea81 0303 	eor.w	r3, r1, r3
 8000336:	2d36      	cmp	r5, #54	@ 0x36
 8000338:	bf88      	it	hi
 800033a:	bd30      	pophi	{r4, r5, pc}
 800033c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000344:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800034c:	d002      	beq.n	8000354 <__adddf3+0x70>
 800034e:	4240      	negs	r0, r0
 8000350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000354:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800035c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000360:	d002      	beq.n	8000368 <__adddf3+0x84>
 8000362:	4252      	negs	r2, r2
 8000364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000368:	ea94 0f05 	teq	r4, r5
 800036c:	f000 80a7 	beq.w	80004be <__adddf3+0x1da>
 8000370:	f1a4 0401 	sub.w	r4, r4, #1
 8000374:	f1d5 0e20 	rsbs	lr, r5, #32
 8000378:	db0d      	blt.n	8000396 <__adddf3+0xb2>
 800037a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800037e:	fa22 f205 	lsr.w	r2, r2, r5
 8000382:	1880      	adds	r0, r0, r2
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	fa03 f20e 	lsl.w	r2, r3, lr
 800038c:	1880      	adds	r0, r0, r2
 800038e:	fa43 f305 	asr.w	r3, r3, r5
 8000392:	4159      	adcs	r1, r3
 8000394:	e00e      	b.n	80003b4 <__adddf3+0xd0>
 8000396:	f1a5 0520 	sub.w	r5, r5, #32
 800039a:	f10e 0e20 	add.w	lr, lr, #32
 800039e:	2a01      	cmp	r2, #1
 80003a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a4:	bf28      	it	cs
 80003a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003aa:	fa43 f305 	asr.w	r3, r3, r5
 80003ae:	18c0      	adds	r0, r0, r3
 80003b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b8:	d507      	bpl.n	80003ca <__adddf3+0xe6>
 80003ba:	f04f 0e00 	mov.w	lr, #0
 80003be:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003ce:	d31b      	bcc.n	8000408 <__adddf3+0x124>
 80003d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003d4:	d30c      	bcc.n	80003f0 <__adddf3+0x10c>
 80003d6:	0849      	lsrs	r1, r1, #1
 80003d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e0:	f104 0401 	add.w	r4, r4, #1
 80003e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003ec:	f080 809a 	bcs.w	8000524 <__adddf3+0x240>
 80003f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003f4:	bf08      	it	eq
 80003f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fa:	f150 0000 	adcs.w	r0, r0, #0
 80003fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000402:	ea41 0105 	orr.w	r1, r1, r5
 8000406:	bd30      	pop	{r4, r5, pc}
 8000408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800040c:	4140      	adcs	r0, r0
 800040e:	eb41 0101 	adc.w	r1, r1, r1
 8000412:	3c01      	subs	r4, #1
 8000414:	bf28      	it	cs
 8000416:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800041a:	d2e9      	bcs.n	80003f0 <__adddf3+0x10c>
 800041c:	f091 0f00 	teq	r1, #0
 8000420:	bf04      	itt	eq
 8000422:	4601      	moveq	r1, r0
 8000424:	2000      	moveq	r0, #0
 8000426:	fab1 f381 	clz	r3, r1
 800042a:	bf08      	it	eq
 800042c:	3320      	addeq	r3, #32
 800042e:	f1a3 030b 	sub.w	r3, r3, #11
 8000432:	f1b3 0220 	subs.w	r2, r3, #32
 8000436:	da0c      	bge.n	8000452 <__adddf3+0x16e>
 8000438:	320c      	adds	r2, #12
 800043a:	dd08      	ble.n	800044e <__adddf3+0x16a>
 800043c:	f102 0c14 	add.w	ip, r2, #20
 8000440:	f1c2 020c 	rsb	r2, r2, #12
 8000444:	fa01 f00c 	lsl.w	r0, r1, ip
 8000448:	fa21 f102 	lsr.w	r1, r1, r2
 800044c:	e00c      	b.n	8000468 <__adddf3+0x184>
 800044e:	f102 0214 	add.w	r2, r2, #20
 8000452:	bfd8      	it	le
 8000454:	f1c2 0c20 	rsble	ip, r2, #32
 8000458:	fa01 f102 	lsl.w	r1, r1, r2
 800045c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000460:	bfdc      	itt	le
 8000462:	ea41 010c 	orrle.w	r1, r1, ip
 8000466:	4090      	lslle	r0, r2
 8000468:	1ae4      	subs	r4, r4, r3
 800046a:	bfa2      	ittt	ge
 800046c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000470:	4329      	orrge	r1, r5
 8000472:	bd30      	popge	{r4, r5, pc}
 8000474:	ea6f 0404 	mvn.w	r4, r4
 8000478:	3c1f      	subs	r4, #31
 800047a:	da1c      	bge.n	80004b6 <__adddf3+0x1d2>
 800047c:	340c      	adds	r4, #12
 800047e:	dc0e      	bgt.n	800049e <__adddf3+0x1ba>
 8000480:	f104 0414 	add.w	r4, r4, #20
 8000484:	f1c4 0220 	rsb	r2, r4, #32
 8000488:	fa20 f004 	lsr.w	r0, r0, r4
 800048c:	fa01 f302 	lsl.w	r3, r1, r2
 8000490:	ea40 0003 	orr.w	r0, r0, r3
 8000494:	fa21 f304 	lsr.w	r3, r1, r4
 8000498:	ea45 0103 	orr.w	r1, r5, r3
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f1c4 040c 	rsb	r4, r4, #12
 80004a2:	f1c4 0220 	rsb	r2, r4, #32
 80004a6:	fa20 f002 	lsr.w	r0, r0, r2
 80004aa:	fa01 f304 	lsl.w	r3, r1, r4
 80004ae:	ea40 0003 	orr.w	r0, r0, r3
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	fa21 f004 	lsr.w	r0, r1, r4
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	f094 0f00 	teq	r4, #0
 80004c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004c6:	bf06      	itte	eq
 80004c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004cc:	3401      	addeq	r4, #1
 80004ce:	3d01      	subne	r5, #1
 80004d0:	e74e      	b.n	8000370 <__adddf3+0x8c>
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf18      	it	ne
 80004d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004dc:	d029      	beq.n	8000532 <__adddf3+0x24e>
 80004de:	ea94 0f05 	teq	r4, r5
 80004e2:	bf08      	it	eq
 80004e4:	ea90 0f02 	teqeq	r0, r2
 80004e8:	d005      	beq.n	80004f6 <__adddf3+0x212>
 80004ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ee:	bf04      	itt	eq
 80004f0:	4619      	moveq	r1, r3
 80004f2:	4610      	moveq	r0, r2
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	ea91 0f03 	teq	r1, r3
 80004fa:	bf1e      	ittt	ne
 80004fc:	2100      	movne	r1, #0
 80004fe:	2000      	movne	r0, #0
 8000500:	bd30      	popne	{r4, r5, pc}
 8000502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000506:	d105      	bne.n	8000514 <__adddf3+0x230>
 8000508:	0040      	lsls	r0, r0, #1
 800050a:	4149      	adcs	r1, r1
 800050c:	bf28      	it	cs
 800050e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000518:	bf3c      	itt	cc
 800051a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800051e:	bd30      	popcc	{r4, r5, pc}
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000528:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800052c:	f04f 0000 	mov.w	r0, #0
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000536:	bf1a      	itte	ne
 8000538:	4619      	movne	r1, r3
 800053a:	4610      	movne	r0, r2
 800053c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000540:	bf1c      	itt	ne
 8000542:	460b      	movne	r3, r1
 8000544:	4602      	movne	r2, r0
 8000546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054a:	bf06      	itte	eq
 800054c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000550:	ea91 0f03 	teqeq	r1, r3
 8000554:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000558:	bd30      	pop	{r4, r5, pc}
 800055a:	bf00      	nop

0800055c <__aeabi_ui2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000570:	f04f 0500 	mov.w	r5, #0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e750      	b.n	800041c <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_i2d>:
 800057c:	f090 0f00 	teq	r0, #0
 8000580:	bf04      	itt	eq
 8000582:	2100      	moveq	r1, #0
 8000584:	4770      	bxeq	lr
 8000586:	b530      	push	{r4, r5, lr}
 8000588:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800058c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000590:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000594:	bf48      	it	mi
 8000596:	4240      	negmi	r0, r0
 8000598:	f04f 0100 	mov.w	r1, #0
 800059c:	e73e      	b.n	800041c <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_f2d>:
 80005a0:	0042      	lsls	r2, r0, #1
 80005a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005ae:	bf1f      	itttt	ne
 80005b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005bc:	4770      	bxne	lr
 80005be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005c2:	bf08      	it	eq
 80005c4:	4770      	bxeq	lr
 80005c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ca:	bf04      	itt	eq
 80005cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d0:	4770      	bxeq	lr
 80005d2:	b530      	push	{r4, r5, lr}
 80005d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e0:	e71c      	b.n	800041c <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_ul2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	e00a      	b.n	800060a <__aeabi_l2d+0x16>

080005f4 <__aeabi_l2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000602:	d502      	bpl.n	800060a <__aeabi_l2d+0x16>
 8000604:	4240      	negs	r0, r0
 8000606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800060e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000616:	f43f aed8 	beq.w	80003ca <__adddf3+0xe6>
 800061a:	f04f 0203 	mov.w	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000632:	f1c2 0320 	rsb	r3, r2, #32
 8000636:	fa00 fc03 	lsl.w	ip, r0, r3
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000642:	ea40 000e 	orr.w	r0, r0, lr
 8000646:	fa21 f102 	lsr.w	r1, r1, r2
 800064a:	4414      	add	r4, r2
 800064c:	e6bd      	b.n	80003ca <__adddf3+0xe6>
 800064e:	bf00      	nop

08000650 <__aeabi_uldivmod>:
 8000650:	b953      	cbnz	r3, 8000668 <__aeabi_uldivmod+0x18>
 8000652:	b94a      	cbnz	r2, 8000668 <__aeabi_uldivmod+0x18>
 8000654:	2900      	cmp	r1, #0
 8000656:	bf08      	it	eq
 8000658:	2800      	cmpeq	r0, #0
 800065a:	bf1c      	itt	ne
 800065c:	f04f 31ff 	movne.w	r1, #4294967295
 8000660:	f04f 30ff 	movne.w	r0, #4294967295
 8000664:	f000 b988 	b.w	8000978 <__aeabi_idiv0>
 8000668:	f1ad 0c08 	sub.w	ip, sp, #8
 800066c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000670:	f000 f806 	bl	8000680 <__udivmoddi4>
 8000674:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000678:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800067c:	b004      	add	sp, #16
 800067e:	4770      	bx	lr

08000680 <__udivmoddi4>:
 8000680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000684:	9d08      	ldr	r5, [sp, #32]
 8000686:	468e      	mov	lr, r1
 8000688:	4604      	mov	r4, r0
 800068a:	4688      	mov	r8, r1
 800068c:	2b00      	cmp	r3, #0
 800068e:	d14a      	bne.n	8000726 <__udivmoddi4+0xa6>
 8000690:	428a      	cmp	r2, r1
 8000692:	4617      	mov	r7, r2
 8000694:	d962      	bls.n	800075c <__udivmoddi4+0xdc>
 8000696:	fab2 f682 	clz	r6, r2
 800069a:	b14e      	cbz	r6, 80006b0 <__udivmoddi4+0x30>
 800069c:	f1c6 0320 	rsb	r3, r6, #32
 80006a0:	fa01 f806 	lsl.w	r8, r1, r6
 80006a4:	fa20 f303 	lsr.w	r3, r0, r3
 80006a8:	40b7      	lsls	r7, r6
 80006aa:	ea43 0808 	orr.w	r8, r3, r8
 80006ae:	40b4      	lsls	r4, r6
 80006b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006b4:	fa1f fc87 	uxth.w	ip, r7
 80006b8:	fbb8 f1fe 	udiv	r1, r8, lr
 80006bc:	0c23      	lsrs	r3, r4, #16
 80006be:	fb0e 8811 	mls	r8, lr, r1, r8
 80006c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006c6:	fb01 f20c 	mul.w	r2, r1, ip
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d909      	bls.n	80006e2 <__udivmoddi4+0x62>
 80006ce:	18fb      	adds	r3, r7, r3
 80006d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80006d4:	f080 80ea 	bcs.w	80008ac <__udivmoddi4+0x22c>
 80006d8:	429a      	cmp	r2, r3
 80006da:	f240 80e7 	bls.w	80008ac <__udivmoddi4+0x22c>
 80006de:	3902      	subs	r1, #2
 80006e0:	443b      	add	r3, r7
 80006e2:	1a9a      	subs	r2, r3, r2
 80006e4:	b2a3      	uxth	r3, r4
 80006e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80006ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006f2:	fb00 fc0c 	mul.w	ip, r0, ip
 80006f6:	459c      	cmp	ip, r3
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0x8e>
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000700:	f080 80d6 	bcs.w	80008b0 <__udivmoddi4+0x230>
 8000704:	459c      	cmp	ip, r3
 8000706:	f240 80d3 	bls.w	80008b0 <__udivmoddi4+0x230>
 800070a:	443b      	add	r3, r7
 800070c:	3802      	subs	r0, #2
 800070e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000712:	eba3 030c 	sub.w	r3, r3, ip
 8000716:	2100      	movs	r1, #0
 8000718:	b11d      	cbz	r5, 8000722 <__udivmoddi4+0xa2>
 800071a:	40f3      	lsrs	r3, r6
 800071c:	2200      	movs	r2, #0
 800071e:	e9c5 3200 	strd	r3, r2, [r5]
 8000722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000726:	428b      	cmp	r3, r1
 8000728:	d905      	bls.n	8000736 <__udivmoddi4+0xb6>
 800072a:	b10d      	cbz	r5, 8000730 <__udivmoddi4+0xb0>
 800072c:	e9c5 0100 	strd	r0, r1, [r5]
 8000730:	2100      	movs	r1, #0
 8000732:	4608      	mov	r0, r1
 8000734:	e7f5      	b.n	8000722 <__udivmoddi4+0xa2>
 8000736:	fab3 f183 	clz	r1, r3
 800073a:	2900      	cmp	r1, #0
 800073c:	d146      	bne.n	80007cc <__udivmoddi4+0x14c>
 800073e:	4573      	cmp	r3, lr
 8000740:	d302      	bcc.n	8000748 <__udivmoddi4+0xc8>
 8000742:	4282      	cmp	r2, r0
 8000744:	f200 8105 	bhi.w	8000952 <__udivmoddi4+0x2d2>
 8000748:	1a84      	subs	r4, r0, r2
 800074a:	eb6e 0203 	sbc.w	r2, lr, r3
 800074e:	2001      	movs	r0, #1
 8000750:	4690      	mov	r8, r2
 8000752:	2d00      	cmp	r5, #0
 8000754:	d0e5      	beq.n	8000722 <__udivmoddi4+0xa2>
 8000756:	e9c5 4800 	strd	r4, r8, [r5]
 800075a:	e7e2      	b.n	8000722 <__udivmoddi4+0xa2>
 800075c:	2a00      	cmp	r2, #0
 800075e:	f000 8090 	beq.w	8000882 <__udivmoddi4+0x202>
 8000762:	fab2 f682 	clz	r6, r2
 8000766:	2e00      	cmp	r6, #0
 8000768:	f040 80a4 	bne.w	80008b4 <__udivmoddi4+0x234>
 800076c:	1a8a      	subs	r2, r1, r2
 800076e:	0c03      	lsrs	r3, r0, #16
 8000770:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000774:	b280      	uxth	r0, r0
 8000776:	b2bc      	uxth	r4, r7
 8000778:	2101      	movs	r1, #1
 800077a:	fbb2 fcfe 	udiv	ip, r2, lr
 800077e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000782:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000786:	fb04 f20c 	mul.w	r2, r4, ip
 800078a:	429a      	cmp	r2, r3
 800078c:	d907      	bls.n	800079e <__udivmoddi4+0x11e>
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000794:	d202      	bcs.n	800079c <__udivmoddi4+0x11c>
 8000796:	429a      	cmp	r2, r3
 8000798:	f200 80e0 	bhi.w	800095c <__udivmoddi4+0x2dc>
 800079c:	46c4      	mov	ip, r8
 800079e:	1a9b      	subs	r3, r3, r2
 80007a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80007a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80007a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007ac:	fb02 f404 	mul.w	r4, r2, r4
 80007b0:	429c      	cmp	r4, r3
 80007b2:	d907      	bls.n	80007c4 <__udivmoddi4+0x144>
 80007b4:	18fb      	adds	r3, r7, r3
 80007b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80007ba:	d202      	bcs.n	80007c2 <__udivmoddi4+0x142>
 80007bc:	429c      	cmp	r4, r3
 80007be:	f200 80ca 	bhi.w	8000956 <__udivmoddi4+0x2d6>
 80007c2:	4602      	mov	r2, r0
 80007c4:	1b1b      	subs	r3, r3, r4
 80007c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007ca:	e7a5      	b.n	8000718 <__udivmoddi4+0x98>
 80007cc:	f1c1 0620 	rsb	r6, r1, #32
 80007d0:	408b      	lsls	r3, r1
 80007d2:	fa22 f706 	lsr.w	r7, r2, r6
 80007d6:	431f      	orrs	r7, r3
 80007d8:	fa0e f401 	lsl.w	r4, lr, r1
 80007dc:	fa20 f306 	lsr.w	r3, r0, r6
 80007e0:	fa2e fe06 	lsr.w	lr, lr, r6
 80007e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007e8:	4323      	orrs	r3, r4
 80007ea:	fa00 f801 	lsl.w	r8, r0, r1
 80007ee:	fa1f fc87 	uxth.w	ip, r7
 80007f2:	fbbe f0f9 	udiv	r0, lr, r9
 80007f6:	0c1c      	lsrs	r4, r3, #16
 80007f8:	fb09 ee10 	mls	lr, r9, r0, lr
 80007fc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000800:	fb00 fe0c 	mul.w	lr, r0, ip
 8000804:	45a6      	cmp	lr, r4
 8000806:	fa02 f201 	lsl.w	r2, r2, r1
 800080a:	d909      	bls.n	8000820 <__udivmoddi4+0x1a0>
 800080c:	193c      	adds	r4, r7, r4
 800080e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000812:	f080 809c 	bcs.w	800094e <__udivmoddi4+0x2ce>
 8000816:	45a6      	cmp	lr, r4
 8000818:	f240 8099 	bls.w	800094e <__udivmoddi4+0x2ce>
 800081c:	3802      	subs	r0, #2
 800081e:	443c      	add	r4, r7
 8000820:	eba4 040e 	sub.w	r4, r4, lr
 8000824:	fa1f fe83 	uxth.w	lr, r3
 8000828:	fbb4 f3f9 	udiv	r3, r4, r9
 800082c:	fb09 4413 	mls	r4, r9, r3, r4
 8000830:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000834:	fb03 fc0c 	mul.w	ip, r3, ip
 8000838:	45a4      	cmp	ip, r4
 800083a:	d908      	bls.n	800084e <__udivmoddi4+0x1ce>
 800083c:	193c      	adds	r4, r7, r4
 800083e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000842:	f080 8082 	bcs.w	800094a <__udivmoddi4+0x2ca>
 8000846:	45a4      	cmp	ip, r4
 8000848:	d97f      	bls.n	800094a <__udivmoddi4+0x2ca>
 800084a:	3b02      	subs	r3, #2
 800084c:	443c      	add	r4, r7
 800084e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000852:	eba4 040c 	sub.w	r4, r4, ip
 8000856:	fba0 ec02 	umull	lr, ip, r0, r2
 800085a:	4564      	cmp	r4, ip
 800085c:	4673      	mov	r3, lr
 800085e:	46e1      	mov	r9, ip
 8000860:	d362      	bcc.n	8000928 <__udivmoddi4+0x2a8>
 8000862:	d05f      	beq.n	8000924 <__udivmoddi4+0x2a4>
 8000864:	b15d      	cbz	r5, 800087e <__udivmoddi4+0x1fe>
 8000866:	ebb8 0203 	subs.w	r2, r8, r3
 800086a:	eb64 0409 	sbc.w	r4, r4, r9
 800086e:	fa04 f606 	lsl.w	r6, r4, r6
 8000872:	fa22 f301 	lsr.w	r3, r2, r1
 8000876:	431e      	orrs	r6, r3
 8000878:	40cc      	lsrs	r4, r1
 800087a:	e9c5 6400 	strd	r6, r4, [r5]
 800087e:	2100      	movs	r1, #0
 8000880:	e74f      	b.n	8000722 <__udivmoddi4+0xa2>
 8000882:	fbb1 fcf2 	udiv	ip, r1, r2
 8000886:	0c01      	lsrs	r1, r0, #16
 8000888:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800088c:	b280      	uxth	r0, r0
 800088e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000892:	463b      	mov	r3, r7
 8000894:	4638      	mov	r0, r7
 8000896:	463c      	mov	r4, r7
 8000898:	46b8      	mov	r8, r7
 800089a:	46be      	mov	lr, r7
 800089c:	2620      	movs	r6, #32
 800089e:	fbb1 f1f7 	udiv	r1, r1, r7
 80008a2:	eba2 0208 	sub.w	r2, r2, r8
 80008a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008aa:	e766      	b.n	800077a <__udivmoddi4+0xfa>
 80008ac:	4601      	mov	r1, r0
 80008ae:	e718      	b.n	80006e2 <__udivmoddi4+0x62>
 80008b0:	4610      	mov	r0, r2
 80008b2:	e72c      	b.n	800070e <__udivmoddi4+0x8e>
 80008b4:	f1c6 0220 	rsb	r2, r6, #32
 80008b8:	fa2e f302 	lsr.w	r3, lr, r2
 80008bc:	40b7      	lsls	r7, r6
 80008be:	40b1      	lsls	r1, r6
 80008c0:	fa20 f202 	lsr.w	r2, r0, r2
 80008c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008c8:	430a      	orrs	r2, r1
 80008ca:	fbb3 f8fe 	udiv	r8, r3, lr
 80008ce:	b2bc      	uxth	r4, r7
 80008d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80008d4:	0c11      	lsrs	r1, r2, #16
 80008d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008da:	fb08 f904 	mul.w	r9, r8, r4
 80008de:	40b0      	lsls	r0, r6
 80008e0:	4589      	cmp	r9, r1
 80008e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008e6:	b280      	uxth	r0, r0
 80008e8:	d93e      	bls.n	8000968 <__udivmoddi4+0x2e8>
 80008ea:	1879      	adds	r1, r7, r1
 80008ec:	f108 3cff 	add.w	ip, r8, #4294967295
 80008f0:	d201      	bcs.n	80008f6 <__udivmoddi4+0x276>
 80008f2:	4589      	cmp	r9, r1
 80008f4:	d81f      	bhi.n	8000936 <__udivmoddi4+0x2b6>
 80008f6:	eba1 0109 	sub.w	r1, r1, r9
 80008fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fe:	fb09 f804 	mul.w	r8, r9, r4
 8000902:	fb0e 1119 	mls	r1, lr, r9, r1
 8000906:	b292      	uxth	r2, r2
 8000908:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800090c:	4542      	cmp	r2, r8
 800090e:	d229      	bcs.n	8000964 <__udivmoddi4+0x2e4>
 8000910:	18ba      	adds	r2, r7, r2
 8000912:	f109 31ff 	add.w	r1, r9, #4294967295
 8000916:	d2c4      	bcs.n	80008a2 <__udivmoddi4+0x222>
 8000918:	4542      	cmp	r2, r8
 800091a:	d2c2      	bcs.n	80008a2 <__udivmoddi4+0x222>
 800091c:	f1a9 0102 	sub.w	r1, r9, #2
 8000920:	443a      	add	r2, r7
 8000922:	e7be      	b.n	80008a2 <__udivmoddi4+0x222>
 8000924:	45f0      	cmp	r8, lr
 8000926:	d29d      	bcs.n	8000864 <__udivmoddi4+0x1e4>
 8000928:	ebbe 0302 	subs.w	r3, lr, r2
 800092c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000930:	3801      	subs	r0, #1
 8000932:	46e1      	mov	r9, ip
 8000934:	e796      	b.n	8000864 <__udivmoddi4+0x1e4>
 8000936:	eba7 0909 	sub.w	r9, r7, r9
 800093a:	4449      	add	r1, r9
 800093c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000940:	fbb1 f9fe 	udiv	r9, r1, lr
 8000944:	fb09 f804 	mul.w	r8, r9, r4
 8000948:	e7db      	b.n	8000902 <__udivmoddi4+0x282>
 800094a:	4673      	mov	r3, lr
 800094c:	e77f      	b.n	800084e <__udivmoddi4+0x1ce>
 800094e:	4650      	mov	r0, sl
 8000950:	e766      	b.n	8000820 <__udivmoddi4+0x1a0>
 8000952:	4608      	mov	r0, r1
 8000954:	e6fd      	b.n	8000752 <__udivmoddi4+0xd2>
 8000956:	443b      	add	r3, r7
 8000958:	3a02      	subs	r2, #2
 800095a:	e733      	b.n	80007c4 <__udivmoddi4+0x144>
 800095c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000960:	443b      	add	r3, r7
 8000962:	e71c      	b.n	800079e <__udivmoddi4+0x11e>
 8000964:	4649      	mov	r1, r9
 8000966:	e79c      	b.n	80008a2 <__udivmoddi4+0x222>
 8000968:	eba1 0109 	sub.w	r1, r1, r9
 800096c:	46c4      	mov	ip, r8
 800096e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000972:	fb09 f804 	mul.w	r8, r9, r4
 8000976:	e7c4      	b.n	8000902 <__udivmoddi4+0x282>

08000978 <__aeabi_idiv0>:
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	@ 0x28
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000982:	f107 031c 	add.w	r3, r7, #28
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800098e:	463b      	mov	r3, r7
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
 800099c:	615a      	str	r2, [r3, #20]
 800099e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009a0:	4b92      	ldr	r3, [pc, #584]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009a2:	4a93      	ldr	r2, [pc, #588]	@ (8000bf0 <MX_ADC1_Init+0x274>)
 80009a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80009a6:	4b91      	ldr	r3, [pc, #580]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009a8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80009ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80009ae:	4b8f      	ldr	r3, [pc, #572]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009b4:	4b8d      	ldr	r3, [pc, #564]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80009ba:	4b8c      	ldr	r3, [pc, #560]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009bc:	2208      	movs	r2, #8
 80009be:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009c0:	4b8a      	ldr	r3, [pc, #552]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009c6:	4b89      	ldr	r3, [pc, #548]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 16;
 80009cc:	4b87      	ldr	r3, [pc, #540]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009ce:	2210      	movs	r2, #16
 80009d0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009d2:	4b86      	ldr	r3, [pc, #536]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009d8:	4b84      	ldr	r3, [pc, #528]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009da:	2200      	movs	r2, #0
 80009dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009de:	4b83      	ldr	r3, [pc, #524]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80009e4:	4b81      	ldr	r3, [pc, #516]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009e6:	2203      	movs	r2, #3
 80009e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009ea:	4b80      	ldr	r3, [pc, #512]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80009f0:	4b7e      	ldr	r3, [pc, #504]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80009f6:	4b7d      	ldr	r3, [pc, #500]	@ (8000bec <MX_ADC1_Init+0x270>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80009fe:	4b7b      	ldr	r3, [pc, #492]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a04:	4879      	ldr	r0, [pc, #484]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000a06:	f002 fb1d 	bl	8003044 <HAL_ADC_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000a10:	f001 f8e6 	bl	8001be0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a14:	2300      	movs	r3, #0
 8000a16:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4873      	ldr	r0, [pc, #460]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000a20:	f003 f8d4 	bl	8003bcc <HAL_ADCEx_MultiModeConfigChannel>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000a2a:	f001 f8d9 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000a2e:	4b71      	ldr	r3, [pc, #452]	@ (8000bf4 <MX_ADC1_Init+0x278>)
 8000a30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a32:	2306      	movs	r3, #6
 8000a34:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000a36:	2305      	movs	r3, #5
 8000a38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a3a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000a3e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a40:	2304      	movs	r3, #4
 8000a42:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4866      	ldr	r0, [pc, #408]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000a52:	f002 fc99 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000a5c:	f001 f8c0 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a60:	230c      	movs	r3, #12
 8000a62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a64:	463b      	mov	r3, r7
 8000a66:	4619      	mov	r1, r3
 8000a68:	4860      	ldr	r0, [pc, #384]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000a6a:	f002 fc8d 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000a74:	f001 f8b4 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a78:	2312      	movs	r3, #18
 8000a7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a7c:	463b      	mov	r3, r7
 8000a7e:	4619      	mov	r1, r3
 8000a80:	485a      	ldr	r0, [pc, #360]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000a82:	f002 fc81 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000a8c:	f001 f8a8 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000a90:	2318      	movs	r3, #24
 8000a92:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a94:	463b      	mov	r3, r7
 8000a96:	4619      	mov	r1, r3
 8000a98:	4854      	ldr	r0, [pc, #336]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000a9a:	f002 fc75 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 8000aa4:	f001 f89c 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000aa8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aae:	463b      	mov	r3, r7
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	484e      	ldr	r0, [pc, #312]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000ab4:	f002 fc68 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_ADC1_Init+0x146>
  {
    Error_Handler();
 8000abe:	f001 f88f 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000ac2:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000ac6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac8:	463b      	mov	r3, r7
 8000aca:	4619      	mov	r1, r3
 8000acc:	4847      	ldr	r0, [pc, #284]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000ace:	f002 fc5b 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_ADC1_Init+0x160>
  {
    Error_Handler();
 8000ad8:	f001 f882 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000adc:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000ae0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ae2:	463b      	mov	r3, r7
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4841      	ldr	r0, [pc, #260]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000ae8:	f002 fc4e 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 8000af2:	f001 f875 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000af6:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000afa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000afc:	463b      	mov	r3, r7
 8000afe:	4619      	mov	r1, r3
 8000b00:	483a      	ldr	r0, [pc, #232]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000b02:	f002 fc41 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_ADC1_Init+0x194>
  {
    Error_Handler();
 8000b0c:	f001 f868 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b10:	4b39      	ldr	r3, [pc, #228]	@ (8000bf8 <MX_ADC1_Init+0x27c>)
 8000b12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000b14:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8000b18:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b1a:	463b      	mov	r3, r7
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4833      	ldr	r0, [pc, #204]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000b20:	f002 fc32 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_ADC1_Init+0x1b2>
  {
    Error_Handler();
 8000b2a:	f001 f859 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8000b2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b32:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b34:	463b      	mov	r3, r7
 8000b36:	4619      	mov	r1, r3
 8000b38:	482c      	ldr	r0, [pc, #176]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000b3a:	f002 fc25 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_ADC1_Init+0x1cc>
  {
    Error_Handler();
 8000b44:	f001 f84c 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8000b48:	f240 2306 	movw	r3, #518	@ 0x206
 8000b4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b4e:	463b      	mov	r3, r7
 8000b50:	4619      	mov	r1, r3
 8000b52:	4826      	ldr	r0, [pc, #152]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000b54:	f002 fc18 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_ADC1_Init+0x1e6>
  {
    Error_Handler();
 8000b5e:	f001 f83f 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_12;
 8000b62:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 8000b66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b68:	463b      	mov	r3, r7
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	481f      	ldr	r0, [pc, #124]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000b6e:	f002 fc0b 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_ADC1_Init+0x200>
  {
    Error_Handler();
 8000b78:	f001 f832 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_13;
 8000b7c:	f240 2312 	movw	r3, #530	@ 0x212
 8000b80:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b82:	463b      	mov	r3, r7
 8000b84:	4619      	mov	r1, r3
 8000b86:	4819      	ldr	r0, [pc, #100]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000b88:	f002 fbfe 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_ADC1_Init+0x21a>
  {
    Error_Handler();
 8000b92:	f001 f825 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_14;
 8000b96:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8000b9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4812      	ldr	r0, [pc, #72]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000ba2:	f002 fbf1 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 8000bac:	f001 f818 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_15;
 8000bb0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000bb4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	4619      	mov	r1, r3
 8000bba:	480c      	ldr	r0, [pc, #48]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000bbc:	f002 fbe4 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <MX_ADC1_Init+0x24e>
  {
    Error_Handler();
 8000bc6:	f001 f80b 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_16;
 8000bca:	f240 3306 	movw	r3, #774	@ 0x306
 8000bce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd0:	463b      	mov	r3, r7
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_ADC1_Init+0x270>)
 8000bd6:	f002 fbd7 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_ADC1_Init+0x268>
  {
    Error_Handler();
 8000be0:	f000 fffe 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000be4:	bf00      	nop
 8000be6:	3728      	adds	r7, #40	@ 0x28
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	2400007c 	.word	0x2400007c
 8000bf0:	40022000 	.word	0x40022000
 8000bf4:	1d500080 	.word	0x1d500080
 8000bf8:	10c00010 	.word	0x10c00010

08000bfc <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b088      	sub	sp, #32
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
 8000c10:	615a      	str	r2, [r3, #20]
 8000c12:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000c14:	4b57      	ldr	r3, [pc, #348]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c16:	4a58      	ldr	r2, [pc, #352]	@ (8000d78 <MX_ADC3_Init+0x17c>)
 8000c18:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000c1a:	4b56      	ldr	r3, [pc, #344]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c1c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000c20:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8000c22:	4b54      	ldr	r3, [pc, #336]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c28:	4b52      	ldr	r3, [pc, #328]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c2e:	4b51      	ldr	r3, [pc, #324]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c30:	2204      	movs	r2, #4
 8000c32:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000c34:	4b4f      	ldr	r3, [pc, #316]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000c3a:	4b4e      	ldr	r3, [pc, #312]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 8;
 8000c40:	4b4c      	ldr	r3, [pc, #304]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c42:	2208      	movs	r2, #8
 8000c44:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000c46:	4b4b      	ldr	r3, [pc, #300]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c4c:	4b49      	ldr	r3, [pc, #292]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c52:	4b48      	ldr	r3, [pc, #288]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000c58:	4b46      	ldr	r3, [pc, #280]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c5e:	4b45      	ldr	r3, [pc, #276]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c64:	4b43      	ldr	r3, [pc, #268]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000c6a:	4b42      	ldr	r3, [pc, #264]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 8000c72:	4b40      	ldr	r3, [pc, #256]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c78:	483e      	ldr	r0, [pc, #248]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000c7a:	f002 f9e3 	bl	8003044 <HAL_ADC_Init>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_ADC3_Init+0x8c>
  {
    Error_Handler();
 8000c84:	f000 ffac 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000c88:	4b3c      	ldr	r3, [pc, #240]	@ (8000d7c <MX_ADC3_Init+0x180>)
 8000c8a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c8c:	2306      	movs	r3, #6
 8000c8e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8000c90:	2306      	movs	r3, #6
 8000c92:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c94:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c98:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4832      	ldr	r0, [pc, #200]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000cac:	f002 fb6c 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_ADC3_Init+0xbe>
  {
    Error_Handler();
 8000cb6:	f000 ff93 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000cba:	230c      	movs	r3, #12
 8000cbc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000cbe:	1d3b      	adds	r3, r7, #4
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	482c      	ldr	r0, [pc, #176]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000cc4:	f002 fb60 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_ADC3_Init+0xd6>
  {
    Error_Handler();
 8000cce:	f000 ff87 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000cd2:	2312      	movs	r3, #18
 8000cd4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4826      	ldr	r0, [pc, #152]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000cdc:	f002 fb54 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_ADC3_Init+0xee>
  {
    Error_Handler();
 8000ce6:	f000 ff7b 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000cea:	2318      	movs	r3, #24
 8000cec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000cee:	1d3b      	adds	r3, r7, #4
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4820      	ldr	r0, [pc, #128]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000cf4:	f002 fb48 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 8000cfe:	f000 ff6f 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000d02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d06:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d08:	1d3b      	adds	r3, r7, #4
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4819      	ldr	r0, [pc, #100]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000d0e:	f002 fb3b 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_ADC3_Init+0x120>
  {
    Error_Handler();
 8000d18:	f000 ff62 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000d1c:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000d20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d22:	1d3b      	adds	r3, r7, #4
 8000d24:	4619      	mov	r1, r3
 8000d26:	4813      	ldr	r0, [pc, #76]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000d28:	f002 fb2e 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <MX_ADC3_Init+0x13a>
  {
    Error_Handler();
 8000d32:	f000 ff55 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000d36:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000d3a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d3c:	1d3b      	adds	r3, r7, #4
 8000d3e:	4619      	mov	r1, r3
 8000d40:	480c      	ldr	r0, [pc, #48]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000d42:	f002 fb21 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_ADC3_Init+0x154>
  {
    Error_Handler();
 8000d4c:	f000 ff48 	bl	8001be0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000d50:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000d54:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4806      	ldr	r0, [pc, #24]	@ (8000d74 <MX_ADC3_Init+0x178>)
 8000d5c:	f002 fb14 	bl	8003388 <HAL_ADC_ConfigChannel>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_ADC3_Init+0x16e>
  {
    Error_Handler();
 8000d66:	f000 ff3b 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000d6a:	bf00      	nop
 8000d6c:	3720      	adds	r7, #32
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	240000e0 	.word	0x240000e0
 8000d78:	58026000 	.word	0x58026000
 8000d7c:	43210000 	.word	0x43210000

08000d80 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b0be      	sub	sp, #248	@ 0xf8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d98:	f107 0320 	add.w	r3, r7, #32
 8000d9c:	22c0      	movs	r2, #192	@ 0xc0
 8000d9e:	2100      	movs	r1, #0
 8000da0:	4618      	mov	r0, r3
 8000da2:	f014 fd57 	bl	8015854 <memset>
  if(adcHandle->Instance==ADC1)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a6f      	ldr	r2, [pc, #444]	@ (8000f68 <HAL_ADC_MspInit+0x1e8>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	f040 8091 	bne.w	8000ed4 <HAL_ADC_MspInit+0x154>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000db2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000db6:	f04f 0300 	mov.w	r3, #0
 8000dba:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000dbe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dc6:	f107 0320 	add.w	r3, r7, #32
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f00b f8a8 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 8000dd6:	f000 ff03 	bl	8001be0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000dda:	4b64      	ldr	r3, [pc, #400]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000ddc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000de0:	4a62      	ldr	r2, [pc, #392]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000de2:	f043 0320 	orr.w	r3, r3, #32
 8000de6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000dea:	4b60      	ldr	r3, [pc, #384]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000dec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000df0:	f003 0320 	and.w	r3, r3, #32
 8000df4:	61fb      	str	r3, [r7, #28]
 8000df6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	4b5c      	ldr	r3, [pc, #368]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e08:	4b58      	ldr	r3, [pc, #352]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	61bb      	str	r3, [r7, #24]
 8000e14:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e16:	4b55      	ldr	r3, [pc, #340]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e1c:	4a53      	ldr	r2, [pc, #332]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000e1e:	f043 0304 	orr.w	r3, r3, #4
 8000e22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e26:	4b51      	ldr	r3, [pc, #324]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2c:	f003 0304 	and.w	r3, r3, #4
 8000e30:	617b      	str	r3, [r7, #20]
 8000e32:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_INN3
    PA7     ------> ADC1_INP7
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = MUX_HAL_ANALO2_Pin;
 8000e34:	2380      	movs	r3, #128	@ 0x80
 8000e36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e46:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4848      	ldr	r0, [pc, #288]	@ (8000f70 <HAL_ADC_MspInit+0x1f0>)
 8000e4e:	f005 ff79 	bl	8006d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MUX_HAL_ANALO_Pin;
 8000e52:	2310      	movs	r3, #16
 8000e54:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(MUX_HAL_ANALO_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4842      	ldr	r0, [pc, #264]	@ (8000f74 <HAL_ADC_MspInit+0x1f4>)
 8000e6c:	f005 ff6a 	bl	8006d44 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream2;
 8000e70:	4b41      	ldr	r3, [pc, #260]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000e72:	4a42      	ldr	r2, [pc, #264]	@ (8000f7c <HAL_ADC_MspInit+0x1fc>)
 8000e74:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000e76:	4b40      	ldr	r3, [pc, #256]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000e78:	2209      	movs	r2, #9
 8000e7a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e7c:	4b3e      	ldr	r3, [pc, #248]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e82:	4b3d      	ldr	r3, [pc, #244]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e88:	4b3b      	ldr	r3, [pc, #236]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000e8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e8e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e90:	4b39      	ldr	r3, [pc, #228]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000e92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e96:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e98:	4b37      	ldr	r3, [pc, #220]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000e9a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e9e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ea0:	4b35      	ldr	r3, [pc, #212]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000ea2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ea6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000ea8:	4b33      	ldr	r3, [pc, #204]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000eaa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000eae:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000eb0:	4b31      	ldr	r3, [pc, #196]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000eb6:	4830      	ldr	r0, [pc, #192]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000eb8:	f003 f8ee 	bl	8004098 <HAL_DMA_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <HAL_ADC_MspInit+0x146>
    {
      Error_Handler();
 8000ec2:	f000 fe8d 	bl	8001be0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000eca:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000ecc:	4a2a      	ldr	r2, [pc, #168]	@ (8000f78 <HAL_ADC_MspInit+0x1f8>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000ed2:	e045      	b.n	8000f60 <HAL_ADC_MspInit+0x1e0>
  else if(adcHandle->Instance==ADC3)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a29      	ldr	r2, [pc, #164]	@ (8000f80 <HAL_ADC_MspInit+0x200>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d140      	bne.n	8000f60 <HAL_ADC_MspInit+0x1e0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ede:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000ee2:	f04f 0300 	mov.w	r3, #0
 8000ee6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000eea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ef2:	f107 0320 	add.w	r3, r7, #32
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f00b f812 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <HAL_ADC_MspInit+0x186>
      Error_Handler();
 8000f02:	f000 fe6d 	bl	8001be0 <Error_Handler>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000f06:	4b19      	ldr	r3, [pc, #100]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0c:	4a17      	ldr	r2, [pc, #92]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000f0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f16:	4b15      	ldr	r3, [pc, #84]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000f20:	613b      	str	r3, [r7, #16]
 8000f22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f24:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2a:	4a10      	ldr	r2, [pc, #64]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000f2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f34:	4b0d      	ldr	r3, [pc, #52]	@ (8000f6c <HAL_ADC_MspInit+0x1ec>)
 8000f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MUX_POT_ANALO_Pin;
 8000f42:	2320      	movs	r3, #32
 8000f44:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000f54:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000f58:	4619      	mov	r1, r3
 8000f5a:	480a      	ldr	r0, [pc, #40]	@ (8000f84 <HAL_ADC_MspInit+0x204>)
 8000f5c:	f005 fef2 	bl	8006d44 <HAL_GPIO_Init>
}
 8000f60:	bf00      	nop
 8000f62:	37f8      	adds	r7, #248	@ 0xf8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40022000 	.word	0x40022000
 8000f6c:	58024400 	.word	0x58024400
 8000f70:	58020000 	.word	0x58020000
 8000f74:	58020800 	.word	0x58020800
 8000f78:	24000144 	.word	0x24000144
 8000f7c:	40020040 	.word	0x40020040
 8000f80:	58026000 	.word	0x58026000
 8000f84:	58021c00 	.word	0x58021c00

08000f88 <audio_clean_dcache>:

static int16_t audio_buffer[AUDIO_BUFFER_SAMPLES] __attribute__((aligned(32)));
static float audio_phase = 0.0f;

static void audio_clean_dcache(void *addr, size_t size)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b08b      	sub	sp, #44	@ 0x2c
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
#if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
  uintptr_t start = (uintptr_t)addr;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	627b      	str	r3, [r7, #36]	@ 0x24
  uintptr_t aligned_start = start & ~(uintptr_t)31;
 8000f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f98:	f023 031f 	bic.w	r3, r3, #31
 8000f9c:	623b      	str	r3, [r7, #32]
  size_t aligned_size = size + (size_t)(start - aligned_start);
 8000f9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fa0:	6a3b      	ldr	r3, [r7, #32]
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	61fb      	str	r3, [r7, #28]
  aligned_size = (aligned_size + 31U) & ~(size_t)31U;
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	331f      	adds	r3, #31
 8000fae:	f023 031f 	bic.w	r3, r3, #31
 8000fb2:	61fb      	str	r3, [r7, #28]
  SCB_CleanDCache_by_Addr((uint32_t *)aligned_start, (int32_t)aligned_size);
 8000fb4:	6a3a      	ldr	r2, [r7, #32]
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	61ba      	str	r2, [r7, #24]
 8000fba:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	dd1d      	ble.n	8000ffe <audio_clean_dcache+0x76>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	f003 021f 	and.w	r2, r3, #31
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	4413      	add	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000fd2:	f3bf 8f4f 	dsb	sy
}
 8000fd6:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800100c <audio_clean_dcache+0x84>)
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	3320      	adds	r3, #32
 8000fe4:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	3b20      	subs	r3, #32
 8000fea:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	dcf2      	bgt.n	8000fd8 <audio_clean_dcache+0x50>
  __ASM volatile ("dsb 0xF":::"memory");
 8000ff2:	f3bf 8f4f 	dsb	sy
}
 8000ff6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ff8:	f3bf 8f6f 	isb	sy
}
 8000ffc:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000ffe:	bf00      	nop
#else
  (void)addr;
  (void)size;
#endif
}
 8001000:	bf00      	nop
 8001002:	372c      	adds	r7, #44	@ 0x2c
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <audio_fill_buffer>:

void audio_fill_buffer(int16_t *buffer, size_t frames)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  const float phase_increment = 2.0f * (float)M_PI * (AUDIO_TONE_HZ / AUDIO_SAMPLE_RATE_HZ);
 800101a:	4b2c      	ldr	r3, [pc, #176]	@ (80010cc <audio_fill_buffer+0xbc>)
 800101c:	61bb      	str	r3, [r7, #24]
  const float amplitude = 16000.0f;
 800101e:	4b2c      	ldr	r3, [pc, #176]	@ (80010d0 <audio_fill_buffer+0xc0>)
 8001020:	617b      	str	r3, [r7, #20]

  for (size_t i = 0; i < frames; ++i)
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
 8001026:	e043      	b.n	80010b0 <audio_fill_buffer+0xa0>
  {
    float sample = sinf(audio_phase) * amplitude;
 8001028:	4b2a      	ldr	r3, [pc, #168]	@ (80010d4 <audio_fill_buffer+0xc4>)
 800102a:	edd3 7a00 	vldr	s15, [r3]
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	f014 fc6d 	bl	8015910 <sinf>
 8001036:	eeb0 7a40 	vmov.f32	s14, s0
 800103a:	edd7 7a05 	vldr	s15, [r7, #20]
 800103e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001042:	edc7 7a04 	vstr	s15, [r7, #16]
    int16_t sample_i16 = (int16_t)sample;
 8001046:	edd7 7a04 	vldr	s15, [r7, #16]
 800104a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800104e:	ee17 3a90 	vmov	r3, s15
 8001052:	81fb      	strh	r3, [r7, #14]

    buffer[i * AUDIO_CHANNELS] = sample_i16;
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	4413      	add	r3, r2
 800105c:	89fa      	ldrh	r2, [r7, #14]
 800105e:	801a      	strh	r2, [r3, #0]
    buffer[i * AUDIO_CHANNELS + 1U] = sample_i16;
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	3302      	adds	r3, #2
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	4413      	add	r3, r2
 800106a:	89fa      	ldrh	r2, [r7, #14]
 800106c:	801a      	strh	r2, [r3, #0]

    audio_phase += phase_increment;
 800106e:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <audio_fill_buffer+0xc4>)
 8001070:	ed93 7a00 	vldr	s14, [r3]
 8001074:	edd7 7a06 	vldr	s15, [r7, #24]
 8001078:	ee77 7a27 	vadd.f32	s15, s14, s15
 800107c:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <audio_fill_buffer+0xc4>)
 800107e:	edc3 7a00 	vstr	s15, [r3]
    if (audio_phase >= 2.0f * (float)M_PI)
 8001082:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <audio_fill_buffer+0xc4>)
 8001084:	edd3 7a00 	vldr	s15, [r3]
 8001088:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80010d8 <audio_fill_buffer+0xc8>
 800108c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001094:	db09      	blt.n	80010aa <audio_fill_buffer+0x9a>
    {
      audio_phase -= 2.0f * (float)M_PI;
 8001096:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <audio_fill_buffer+0xc4>)
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80010d8 <audio_fill_buffer+0xc8>
 80010a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010a4:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <audio_fill_buffer+0xc4>)
 80010a6:	edc3 7a00 	vstr	s15, [r3]
  for (size_t i = 0; i < frames; ++i)
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3301      	adds	r3, #1
 80010ae:	61fb      	str	r3, [r7, #28]
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d3b7      	bcc.n	8001028 <audio_fill_buffer+0x18>
    }
  }

  audio_clean_dcache(buffer, frames * AUDIO_CHANNELS * sizeof(int16_t));
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4619      	mov	r1, r3
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ff62 	bl	8000f88 <audio_clean_dcache>
}
 80010c4:	bf00      	nop
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	3d6be9a4 	.word	0x3d6be9a4
 80010d0:	467a0000 	.word	0x467a0000
 80010d4:	240005c0 	.word	0x240005c0
 80010d8:	40c90fdb 	.word	0x40c90fdb

080010dc <audio_init>:

void audio_init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  audio_fill_buffer(audio_buffer, AUDIO_BUFFER_FRAMES / 2U);
 80010e0:	2180      	movs	r1, #128	@ 0x80
 80010e2:	4804      	ldr	r0, [pc, #16]	@ (80010f4 <audio_init+0x18>)
 80010e4:	f7ff ff94 	bl	8001010 <audio_fill_buffer>
  audio_fill_buffer(&audio_buffer[AUDIO_BUFFER_SAMPLES / 2U], AUDIO_BUFFER_FRAMES / 2U);
 80010e8:	2180      	movs	r1, #128	@ 0x80
 80010ea:	4803      	ldr	r0, [pc, #12]	@ (80010f8 <audio_init+0x1c>)
 80010ec:	f7ff ff90 	bl	8001010 <audio_fill_buffer>
}
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	240001c0 	.word	0x240001c0
 80010f8:	240003c0 	.word	0x240003c0

080010fc <audio_start>:

void audio_start(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  (void)HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)audio_buffer, AUDIO_BUFFER_SAMPLES);
 8001100:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001104:	4902      	ldr	r1, [pc, #8]	@ (8001110 <audio_start+0x14>)
 8001106:	4803      	ldr	r0, [pc, #12]	@ (8001114 <audio_start+0x18>)
 8001108:	f00d ff74 	bl	800eff4 <HAL_SAI_Transmit_DMA>
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	240001c0 	.word	0x240001c0
 8001114:	24000650 	.word	0x24000650

08001118 <HAL_SAI_TxHalfCpltCallback>:

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  if (hsai != &hsai_BlockA1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4a06      	ldr	r2, [pc, #24]	@ (800113c <HAL_SAI_TxHalfCpltCallback+0x24>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d104      	bne.n	8001132 <HAL_SAI_TxHalfCpltCallback+0x1a>
  {
    return;
  }

  audio_fill_buffer(audio_buffer, AUDIO_BUFFER_FRAMES / 2U);
 8001128:	2180      	movs	r1, #128	@ 0x80
 800112a:	4805      	ldr	r0, [pc, #20]	@ (8001140 <HAL_SAI_TxHalfCpltCallback+0x28>)
 800112c:	f7ff ff70 	bl	8001010 <audio_fill_buffer>
 8001130:	e000      	b.n	8001134 <HAL_SAI_TxHalfCpltCallback+0x1c>
    return;
 8001132:	bf00      	nop
}
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	24000650 	.word	0x24000650
 8001140:	240001c0 	.word	0x240001c0

08001144 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  if (hsai != &hsai_BlockA1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a06      	ldr	r2, [pc, #24]	@ (8001168 <HAL_SAI_TxCpltCallback+0x24>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d104      	bne.n	800115e <HAL_SAI_TxCpltCallback+0x1a>
  {
    return;
  }

  audio_fill_buffer(&audio_buffer[AUDIO_BUFFER_SAMPLES / 2U], AUDIO_BUFFER_FRAMES / 2U);
 8001154:	2180      	movs	r1, #128	@ 0x80
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <HAL_SAI_TxCpltCallback+0x28>)
 8001158:	f7ff ff5a 	bl	8001010 <audio_fill_buffer>
 800115c:	e000      	b.n	8001160 <HAL_SAI_TxCpltCallback+0x1c>
    return;
 800115e:	bf00      	nop
}
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	24000650 	.word	0x24000650
 800116c:	240003c0 	.word	0x240003c0

08001170 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001176:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <MX_DMA_Init+0x5c>)
 8001178:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800117c:	4a13      	ldr	r2, [pc, #76]	@ (80011cc <MX_DMA_Init+0x5c>)
 800117e:	f043 0301 	orr.w	r3, r3, #1
 8001182:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001186:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <MX_DMA_Init+0x5c>)
 8001188:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001194:	2200      	movs	r2, #0
 8001196:	2100      	movs	r1, #0
 8001198:	200b      	movs	r0, #11
 800119a:	f002 fed0 	bl	8003f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800119e:	200b      	movs	r0, #11
 80011a0:	f002 fee7 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2100      	movs	r1, #0
 80011a8:	200d      	movs	r0, #13
 80011aa:	f002 fec8 	bl	8003f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80011ae:	200d      	movs	r0, #13
 80011b0:	f002 fedf 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80011b4:	2200      	movs	r2, #0
 80011b6:	2100      	movs	r1, #0
 80011b8:	200e      	movs	r0, #14
 80011ba:	f002 fec0 	bl	8003f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80011be:	200e      	movs	r0, #14
 80011c0:	f002 fed7 	bl	8003f72 <HAL_NVIC_EnableIRQ>

}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	58024400 	.word	0x58024400

080011d0 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
 80011e4:	615a      	str	r2, [r3, #20]
 80011e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80011e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001268 <MX_FMC_Init+0x98>)
 80011ea:	4a20      	ldr	r2, [pc, #128]	@ (800126c <MX_FMC_Init+0x9c>)
 80011ec:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80011ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001268 <MX_FMC_Init+0x98>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 80011f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001268 <MX_FMC_Init+0x98>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 80011fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001268 <MX_FMC_Init+0x98>)
 80011fc:	2208      	movs	r2, #8
 80011fe:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001200:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <MX_FMC_Init+0x98>)
 8001202:	2210      	movs	r2, #16
 8001204:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001206:	4b18      	ldr	r3, [pc, #96]	@ (8001268 <MX_FMC_Init+0x98>)
 8001208:	2240      	movs	r2, #64	@ 0x40
 800120a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800120c:	4b16      	ldr	r3, [pc, #88]	@ (8001268 <MX_FMC_Init+0x98>)
 800120e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001212:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001214:	4b14      	ldr	r3, [pc, #80]	@ (8001268 <MX_FMC_Init+0x98>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800121a:	4b13      	ldr	r3, [pc, #76]	@ (8001268 <MX_FMC_Init+0x98>)
 800121c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001220:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001222:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <MX_FMC_Init+0x98>)
 8001224:	2200      	movs	r2, #0
 8001226:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001228:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <MX_FMC_Init+0x98>)
 800122a:	2200      	movs	r2, #0
 800122c:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800122e:	2302      	movs	r3, #2
 8001230:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 8;
 8001232:	2308      	movs	r3, #8
 8001234:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 5;
 8001236:	2305      	movs	r3, #5
 8001238:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 6;
 800123a:	2306      	movs	r3, #6
 800123c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800123e:	2303      	movs	r3, #3
 8001240:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001242:	2302      	movs	r3, #2
 8001244:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001246:	2302      	movs	r3, #2
 8001248:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800124a:	1d3b      	adds	r3, r7, #4
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <MX_FMC_Init+0x98>)
 8001250:	f00f fc00 	bl	8010a54 <HAL_SDRAM_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_FMC_Init+0x8e>
  {
    Error_Handler( );
 800125a:	f000 fcc1 	bl	8001be0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800125e:	bf00      	nop
 8001260:	3720      	adds	r7, #32
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	240005c4 	.word	0x240005c4
 800126c:	52004140 	.word	0x52004140

08001270 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001284:	4b34      	ldr	r3, [pc, #208]	@ (8001358 <HAL_FMC_MspInit+0xe8>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d161      	bne.n	8001350 <HAL_FMC_MspInit+0xe0>
    return;
  }
  FMC_Initialized = 1;
 800128c:	4b32      	ldr	r3, [pc, #200]	@ (8001358 <HAL_FMC_MspInit+0xe8>)
 800128e:	2201      	movs	r2, #1
 8001290:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001292:	4b32      	ldr	r3, [pc, #200]	@ (800135c <HAL_FMC_MspInit+0xec>)
 8001294:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001298:	4a30      	ldr	r2, [pc, #192]	@ (800135c <HAL_FMC_MspInit+0xec>)
 800129a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800129e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80012a2:	4b2e      	ldr	r3, [pc, #184]	@ (800135c <HAL_FMC_MspInit+0xec>)
 80012a4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012ac:	603b      	str	r3, [r7, #0]
 80012ae:	683b      	ldr	r3, [r7, #0]
  PD0   ------> FMC_D2
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80012b0:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80012b4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b6:	2302      	movs	r3, #2
 80012b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012be:	2303      	movs	r3, #3
 80012c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012c2:	230c      	movs	r3, #12
 80012c4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	4619      	mov	r1, r3
 80012ca:	4825      	ldr	r0, [pc, #148]	@ (8001360 <HAL_FMC_MspInit+0xf0>)
 80012cc:	f005 fd3a 	bl	8006d44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80012d0:	230d      	movs	r3, #13
 80012d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012e0:	230c      	movs	r3, #12
 80012e2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	4619      	mov	r1, r3
 80012e8:	481e      	ldr	r0, [pc, #120]	@ (8001364 <HAL_FMC_MspInit+0xf4>)
 80012ea:	f005 fd2b 	bl	8006d44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 80012ee:	f248 1337 	movw	r3, #33079	@ 0x8137
 80012f2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f4:	2302      	movs	r3, #2
 80012f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fc:	2303      	movs	r3, #3
 80012fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001300:	230c      	movs	r3, #12
 8001302:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	4619      	mov	r1, r3
 8001308:	4817      	ldr	r0, [pc, #92]	@ (8001368 <HAL_FMC_MspInit+0xf8>)
 800130a:	f005 fd1b 	bl	8006d44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800130e:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001312:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001320:	230c      	movs	r3, #12
 8001322:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	4619      	mov	r1, r3
 8001328:	4810      	ldr	r0, [pc, #64]	@ (800136c <HAL_FMC_MspInit+0xfc>)
 800132a:	f005 fd0b 	bl	8006d44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800132e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001332:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001334:	2302      	movs	r3, #2
 8001336:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133c:	2303      	movs	r3, #3
 800133e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001340:	230c      	movs	r3, #12
 8001342:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	4619      	mov	r1, r3
 8001348:	4809      	ldr	r0, [pc, #36]	@ (8001370 <HAL_FMC_MspInit+0x100>)
 800134a:	f005 fcfb 	bl	8006d44 <HAL_GPIO_Init>
 800134e:	e000      	b.n	8001352 <HAL_FMC_MspInit+0xe2>
    return;
 8001350:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	240005f8 	.word	0x240005f8
 800135c:	58024400 	.word	0x58024400
 8001360:	58021400 	.word	0x58021400
 8001364:	58020800 	.word	0x58020800
 8001368:	58021800 	.word	0x58021800
 800136c:	58021000 	.word	0x58021000
 8001370:	58020c00 	.word	0x58020c00

08001374 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800137c:	f7ff ff78 	bl	8001270 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <MX_GPIO_Init>:
     PB3 (JTDO/TRACESWO)   ------> SPI3_SCK
     PB4 (NJTRST)   ------> SPI3_MISO
     PB5   ------> SPI3_MOSI
*/
void MX_GPIO_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08e      	sub	sp, #56	@ 0x38
 800138c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800139e:	4bc2      	ldr	r3, [pc, #776]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013a4:	4ac0      	ldr	r2, [pc, #768]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013a6:	f043 0310 	orr.w	r3, r3, #16
 80013aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ae:	4bbe      	ldr	r3, [pc, #760]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b4:	f003 0310 	and.w	r3, r3, #16
 80013b8:	623b      	str	r3, [r7, #32]
 80013ba:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80013bc:	4bba      	ldr	r3, [pc, #744]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c2:	4ab9      	ldr	r2, [pc, #740]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013cc:	4bb6      	ldr	r3, [pc, #728]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013d6:	61fb      	str	r3, [r7, #28]
 80013d8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013da:	4bb3      	ldr	r3, [pc, #716]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e0:	4ab1      	ldr	r2, [pc, #708]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013e2:	f043 0304 	orr.w	r3, r3, #4
 80013e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ea:	4baf      	ldr	r3, [pc, #700]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f0:	f003 0304 	and.w	r3, r3, #4
 80013f4:	61bb      	str	r3, [r7, #24]
 80013f6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013f8:	4bab      	ldr	r3, [pc, #684]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80013fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013fe:	4aaa      	ldr	r2, [pc, #680]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001400:	f043 0320 	orr.w	r3, r3, #32
 8001404:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001408:	4ba7      	ldr	r3, [pc, #668]	@ (80016a8 <MX_GPIO_Init+0x320>)
 800140a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800140e:	f003 0320 	and.w	r3, r3, #32
 8001412:	617b      	str	r3, [r7, #20]
 8001414:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001416:	4ba4      	ldr	r3, [pc, #656]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800141c:	4aa2      	ldr	r2, [pc, #648]	@ (80016a8 <MX_GPIO_Init+0x320>)
 800141e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001422:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001426:	4ba0      	ldr	r3, [pc, #640]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800142c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001430:	613b      	str	r3, [r7, #16]
 8001432:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001434:	4b9c      	ldr	r3, [pc, #624]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001436:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800143a:	4a9b      	ldr	r2, [pc, #620]	@ (80016a8 <MX_GPIO_Init+0x320>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001444:	4b98      	ldr	r3, [pc, #608]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001446:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	4b95      	ldr	r3, [pc, #596]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001458:	4a93      	ldr	r2, [pc, #588]	@ (80016a8 <MX_GPIO_Init+0x320>)
 800145a:	f043 0302 	orr.w	r3, r3, #2
 800145e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001462:	4b91      	ldr	r3, [pc, #580]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001464:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001470:	4b8d      	ldr	r3, [pc, #564]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001472:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001476:	4a8c      	ldr	r2, [pc, #560]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800147c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001480:	4b89      	ldr	r3, [pc, #548]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001482:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800148e:	4b86      	ldr	r3, [pc, #536]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001494:	4a84      	ldr	r2, [pc, #528]	@ (80016a8 <MX_GPIO_Init+0x320>)
 8001496:	f043 0308 	orr.w	r3, r3, #8
 800149a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800149e:	4b82      	ldr	r3, [pc, #520]	@ (80016a8 <MX_GPIO_Init+0x320>)
 80014a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	603b      	str	r3, [r7, #0]
 80014aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MUX_POT_S0_Pin|MUX_POT_S1_Pin|MUX_POT_S2_Pin, GPIO_PIN_RESET);
 80014ac:	2200      	movs	r2, #0
 80014ae:	211c      	movs	r1, #28
 80014b0:	487e      	ldr	r0, [pc, #504]	@ (80016ac <MX_GPIO_Init+0x324>)
 80014b2:	f005 fdf7 	bl	80070a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI5_CS_SR_GPIO_Port, SPI5_CS_SR_Pin, GPIO_PIN_SET);
 80014b6:	2201      	movs	r2, #1
 80014b8:	2108      	movs	r1, #8
 80014ba:	487d      	ldr	r0, [pc, #500]	@ (80016b0 <MX_GPIO_Init+0x328>)
 80014bc:	f005 fdf2 	bl	80070a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUX_HAL_S1_Pin|MUX_HAL_S0_Pin|MUX_HAL_S2_Pin, GPIO_PIN_RESET);
 80014c0:	2200      	movs	r2, #0
 80014c2:	2170      	movs	r1, #112	@ 0x70
 80014c4:	487a      	ldr	r0, [pc, #488]	@ (80016b0 <MX_GPIO_Init+0x328>)
 80014c6:	f005 fded 	bl	80070a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2101      	movs	r1, #1
 80014ce:	4879      	ldr	r0, [pc, #484]	@ (80016b4 <MX_GPIO_Init+0x32c>)
 80014d0:	f005 fde8 	bl	80070a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI6_CS_GPIO_Port, SPI6_CS_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	2140      	movs	r1, #64	@ 0x40
 80014d8:	4877      	ldr	r0, [pc, #476]	@ (80016b8 <MX_GPIO_Init+0x330>)
 80014da:	f005 fde3 	bl	80070a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014e4:	4875      	ldr	r0, [pc, #468]	@ (80016bc <MX_GPIO_Init+0x334>)
 80014e6:	f005 fddd 	bl	80070a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, SPI5_RES_OLED_Pin|SPI5_DC_OLED_Pin|SPI5_CS_OLED_Pin, GPIO_PIN_SET);
 80014ea:	2201      	movs	r2, #1
 80014ec:	2170      	movs	r1, #112	@ 0x70
 80014ee:	4871      	ldr	r0, [pc, #452]	@ (80016b4 <MX_GPIO_Init+0x32c>)
 80014f0:	f005 fdd8 	bl	80070a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 80014f4:	230b      	movs	r3, #11
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014f8:	2303      	movs	r3, #3
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001500:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001504:	4619      	mov	r1, r3
 8001506:	486e      	ldr	r0, [pc, #440]	@ (80016c0 <MX_GPIO_Init+0x338>)
 8001508:	f005 fc1c 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI9 PI10 PI11
                           PI2 PI3 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800150c:	f640 738c 	movw	r3, #3980	@ 0xf8c
 8001510:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001512:	2303      	movs	r3, #3
 8001514:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800151a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800151e:	4619      	mov	r1, r3
 8001520:	4864      	ldr	r0, [pc, #400]	@ (80016b4 <MX_GPIO_Init+0x32c>)
 8001522:	f005 fc0f 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC5 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8001526:	f24e 0362 	movw	r3, #57442	@ 0xe062
 800152a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800152c:	2303      	movs	r3, #3
 800152e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001534:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001538:	4619      	mov	r1, r3
 800153a:	4862      	ldr	r0, [pc, #392]	@ (80016c4 <MX_GPIO_Init+0x33c>)
 800153c:	f005 fc02 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8001540:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 8001544:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001546:	2303      	movs	r3, #3
 8001548:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800154e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001552:	4619      	mov	r1, r3
 8001554:	485c      	ldr	r0, [pc, #368]	@ (80016c8 <MX_GPIO_Init+0x340>)
 8001556:	f005 fbf5 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_15;
 800155a:	f248 0307 	movw	r3, #32775	@ 0x8007
 800155e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001560:	2303      	movs	r3, #3
 8001562:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001568:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800156c:	4619      	mov	r1, r3
 800156e:	4850      	ldr	r0, [pc, #320]	@ (80016b0 <MX_GPIO_Init+0x328>)
 8001570:	f005 fbe8 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX_POT_S0_Pin MUX_POT_S1_Pin MUX_POT_S2_Pin */
  GPIO_InitStruct.Pin = MUX_POT_S0_Pin|MUX_POT_S1_Pin|MUX_POT_S2_Pin;
 8001574:	231c      	movs	r3, #28
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001578:	2301      	movs	r3, #1
 800157a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	2300      	movs	r3, #0
 8001582:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001584:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001588:	4619      	mov	r1, r3
 800158a:	4848      	ldr	r0, [pc, #288]	@ (80016ac <MX_GPIO_Init+0x324>)
 800158c:	f005 fbda 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_CS_SR_Pin MUX_HAL_S1_Pin MUX_HAL_S0_Pin MUX_HAL_S2_Pin */
  GPIO_InitStruct.Pin = SPI5_CS_SR_Pin|MUX_HAL_S1_Pin|MUX_HAL_S0_Pin|MUX_HAL_S2_Pin;
 8001590:	2378      	movs	r3, #120	@ 0x78
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001594:	2301      	movs	r3, #1
 8001596:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a4:	4619      	mov	r1, r3
 80015a6:	4842      	ldr	r0, [pc, #264]	@ (80016b0 <MX_GPIO_Init+0x328>)
 80015a8:	f005 fbcc 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC1_A_Pin */
  GPIO_InitStruct.Pin = ENC1_A_Pin;
 80015ac:	2301      	movs	r3, #1
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80015b0:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80015b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b6:	2301      	movs	r3, #1
 80015b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC1_A_GPIO_Port, &GPIO_InitStruct);
 80015ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015be:	4619      	mov	r1, r3
 80015c0:	4842      	ldr	r0, [pc, #264]	@ (80016cc <MX_GPIO_Init+0x344>)
 80015c2:	f005 fbbf 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC1_B_Pin ENC2_B_Pin */
  GPIO_InitStruct.Pin = ENC1_B_Pin|ENC2_B_Pin;
 80015c6:	f640 0302 	movw	r3, #2050	@ 0x802
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015cc:	2300      	movs	r3, #0
 80015ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015d0:	2301      	movs	r3, #1
 80015d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d8:	4619      	mov	r1, r3
 80015da:	483c      	ldr	r0, [pc, #240]	@ (80016cc <MX_GPIO_Init+0x344>)
 80015dc:	f005 fbb2 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80015e0:	f44f 7371 	mov.w	r3, #964	@ 0x3c4
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e6:	2303      	movs	r3, #3
 80015e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015f2:	4619      	mov	r1, r3
 80015f4:	4835      	ldr	r0, [pc, #212]	@ (80016cc <MX_GPIO_Init+0x344>)
 80015f6:	f005 fba5 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC2_A_Pin */
  GPIO_InitStruct.Pin = ENC2_A_Pin;
 80015fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001600:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001604:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC2_A_GPIO_Port, &GPIO_InitStruct);
 800160a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800160e:	4619      	mov	r1, r3
 8001610:	482e      	ldr	r0, [pc, #184]	@ (80016cc <MX_GPIO_Init+0x344>)
 8001612:	f005 fb97 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH6 PH9 PH12 PH13
                           PH14 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_12|GPIO_PIN_13
 8001616:	f24f 2340 	movw	r3, #62016	@ 0xf240
 800161a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800161c:	2303      	movs	r3, #3
 800161e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	4820      	ldr	r0, [pc, #128]	@ (80016ac <MX_GPIO_Init+0x324>)
 800162c:	f005 fb8a 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_A_Pin */
  GPIO_InitStruct.Pin = ENC3_A_Pin;
 8001630:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001636:	2300      	movs	r3, #0
 8001638:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800163a:	2301      	movs	r3, #1
 800163c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC3_A_GPIO_Port, &GPIO_InitStruct);
 800163e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001642:	4619      	mov	r1, r3
 8001644:	4819      	ldr	r0, [pc, #100]	@ (80016ac <MX_GPIO_Init+0x324>)
 8001646:	f005 fb7d 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_B_Pin */
  GPIO_InitStruct.Pin = ENC3_B_Pin;
 800164a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800164e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001650:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001654:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001656:	2301      	movs	r3, #1
 8001658:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC3_B_GPIO_Port, &GPIO_InitStruct);
 800165a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800165e:	4619      	mov	r1, r3
 8001660:	4812      	ldr	r0, [pc, #72]	@ (80016ac <MX_GPIO_Init+0x324>)
 8001662:	f005 fb6f 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD3 PD4 PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001666:	f640 0338 	movw	r3, #2104	@ 0x838
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800166c:	2303      	movs	r3, #3
 800166e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001674:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001678:	4619      	mov	r1, r3
 800167a:	480f      	ldr	r0, [pc, #60]	@ (80016b8 <MX_GPIO_Init+0x330>)
 800167c:	f005 fb62 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC4_A_Pin */
  GPIO_InitStruct.Pin = ENC4_A_Pin;
 8001680:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001684:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001686:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800168a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800168c:	2301      	movs	r3, #1
 800168e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC4_A_GPIO_Port, &GPIO_InitStruct);
 8001690:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001694:	4619      	mov	r1, r3
 8001696:	4808      	ldr	r0, [pc, #32]	@ (80016b8 <MX_GPIO_Init+0x330>)
 8001698:	f005 fb54 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC4_B_Pin */
  GPIO_InitStruct.Pin = ENC4_B_Pin;
 800169c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a2:	2300      	movs	r3, #0
 80016a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016a6:	e013      	b.n	80016d0 <MX_GPIO_Init+0x348>
 80016a8:	58024400 	.word	0x58024400
 80016ac:	58021c00 	.word	0x58021c00
 80016b0:	58020000 	.word	0x58020000
 80016b4:	58022000 	.word	0x58022000
 80016b8:	58020c00 	.word	0x58020c00
 80016bc:	58021800 	.word	0x58021800
 80016c0:	58021000 	.word	0x58021000
 80016c4:	58020800 	.word	0x58020800
 80016c8:	58021400 	.word	0x58021400
 80016cc:	58020400 	.word	0x58020400
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d0:	2301      	movs	r3, #1
 80016d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC4_B_GPIO_Port, &GPIO_InitStruct);
 80016d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016d8:	4619      	mov	r1, r3
 80016da:	4858      	ldr	r0, [pc, #352]	@ (800183c <MX_GPIO_Init+0x4b4>)
 80016dc:	f005 fb32 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PG6 PG7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 80016e0:	23c8      	movs	r3, #200	@ 0xc8
 80016e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016e4:	2303      	movs	r3, #3
 80016e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016f0:	4619      	mov	r1, r3
 80016f2:	4853      	ldr	r0, [pc, #332]	@ (8001840 <MX_GPIO_Init+0x4b8>)
 80016f4:	f005 fb26 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin SPI5_RES_OLED_Pin SPI5_DC_OLED_Pin SPI5_CS_OLED_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|SPI5_RES_OLED_Pin|SPI5_DC_OLED_Pin|SPI5_CS_OLED_Pin;
 80016f8:	2371      	movs	r3, #113	@ 0x71
 80016fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001708:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800170c:	4619      	mov	r1, r3
 800170e:	484d      	ldr	r0, [pc, #308]	@ (8001844 <MX_GPIO_Init+0x4bc>)
 8001710:	f005 fb18 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001714:	2302      	movs	r3, #2
 8001716:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001718:	2302      	movs	r3, #2
 800171a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2300      	movs	r3, #0
 8001722:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001724:	2305      	movs	r3, #5
 8001726:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001728:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172c:	4619      	mov	r1, r3
 800172e:	4845      	ldr	r0, [pc, #276]	@ (8001844 <MX_GPIO_Init+0x4bc>)
 8001730:	f005 fb08 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI6_CS_Pin */
  GPIO_InitStruct.Pin = SPI6_CS_Pin;
 8001734:	2340      	movs	r3, #64	@ 0x40
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001738:	2301      	movs	r3, #1
 800173a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001740:	2300      	movs	r3, #0
 8001742:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI6_CS_GPIO_Port, &GPIO_InitStruct);
 8001744:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001748:	4619      	mov	r1, r3
 800174a:	483c      	ldr	r0, [pc, #240]	@ (800183c <MX_GPIO_Init+0x4b4>)
 800174c:	f005 fafa 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001750:	2380      	movs	r3, #128	@ 0x80
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001754:	2302      	movs	r3, #2
 8001756:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175c:	2300      	movs	r3, #0
 800175e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001760:	2305      	movs	r3, #5
 8001762:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001768:	4619      	mov	r1, r3
 800176a:	4834      	ldr	r0, [pc, #208]	@ (800183c <MX_GPIO_Init+0x4b4>)
 800176c:	f005 faea 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PG11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001770:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001776:	2302      	movs	r3, #2
 8001778:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177e:	2300      	movs	r3, #0
 8001780:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001782:	2305      	movs	r3, #5
 8001784:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001786:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800178a:	4619      	mov	r1, r3
 800178c:	482c      	ldr	r0, [pc, #176]	@ (8001840 <MX_GPIO_Init+0x4b8>)
 800178e:	f005 fad9 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001792:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001796:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001798:	2301      	movs	r3, #1
 800179a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a0:	2300      	movs	r3, #0
 80017a2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80017a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017a8:	4619      	mov	r1, r3
 80017aa:	4825      	ldr	r0, [pc, #148]	@ (8001840 <MX_GPIO_Init+0x4b8>)
 80017ac:	f005 faca 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80017b0:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80017b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b6:	2302      	movs	r3, #2
 80017b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017be:	2300      	movs	r3, #0
 80017c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 80017c2:	2305      	movs	r3, #5
 80017c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ca:	4619      	mov	r1, r3
 80017cc:	481c      	ldr	r0, [pc, #112]	@ (8001840 <MX_GPIO_Init+0x4b8>)
 80017ce:	f005 fab9 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80017d2:	2318      	movs	r3, #24
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d6:	2302      	movs	r3, #2
 80017d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017de:	2300      	movs	r3, #0
 80017e0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017e2:	2306      	movs	r3, #6
 80017e4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ea:	4619      	mov	r1, r3
 80017ec:	4816      	ldr	r0, [pc, #88]	@ (8001848 <MX_GPIO_Init+0x4c0>)
 80017ee:	f005 faa9 	bl	8006d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80017f2:	2320      	movs	r3, #32
 80017f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f6:	2302      	movs	r3, #2
 80017f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fe:	2300      	movs	r3, #0
 8001800:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001802:	2307      	movs	r3, #7
 8001804:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800180a:	4619      	mov	r1, r3
 800180c:	480e      	ldr	r0, [pc, #56]	@ (8001848 <MX_GPIO_Init+0x4c0>)
 800180e:	f005 fa99 	bl	8006d44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2100      	movs	r1, #0
 8001816:	2006      	movs	r0, #6
 8001818:	f002 fb91 	bl	8003f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800181c:	2006      	movs	r0, #6
 800181e:	f002 fba8 	bl	8003f72 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	2028      	movs	r0, #40	@ 0x28
 8001828:	f002 fb89 	bl	8003f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800182c:	2028      	movs	r0, #40	@ 0x28
 800182e:	f002 fba0 	bl	8003f72 <HAL_NVIC_EnableIRQ>

}
 8001832:	bf00      	nop
 8001834:	3738      	adds	r7, #56	@ 0x38
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	58020c00 	.word	0x58020c00
 8001840:	58021800 	.word	0x58021800
 8001844:	58022000 	.word	0x58022000
 8001848:	58020400 	.word	0x58020400

0800184c <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001850:	4b1b      	ldr	r3, [pc, #108]	@ (80018c0 <MX_I2C3_Init+0x74>)
 8001852:	4a1c      	ldr	r2, [pc, #112]	@ (80018c4 <MX_I2C3_Init+0x78>)
 8001854:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x307075B1;
 8001856:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <MX_I2C3_Init+0x74>)
 8001858:	4a1b      	ldr	r2, [pc, #108]	@ (80018c8 <MX_I2C3_Init+0x7c>)
 800185a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800185c:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <MX_I2C3_Init+0x74>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001862:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <MX_I2C3_Init+0x74>)
 8001864:	2201      	movs	r2, #1
 8001866:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001868:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <MX_I2C3_Init+0x74>)
 800186a:	2200      	movs	r2, #0
 800186c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800186e:	4b14      	ldr	r3, [pc, #80]	@ (80018c0 <MX_I2C3_Init+0x74>)
 8001870:	2200      	movs	r2, #0
 8001872:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001874:	4b12      	ldr	r3, [pc, #72]	@ (80018c0 <MX_I2C3_Init+0x74>)
 8001876:	2200      	movs	r2, #0
 8001878:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800187a:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <MX_I2C3_Init+0x74>)
 800187c:	2200      	movs	r2, #0
 800187e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001880:	4b0f      	ldr	r3, [pc, #60]	@ (80018c0 <MX_I2C3_Init+0x74>)
 8001882:	2200      	movs	r2, #0
 8001884:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001886:	480e      	ldr	r0, [pc, #56]	@ (80018c0 <MX_I2C3_Init+0x74>)
 8001888:	f007 fa72 	bl	8008d70 <HAL_I2C_Init>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001892:	f000 f9a5 	bl	8001be0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001896:	2100      	movs	r1, #0
 8001898:	4809      	ldr	r0, [pc, #36]	@ (80018c0 <MX_I2C3_Init+0x74>)
 800189a:	f008 fa0e 	bl	8009cba <HAL_I2CEx_ConfigAnalogFilter>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80018a4:	f000 f99c 	bl	8001be0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80018a8:	2100      	movs	r1, #0
 80018aa:	4805      	ldr	r0, [pc, #20]	@ (80018c0 <MX_I2C3_Init+0x74>)
 80018ac:	f008 fa50 	bl	8009d50 <HAL_I2CEx_ConfigDigitalFilter>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80018b6:	f000 f993 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	240005fc 	.word	0x240005fc
 80018c4:	40005c00 	.word	0x40005c00
 80018c8:	307075b1 	.word	0x307075b1

080018cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b0ba      	sub	sp, #232	@ 0xe8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018e4:	f107 0310 	add.w	r3, r7, #16
 80018e8:	22c0      	movs	r2, #192	@ 0xc0
 80018ea:	2100      	movs	r1, #0
 80018ec:	4618      	mov	r0, r3
 80018ee:	f013 ffb1 	bl	8015854 <memset>
  if(i2cHandle->Instance==I2C3)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a2f      	ldr	r2, [pc, #188]	@ (80019b4 <HAL_I2C_MspInit+0xe8>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d156      	bne.n	80019aa <HAL_I2C_MspInit+0xde>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80018fc:	f04f 0208 	mov.w	r2, #8
 8001900:	f04f 0300 	mov.w	r3, #0
 8001904:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001908:	2300      	movs	r3, #0
 800190a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800190e:	f107 0310 	add.w	r3, r7, #16
 8001912:	4618      	mov	r0, r3
 8001914:	f00a fb04 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800191e:	f000 f95f 	bl	8001be0 <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001922:	4b25      	ldr	r3, [pc, #148]	@ (80019b8 <HAL_I2C_MspInit+0xec>)
 8001924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001928:	4a23      	ldr	r2, [pc, #140]	@ (80019b8 <HAL_I2C_MspInit+0xec>)
 800192a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800192e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <HAL_I2C_MspInit+0xec>)
 8001934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PH7     ------> I2C3_SCL
    PH8     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001940:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001944:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001948:	2312      	movs	r3, #18
 800194a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001954:	2300      	movs	r3, #0
 8001956:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800195a:	2304      	movs	r3, #4
 800195c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001960:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001964:	4619      	mov	r1, r3
 8001966:	4815      	ldr	r0, [pc, #84]	@ (80019bc <HAL_I2C_MspInit+0xf0>)
 8001968:	f005 f9ec 	bl	8006d44 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800196c:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <HAL_I2C_MspInit+0xec>)
 800196e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001972:	4a11      	ldr	r2, [pc, #68]	@ (80019b8 <HAL_I2C_MspInit+0xec>)
 8001974:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001978:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800197c:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <HAL_I2C_MspInit+0xec>)
 800197e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001982:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	2048      	movs	r0, #72	@ 0x48
 8001990:	f002 fad5 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8001994:	2048      	movs	r0, #72	@ 0x48
 8001996:	f002 faec 	bl	8003f72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	2100      	movs	r1, #0
 800199e:	2049      	movs	r0, #73	@ 0x49
 80019a0:	f002 facd 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80019a4:	2049      	movs	r0, #73	@ 0x49
 80019a6:	f002 fae4 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80019aa:	bf00      	nop
 80019ac:	37e8      	adds	r7, #232	@ 0xe8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40005c00 	.word	0x40005c00
 80019b8:	58024400 	.word	0x58024400
 80019bc:	58021c00 	.word	0x58021c00

080019c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80019c4:	f000 f8e0 	bl	8001b88 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019c8:	f001 f8bc 	bl	8002b44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019cc:	f000 f824 	bl	8001a18 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80019d0:	f000 f8a2 	bl	8001b18 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019d4:	f7ff fcd8 	bl	8001388 <MX_GPIO_Init>
  MX_DMA_Init();
 80019d8:	f7ff fbca 	bl	8001170 <MX_DMA_Init>
  MX_FMC_Init();
 80019dc:	f7ff fbf8 	bl	80011d0 <MX_FMC_Init>
  MX_SAI1_Init();
 80019e0:	f000 f904 	bl	8001bec <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 80019e4:	f000 f9f0 	bl	8001dc8 <MX_SDMMC1_SD_Init>
  MX_UART5_Init();
 80019e8:	f000 fd1a 	bl	8002420 <MX_UART5_Init>
  MX_USB_OTG_FS_PCD_Init();
 80019ec:	f000 fe84 	bl	80026f8 <MX_USB_OTG_FS_PCD_Init>
  MX_USB_OTG_HS_HCD_Init();
 80019f0:	f000 feb4 	bl	800275c <MX_USB_OTG_HS_HCD_Init>
  MX_I2C3_Init();
 80019f4:	f7ff ff2a 	bl	800184c <MX_I2C3_Init>
  MX_SPI5_Init();
 80019f8:	f000 fa76 	bl	8001ee8 <MX_SPI5_Init>
  MX_ADC1_Init();
 80019fc:	f7fe ffbe 	bl	800097c <MX_ADC1_Init>
  MX_ADC3_Init();
 8001a00:	f7ff f8fc 	bl	8000bfc <MX_ADC3_Init>
  MX_TIM8_Init();
 8001a04:	f000 fbd2 	bl	80021ac <MX_TIM8_Init>
  MX_USART1_Init();
 8001a08:	f000 fd56 	bl	80024b8 <MX_USART1_Init>
  /* USER CODE BEGIN 2 */
  audio_init();
 8001a0c:	f7ff fb66 	bl	80010dc <audio_init>
  audio_start();
 8001a10:	f7ff fb74 	bl	80010fc <audio_start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <main+0x54>

08001a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b09c      	sub	sp, #112	@ 0x70
 8001a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a22:	224c      	movs	r2, #76	@ 0x4c
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f013 ff14 	bl	8015854 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	2220      	movs	r2, #32
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f013 ff0e 	bl	8015854 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001a38:	2002      	movs	r0, #2
 8001a3a:	f009 fa41 	bl	800aec0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001a3e:	2300      	movs	r3, #0
 8001a40:	603b      	str	r3, [r7, #0]
 8001a42:	4b33      	ldr	r3, [pc, #204]	@ (8001b10 <SystemClock_Config+0xf8>)
 8001a44:	699b      	ldr	r3, [r3, #24]
 8001a46:	4a32      	ldr	r2, [pc, #200]	@ (8001b10 <SystemClock_Config+0xf8>)
 8001a48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a4c:	6193      	str	r3, [r2, #24]
 8001a4e:	4b30      	ldr	r3, [pc, #192]	@ (8001b10 <SystemClock_Config+0xf8>)
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a56:	603b      	str	r3, [r7, #0]
 8001a58:	4b2e      	ldr	r3, [pc, #184]	@ (8001b14 <SystemClock_Config+0xfc>)
 8001a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a5c:	4a2d      	ldr	r2, [pc, #180]	@ (8001b14 <SystemClock_Config+0xfc>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001a64:	4b2b      	ldr	r3, [pc, #172]	@ (8001b14 <SystemClock_Config+0xfc>)
 8001a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	603b      	str	r3, [r7, #0]
 8001a6e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001a70:	bf00      	nop
 8001a72:	4b27      	ldr	r3, [pc, #156]	@ (8001b10 <SystemClock_Config+0xf8>)
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a7e:	d1f8      	bne.n	8001a72 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8001a80:	2323      	movs	r3, #35	@ 0x23
 8001a82:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a88:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a8e:	2340      	movs	r3, #64	@ 0x40
 8001a90:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001a92:	2301      	movs	r3, #1
 8001a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a96:	2302      	movs	r3, #2
 8001a98:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001a9e:	2305      	movs	r3, #5
 8001aa0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001aa2:	23c0      	movs	r3, #192	@ 0xc0
 8001aa4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001aaa:	2304      	movs	r3, #4
 8001aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001ab2:	2308      	movs	r3, #8
 8001ab4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f009 fa46 	bl	800af54 <HAL_RCC_OscConfig>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001ace:	f000 f887 	bl	8001be0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ad2:	233f      	movs	r3, #63	@ 0x3f
 8001ad4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001ade:	2308      	movs	r3, #8
 8001ae0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001ae2:	2340      	movs	r3, #64	@ 0x40
 8001ae4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001ae6:	2340      	movs	r3, #64	@ 0x40
 8001ae8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001aea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001aee:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001af0:	2340      	movs	r3, #64	@ 0x40
 8001af2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001af4:	1d3b      	adds	r3, r7, #4
 8001af6:	2104      	movs	r1, #4
 8001af8:	4618      	mov	r0, r3
 8001afa:	f009 fe85 	bl	800b808 <HAL_RCC_ClockConfig>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8001b04:	f000 f86c 	bl	8001be0 <Error_Handler>
  }
}
 8001b08:	bf00      	nop
 8001b0a:	3770      	adds	r7, #112	@ 0x70
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	58024800 	.word	0x58024800
 8001b14:	58000400 	.word	0x58000400

08001b18 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b0b0      	sub	sp, #192	@ 0xc0
 8001b1c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b1e:	463b      	mov	r3, r7
 8001b20:	22c0      	movs	r2, #192	@ 0xc0
 8001b22:	2100      	movs	r1, #0
 8001b24:	4618      	mov	r0, r3
 8001b26:	f013 fe95 	bl	8015854 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC|RCC_PERIPHCLK_SDMMC
 8001b2a:	4a16      	ldr	r2, [pc, #88]	@ (8001b84 <PeriphCommonClock_Config+0x6c>)
 8001b2c:	f04f 0300 	mov.w	r3, #0
 8001b30:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SPI5|RCC_PERIPHCLK_CKPER;
  PeriphClkInitStruct.PLL2.PLL2M = 5;
 8001b34:	2305      	movs	r3, #5
 8001b36:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 80;
 8001b38:	2350      	movs	r3, #80	@ 0x50
 8001b3a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8001b40:	2304      	movs	r3, #4
 8001b42:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 4;
 8001b44:	2304      	movs	r3, #4
 8001b46:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8001b48:	2380      	movs	r3, #128	@ 0x80
 8001b4a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8001b54:	2302      	movs	r3, #2
 8001b56:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8001b58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b5c:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	657b      	str	r3, [r7, #84]	@ 0x54
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 8001b62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b66:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b68:	463b      	mov	r3, r7
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f00a f9d8 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <PeriphCommonClock_Config+0x62>
  {
    Error_Handler();
 8001b76:	f000 f833 	bl	8001be0 <Error_Handler>
  }
}
 8001b7a:	bf00      	nop
 8001b7c:	37c0      	adds	r7, #192	@ 0xc0
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	81012000 	.word	0x81012000

08001b88 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001b8e:	463b      	mov	r3, r7
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001b9a:	f002 fa05 	bl	8003fa8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001baa:	231f      	movs	r3, #31
 8001bac:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001bae:	2387      	movs	r3, #135	@ 0x87
 8001bb0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001bca:	463b      	mov	r3, r7
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f002 fa23 	bl	8004018 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001bd2:	2004      	movs	r0, #4
 8001bd4:	f002 fa00 	bl	8003fd8 <HAL_MPU_Enable>

}
 8001bd8:	bf00      	nop
 8001bda:	3710      	adds	r7, #16
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001be4:	b672      	cpsid	i
}
 8001be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <Error_Handler+0x8>

08001bec <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8001bf0:	4b19      	ldr	r3, [pc, #100]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001bf2:	4a1a      	ldr	r2, [pc, #104]	@ (8001c5c <MX_SAI1_Init+0x70>)
 8001bf4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001bf6:	4b18      	ldr	r3, [pc, #96]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001bfc:	4b16      	ldr	r3, [pc, #88]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001c02:	4b15      	ldr	r3, [pc, #84]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_ENABLE;
 8001c08:	4b13      	ldr	r3, [pc, #76]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c0a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c0e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8001c10:	4b11      	ldr	r3, [pc, #68]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8001c16:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c1e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001c22:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001c24:	4b0c      	ldr	r3, [pc, #48]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001c30:	4b09      	ldr	r3, [pc, #36]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001c36:	4b08      	ldr	r3, [pc, #32]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2100      	movs	r1, #0
 8001c42:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <MX_SAI1_Init+0x6c>)
 8001c44:	f00c fe6a 	bl	800e91c <HAL_SAI_InitProtocol>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_SAI1_Init+0x66>
  {
    Error_Handler();
 8001c4e:	f7ff ffc7 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	24000650 	.word	0x24000650
 8001c5c:	40015804 	.word	0x40015804

08001c60 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b0ba      	sub	sp, #232	@ 0xe8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	22c0      	movs	r2, #192	@ 0xc0
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4618      	mov	r0, r3
 8001c72:	f013 fdef 	bl	8015854 <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a4d      	ldr	r2, [pc, #308]	@ (8001db0 <HAL_SAI_MspInit+0x150>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	f040 8092 	bne.w	8001da6 <HAL_SAI_MspInit+0x146>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001c82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c86:	f04f 0300 	mov.w	r3, #0
 8001c8a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 5;
 8001c8e:	2305      	movs	r3, #5
 8001c90:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 98;
 8001c92:	2362      	movs	r3, #98	@ 0x62
 8001c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 10;
 8001c96:	230a      	movs	r3, #10
 8001c98:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 10;
 8001c9a:	230a      	movs	r3, #10
 8001c9c:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 10;
 8001c9e:	230a      	movs	r3, #10
 8001ca0:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8001ca2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3FRACN = 2490;
 8001cac:	f640 13ba 	movw	r3, #2490	@ 0x9ba
 8001cb0:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cb6:	f107 0310 	add.w	r3, r7, #16
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f00a f930 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <HAL_SAI_MspInit+0x6a>
    {
      Error_Handler();
 8001cc6:	f7ff ff8b 	bl	8001be0 <Error_Handler>
    }

    if (SAI1_client == 0)
 8001cca:	4b3a      	ldr	r3, [pc, #232]	@ (8001db4 <HAL_SAI_MspInit+0x154>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d116      	bne.n	8001d00 <HAL_SAI_MspInit+0xa0>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001cd2:	4b39      	ldr	r3, [pc, #228]	@ (8001db8 <HAL_SAI_MspInit+0x158>)
 8001cd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cd8:	4a37      	ldr	r2, [pc, #220]	@ (8001db8 <HAL_SAI_MspInit+0x158>)
 8001cda:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ce2:	4b35      	ldr	r3, [pc, #212]	@ (8001db8 <HAL_SAI_MspInit+0x158>)
 8001ce4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ce8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	2057      	movs	r0, #87	@ 0x57
 8001cf6:	f002 f922 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8001cfa:	2057      	movs	r0, #87	@ 0x57
 8001cfc:	f002 f939 	bl	8003f72 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8001d00:	4b2c      	ldr	r3, [pc, #176]	@ (8001db4 <HAL_SAI_MspInit+0x154>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	3301      	adds	r3, #1
 8001d06:	4a2b      	ldr	r2, [pc, #172]	@ (8001db4 <HAL_SAI_MspInit+0x154>)
 8001d08:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001d0a:	2374      	movs	r3, #116	@ 0x74
 8001d0c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001d22:	2306      	movs	r3, #6
 8001d24:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d28:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4823      	ldr	r0, [pc, #140]	@ (8001dbc <HAL_SAI_MspInit+0x15c>)
 8001d30:	f005 f808 	bl	8006d44 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8001d34:	4b22      	ldr	r3, [pc, #136]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d36:	4a23      	ldr	r2, [pc, #140]	@ (8001dc4 <HAL_SAI_MspInit+0x164>)
 8001d38:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8001d3a:	4b21      	ldr	r3, [pc, #132]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d3c:	2257      	movs	r2, #87	@ 0x57
 8001d3e:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d40:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d42:	2240      	movs	r2, #64	@ 0x40
 8001d44:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d46:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d52:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d54:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d5a:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d5c:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d5e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d62:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001d64:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d6a:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001d6c:	4b14      	ldr	r3, [pc, #80]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d6e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001d72:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d74:	4b12      	ldr	r3, [pc, #72]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001d7a:	4811      	ldr	r0, [pc, #68]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d7c:	f002 f98c 	bl	8004098 <HAL_DMA_Init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_SAI_MspInit+0x12a>
    {
      Error_Handler();
 8001d86:	f7ff ff2b 	bl	8001be0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001d92:	4a0b      	ldr	r2, [pc, #44]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a09      	ldr	r2, [pc, #36]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001d9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001da0:	4a07      	ldr	r2, [pc, #28]	@ (8001dc0 <HAL_SAI_MspInit+0x160>)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8001da6:	bf00      	nop
 8001da8:	37e8      	adds	r7, #232	@ 0xe8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40015804 	.word	0x40015804
 8001db4:	24000760 	.word	0x24000760
 8001db8:	58024400 	.word	0x58024400
 8001dbc:	58021000 	.word	0x58021000
 8001dc0:	240006e8 	.word	0x240006e8
 8001dc4:	40020010 	.word	0x40020010

08001dc8 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e08 <MX_SDMMC1_SD_Init+0x40>)
 8001dce:	4a0f      	ldr	r2, [pc, #60]	@ (8001e0c <MX_SDMMC1_SD_Init+0x44>)
 8001dd0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e08 <MX_SDMMC1_SD_Init+0x40>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <MX_SDMMC1_SD_Init+0x40>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001dde:	4b0a      	ldr	r3, [pc, #40]	@ (8001e08 <MX_SDMMC1_SD_Init+0x40>)
 8001de0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001de4:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001de6:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <MX_SDMMC1_SD_Init+0x40>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8001dec:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <MX_SDMMC1_SD_Init+0x40>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8001df2:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <MX_SDMMC1_SD_Init+0x40>)
 8001df4:	f00d fdc0 	bl	800f978 <HAL_SD_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8001dfe:	f7ff feef 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	24000764 	.word	0x24000764
 8001e0c:	52007000 	.word	0x52007000

08001e10 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	@ 0x28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ed8 <HAL_SD_MspInit+0xc8>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d14d      	bne.n	8001ece <HAL_SD_MspInit+0xbe>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001e32:	4b2a      	ldr	r3, [pc, #168]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e34:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e38:	4a28      	ldr	r2, [pc, #160]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e3e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001e42:	4b26      	ldr	r3, [pc, #152]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e44:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e50:	4b22      	ldr	r3, [pc, #136]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e56:	4a21      	ldr	r2, [pc, #132]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e58:	f043 0304 	orr.w	r3, r3, #4
 8001e5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e60:	4b1e      	ldr	r3, [pc, #120]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e66:	f003 0304 	and.w	r3, r3, #4
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e74:	4a19      	ldr	r2, [pc, #100]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e76:	f043 0308 	orr.w	r3, r3, #8
 8001e7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e7e:	4b17      	ldr	r3, [pc, #92]	@ (8001edc <HAL_SD_MspInit+0xcc>)
 8001e80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001e8c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001e90:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e92:	2302      	movs	r3, #2
 8001e94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001e9e:	230c      	movs	r3, #12
 8001ea0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea2:	f107 0314 	add.w	r3, r7, #20
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	480d      	ldr	r0, [pc, #52]	@ (8001ee0 <HAL_SD_MspInit+0xd0>)
 8001eaa:	f004 ff4b 	bl	8006d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001eae:	2304      	movs	r3, #4
 8001eb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001ebe:	230c      	movs	r3, #12
 8001ec0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ec2:	f107 0314 	add.w	r3, r7, #20
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4806      	ldr	r0, [pc, #24]	@ (8001ee4 <HAL_SD_MspInit+0xd4>)
 8001eca:	f004 ff3b 	bl	8006d44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001ece:	bf00      	nop
 8001ed0:	3728      	adds	r7, #40	@ 0x28
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	52007000 	.word	0x52007000
 8001edc:	58024400 	.word	0x58024400
 8001ee0:	58020800 	.word	0x58020800
 8001ee4:	58020c00 	.word	0x58020c00

08001ee8 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001eec:	4b27      	ldr	r3, [pc, #156]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001eee:	4a28      	ldr	r2, [pc, #160]	@ (8001f90 <MX_SPI5_Init+0xa8>)
 8001ef0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001ef2:	4b26      	ldr	r3, [pc, #152]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001ef4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001ef8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001efa:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f00:	4b22      	ldr	r3, [pc, #136]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f02:	2207      	movs	r2, #7
 8001f04:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f06:	4b21      	ldr	r3, [pc, #132]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f12:	4b1e      	ldr	r3, [pc, #120]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f14:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001f18:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f1c:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8001f20:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f22:	4b1a      	ldr	r3, [pc, #104]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f28:	4b18      	ldr	r3, [pc, #96]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f2e:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8001f34:	4b15      	ldr	r3, [pc, #84]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f3c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f40:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f42:	4b12      	ldr	r3, [pc, #72]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f48:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f54:	4b0d      	ldr	r3, [pc, #52]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001f66:	4b09      	ldr	r3, [pc, #36]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001f6c:	4b07      	ldr	r3, [pc, #28]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001f72:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f78:	4804      	ldr	r0, [pc, #16]	@ (8001f8c <MX_SPI5_Init+0xa4>)
 8001f7a:	f00e fda7 	bl	8010acc <HAL_SPI_Init>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8001f84:	f7ff fe2c 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	240007e0 	.word	0x240007e0
 8001f90:	40015000 	.word	0x40015000

08001f94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	@ 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a23      	ldr	r2, [pc, #140]	@ (8002040 <HAL_SPI_MspInit+0xac>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d13f      	bne.n	8002036 <HAL_SPI_MspInit+0xa2>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001fb6:	4b23      	ldr	r3, [pc, #140]	@ (8002044 <HAL_SPI_MspInit+0xb0>)
 8001fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fbc:	4a21      	ldr	r2, [pc, #132]	@ (8002044 <HAL_SPI_MspInit+0xb0>)
 8001fbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001fc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <HAL_SPI_MspInit+0xb0>)
 8001fc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002044 <HAL_SPI_MspInit+0xb0>)
 8001fd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fda:	4a1a      	ldr	r2, [pc, #104]	@ (8002044 <HAL_SPI_MspInit+0xb0>)
 8001fdc:	f043 0320 	orr.w	r3, r3, #32
 8001fe0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fe4:	4b17      	ldr	r3, [pc, #92]	@ (8002044 <HAL_SPI_MspInit+0xb0>)
 8001fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fea:	f003 0320 	and.w	r3, r3, #32
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001ff2:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002000:	2303      	movs	r3, #3
 8002002:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002004:	2305      	movs	r3, #5
 8002006:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	4619      	mov	r1, r3
 800200e:	480e      	ldr	r0, [pc, #56]	@ (8002048 <HAL_SPI_MspInit+0xb4>)
 8002010:	f004 fe98 	bl	8006d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002014:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201a:	2302      	movs	r3, #2
 800201c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201e:	2300      	movs	r3, #0
 8002020:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002026:	2305      	movs	r3, #5
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	4619      	mov	r1, r3
 8002030:	4805      	ldr	r0, [pc, #20]	@ (8002048 <HAL_SPI_MspInit+0xb4>)
 8002032:	f004 fe87 	bl	8006d44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8002036:	bf00      	nop
 8002038:	3728      	adds	r7, #40	@ 0x28
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40015000 	.word	0x40015000
 8002044:	58024400 	.word	0x58024400
 8002048:	58021400 	.word	0x58021400

0800204c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002052:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <HAL_MspInit+0x30>)
 8002054:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002058:	4a08      	ldr	r2, [pc, #32]	@ (800207c <HAL_MspInit+0x30>)
 800205a:	f043 0302 	orr.w	r3, r3, #2
 800205e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <HAL_MspInit+0x30>)
 8002064:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	607b      	str	r3, [r7, #4]
 800206e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	58024400 	.word	0x58024400

08002080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <NMI_Handler+0x4>

08002088 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <HardFault_Handler+0x4>

08002090 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002094:	bf00      	nop
 8002096:	e7fd      	b.n	8002094 <MemManage_Handler+0x4>

08002098 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800209c:	bf00      	nop
 800209e:	e7fd      	b.n	800209c <BusFault_Handler+0x4>

080020a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020a4:	bf00      	nop
 80020a6:	e7fd      	b.n	80020a4 <UsageFault_Handler+0x4>

080020a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020b6:	b480      	push	{r7}
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020d6:	f000 fda7 	bl	8002c28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}

080020de <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC1_A_Pin);
 80020e2:	2001      	movs	r0, #1
 80020e4:	f004 fff7 	bl	80070d6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80020e8:	bf00      	nop
 80020ea:	bd80      	pop	{r7, pc}

080020ec <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80020f0:	4802      	ldr	r0, [pc, #8]	@ (80020fc <DMA1_Stream0_IRQHandler+0x10>)
 80020f2:	f003 fafb 	bl	80056ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	240006e8 	.word	0x240006e8

08002100 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002104:	4802      	ldr	r0, [pc, #8]	@ (8002110 <DMA1_Stream2_IRQHandler+0x10>)
 8002106:	f003 faf1 	bl	80056ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	24000144 	.word	0x24000144

08002114 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 8002118:	4802      	ldr	r0, [pc, #8]	@ (8002124 <DMA1_Stream3_IRQHandler+0x10>)
 800211a:	f003 fae7 	bl	80056ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	240008b4 	.word	0x240008b4

08002128 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC2_A_Pin);
 800212c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002130:	f004 ffd1 	bl	80070d6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC3_B_Pin);
 8002134:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002138:	f004 ffcd 	bl	80070d6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC4_A_Pin);
 800213c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002140:	f004 ffc9 	bl	80070d6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002144:	bf00      	nop
 8002146:	bd80      	pop	{r7, pc}

08002148 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 800214c:	4802      	ldr	r0, [pc, #8]	@ (8002158 <I2C3_EV_IRQHandler+0x10>)
 800214e:	f006 feab 	bl	8008ea8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	240005fc 	.word	0x240005fc

0800215c <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8002160:	4802      	ldr	r0, [pc, #8]	@ (800216c <I2C3_ER_IRQHandler+0x10>)
 8002162:	f006 febb 	bl	8008edc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	240005fc 	.word	0x240005fc

08002170 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002174:	4802      	ldr	r0, [pc, #8]	@ (8002180 <OTG_HS_IRQHandler+0x10>)
 8002176:	f005 f830 	bl	80071da <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	24000f04 	.word	0x24000f04

08002184 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8002188:	4802      	ldr	r0, [pc, #8]	@ (8002194 <SAI1_IRQHandler+0x10>)
 800218a:	f00c ffe9 	bl	800f160 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	24000650 	.word	0x24000650

08002198 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800219c:	4802      	ldr	r0, [pc, #8]	@ (80021a8 <OTG_FS_IRQHandler+0x10>)
 800219e:	f007 ff2f 	bl	800a000 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	24000a20 	.word	0x24000a20

080021ac <MX_TIM8_Init>:
TIM_HandleTypeDef htim8;
DMA_HandleTypeDef hdma_tim8_ch2;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b09a      	sub	sp, #104	@ 0x68
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021b2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	609a      	str	r2, [r3, #8]
 80021be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
 80021dc:	615a      	str	r2, [r3, #20]
 80021de:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	222c      	movs	r2, #44	@ 0x2c
 80021e4:	2100      	movs	r1, #0
 80021e6:	4618      	mov	r0, r3
 80021e8:	f013 fb34 	bl	8015854 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80021ec:	4b43      	ldr	r3, [pc, #268]	@ (80022fc <MX_TIM8_Init+0x150>)
 80021ee:	4a44      	ldr	r2, [pc, #272]	@ (8002300 <MX_TIM8_Init+0x154>)
 80021f0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80021f2:	4b42      	ldr	r3, [pc, #264]	@ (80022fc <MX_TIM8_Init+0x150>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f8:	4b40      	ldr	r3, [pc, #256]	@ (80022fc <MX_TIM8_Init+0x150>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 249;
 80021fe:	4b3f      	ldr	r3, [pc, #252]	@ (80022fc <MX_TIM8_Init+0x150>)
 8002200:	22f9      	movs	r2, #249	@ 0xf9
 8002202:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002204:	4b3d      	ldr	r3, [pc, #244]	@ (80022fc <MX_TIM8_Init+0x150>)
 8002206:	2200      	movs	r2, #0
 8002208:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800220a:	4b3c      	ldr	r3, [pc, #240]	@ (80022fc <MX_TIM8_Init+0x150>)
 800220c:	2200      	movs	r2, #0
 800220e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002210:	4b3a      	ldr	r3, [pc, #232]	@ (80022fc <MX_TIM8_Init+0x150>)
 8002212:	2280      	movs	r2, #128	@ 0x80
 8002214:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002216:	4839      	ldr	r0, [pc, #228]	@ (80022fc <MX_TIM8_Init+0x150>)
 8002218:	f00e fd97 	bl	8010d4a <HAL_TIM_Base_Init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002222:	f7ff fcdd 	bl	8001be0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002226:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800222a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800222c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002230:	4619      	mov	r1, r3
 8002232:	4832      	ldr	r0, [pc, #200]	@ (80022fc <MX_TIM8_Init+0x150>)
 8002234:	f00e ff56 	bl	80110e4 <HAL_TIM_ConfigClockSource>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800223e:	f7ff fccf 	bl	8001be0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002242:	482e      	ldr	r0, [pc, #184]	@ (80022fc <MX_TIM8_Init+0x150>)
 8002244:	f00e fdd8 	bl	8010df8 <HAL_TIM_PWM_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800224e:	f7ff fcc7 	bl	8001be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002252:	2300      	movs	r3, #0
 8002254:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002256:	2300      	movs	r3, #0
 8002258:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800225a:	2300      	movs	r3, #0
 800225c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800225e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002262:	4619      	mov	r1, r3
 8002264:	4825      	ldr	r0, [pc, #148]	@ (80022fc <MX_TIM8_Init+0x150>)
 8002266:	f00f fc49 	bl	8011afc <HAL_TIMEx_MasterConfigSynchronization>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8002270:	f7ff fcb6 	bl	8001be0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002274:	2360      	movs	r3, #96	@ 0x60
 8002276:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800227c:	2300      	movs	r3, #0
 800227e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002280:	2300      	movs	r3, #0
 8002282:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002284:	2300      	movs	r3, #0
 8002286:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002288:	2300      	movs	r3, #0
 800228a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800228c:	2300      	movs	r3, #0
 800228e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002290:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002294:	2204      	movs	r2, #4
 8002296:	4619      	mov	r1, r3
 8002298:	4818      	ldr	r0, [pc, #96]	@ (80022fc <MX_TIM8_Init+0x150>)
 800229a:	f00e fe0f 	bl	8010ebc <HAL_TIM_PWM_ConfigChannel>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 80022a4:	f7ff fc9c 	bl	8001be0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80022a8:	2300      	movs	r3, #0
 80022aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80022bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80022c6:	2300      	movs	r3, #0
 80022c8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80022ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022d4:	2300      	movs	r3, #0
 80022d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80022d8:	1d3b      	adds	r3, r7, #4
 80022da:	4619      	mov	r1, r3
 80022dc:	4807      	ldr	r0, [pc, #28]	@ (80022fc <MX_TIM8_Init+0x150>)
 80022de:	f00f fc9b 	bl	8011c18 <HAL_TIMEx_ConfigBreakDeadTime>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 80022e8:	f7ff fc7a 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80022ec:	4803      	ldr	r0, [pc, #12]	@ (80022fc <MX_TIM8_Init+0x150>)
 80022ee:	f000 f85d 	bl	80023ac <HAL_TIM_MspPostInit>

}
 80022f2:	bf00      	nop
 80022f4:	3768      	adds	r7, #104	@ 0x68
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	24000868 	.word	0x24000868
 8002300:	40010400 	.word	0x40010400

08002304 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a22      	ldr	r2, [pc, #136]	@ (800239c <HAL_TIM_Base_MspInit+0x98>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d13e      	bne.n	8002394 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002316:	4b22      	ldr	r3, [pc, #136]	@ (80023a0 <HAL_TIM_Base_MspInit+0x9c>)
 8002318:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800231c:	4a20      	ldr	r2, [pc, #128]	@ (80023a0 <HAL_TIM_Base_MspInit+0x9c>)
 800231e:	f043 0302 	orr.w	r3, r3, #2
 8002322:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002326:	4b1e      	ldr	r3, [pc, #120]	@ (80023a0 <HAL_TIM_Base_MspInit+0x9c>)
 8002328:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 DMA Init */
    /* TIM8_CH2 Init */
    hdma_tim8_ch2.Instance = DMA1_Stream3;
 8002334:	4b1b      	ldr	r3, [pc, #108]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 8002336:	4a1c      	ldr	r2, [pc, #112]	@ (80023a8 <HAL_TIM_Base_MspInit+0xa4>)
 8002338:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Request = DMA_REQUEST_TIM8_CH2;
 800233a:	4b1a      	ldr	r3, [pc, #104]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 800233c:	2230      	movs	r2, #48	@ 0x30
 800233e:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002340:	4b18      	ldr	r3, [pc, #96]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 8002342:	2240      	movs	r2, #64	@ 0x40
 8002344:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002346:	4b17      	ldr	r3, [pc, #92]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 8002348:	2200      	movs	r2, #0
 800234a:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800234c:	4b15      	ldr	r3, [pc, #84]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 800234e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002352:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002354:	4b13      	ldr	r3, [pc, #76]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 8002356:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800235a:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800235c:	4b11      	ldr	r3, [pc, #68]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 800235e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002362:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_NORMAL;
 8002364:	4b0f      	ldr	r3, [pc, #60]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 8002366:	2200      	movs	r2, #0
 8002368:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_MEDIUM;
 800236a:	4b0e      	ldr	r3, [pc, #56]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 800236c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002370:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002372:	4b0c      	ldr	r3, [pc, #48]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 8002374:	2200      	movs	r2, #0
 8002376:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 8002378:	480a      	ldr	r0, [pc, #40]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 800237a:	f001 fe8d 	bl	8004098 <HAL_DMA_Init>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002384:	f7ff fc2c 	bl	8001be0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a06      	ldr	r2, [pc, #24]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 800238c:	629a      	str	r2, [r3, #40]	@ 0x28
 800238e:	4a05      	ldr	r2, [pc, #20]	@ (80023a4 <HAL_TIM_Base_MspInit+0xa0>)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40010400 	.word	0x40010400
 80023a0:	58024400 	.word	0x58024400
 80023a4:	240008b4 	.word	0x240008b4
 80023a8:	40020058 	.word	0x40020058

080023ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 030c 	add.w	r3, r7, #12
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a12      	ldr	r2, [pc, #72]	@ (8002414 <HAL_TIM_MspPostInit+0x68>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d11e      	bne.n	800240c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ce:	4b12      	ldr	r3, [pc, #72]	@ (8002418 <HAL_TIM_MspPostInit+0x6c>)
 80023d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023d4:	4a10      	ldr	r2, [pc, #64]	@ (8002418 <HAL_TIM_MspPostInit+0x6c>)
 80023d6:	f043 0304 	orr.w	r3, r3, #4
 80023da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023de:	4b0e      	ldr	r3, [pc, #56]	@ (8002418 <HAL_TIM_MspPostInit+0x6c>)
 80023e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023ec:	2380      	movs	r3, #128	@ 0x80
 80023ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f0:	2302      	movs	r3, #2
 80023f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f8:	2303      	movs	r3, #3
 80023fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80023fc:	2303      	movs	r3, #3
 80023fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002400:	f107 030c 	add.w	r3, r7, #12
 8002404:	4619      	mov	r1, r3
 8002406:	4805      	ldr	r0, [pc, #20]	@ (800241c <HAL_TIM_MspPostInit+0x70>)
 8002408:	f004 fc9c 	bl	8006d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800240c:	bf00      	nop
 800240e:	3720      	adds	r7, #32
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40010400 	.word	0x40010400
 8002418:	58024400 	.word	0x58024400
 800241c:	58020800 	.word	0x58020800

08002420 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
USART_HandleTypeDef husart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002424:	4b22      	ldr	r3, [pc, #136]	@ (80024b0 <MX_UART5_Init+0x90>)
 8002426:	4a23      	ldr	r2, [pc, #140]	@ (80024b4 <MX_UART5_Init+0x94>)
 8002428:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800242a:	4b21      	ldr	r3, [pc, #132]	@ (80024b0 <MX_UART5_Init+0x90>)
 800242c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002430:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002432:	4b1f      	ldr	r3, [pc, #124]	@ (80024b0 <MX_UART5_Init+0x90>)
 8002434:	2200      	movs	r2, #0
 8002436:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002438:	4b1d      	ldr	r3, [pc, #116]	@ (80024b0 <MX_UART5_Init+0x90>)
 800243a:	2200      	movs	r2, #0
 800243c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800243e:	4b1c      	ldr	r3, [pc, #112]	@ (80024b0 <MX_UART5_Init+0x90>)
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002444:	4b1a      	ldr	r3, [pc, #104]	@ (80024b0 <MX_UART5_Init+0x90>)
 8002446:	220c      	movs	r2, #12
 8002448:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800244a:	4b19      	ldr	r3, [pc, #100]	@ (80024b0 <MX_UART5_Init+0x90>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002450:	4b17      	ldr	r3, [pc, #92]	@ (80024b0 <MX_UART5_Init+0x90>)
 8002452:	2200      	movs	r2, #0
 8002454:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002456:	4b16      	ldr	r3, [pc, #88]	@ (80024b0 <MX_UART5_Init+0x90>)
 8002458:	2200      	movs	r2, #0
 800245a:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800245c:	4b14      	ldr	r3, [pc, #80]	@ (80024b0 <MX_UART5_Init+0x90>)
 800245e:	2200      	movs	r2, #0
 8002460:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002462:	4b13      	ldr	r3, [pc, #76]	@ (80024b0 <MX_UART5_Init+0x90>)
 8002464:	2200      	movs	r2, #0
 8002466:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002468:	4811      	ldr	r0, [pc, #68]	@ (80024b0 <MX_UART5_Init+0x90>)
 800246a:	f00f fc53 	bl	8011d14 <HAL_UART_Init>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8002474:	f7ff fbb4 	bl	8001be0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002478:	2100      	movs	r1, #0
 800247a:	480d      	ldr	r0, [pc, #52]	@ (80024b0 <MX_UART5_Init+0x90>)
 800247c:	f010 fc5b 	bl	8012d36 <HAL_UARTEx_SetTxFifoThreshold>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8002486:	f7ff fbab 	bl	8001be0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800248a:	2100      	movs	r1, #0
 800248c:	4808      	ldr	r0, [pc, #32]	@ (80024b0 <MX_UART5_Init+0x90>)
 800248e:	f010 fc90 	bl	8012db2 <HAL_UARTEx_SetRxFifoThreshold>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8002498:	f7ff fba2 	bl	8001be0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800249c:	4804      	ldr	r0, [pc, #16]	@ (80024b0 <MX_UART5_Init+0x90>)
 800249e:	f010 fc11 	bl	8012cc4 <HAL_UARTEx_DisableFifoMode>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 80024a8:	f7ff fb9a 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	2400092c 	.word	0x2400092c
 80024b4:	40005000 	.word	0x40005000

080024b8 <MX_USART1_Init>:
/* USART1 init function */
void MX_USART1_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 80024bc:	4b22      	ldr	r3, [pc, #136]	@ (8002548 <MX_USART1_Init+0x90>)
 80024be:	4a23      	ldr	r2, [pc, #140]	@ (800254c <MX_USART1_Init+0x94>)
 80024c0:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 80024c2:	4b21      	ldr	r3, [pc, #132]	@ (8002548 <MX_USART1_Init+0x90>)
 80024c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024c8:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 80024ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002548 <MX_USART1_Init+0x90>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 80024d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002548 <MX_USART1_Init+0x90>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 80024d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002548 <MX_USART1_Init+0x90>)
 80024d8:	2200      	movs	r2, #0
 80024da:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 80024dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002548 <MX_USART1_Init+0x90>)
 80024de:	220c      	movs	r2, #12
 80024e0:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 80024e2:	4b19      	ldr	r3, [pc, #100]	@ (8002548 <MX_USART1_Init+0x90>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 80024e8:	4b17      	ldr	r3, [pc, #92]	@ (8002548 <MX_USART1_Init+0x90>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80024ee:	4b16      	ldr	r3, [pc, #88]	@ (8002548 <MX_USART1_Init+0x90>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	621a      	str	r2, [r3, #32]
  husart1.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 80024f4:	4b14      	ldr	r3, [pc, #80]	@ (8002548 <MX_USART1_Init+0x90>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	625a      	str	r2, [r3, #36]	@ 0x24
  husart1.SlaveMode = USART_SLAVEMODE_DISABLE;
 80024fa:	4b13      	ldr	r3, [pc, #76]	@ (8002548 <MX_USART1_Init+0x90>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8002500:	4811      	ldr	r0, [pc, #68]	@ (8002548 <MX_USART1_Init+0x90>)
 8002502:	f010 fce3 	bl	8012ecc <HAL_USART_Init>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_USART1_Init+0x58>
  {
    Error_Handler();
 800250c:	f7ff fb68 	bl	8001be0 <Error_Handler>
  }
  if (HAL_USARTEx_SetTxFifoThreshold(&husart1, USART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002510:	2100      	movs	r1, #0
 8002512:	480d      	ldr	r0, [pc, #52]	@ (8002548 <MX_USART1_Init+0x90>)
 8002514:	f011 fac6 	bl	8013aa4 <HAL_USARTEx_SetTxFifoThreshold>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <MX_USART1_Init+0x6a>
  {
    Error_Handler();
 800251e:	f7ff fb5f 	bl	8001be0 <Error_Handler>
  }
  if (HAL_USARTEx_SetRxFifoThreshold(&husart1, USART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002522:	2100      	movs	r1, #0
 8002524:	4808      	ldr	r0, [pc, #32]	@ (8002548 <MX_USART1_Init+0x90>)
 8002526:	f011 fafb 	bl	8013b20 <HAL_USARTEx_SetRxFifoThreshold>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_USART1_Init+0x7c>
  {
    Error_Handler();
 8002530:	f7ff fb56 	bl	8001be0 <Error_Handler>
  }
  if (HAL_USARTEx_DisableFifoMode(&husart1) != HAL_OK)
 8002534:	4804      	ldr	r0, [pc, #16]	@ (8002548 <MX_USART1_Init+0x90>)
 8002536:	f011 fa7c 	bl	8013a32 <HAL_USARTEx_DisableFifoMode>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <MX_USART1_Init+0x8c>
  {
    Error_Handler();
 8002540:	f7ff fb4e 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002544:	bf00      	nop
 8002546:	bd80      	pop	{r7, pc}
 8002548:	240009c0 	.word	0x240009c0
 800254c:	40011000 	.word	0x40011000

08002550 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b0ba      	sub	sp, #232	@ 0xe8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002558:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002568:	f107 0310 	add.w	r3, r7, #16
 800256c:	22c0      	movs	r2, #192	@ 0xc0
 800256e:	2100      	movs	r1, #0
 8002570:	4618      	mov	r0, r3
 8002572:	f013 f96f 	bl	8015854 <memset>
  if(uartHandle->Instance==UART5)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a27      	ldr	r2, [pc, #156]	@ (8002618 <HAL_UART_MspInit+0xc8>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d146      	bne.n	800260e <HAL_UART_MspInit+0xbe>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002580:	f04f 0202 	mov.w	r2, #2
 8002584:	f04f 0300 	mov.w	r3, #0
 8002588:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800258c:	2300      	movs	r3, #0
 800258e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002592:	f107 0310 	add.w	r3, r7, #16
 8002596:	4618      	mov	r0, r3
 8002598:	f009 fcc2 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80025a2:	f7ff fb1d 	bl	8001be0 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80025a6:	4b1d      	ldr	r3, [pc, #116]	@ (800261c <HAL_UART_MspInit+0xcc>)
 80025a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025ac:	4a1b      	ldr	r2, [pc, #108]	@ (800261c <HAL_UART_MspInit+0xcc>)
 80025ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025b2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80025b6:	4b19      	ldr	r3, [pc, #100]	@ (800261c <HAL_UART_MspInit+0xcc>)
 80025b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025c0:	60fb      	str	r3, [r7, #12]
 80025c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c4:	4b15      	ldr	r3, [pc, #84]	@ (800261c <HAL_UART_MspInit+0xcc>)
 80025c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025ca:	4a14      	ldr	r2, [pc, #80]	@ (800261c <HAL_UART_MspInit+0xcc>)
 80025cc:	f043 0302 	orr.w	r3, r3, #2
 80025d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025d4:	4b11      	ldr	r3, [pc, #68]	@ (800261c <HAL_UART_MspInit+0xcc>)
 80025d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80025e2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80025e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ea:	2302      	movs	r3, #2
 80025ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	2300      	movs	r3, #0
 80025f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 80025fc:	230e      	movs	r3, #14
 80025fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002606:	4619      	mov	r1, r3
 8002608:	4805      	ldr	r0, [pc, #20]	@ (8002620 <HAL_UART_MspInit+0xd0>)
 800260a:	f004 fb9b 	bl	8006d44 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 800260e:	bf00      	nop
 8002610:	37e8      	adds	r7, #232	@ 0xe8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	40005000 	.word	0x40005000
 800261c:	58024400 	.word	0x58024400
 8002620:	58020400 	.word	0x58020400

08002624 <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* usartHandle)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b0ba      	sub	sp, #232	@ 0xe8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800262c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
 800263a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800263c:	f107 0310 	add.w	r3, r7, #16
 8002640:	22c0      	movs	r2, #192	@ 0xc0
 8002642:	2100      	movs	r1, #0
 8002644:	4618      	mov	r0, r3
 8002646:	f013 f905 	bl	8015854 <memset>
  if(usartHandle->Instance==USART1)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a27      	ldr	r2, [pc, #156]	@ (80026ec <HAL_USART_MspInit+0xc8>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d146      	bne.n	80026e2 <HAL_USART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002654:	f04f 0201 	mov.w	r2, #1
 8002658:	f04f 0300 	mov.w	r3, #0
 800265c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002660:	2300      	movs	r3, #0
 8002662:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002666:	f107 0310 	add.w	r3, r7, #16
 800266a:	4618      	mov	r0, r3
 800266c:	f009 fc58 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_USART_MspInit+0x56>
    {
      Error_Handler();
 8002676:	f7ff fab3 	bl	8001be0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800267a:	4b1d      	ldr	r3, [pc, #116]	@ (80026f0 <HAL_USART_MspInit+0xcc>)
 800267c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002680:	4a1b      	ldr	r2, [pc, #108]	@ (80026f0 <HAL_USART_MspInit+0xcc>)
 8002682:	f043 0310 	orr.w	r3, r3, #16
 8002686:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800268a:	4b19      	ldr	r3, [pc, #100]	@ (80026f0 <HAL_USART_MspInit+0xcc>)
 800268c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002698:	4b15      	ldr	r3, [pc, #84]	@ (80026f0 <HAL_USART_MspInit+0xcc>)
 800269a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800269e:	4a14      	ldr	r2, [pc, #80]	@ (80026f0 <HAL_USART_MspInit+0xcc>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <HAL_USART_MspInit+0xcc>)
 80026aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	60bb      	str	r3, [r7, #8]
 80026b4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80026b6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80026ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026be:	2302      	movs	r3, #2
 80026c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ca:	2300      	movs	r3, #0
 80026cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026d0:	2307      	movs	r3, #7
 80026d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026da:	4619      	mov	r1, r3
 80026dc:	4805      	ldr	r0, [pc, #20]	@ (80026f4 <HAL_USART_MspInit+0xd0>)
 80026de:	f004 fb31 	bl	8006d44 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80026e2:	bf00      	nop
 80026e4:	37e8      	adds	r7, #232	@ 0xe8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40011000 	.word	0x40011000
 80026f0:	58024400 	.word	0x58024400
 80026f4:	58020000 	.word	0x58020000

080026f8 <MX_USB_OTG_FS_PCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_HS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80026fc:	4b15      	ldr	r3, [pc, #84]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80026fe:	4a16      	ldr	r2, [pc, #88]	@ (8002758 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8002700:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8002702:	4b14      	ldr	r3, [pc, #80]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002704:	2209      	movs	r2, #9
 8002706:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002708:	4b12      	ldr	r3, [pc, #72]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800270a:	2202      	movs	r2, #2
 800270c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800270e:	4b11      	ldr	r3, [pc, #68]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002710:	2200      	movs	r2, #0
 8002712:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002714:	4b0f      	ldr	r3, [pc, #60]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002716:	2202      	movs	r2, #2
 8002718:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800271a:	4b0e      	ldr	r3, [pc, #56]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800271c:	2200      	movs	r2, #0
 800271e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002720:	4b0c      	ldr	r3, [pc, #48]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002722:	2200      	movs	r2, #0
 8002724:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002726:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002728:	2200      	movs	r2, #0
 800272a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800272c:	4b09      	ldr	r3, [pc, #36]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800272e:	2200      	movs	r2, #0
 8002730:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8002732:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002734:	2200      	movs	r2, #0
 8002736:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002738:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800273a:	2200      	movs	r2, #0
 800273c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800273e:	4805      	ldr	r0, [pc, #20]	@ (8002754 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002740:	f007 fb52 	bl	8009de8 <HAL_PCD_Init>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800274a:	f7ff fa49 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800274e:	bf00      	nop
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	24000a20 	.word	0x24000a20
 8002758:	40080000 	.word	0x40080000

0800275c <MX_USB_OTG_HS_HCD_Init>:
/* USB_OTG_HS init function */

void MX_USB_OTG_HS_HCD_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8002760:	4b10      	ldr	r3, [pc, #64]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8002762:	4a11      	ldr	r2, [pc, #68]	@ (80027a8 <MX_USB_OTG_HS_HCD_Init+0x4c>)
 8002764:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 8002766:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8002768:	2210      	movs	r2, #16
 800276a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800276c:	4b0d      	ldr	r3, [pc, #52]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 800276e:	2201      	movs	r2, #1
 8002770:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8002772:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8002774:	2200      	movs	r2, #0
 8002776:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8002778:	4b0a      	ldr	r3, [pc, #40]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 800277a:	2202      	movs	r2, #2
 800277c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800277e:	4b09      	ldr	r3, [pc, #36]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8002780:	2200      	movs	r2, #0
 8002782:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8002784:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8002786:	2200      	movs	r2, #0
 8002788:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800278a:	4b06      	ldr	r3, [pc, #24]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 800278c:	2200      	movs	r2, #0
 800278e:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8002790:	4804      	ldr	r0, [pc, #16]	@ (80027a4 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8002792:	f004 fcc5 	bl	8007120 <HAL_HCD_Init>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <MX_USB_OTG_HS_HCD_Init+0x44>
  {
    Error_Handler();
 800279c:	f7ff fa20 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 80027a0:	bf00      	nop
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	24000f04 	.word	0x24000f04
 80027a8:	40040000 	.word	0x40040000

080027ac <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b0ba      	sub	sp, #232	@ 0xe8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	605a      	str	r2, [r3, #4]
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	60da      	str	r2, [r3, #12]
 80027c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027c4:	f107 0310 	add.w	r3, r7, #16
 80027c8:	22c0      	movs	r2, #192	@ 0xc0
 80027ca:	2100      	movs	r1, #0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f013 f841 	bl	8015854 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a2c      	ldr	r2, [pc, #176]	@ (8002888 <HAL_PCD_MspInit+0xdc>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d151      	bne.n	8002880 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80027dc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80027e8:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80027ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	4618      	mov	r0, r3
 80027f6:	f009 fb93 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8002800:	f7ff f9ee 	bl	8001be0 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8002804:	f008 fb96 	bl	800af34 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002808:	4b20      	ldr	r3, [pc, #128]	@ (800288c <HAL_PCD_MspInit+0xe0>)
 800280a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800280e:	4a1f      	ldr	r2, [pc, #124]	@ (800288c <HAL_PCD_MspInit+0xe0>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002818:	4b1c      	ldr	r3, [pc, #112]	@ (800288c <HAL_PCD_MspInit+0xe0>)
 800281a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002826:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800282a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282e:	2302      	movs	r3, #2
 8002830:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283a:	2300      	movs	r3, #0
 800283c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8002840:	230a      	movs	r3, #10
 8002842:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002846:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800284a:	4619      	mov	r1, r3
 800284c:	4810      	ldr	r0, [pc, #64]	@ (8002890 <HAL_PCD_MspInit+0xe4>)
 800284e:	f004 fa79 	bl	8006d44 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002852:	4b0e      	ldr	r3, [pc, #56]	@ (800288c <HAL_PCD_MspInit+0xe0>)
 8002854:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002858:	4a0c      	ldr	r2, [pc, #48]	@ (800288c <HAL_PCD_MspInit+0xe0>)
 800285a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800285e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002862:	4b0a      	ldr	r3, [pc, #40]	@ (800288c <HAL_PCD_MspInit+0xe0>)
 8002864:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002868:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800286c:	60bb      	str	r3, [r7, #8]
 800286e:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8002870:	2200      	movs	r2, #0
 8002872:	2100      	movs	r1, #0
 8002874:	2065      	movs	r0, #101	@ 0x65
 8002876:	f001 fb62 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800287a:	2065      	movs	r0, #101	@ 0x65
 800287c:	f001 fb79 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002880:	bf00      	nop
 8002882:	37e8      	adds	r7, #232	@ 0xe8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40080000 	.word	0x40080000
 800288c:	58024400 	.word	0x58024400
 8002890:	58020000 	.word	0x58020000

08002894 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b0ba      	sub	sp, #232	@ 0xe8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028ac:	f107 0310 	add.w	r3, r7, #16
 80028b0:	22c0      	movs	r2, #192	@ 0xc0
 80028b2:	2100      	movs	r1, #0
 80028b4:	4618      	mov	r0, r3
 80028b6:	f012 ffcd 	bl	8015854 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a2c      	ldr	r2, [pc, #176]	@ (8002970 <HAL_HCD_MspInit+0xdc>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d151      	bne.n	8002968 <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80028c4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80028c8:	f04f 0300 	mov.w	r3, #0
 80028cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80028d0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80028d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028d8:	f107 0310 	add.w	r3, r7, #16
 80028dc:	4618      	mov	r0, r3
 80028de:	f009 fb1f 	bl	800bf20 <HAL_RCCEx_PeriphCLKConfig>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 80028e8:	f7ff f97a 	bl	8001be0 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80028ec:	f008 fb22 	bl	800af34 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028f0:	4b20      	ldr	r3, [pc, #128]	@ (8002974 <HAL_HCD_MspInit+0xe0>)
 80028f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028f6:	4a1f      	ldr	r2, [pc, #124]	@ (8002974 <HAL_HCD_MspInit+0xe0>)
 80028f8:	f043 0302 	orr.w	r3, r3, #2
 80028fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002900:	4b1c      	ldr	r3, [pc, #112]	@ (8002974 <HAL_HCD_MspInit+0xe0>)
 8002902:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800290e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002912:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002916:	2302      	movs	r3, #2
 8002918:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002922:	2300      	movs	r3, #0
 8002924:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 8002928:	230c      	movs	r3, #12
 800292a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800292e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002932:	4619      	mov	r1, r3
 8002934:	4810      	ldr	r0, [pc, #64]	@ (8002978 <HAL_HCD_MspInit+0xe4>)
 8002936:	f004 fa05 	bl	8006d44 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800293a:	4b0e      	ldr	r3, [pc, #56]	@ (8002974 <HAL_HCD_MspInit+0xe0>)
 800293c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002940:	4a0c      	ldr	r2, [pc, #48]	@ (8002974 <HAL_HCD_MspInit+0xe0>)
 8002942:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002946:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800294a:	4b0a      	ldr	r3, [pc, #40]	@ (8002974 <HAL_HCD_MspInit+0xe0>)
 800294c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002950:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8002958:	2200      	movs	r2, #0
 800295a:	2100      	movs	r1, #0
 800295c:	204d      	movs	r0, #77	@ 0x4d
 800295e:	f001 faee 	bl	8003f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8002962:	204d      	movs	r0, #77	@ 0x4d
 8002964:	f001 fb05 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8002968:	bf00      	nop
 800296a:	37e8      	adds	r7, #232	@ 0xe8
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40040000 	.word	0x40040000
 8002974:	58024400 	.word	0x58024400
 8002978:	58020400 	.word	0x58020400

0800297c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800297c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80029b8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002980:	f000 f8c8 	bl	8002b14 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002984:	f000 f826 	bl	80029d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002988:	480c      	ldr	r0, [pc, #48]	@ (80029bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800298a:	490d      	ldr	r1, [pc, #52]	@ (80029c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800298c:	4a0d      	ldr	r2, [pc, #52]	@ (80029c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800298e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002990:	e002      	b.n	8002998 <LoopCopyDataInit>

08002992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002996:	3304      	adds	r3, #4

08002998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800299a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800299c:	d3f9      	bcc.n	8002992 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800299e:	4a0a      	ldr	r2, [pc, #40]	@ (80029c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029a0:	4c0a      	ldr	r4, [pc, #40]	@ (80029cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80029a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029a4:	e001      	b.n	80029aa <LoopFillZerobss>

080029a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029a8:	3204      	adds	r2, #4

080029aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029ac:	d3fb      	bcc.n	80029a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029ae:	f012 ff5f 	bl	8015870 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029b2:	f7ff f805 	bl	80019c0 <main>
  bx  lr
 80029b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029b8:	24020000 	.word	0x24020000
  ldr r0, =_sdata
 80029bc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80029c0:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 80029c4:	08015c38 	.word	0x08015c38
  ldr r2, =_sbss
 80029c8:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 80029cc:	24001420 	.word	0x24001420

080029d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029d0:	e7fe      	b.n	80029d0 <ADC3_IRQHandler>
	...

080029d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80029d8:	4b43      	ldr	r3, [pc, #268]	@ (8002ae8 <SystemInit+0x114>)
 80029da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029de:	4a42      	ldr	r2, [pc, #264]	@ (8002ae8 <SystemInit+0x114>)
 80029e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80029e8:	4b40      	ldr	r3, [pc, #256]	@ (8002aec <SystemInit+0x118>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 030f 	and.w	r3, r3, #15
 80029f0:	2b06      	cmp	r3, #6
 80029f2:	d807      	bhi.n	8002a04 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80029f4:	4b3d      	ldr	r3, [pc, #244]	@ (8002aec <SystemInit+0x118>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f023 030f 	bic.w	r3, r3, #15
 80029fc:	4a3b      	ldr	r2, [pc, #236]	@ (8002aec <SystemInit+0x118>)
 80029fe:	f043 0307 	orr.w	r3, r3, #7
 8002a02:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002a04:	4b3a      	ldr	r3, [pc, #232]	@ (8002af0 <SystemInit+0x11c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a39      	ldr	r2, [pc, #228]	@ (8002af0 <SystemInit+0x11c>)
 8002a0a:	f043 0301 	orr.w	r3, r3, #1
 8002a0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002a10:	4b37      	ldr	r3, [pc, #220]	@ (8002af0 <SystemInit+0x11c>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002a16:	4b36      	ldr	r3, [pc, #216]	@ (8002af0 <SystemInit+0x11c>)
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	4935      	ldr	r1, [pc, #212]	@ (8002af0 <SystemInit+0x11c>)
 8002a1c:	4b35      	ldr	r3, [pc, #212]	@ (8002af4 <SystemInit+0x120>)
 8002a1e:	4013      	ands	r3, r2
 8002a20:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002a22:	4b32      	ldr	r3, [pc, #200]	@ (8002aec <SystemInit+0x118>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d007      	beq.n	8002a3e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002a2e:	4b2f      	ldr	r3, [pc, #188]	@ (8002aec <SystemInit+0x118>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f023 030f 	bic.w	r3, r3, #15
 8002a36:	4a2d      	ldr	r2, [pc, #180]	@ (8002aec <SystemInit+0x118>)
 8002a38:	f043 0307 	orr.w	r3, r3, #7
 8002a3c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002a3e:	4b2c      	ldr	r3, [pc, #176]	@ (8002af0 <SystemInit+0x11c>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002a44:	4b2a      	ldr	r3, [pc, #168]	@ (8002af0 <SystemInit+0x11c>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002a4a:	4b29      	ldr	r3, [pc, #164]	@ (8002af0 <SystemInit+0x11c>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002a50:	4b27      	ldr	r3, [pc, #156]	@ (8002af0 <SystemInit+0x11c>)
 8002a52:	4a29      	ldr	r2, [pc, #164]	@ (8002af8 <SystemInit+0x124>)
 8002a54:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002a56:	4b26      	ldr	r3, [pc, #152]	@ (8002af0 <SystemInit+0x11c>)
 8002a58:	4a28      	ldr	r2, [pc, #160]	@ (8002afc <SystemInit+0x128>)
 8002a5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002a5c:	4b24      	ldr	r3, [pc, #144]	@ (8002af0 <SystemInit+0x11c>)
 8002a5e:	4a28      	ldr	r2, [pc, #160]	@ (8002b00 <SystemInit+0x12c>)
 8002a60:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002a62:	4b23      	ldr	r3, [pc, #140]	@ (8002af0 <SystemInit+0x11c>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002a68:	4b21      	ldr	r3, [pc, #132]	@ (8002af0 <SystemInit+0x11c>)
 8002a6a:	4a25      	ldr	r2, [pc, #148]	@ (8002b00 <SystemInit+0x12c>)
 8002a6c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002a6e:	4b20      	ldr	r3, [pc, #128]	@ (8002af0 <SystemInit+0x11c>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002a74:	4b1e      	ldr	r3, [pc, #120]	@ (8002af0 <SystemInit+0x11c>)
 8002a76:	4a22      	ldr	r2, [pc, #136]	@ (8002b00 <SystemInit+0x12c>)
 8002a78:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8002af0 <SystemInit+0x11c>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002a80:	4b1b      	ldr	r3, [pc, #108]	@ (8002af0 <SystemInit+0x11c>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a1a      	ldr	r2, [pc, #104]	@ (8002af0 <SystemInit+0x11c>)
 8002a86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a8a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002a8c:	4b18      	ldr	r3, [pc, #96]	@ (8002af0 <SystemInit+0x11c>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002a92:	4b1c      	ldr	r3, [pc, #112]	@ (8002b04 <SystemInit+0x130>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	4b1c      	ldr	r3, [pc, #112]	@ (8002b08 <SystemInit+0x134>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a9e:	d202      	bcs.n	8002aa6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b0c <SystemInit+0x138>)
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002aa6:	4b12      	ldr	r3, [pc, #72]	@ (8002af0 <SystemInit+0x11c>)
 8002aa8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002aac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d113      	bne.n	8002adc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8002af0 <SystemInit+0x11c>)
 8002ab6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002aba:	4a0d      	ldr	r2, [pc, #52]	@ (8002af0 <SystemInit+0x11c>)
 8002abc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ac0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002ac4:	4b12      	ldr	r3, [pc, #72]	@ (8002b10 <SystemInit+0x13c>)
 8002ac6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002aca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002acc:	4b08      	ldr	r3, [pc, #32]	@ (8002af0 <SystemInit+0x11c>)
 8002ace:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002ad2:	4a07      	ldr	r2, [pc, #28]	@ (8002af0 <SystemInit+0x11c>)
 8002ad4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ad8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	e000ed00 	.word	0xe000ed00
 8002aec:	52002000 	.word	0x52002000
 8002af0:	58024400 	.word	0x58024400
 8002af4:	eaf6ed7f 	.word	0xeaf6ed7f
 8002af8:	02020200 	.word	0x02020200
 8002afc:	01ff0000 	.word	0x01ff0000
 8002b00:	01010280 	.word	0x01010280
 8002b04:	5c001000 	.word	0x5c001000
 8002b08:	ffff0000 	.word	0xffff0000
 8002b0c:	51008108 	.word	0x51008108
 8002b10:	52004000 	.word	0x52004000

08002b14 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002b18:	4b09      	ldr	r3, [pc, #36]	@ (8002b40 <ExitRun0Mode+0x2c>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	4a08      	ldr	r2, [pc, #32]	@ (8002b40 <ExitRun0Mode+0x2c>)
 8002b1e:	f043 0302 	orr.w	r3, r3, #2
 8002b22:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002b24:	bf00      	nop
 8002b26:	4b06      	ldr	r3, [pc, #24]	@ (8002b40 <ExitRun0Mode+0x2c>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d0f9      	beq.n	8002b26 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002b32:	bf00      	nop
 8002b34:	bf00      	nop
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	58024800 	.word	0x58024800

08002b44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b4a:	2003      	movs	r0, #3
 8002b4c:	f001 f9ec 	bl	8003f28 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002b50:	f009 f810 	bl	800bb74 <HAL_RCC_GetSysClockFreq>
 8002b54:	4602      	mov	r2, r0
 8002b56:	4b15      	ldr	r3, [pc, #84]	@ (8002bac <HAL_Init+0x68>)
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	0a1b      	lsrs	r3, r3, #8
 8002b5c:	f003 030f 	and.w	r3, r3, #15
 8002b60:	4913      	ldr	r1, [pc, #76]	@ (8002bb0 <HAL_Init+0x6c>)
 8002b62:	5ccb      	ldrb	r3, [r1, r3]
 8002b64:	f003 031f 	and.w	r3, r3, #31
 8002b68:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002bac <HAL_Init+0x68>)
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	4a0e      	ldr	r2, [pc, #56]	@ (8002bb0 <HAL_Init+0x6c>)
 8002b78:	5cd3      	ldrb	r3, [r2, r3]
 8002b7a:	f003 031f 	and.w	r3, r3, #31
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	fa22 f303 	lsr.w	r3, r2, r3
 8002b84:	4a0b      	ldr	r2, [pc, #44]	@ (8002bb4 <HAL_Init+0x70>)
 8002b86:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b88:	4a0b      	ldr	r2, [pc, #44]	@ (8002bb8 <HAL_Init+0x74>)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b8e:	200f      	movs	r0, #15
 8002b90:	f000 f814 	bl	8002bbc <HAL_InitTick>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e002      	b.n	8002ba4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002b9e:	f7ff fa55 	bl	800204c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	58024400 	.word	0x58024400
 8002bb0:	08015a98 	.word	0x08015a98
 8002bb4:	24000004 	.word	0x24000004
 8002bb8:	24000000 	.word	0x24000000

08002bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002bc4:	4b15      	ldr	r3, [pc, #84]	@ (8002c1c <HAL_InitTick+0x60>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e021      	b.n	8002c14 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002bd0:	4b13      	ldr	r3, [pc, #76]	@ (8002c20 <HAL_InitTick+0x64>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <HAL_InitTick+0x60>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	4619      	mov	r1, r3
 8002bda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bde:	fbb3 f3f1 	udiv	r3, r3, r1
 8002be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be6:	4618      	mov	r0, r3
 8002be8:	f001 f9d1 	bl	8003f8e <HAL_SYSTICK_Config>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e00e      	b.n	8002c14 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b0f      	cmp	r3, #15
 8002bfa:	d80a      	bhi.n	8002c12 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	6879      	ldr	r1, [r7, #4]
 8002c00:	f04f 30ff 	mov.w	r0, #4294967295
 8002c04:	f001 f99b 	bl	8003f3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c08:	4a06      	ldr	r2, [pc, #24]	@ (8002c24 <HAL_InitTick+0x68>)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	e000      	b.n	8002c14 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	2400000c 	.word	0x2400000c
 8002c20:	24000000 	.word	0x24000000
 8002c24:	24000008 	.word	0x24000008

08002c28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c2c:	4b06      	ldr	r3, [pc, #24]	@ (8002c48 <HAL_IncTick+0x20>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	461a      	mov	r2, r3
 8002c32:	4b06      	ldr	r3, [pc, #24]	@ (8002c4c <HAL_IncTick+0x24>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4413      	add	r3, r2
 8002c38:	4a04      	ldr	r2, [pc, #16]	@ (8002c4c <HAL_IncTick+0x24>)
 8002c3a:	6013      	str	r3, [r2, #0]
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	2400000c 	.word	0x2400000c
 8002c4c:	240012e4 	.word	0x240012e4

08002c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return uwTick;
 8002c54:	4b03      	ldr	r3, [pc, #12]	@ (8002c64 <HAL_GetTick+0x14>)
 8002c56:	681b      	ldr	r3, [r3, #0]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	240012e4 	.word	0x240012e4

08002c68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c70:	f7ff ffee 	bl	8002c50 <HAL_GetTick>
 8002c74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c80:	d005      	beq.n	8002c8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c82:	4b0a      	ldr	r3, [pc, #40]	@ (8002cac <HAL_Delay+0x44>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	461a      	mov	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c8e:	bf00      	nop
 8002c90:	f7ff ffde 	bl	8002c50 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d8f7      	bhi.n	8002c90 <HAL_Delay+0x28>
  {
  }
}
 8002ca0:	bf00      	nop
 8002ca2:	bf00      	nop
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	2400000c 	.word	0x2400000c

08002cb0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002cb4:	4b03      	ldr	r3, [pc, #12]	@ (8002cc4 <HAL_GetREVID+0x14>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	0c1b      	lsrs	r3, r3, #16
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	5c001000 	.word	0x5c001000

08002cc8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	609a      	str	r2, [r3, #8]
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
 8002cf6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	609a      	str	r2, [r3, #8]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d107      	bne.n	8002d54 <LL_ADC_SetChannelPreselection+0x24>
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	0e9b      	lsrs	r3, r3, #26
 8002d48:	f003 031f 	and.w	r3, r3, #31
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	e015      	b.n	8002d80 <LL_ADC_SetChannelPreselection+0x50>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	fa93 f3a3 	rbit	r3, r3
 8002d5e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8002d6a:	2320      	movs	r3, #32
 8002d6c:	e003      	b.n	8002d76 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	fab3 f383 	clz	r3, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	f003 031f 	and.w	r3, r3, #31
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	69d2      	ldr	r2, [r2, #28]
 8002d84:	431a      	orrs	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8002d8a:	bf00      	nop
 8002d8c:	371c      	adds	r7, #28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b087      	sub	sp, #28
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	60f8      	str	r0, [r7, #12]
 8002d9e:	60b9      	str	r1, [r7, #8]
 8002da0:	607a      	str	r2, [r7, #4]
 8002da2:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	3360      	adds	r3, #96	@ 0x60
 8002da8:	461a      	mov	r2, r3
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4413      	add	r3, r2
 8002db0:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	430b      	orrs	r3, r1
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002dca:	bf00      	nop
 8002dcc:	371c      	adds	r7, #28
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr

08002dd6 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b085      	sub	sp, #20
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	60f8      	str	r0, [r7, #12]
 8002dde:	60b9      	str	r1, [r7, #8]
 8002de0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	f003 031f 	and.w	r3, r3, #31
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	fa01 f303 	lsl.w	r3, r1, r3
 8002df6:	431a      	orrs	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	611a      	str	r2, [r3, #16]
}
 8002dfc:	bf00      	nop
 8002dfe:	3714      	adds	r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b087      	sub	sp, #28
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	3360      	adds	r3, #96	@ 0x60
 8002e18:	461a      	mov	r2, r3
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	601a      	str	r2, [r3, #0]
  }
}
 8002e32:	bf00      	nop
 8002e34:	371c      	adds	r7, #28
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr

08002e3e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b087      	sub	sp, #28
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	60f8      	str	r0, [r7, #12]
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	3330      	adds	r3, #48	@ 0x30
 8002e4e:	461a      	mov	r2, r3
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	f003 030c 	and.w	r3, r3, #12
 8002e5a:	4413      	add	r3, r2
 8002e5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	f003 031f 	and.w	r3, r3, #31
 8002e68:	211f      	movs	r1, #31
 8002e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	401a      	ands	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	0e9b      	lsrs	r3, r3, #26
 8002e76:	f003 011f 	and.w	r1, r3, #31
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	f003 031f 	and.w	r3, r3, #31
 8002e80:	fa01 f303 	lsl.w	r3, r1, r3
 8002e84:	431a      	orrs	r2, r3
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002e8a:	bf00      	nop
 8002e8c:	371c      	adds	r7, #28
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b087      	sub	sp, #28
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	60f8      	str	r0, [r7, #12]
 8002e9e:	60b9      	str	r1, [r7, #8]
 8002ea0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3314      	adds	r3, #20
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	0e5b      	lsrs	r3, r3, #25
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	f003 0304 	and.w	r3, r3, #4
 8002eb2:	4413      	add	r3, r2
 8002eb4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	0d1b      	lsrs	r3, r3, #20
 8002ebe:	f003 031f 	and.w	r3, r3, #31
 8002ec2:	2107      	movs	r1, #7
 8002ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	401a      	ands	r2, r3
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	0d1b      	lsrs	r3, r3, #20
 8002ed0:	f003 031f 	and.w	r3, r3, #31
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eda:	431a      	orrs	r2, r3
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002ee0:	bf00      	nop
 8002ee2:	371c      	adds	r7, #28
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f04:	43db      	mvns	r3, r3
 8002f06:	401a      	ands	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f003 0318 	and.w	r3, r3, #24
 8002f0e:	4908      	ldr	r1, [pc, #32]	@ (8002f30 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002f10:	40d9      	lsrs	r1, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	400b      	ands	r3, r1
 8002f16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002f22:	bf00      	nop
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	000fffff 	.word	0x000fffff

08002f34 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	4b04      	ldr	r3, [pc, #16]	@ (8002f54 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002f42:	4013      	ands	r3, r2
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6093      	str	r3, [r2, #8]
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	5fffffc0 	.word	0x5fffffc0

08002f58 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f6c:	d101      	bne.n	8002f72 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e000      	b.n	8002f74 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <LL_ADC_EnableInternalRegulator+0x24>)
 8002f8e:	4013      	ands	r3, r2
 8002f90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	6fffffc0 	.word	0x6fffffc0

08002fa8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fbc:	d101      	bne.n	8002fc2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d101      	bne.n	8002fe8 <LL_ADC_IsEnabled+0x18>
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e000      	b.n	8002fea <LL_ADC_IsEnabled+0x1a>
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f003 0304 	and.w	r3, r3, #4
 8003006:	2b04      	cmp	r3, #4
 8003008:	d101      	bne.n	800300e <LL_ADC_REG_IsConversionOngoing+0x18>
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 0308 	and.w	r3, r3, #8
 800302c:	2b08      	cmp	r3, #8
 800302e:	d101      	bne.n	8003034 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003030:	2301      	movs	r3, #1
 8003032:	e000      	b.n	8003036 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
	...

08003044 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003044:	b590      	push	{r4, r7, lr}
 8003046:	b089      	sub	sp, #36	@ 0x24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800304c:	2300      	movs	r3, #0
 800304e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003050:	2300      	movs	r3, #0
 8003052:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d101      	bne.n	800305e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e18f      	b.n	800337e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003068:	2b00      	cmp	r3, #0
 800306a:	d109      	bne.n	8003080 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7fd fe87 	bl	8000d80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff ff67 	bl	8002f58 <LL_ADC_IsDeepPowerDownEnabled>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d004      	beq.n	800309a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff4d 	bl	8002f34 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7ff ff82 	bl	8002fa8 <LL_ADC_IsInternalRegulatorEnabled>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d114      	bne.n	80030d4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff ff66 	bl	8002f80 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030b4:	4b87      	ldr	r3, [pc, #540]	@ (80032d4 <HAL_ADC_Init+0x290>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	099b      	lsrs	r3, r3, #6
 80030ba:	4a87      	ldr	r2, [pc, #540]	@ (80032d8 <HAL_ADC_Init+0x294>)
 80030bc:	fba2 2303 	umull	r2, r3, r2, r3
 80030c0:	099b      	lsrs	r3, r3, #6
 80030c2:	3301      	adds	r3, #1
 80030c4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80030c6:	e002      	b.n	80030ce <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1f9      	bne.n	80030c8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff ff65 	bl	8002fa8 <LL_ADC_IsInternalRegulatorEnabled>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10d      	bne.n	8003100 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e8:	f043 0210 	orr.w	r2, r3, #16
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f4:	f043 0201 	orr.w	r2, r3, #1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff ff76 	bl	8002ff6 <LL_ADC_REG_IsConversionOngoing>
 800310a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003110:	f003 0310 	and.w	r3, r3, #16
 8003114:	2b00      	cmp	r3, #0
 8003116:	f040 8129 	bne.w	800336c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2b00      	cmp	r3, #0
 800311e:	f040 8125 	bne.w	800336c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003126:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800312a:	f043 0202 	orr.w	r2, r3, #2
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff ff4a 	bl	8002fd0 <LL_ADC_IsEnabled>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d136      	bne.n	80031b0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a65      	ldr	r2, [pc, #404]	@ (80032dc <HAL_ADC_Init+0x298>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d004      	beq.n	8003156 <HAL_ADC_Init+0x112>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a63      	ldr	r2, [pc, #396]	@ (80032e0 <HAL_ADC_Init+0x29c>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d10e      	bne.n	8003174 <HAL_ADC_Init+0x130>
 8003156:	4861      	ldr	r0, [pc, #388]	@ (80032dc <HAL_ADC_Init+0x298>)
 8003158:	f7ff ff3a 	bl	8002fd0 <LL_ADC_IsEnabled>
 800315c:	4604      	mov	r4, r0
 800315e:	4860      	ldr	r0, [pc, #384]	@ (80032e0 <HAL_ADC_Init+0x29c>)
 8003160:	f7ff ff36 	bl	8002fd0 <LL_ADC_IsEnabled>
 8003164:	4603      	mov	r3, r0
 8003166:	4323      	orrs	r3, r4
 8003168:	2b00      	cmp	r3, #0
 800316a:	bf0c      	ite	eq
 800316c:	2301      	moveq	r3, #1
 800316e:	2300      	movne	r3, #0
 8003170:	b2db      	uxtb	r3, r3
 8003172:	e008      	b.n	8003186 <HAL_ADC_Init+0x142>
 8003174:	485b      	ldr	r0, [pc, #364]	@ (80032e4 <HAL_ADC_Init+0x2a0>)
 8003176:	f7ff ff2b 	bl	8002fd0 <LL_ADC_IsEnabled>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	bf0c      	ite	eq
 8003180:	2301      	moveq	r3, #1
 8003182:	2300      	movne	r3, #0
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d012      	beq.n	80031b0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a53      	ldr	r2, [pc, #332]	@ (80032dc <HAL_ADC_Init+0x298>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d004      	beq.n	800319e <HAL_ADC_Init+0x15a>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a51      	ldr	r2, [pc, #324]	@ (80032e0 <HAL_ADC_Init+0x29c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d101      	bne.n	80031a2 <HAL_ADC_Init+0x15e>
 800319e:	4a52      	ldr	r2, [pc, #328]	@ (80032e8 <HAL_ADC_Init+0x2a4>)
 80031a0:	e000      	b.n	80031a4 <HAL_ADC_Init+0x160>
 80031a2:	4a52      	ldr	r2, [pc, #328]	@ (80032ec <HAL_ADC_Init+0x2a8>)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	4619      	mov	r1, r3
 80031aa:	4610      	mov	r0, r2
 80031ac:	f7ff fd8c 	bl	8002cc8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80031b0:	f7ff fd7e 	bl	8002cb0 <HAL_GetREVID>
 80031b4:	4603      	mov	r3, r0
 80031b6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d914      	bls.n	80031e8 <HAL_ADC_Init+0x1a4>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	2b10      	cmp	r3, #16
 80031c4:	d110      	bne.n	80031e8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	7d5b      	ldrb	r3, [r3, #21]
 80031ca:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80031d0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80031d6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	7f1b      	ldrb	r3, [r3, #28]
 80031dc:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80031de:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80031e0:	f043 030c 	orr.w	r3, r3, #12
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	e00d      	b.n	8003204 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	7d5b      	ldrb	r3, [r3, #21]
 80031ec:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80031f2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80031f8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	7f1b      	ldrb	r3, [r3, #28]
 80031fe:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003200:	4313      	orrs	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	7f1b      	ldrb	r3, [r3, #28]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d106      	bne.n	800321a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	3b01      	subs	r3, #1
 8003212:	045b      	lsls	r3, r3, #17
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4313      	orrs	r3, r2
 8003218:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321e:	2b00      	cmp	r3, #0
 8003220:	d009      	beq.n	8003236 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003226:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68da      	ldr	r2, [r3, #12]
 800323c:	4b2c      	ldr	r3, [pc, #176]	@ (80032f0 <HAL_ADC_Init+0x2ac>)
 800323e:	4013      	ands	r3, r2
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	69b9      	ldr	r1, [r7, #24]
 8003246:	430b      	orrs	r3, r1
 8003248:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fed1 	bl	8002ff6 <LL_ADC_REG_IsConversionOngoing>
 8003254:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff fede 	bl	800301c <LL_ADC_INJ_IsConversionOngoing>
 8003260:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d15f      	bne.n	8003328 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d15c      	bne.n	8003328 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	7d1b      	ldrb	r3, [r3, #20]
 8003272:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8003278:	4313      	orrs	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68da      	ldr	r2, [r3, #12]
 8003282:	4b1c      	ldr	r3, [pc, #112]	@ (80032f4 <HAL_ADC_Init+0x2b0>)
 8003284:	4013      	ands	r3, r2
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	6812      	ldr	r2, [r2, #0]
 800328a:	69b9      	ldr	r1, [r7, #24]
 800328c:	430b      	orrs	r3, r1
 800328e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003296:	2b01      	cmp	r3, #1
 8003298:	d130      	bne.n	80032fc <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	691a      	ldr	r2, [r3, #16]
 80032a6:	4b14      	ldr	r3, [pc, #80]	@ (80032f8 <HAL_ADC_Init+0x2b4>)
 80032a8:	4013      	ands	r3, r2
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032ae:	3a01      	subs	r2, #1
 80032b0:	0411      	lsls	r1, r2, #16
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80032b6:	4311      	orrs	r1, r2
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80032bc:	4311      	orrs	r1, r2
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80032c2:	430a      	orrs	r2, r1
 80032c4:	431a      	orrs	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0201 	orr.w	r2, r2, #1
 80032ce:	611a      	str	r2, [r3, #16]
 80032d0:	e01c      	b.n	800330c <HAL_ADC_Init+0x2c8>
 80032d2:	bf00      	nop
 80032d4:	24000000 	.word	0x24000000
 80032d8:	053e2d63 	.word	0x053e2d63
 80032dc:	40022000 	.word	0x40022000
 80032e0:	40022100 	.word	0x40022100
 80032e4:	58026000 	.word	0x58026000
 80032e8:	40022300 	.word	0x40022300
 80032ec:	58026300 	.word	0x58026300
 80032f0:	fff0c003 	.word	0xfff0c003
 80032f4:	ffffbffc 	.word	0xffffbffc
 80032f8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0201 	bic.w	r2, r2, #1
 800330a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 fb20 	bl	8003968 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d10c      	bne.n	800334a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	f023 010f 	bic.w	r1, r3, #15
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	1e5a      	subs	r2, r3, #1
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	430a      	orrs	r2, r1
 8003346:	631a      	str	r2, [r3, #48]	@ 0x30
 8003348:	e007      	b.n	800335a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 020f 	bic.w	r2, r2, #15
 8003358:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800335e:	f023 0303 	bic.w	r3, r3, #3
 8003362:	f043 0201 	orr.w	r2, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	655a      	str	r2, [r3, #84]	@ 0x54
 800336a:	e007      	b.n	800337c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003370:	f043 0210 	orr.w	r2, r3, #16
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800337c:	7ffb      	ldrb	r3, [r7, #31]
}
 800337e:	4618      	mov	r0, r3
 8003380:	3724      	adds	r7, #36	@ 0x24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd90      	pop	{r4, r7, pc}
 8003386:	bf00      	nop

08003388 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003388:	b590      	push	{r4, r7, lr}
 800338a:	b08d      	sub	sp, #52	@ 0x34
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	4a65      	ldr	r2, [pc, #404]	@ (8003538 <HAL_ADC_ConfigChannel+0x1b0>)
 80033a2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d101      	bne.n	80033b2 <HAL_ADC_ConfigChannel+0x2a>
 80033ae:	2302      	movs	r3, #2
 80033b0:	e2c7      	b.n	8003942 <HAL_ADC_ConfigChannel+0x5ba>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff fe19 	bl	8002ff6 <LL_ADC_REG_IsConversionOngoing>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	f040 82ac 	bne.w	8003924 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	db2c      	blt.n	800342e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d108      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x6a>
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	0e9b      	lsrs	r3, r3, #26
 80033e6:	f003 031f 	and.w	r3, r3, #31
 80033ea:	2201      	movs	r2, #1
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	e016      	b.n	8003420 <HAL_ADC_ConfigChannel+0x98>
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	613b      	str	r3, [r7, #16]
  return result;
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 800340a:	2320      	movs	r3, #32
 800340c:	e003      	b.n	8003416 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	fab3 f383 	clz	r3, r3
 8003414:	b2db      	uxtb	r3, r3
 8003416:	f003 031f 	and.w	r3, r3, #31
 800341a:	2201      	movs	r2, #1
 800341c:	fa02 f303 	lsl.w	r3, r2, r3
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6812      	ldr	r2, [r2, #0]
 8003424:	69d1      	ldr	r1, [r2, #28]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6812      	ldr	r2, [r2, #0]
 800342a:	430b      	orrs	r3, r1
 800342c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6818      	ldr	r0, [r3, #0]
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	6859      	ldr	r1, [r3, #4]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	461a      	mov	r2, r3
 800343c:	f7ff fcff 	bl	8002e3e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff fdd6 	bl	8002ff6 <LL_ADC_REG_IsConversionOngoing>
 800344a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4618      	mov	r0, r3
 8003452:	f7ff fde3 	bl	800301c <LL_ADC_INJ_IsConversionOngoing>
 8003456:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800345a:	2b00      	cmp	r3, #0
 800345c:	f040 80b8 	bne.w	80035d0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003462:	2b00      	cmp	r3, #0
 8003464:	f040 80b4 	bne.w	80035d0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6818      	ldr	r0, [r3, #0]
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	6819      	ldr	r1, [r3, #0]
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	461a      	mov	r2, r3
 8003476:	f7ff fd0e 	bl	8002e96 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800347a:	4b30      	ldr	r3, [pc, #192]	@ (800353c <HAL_ADC_ConfigChannel+0x1b4>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003482:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003486:	d10b      	bne.n	80034a0 <HAL_ADC_ConfigChannel+0x118>
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	695a      	ldr	r2, [r3, #20]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	089b      	lsrs	r3, r3, #2
 8003494:	f003 0307 	and.w	r3, r3, #7
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	e01d      	b.n	80034dc <HAL_ADC_ConfigChannel+0x154>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	f003 0310 	and.w	r3, r3, #16
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10b      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x13e>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	695a      	ldr	r2, [r3, #20]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	089b      	lsrs	r3, r3, #2
 80034ba:	f003 0307 	and.w	r3, r3, #7
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	e00a      	b.n	80034dc <HAL_ADC_ConfigChannel+0x154>
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	695a      	ldr	r2, [r3, #20]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	089b      	lsrs	r3, r3, #2
 80034d2:	f003 0304 	and.w	r3, r3, #4
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	d02c      	beq.n	8003540 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	6919      	ldr	r1, [r3, #16]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	6a3b      	ldr	r3, [r7, #32]
 80034f4:	f7ff fc4f 	bl	8002d96 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6818      	ldr	r0, [r3, #0]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	6919      	ldr	r1, [r3, #16]
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	7e5b      	ldrb	r3, [r3, #25]
 8003504:	2b01      	cmp	r3, #1
 8003506:	d102      	bne.n	800350e <HAL_ADC_ConfigChannel+0x186>
 8003508:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800350c:	e000      	b.n	8003510 <HAL_ADC_ConfigChannel+0x188>
 800350e:	2300      	movs	r3, #0
 8003510:	461a      	mov	r2, r3
 8003512:	f7ff fc79 	bl	8002e08 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6818      	ldr	r0, [r3, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	6919      	ldr	r1, [r3, #16]
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	7e1b      	ldrb	r3, [r3, #24]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d102      	bne.n	800352c <HAL_ADC_ConfigChannel+0x1a4>
 8003526:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800352a:	e000      	b.n	800352e <HAL_ADC_ConfigChannel+0x1a6>
 800352c:	2300      	movs	r3, #0
 800352e:	461a      	mov	r2, r3
 8003530:	f7ff fc51 	bl	8002dd6 <LL_ADC_SetDataRightShift>
 8003534:	e04c      	b.n	80035d0 <HAL_ADC_ConfigChannel+0x248>
 8003536:	bf00      	nop
 8003538:	47ff0000 	.word	0x47ff0000
 800353c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003546:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	069b      	lsls	r3, r3, #26
 8003550:	429a      	cmp	r2, r3
 8003552:	d107      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003562:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800356a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	069b      	lsls	r3, r3, #26
 8003574:	429a      	cmp	r2, r3
 8003576:	d107      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003586:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800358e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	069b      	lsls	r3, r3, #26
 8003598:	429a      	cmp	r2, r3
 800359a:	d107      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80035aa:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	069b      	lsls	r3, r3, #26
 80035bc:	429a      	cmp	r2, r3
 80035be:	d107      	bne.n	80035d0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80035ce:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff fcfb 	bl	8002fd0 <LL_ADC_IsEnabled>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	f040 81aa 	bne.w	8003936 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6818      	ldr	r0, [r3, #0]
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	6819      	ldr	r1, [r3, #0]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	461a      	mov	r2, r3
 80035f0:	f7ff fc7c 	bl	8002eec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4a87      	ldr	r2, [pc, #540]	@ (8003818 <HAL_ADC_ConfigChannel+0x490>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	f040 809a 	bne.w	8003734 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4984      	ldr	r1, [pc, #528]	@ (800381c <HAL_ADC_ConfigChannel+0x494>)
 800360a:	428b      	cmp	r3, r1
 800360c:	d147      	bne.n	800369e <HAL_ADC_ConfigChannel+0x316>
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4983      	ldr	r1, [pc, #524]	@ (8003820 <HAL_ADC_ConfigChannel+0x498>)
 8003614:	428b      	cmp	r3, r1
 8003616:	d040      	beq.n	800369a <HAL_ADC_ConfigChannel+0x312>
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4981      	ldr	r1, [pc, #516]	@ (8003824 <HAL_ADC_ConfigChannel+0x49c>)
 800361e:	428b      	cmp	r3, r1
 8003620:	d039      	beq.n	8003696 <HAL_ADC_ConfigChannel+0x30e>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4980      	ldr	r1, [pc, #512]	@ (8003828 <HAL_ADC_ConfigChannel+0x4a0>)
 8003628:	428b      	cmp	r3, r1
 800362a:	d032      	beq.n	8003692 <HAL_ADC_ConfigChannel+0x30a>
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	497e      	ldr	r1, [pc, #504]	@ (800382c <HAL_ADC_ConfigChannel+0x4a4>)
 8003632:	428b      	cmp	r3, r1
 8003634:	d02b      	beq.n	800368e <HAL_ADC_ConfigChannel+0x306>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	497d      	ldr	r1, [pc, #500]	@ (8003830 <HAL_ADC_ConfigChannel+0x4a8>)
 800363c:	428b      	cmp	r3, r1
 800363e:	d024      	beq.n	800368a <HAL_ADC_ConfigChannel+0x302>
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	497b      	ldr	r1, [pc, #492]	@ (8003834 <HAL_ADC_ConfigChannel+0x4ac>)
 8003646:	428b      	cmp	r3, r1
 8003648:	d01d      	beq.n	8003686 <HAL_ADC_ConfigChannel+0x2fe>
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	497a      	ldr	r1, [pc, #488]	@ (8003838 <HAL_ADC_ConfigChannel+0x4b0>)
 8003650:	428b      	cmp	r3, r1
 8003652:	d016      	beq.n	8003682 <HAL_ADC_ConfigChannel+0x2fa>
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4978      	ldr	r1, [pc, #480]	@ (800383c <HAL_ADC_ConfigChannel+0x4b4>)
 800365a:	428b      	cmp	r3, r1
 800365c:	d00f      	beq.n	800367e <HAL_ADC_ConfigChannel+0x2f6>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4977      	ldr	r1, [pc, #476]	@ (8003840 <HAL_ADC_ConfigChannel+0x4b8>)
 8003664:	428b      	cmp	r3, r1
 8003666:	d008      	beq.n	800367a <HAL_ADC_ConfigChannel+0x2f2>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4975      	ldr	r1, [pc, #468]	@ (8003844 <HAL_ADC_ConfigChannel+0x4bc>)
 800366e:	428b      	cmp	r3, r1
 8003670:	d101      	bne.n	8003676 <HAL_ADC_ConfigChannel+0x2ee>
 8003672:	4b75      	ldr	r3, [pc, #468]	@ (8003848 <HAL_ADC_ConfigChannel+0x4c0>)
 8003674:	e05a      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003676:	2300      	movs	r3, #0
 8003678:	e058      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800367a:	4b74      	ldr	r3, [pc, #464]	@ (800384c <HAL_ADC_ConfigChannel+0x4c4>)
 800367c:	e056      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800367e:	4b74      	ldr	r3, [pc, #464]	@ (8003850 <HAL_ADC_ConfigChannel+0x4c8>)
 8003680:	e054      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003682:	4b6e      	ldr	r3, [pc, #440]	@ (800383c <HAL_ADC_ConfigChannel+0x4b4>)
 8003684:	e052      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003686:	4b6c      	ldr	r3, [pc, #432]	@ (8003838 <HAL_ADC_ConfigChannel+0x4b0>)
 8003688:	e050      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800368a:	4b72      	ldr	r3, [pc, #456]	@ (8003854 <HAL_ADC_ConfigChannel+0x4cc>)
 800368c:	e04e      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800368e:	4b72      	ldr	r3, [pc, #456]	@ (8003858 <HAL_ADC_ConfigChannel+0x4d0>)
 8003690:	e04c      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003692:	4b72      	ldr	r3, [pc, #456]	@ (800385c <HAL_ADC_ConfigChannel+0x4d4>)
 8003694:	e04a      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003696:	4b72      	ldr	r3, [pc, #456]	@ (8003860 <HAL_ADC_ConfigChannel+0x4d8>)
 8003698:	e048      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800369a:	2301      	movs	r3, #1
 800369c:	e046      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4970      	ldr	r1, [pc, #448]	@ (8003864 <HAL_ADC_ConfigChannel+0x4dc>)
 80036a4:	428b      	cmp	r3, r1
 80036a6:	d140      	bne.n	800372a <HAL_ADC_ConfigChannel+0x3a2>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	495c      	ldr	r1, [pc, #368]	@ (8003820 <HAL_ADC_ConfigChannel+0x498>)
 80036ae:	428b      	cmp	r3, r1
 80036b0:	d039      	beq.n	8003726 <HAL_ADC_ConfigChannel+0x39e>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	495b      	ldr	r1, [pc, #364]	@ (8003824 <HAL_ADC_ConfigChannel+0x49c>)
 80036b8:	428b      	cmp	r3, r1
 80036ba:	d032      	beq.n	8003722 <HAL_ADC_ConfigChannel+0x39a>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4959      	ldr	r1, [pc, #356]	@ (8003828 <HAL_ADC_ConfigChannel+0x4a0>)
 80036c2:	428b      	cmp	r3, r1
 80036c4:	d02b      	beq.n	800371e <HAL_ADC_ConfigChannel+0x396>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4958      	ldr	r1, [pc, #352]	@ (800382c <HAL_ADC_ConfigChannel+0x4a4>)
 80036cc:	428b      	cmp	r3, r1
 80036ce:	d024      	beq.n	800371a <HAL_ADC_ConfigChannel+0x392>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4956      	ldr	r1, [pc, #344]	@ (8003830 <HAL_ADC_ConfigChannel+0x4a8>)
 80036d6:	428b      	cmp	r3, r1
 80036d8:	d01d      	beq.n	8003716 <HAL_ADC_ConfigChannel+0x38e>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4955      	ldr	r1, [pc, #340]	@ (8003834 <HAL_ADC_ConfigChannel+0x4ac>)
 80036e0:	428b      	cmp	r3, r1
 80036e2:	d016      	beq.n	8003712 <HAL_ADC_ConfigChannel+0x38a>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4953      	ldr	r1, [pc, #332]	@ (8003838 <HAL_ADC_ConfigChannel+0x4b0>)
 80036ea:	428b      	cmp	r3, r1
 80036ec:	d00f      	beq.n	800370e <HAL_ADC_ConfigChannel+0x386>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4952      	ldr	r1, [pc, #328]	@ (800383c <HAL_ADC_ConfigChannel+0x4b4>)
 80036f4:	428b      	cmp	r3, r1
 80036f6:	d008      	beq.n	800370a <HAL_ADC_ConfigChannel+0x382>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4951      	ldr	r1, [pc, #324]	@ (8003844 <HAL_ADC_ConfigChannel+0x4bc>)
 80036fe:	428b      	cmp	r3, r1
 8003700:	d101      	bne.n	8003706 <HAL_ADC_ConfigChannel+0x37e>
 8003702:	4b51      	ldr	r3, [pc, #324]	@ (8003848 <HAL_ADC_ConfigChannel+0x4c0>)
 8003704:	e012      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003706:	2300      	movs	r3, #0
 8003708:	e010      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800370a:	4b51      	ldr	r3, [pc, #324]	@ (8003850 <HAL_ADC_ConfigChannel+0x4c8>)
 800370c:	e00e      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800370e:	4b4b      	ldr	r3, [pc, #300]	@ (800383c <HAL_ADC_ConfigChannel+0x4b4>)
 8003710:	e00c      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003712:	4b49      	ldr	r3, [pc, #292]	@ (8003838 <HAL_ADC_ConfigChannel+0x4b0>)
 8003714:	e00a      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003716:	4b4f      	ldr	r3, [pc, #316]	@ (8003854 <HAL_ADC_ConfigChannel+0x4cc>)
 8003718:	e008      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800371a:	4b4f      	ldr	r3, [pc, #316]	@ (8003858 <HAL_ADC_ConfigChannel+0x4d0>)
 800371c:	e006      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800371e:	4b4f      	ldr	r3, [pc, #316]	@ (800385c <HAL_ADC_ConfigChannel+0x4d4>)
 8003720:	e004      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003722:	4b4f      	ldr	r3, [pc, #316]	@ (8003860 <HAL_ADC_ConfigChannel+0x4d8>)
 8003724:	e002      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 8003726:	2301      	movs	r3, #1
 8003728:	e000      	b.n	800372c <HAL_ADC_ConfigChannel+0x3a4>
 800372a:	2300      	movs	r3, #0
 800372c:	4619      	mov	r1, r3
 800372e:	4610      	mov	r0, r2
 8003730:	f7ff fafe 	bl	8002d30 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	f280 80fc 	bge.w	8003936 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a36      	ldr	r2, [pc, #216]	@ (800381c <HAL_ADC_ConfigChannel+0x494>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d004      	beq.n	8003752 <HAL_ADC_ConfigChannel+0x3ca>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a45      	ldr	r2, [pc, #276]	@ (8003864 <HAL_ADC_ConfigChannel+0x4dc>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d101      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x3ce>
 8003752:	4b45      	ldr	r3, [pc, #276]	@ (8003868 <HAL_ADC_ConfigChannel+0x4e0>)
 8003754:	e000      	b.n	8003758 <HAL_ADC_ConfigChannel+0x3d0>
 8003756:	4b45      	ldr	r3, [pc, #276]	@ (800386c <HAL_ADC_ConfigChannel+0x4e4>)
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff fadb 	bl	8002d14 <LL_ADC_GetCommonPathInternalCh>
 800375e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a2d      	ldr	r2, [pc, #180]	@ (800381c <HAL_ADC_ConfigChannel+0x494>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d004      	beq.n	8003774 <HAL_ADC_ConfigChannel+0x3ec>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a3d      	ldr	r2, [pc, #244]	@ (8003864 <HAL_ADC_ConfigChannel+0x4dc>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d10e      	bne.n	8003792 <HAL_ADC_ConfigChannel+0x40a>
 8003774:	4829      	ldr	r0, [pc, #164]	@ (800381c <HAL_ADC_ConfigChannel+0x494>)
 8003776:	f7ff fc2b 	bl	8002fd0 <LL_ADC_IsEnabled>
 800377a:	4604      	mov	r4, r0
 800377c:	4839      	ldr	r0, [pc, #228]	@ (8003864 <HAL_ADC_ConfigChannel+0x4dc>)
 800377e:	f7ff fc27 	bl	8002fd0 <LL_ADC_IsEnabled>
 8003782:	4603      	mov	r3, r0
 8003784:	4323      	orrs	r3, r4
 8003786:	2b00      	cmp	r3, #0
 8003788:	bf0c      	ite	eq
 800378a:	2301      	moveq	r3, #1
 800378c:	2300      	movne	r3, #0
 800378e:	b2db      	uxtb	r3, r3
 8003790:	e008      	b.n	80037a4 <HAL_ADC_ConfigChannel+0x41c>
 8003792:	4837      	ldr	r0, [pc, #220]	@ (8003870 <HAL_ADC_ConfigChannel+0x4e8>)
 8003794:	f7ff fc1c 	bl	8002fd0 <LL_ADC_IsEnabled>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	bf0c      	ite	eq
 800379e:	2301      	moveq	r3, #1
 80037a0:	2300      	movne	r3, #0
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 80b3 	beq.w	8003910 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a31      	ldr	r2, [pc, #196]	@ (8003874 <HAL_ADC_ConfigChannel+0x4ec>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d165      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x4f8>
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d160      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a2b      	ldr	r2, [pc, #172]	@ (8003870 <HAL_ADC_ConfigChannel+0x4e8>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	f040 80b6 	bne.w	8003936 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a13      	ldr	r2, [pc, #76]	@ (800381c <HAL_ADC_ConfigChannel+0x494>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d004      	beq.n	80037de <HAL_ADC_ConfigChannel+0x456>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a22      	ldr	r2, [pc, #136]	@ (8003864 <HAL_ADC_ConfigChannel+0x4dc>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d101      	bne.n	80037e2 <HAL_ADC_ConfigChannel+0x45a>
 80037de:	4a22      	ldr	r2, [pc, #136]	@ (8003868 <HAL_ADC_ConfigChannel+0x4e0>)
 80037e0:	e000      	b.n	80037e4 <HAL_ADC_ConfigChannel+0x45c>
 80037e2:	4a22      	ldr	r2, [pc, #136]	@ (800386c <HAL_ADC_ConfigChannel+0x4e4>)
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037ea:	4619      	mov	r1, r3
 80037ec:	4610      	mov	r0, r2
 80037ee:	f7ff fa7e 	bl	8002cee <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037f2:	4b21      	ldr	r3, [pc, #132]	@ (8003878 <HAL_ADC_ConfigChannel+0x4f0>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	099b      	lsrs	r3, r3, #6
 80037f8:	4a20      	ldr	r2, [pc, #128]	@ (800387c <HAL_ADC_ConfigChannel+0x4f4>)
 80037fa:	fba2 2303 	umull	r2, r3, r2, r3
 80037fe:	099b      	lsrs	r3, r3, #6
 8003800:	3301      	adds	r3, #1
 8003802:	005b      	lsls	r3, r3, #1
 8003804:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003806:	e002      	b.n	800380e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	3b01      	subs	r3, #1
 800380c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1f9      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003814:	e08f      	b.n	8003936 <HAL_ADC_ConfigChannel+0x5ae>
 8003816:	bf00      	nop
 8003818:	47ff0000 	.word	0x47ff0000
 800381c:	40022000 	.word	0x40022000
 8003820:	04300002 	.word	0x04300002
 8003824:	08600004 	.word	0x08600004
 8003828:	0c900008 	.word	0x0c900008
 800382c:	10c00010 	.word	0x10c00010
 8003830:	14f00020 	.word	0x14f00020
 8003834:	2a000400 	.word	0x2a000400
 8003838:	2e300800 	.word	0x2e300800
 800383c:	32601000 	.word	0x32601000
 8003840:	43210000 	.word	0x43210000
 8003844:	4b840000 	.word	0x4b840000
 8003848:	4fb80000 	.word	0x4fb80000
 800384c:	47520000 	.word	0x47520000
 8003850:	36902000 	.word	0x36902000
 8003854:	25b00200 	.word	0x25b00200
 8003858:	21800100 	.word	0x21800100
 800385c:	1d500080 	.word	0x1d500080
 8003860:	19200040 	.word	0x19200040
 8003864:	40022100 	.word	0x40022100
 8003868:	40022300 	.word	0x40022300
 800386c:	58026300 	.word	0x58026300
 8003870:	58026000 	.word	0x58026000
 8003874:	cb840000 	.word	0xcb840000
 8003878:	24000000 	.word	0x24000000
 800387c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a31      	ldr	r2, [pc, #196]	@ (800394c <HAL_ADC_ConfigChannel+0x5c4>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d11e      	bne.n	80038c8 <HAL_ADC_ConfigChannel+0x540>
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d119      	bne.n	80038c8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a2d      	ldr	r2, [pc, #180]	@ (8003950 <HAL_ADC_ConfigChannel+0x5c8>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d14b      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a2c      	ldr	r2, [pc, #176]	@ (8003954 <HAL_ADC_ConfigChannel+0x5cc>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d004      	beq.n	80038b2 <HAL_ADC_ConfigChannel+0x52a>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003958 <HAL_ADC_ConfigChannel+0x5d0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d101      	bne.n	80038b6 <HAL_ADC_ConfigChannel+0x52e>
 80038b2:	4a2a      	ldr	r2, [pc, #168]	@ (800395c <HAL_ADC_ConfigChannel+0x5d4>)
 80038b4:	e000      	b.n	80038b8 <HAL_ADC_ConfigChannel+0x530>
 80038b6:	4a2a      	ldr	r2, [pc, #168]	@ (8003960 <HAL_ADC_ConfigChannel+0x5d8>)
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038be:	4619      	mov	r1, r3
 80038c0:	4610      	mov	r0, r2
 80038c2:	f7ff fa14 	bl	8002cee <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038c6:	e036      	b.n	8003936 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a25      	ldr	r2, [pc, #148]	@ (8003964 <HAL_ADC_ConfigChannel+0x5dc>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d131      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x5ae>
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d12c      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a1b      	ldr	r2, [pc, #108]	@ (8003950 <HAL_ADC_ConfigChannel+0x5c8>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d127      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a1a      	ldr	r2, [pc, #104]	@ (8003954 <HAL_ADC_ConfigChannel+0x5cc>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d004      	beq.n	80038fa <HAL_ADC_ConfigChannel+0x572>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a18      	ldr	r2, [pc, #96]	@ (8003958 <HAL_ADC_ConfigChannel+0x5d0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_ADC_ConfigChannel+0x576>
 80038fa:	4a18      	ldr	r2, [pc, #96]	@ (800395c <HAL_ADC_ConfigChannel+0x5d4>)
 80038fc:	e000      	b.n	8003900 <HAL_ADC_ConfigChannel+0x578>
 80038fe:	4a18      	ldr	r2, [pc, #96]	@ (8003960 <HAL_ADC_ConfigChannel+0x5d8>)
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003906:	4619      	mov	r1, r3
 8003908:	4610      	mov	r0, r2
 800390a:	f7ff f9f0 	bl	8002cee <LL_ADC_SetCommonPathInternalCh>
 800390e:	e012      	b.n	8003936 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003914:	f043 0220 	orr.w	r2, r3, #32
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003922:	e008      	b.n	8003936 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003928:	f043 0220 	orr.w	r2, r3, #32
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800393e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003942:	4618      	mov	r0, r3
 8003944:	3734      	adds	r7, #52	@ 0x34
 8003946:	46bd      	mov	sp, r7
 8003948:	bd90      	pop	{r4, r7, pc}
 800394a:	bf00      	nop
 800394c:	c7520000 	.word	0xc7520000
 8003950:	58026000 	.word	0x58026000
 8003954:	40022000 	.word	0x40022000
 8003958:	40022100 	.word	0x40022100
 800395c:	40022300 	.word	0x40022300
 8003960:	58026300 	.word	0x58026300
 8003964:	cfb80000 	.word	0xcfb80000

08003968 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a7a      	ldr	r2, [pc, #488]	@ (8003b60 <ADC_ConfigureBoostMode+0x1f8>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d004      	beq.n	8003984 <ADC_ConfigureBoostMode+0x1c>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a79      	ldr	r2, [pc, #484]	@ (8003b64 <ADC_ConfigureBoostMode+0x1fc>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d109      	bne.n	8003998 <ADC_ConfigureBoostMode+0x30>
 8003984:	4b78      	ldr	r3, [pc, #480]	@ (8003b68 <ADC_ConfigureBoostMode+0x200>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf14      	ite	ne
 8003990:	2301      	movne	r3, #1
 8003992:	2300      	moveq	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	e008      	b.n	80039aa <ADC_ConfigureBoostMode+0x42>
 8003998:	4b74      	ldr	r3, [pc, #464]	@ (8003b6c <ADC_ConfigureBoostMode+0x204>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	bf14      	ite	ne
 80039a4:	2301      	movne	r3, #1
 80039a6:	2300      	moveq	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d01c      	beq.n	80039e8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80039ae:	f008 fa5b 	bl	800be68 <HAL_RCC_GetHCLKFreq>
 80039b2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039bc:	d010      	beq.n	80039e0 <ADC_ConfigureBoostMode+0x78>
 80039be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039c2:	d873      	bhi.n	8003aac <ADC_ConfigureBoostMode+0x144>
 80039c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c8:	d002      	beq.n	80039d0 <ADC_ConfigureBoostMode+0x68>
 80039ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039ce:	d16d      	bne.n	8003aac <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	0c1b      	lsrs	r3, r3, #16
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039dc:	60fb      	str	r3, [r7, #12]
        break;
 80039de:	e068      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	089b      	lsrs	r3, r3, #2
 80039e4:	60fb      	str	r3, [r7, #12]
        break;
 80039e6:	e064      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80039e8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80039ec:	f04f 0100 	mov.w	r1, #0
 80039f0:	f009 fca0 	bl	800d334 <HAL_RCCEx_GetPeriphCLKFreq>
 80039f4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80039fe:	d051      	beq.n	8003aa4 <ADC_ConfigureBoostMode+0x13c>
 8003a00:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003a04:	d854      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a06:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003a0a:	d047      	beq.n	8003a9c <ADC_ConfigureBoostMode+0x134>
 8003a0c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003a10:	d84e      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a12:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003a16:	d03d      	beq.n	8003a94 <ADC_ConfigureBoostMode+0x12c>
 8003a18:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003a1c:	d848      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a22:	d033      	beq.n	8003a8c <ADC_ConfigureBoostMode+0x124>
 8003a24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a28:	d842      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a2a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003a2e:	d029      	beq.n	8003a84 <ADC_ConfigureBoostMode+0x11c>
 8003a30:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003a34:	d83c      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a36:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003a3a:	d01a      	beq.n	8003a72 <ADC_ConfigureBoostMode+0x10a>
 8003a3c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003a40:	d836      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a42:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003a46:	d014      	beq.n	8003a72 <ADC_ConfigureBoostMode+0x10a>
 8003a48:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003a4c:	d830      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a52:	d00e      	beq.n	8003a72 <ADC_ConfigureBoostMode+0x10a>
 8003a54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a58:	d82a      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a5a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a5e:	d008      	beq.n	8003a72 <ADC_ConfigureBoostMode+0x10a>
 8003a60:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a64:	d824      	bhi.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
 8003a66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a6a:	d002      	beq.n	8003a72 <ADC_ConfigureBoostMode+0x10a>
 8003a6c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a70:	d11e      	bne.n	8003ab0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	0c9b      	lsrs	r3, r3, #18
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a80:	60fb      	str	r3, [r7, #12]
        break;
 8003a82:	e016      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	091b      	lsrs	r3, r3, #4
 8003a88:	60fb      	str	r3, [r7, #12]
        break;
 8003a8a:	e012      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	60fb      	str	r3, [r7, #12]
        break;
 8003a92:	e00e      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	099b      	lsrs	r3, r3, #6
 8003a98:	60fb      	str	r3, [r7, #12]
        break;
 8003a9a:	e00a      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	09db      	lsrs	r3, r3, #7
 8003aa0:	60fb      	str	r3, [r7, #12]
        break;
 8003aa2:	e006      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	0a1b      	lsrs	r3, r3, #8
 8003aa8:	60fb      	str	r3, [r7, #12]
        break;
 8003aaa:	e002      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003aac:	bf00      	nop
 8003aae:	e000      	b.n	8003ab2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003ab0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003ab2:	f7ff f8fd 	bl	8002cb0 <HAL_GetREVID>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d815      	bhi.n	8003aec <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4a2b      	ldr	r2, [pc, #172]	@ (8003b70 <ADC_ConfigureBoostMode+0x208>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d908      	bls.n	8003ada <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ad6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003ad8:	e03e      	b.n	8003b58 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ae8:	609a      	str	r2, [r3, #8]
}
 8003aea:	e035      	b.n	8003b58 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	085b      	lsrs	r3, r3, #1
 8003af0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	4a1f      	ldr	r2, [pc, #124]	@ (8003b74 <ADC_ConfigureBoostMode+0x20c>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d808      	bhi.n	8003b0c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003b08:	609a      	str	r2, [r3, #8]
}
 8003b0a:	e025      	b.n	8003b58 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4a1a      	ldr	r2, [pc, #104]	@ (8003b78 <ADC_ConfigureBoostMode+0x210>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d80a      	bhi.n	8003b2a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b26:	609a      	str	r2, [r3, #8]
}
 8003b28:	e016      	b.n	8003b58 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4a13      	ldr	r2, [pc, #76]	@ (8003b7c <ADC_ConfigureBoostMode+0x214>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d80a      	bhi.n	8003b48 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b44:	609a      	str	r2, [r3, #8]
}
 8003b46:	e007      	b.n	8003b58 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003b56:	609a      	str	r2, [r3, #8]
}
 8003b58:	bf00      	nop
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	40022000 	.word	0x40022000
 8003b64:	40022100 	.word	0x40022100
 8003b68:	40022300 	.word	0x40022300
 8003b6c:	58026300 	.word	0x58026300
 8003b70:	01312d00 	.word	0x01312d00
 8003b74:	005f5e10 	.word	0x005f5e10
 8003b78:	00bebc20 	.word	0x00bebc20
 8003b7c:	017d7840 	.word	0x017d7840

08003b80 <LL_ADC_IsEnabled>:
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <LL_ADC_IsEnabled+0x18>
 8003b94:	2301      	movs	r3, #1
 8003b96:	e000      	b.n	8003b9a <LL_ADC_IsEnabled+0x1a>
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	370c      	adds	r7, #12
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr

08003ba6 <LL_ADC_REG_IsConversionOngoing>:
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b083      	sub	sp, #12
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f003 0304 	and.w	r3, r3, #4
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d101      	bne.n	8003bbe <LL_ADC_REG_IsConversionOngoing+0x18>
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e000      	b.n	8003bc0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003bcc:	b590      	push	{r4, r7, lr}
 8003bce:	b09f      	sub	sp, #124	@ 0x7c
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d101      	bne.n	8003bea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e0be      	b.n	8003d68 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a5c      	ldr	r2, [pc, #368]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d102      	bne.n	8003c0a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003c04:	4b5b      	ldr	r3, [pc, #364]	@ (8003d74 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003c06:	60bb      	str	r3, [r7, #8]
 8003c08:	e001      	b.n	8003c0e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10b      	bne.n	8003c2c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c18:	f043 0220 	orr.w	r2, r3, #32
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e09d      	b.n	8003d68 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7ff ffb9 	bl	8003ba6 <LL_ADC_REG_IsConversionOngoing>
 8003c34:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff ffb3 	bl	8003ba6 <LL_ADC_REG_IsConversionOngoing>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d17f      	bne.n	8003d46 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003c46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d17c      	bne.n	8003d46 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a47      	ldr	r2, [pc, #284]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d004      	beq.n	8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a46      	ldr	r2, [pc, #280]	@ (8003d74 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d101      	bne.n	8003c64 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003c60:	4b45      	ldr	r3, [pc, #276]	@ (8003d78 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003c62:	e000      	b.n	8003c66 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003c64:	4b45      	ldr	r3, [pc, #276]	@ (8003d7c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003c66:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d039      	beq.n	8003ce4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003c70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c80:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a3a      	ldr	r2, [pc, #232]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d004      	beq.n	8003c96 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a38      	ldr	r2, [pc, #224]	@ (8003d74 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d10e      	bne.n	8003cb4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003c96:	4836      	ldr	r0, [pc, #216]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003c98:	f7ff ff72 	bl	8003b80 <LL_ADC_IsEnabled>
 8003c9c:	4604      	mov	r4, r0
 8003c9e:	4835      	ldr	r0, [pc, #212]	@ (8003d74 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003ca0:	f7ff ff6e 	bl	8003b80 <LL_ADC_IsEnabled>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4323      	orrs	r3, r4
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	bf0c      	ite	eq
 8003cac:	2301      	moveq	r3, #1
 8003cae:	2300      	movne	r3, #0
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	e008      	b.n	8003cc6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003cb4:	4832      	ldr	r0, [pc, #200]	@ (8003d80 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003cb6:	f7ff ff63 	bl	8003b80 <LL_ADC_IsEnabled>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	bf0c      	ite	eq
 8003cc0:	2301      	moveq	r3, #1
 8003cc2:	2300      	movne	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d047      	beq.n	8003d5a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003cca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ccc:	689a      	ldr	r2, [r3, #8]
 8003cce:	4b2d      	ldr	r3, [pc, #180]	@ (8003d84 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	6811      	ldr	r1, [r2, #0]
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	6892      	ldr	r2, [r2, #8]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	431a      	orrs	r2, r3
 8003cde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ce0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ce2:	e03a      	b.n	8003d5a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003ce4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003cec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cee:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d004      	beq.n	8003d04 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8003d74 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d10e      	bne.n	8003d22 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003d04:	481a      	ldr	r0, [pc, #104]	@ (8003d70 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003d06:	f7ff ff3b 	bl	8003b80 <LL_ADC_IsEnabled>
 8003d0a:	4604      	mov	r4, r0
 8003d0c:	4819      	ldr	r0, [pc, #100]	@ (8003d74 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003d0e:	f7ff ff37 	bl	8003b80 <LL_ADC_IsEnabled>
 8003d12:	4603      	mov	r3, r0
 8003d14:	4323      	orrs	r3, r4
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	bf0c      	ite	eq
 8003d1a:	2301      	moveq	r3, #1
 8003d1c:	2300      	movne	r3, #0
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	e008      	b.n	8003d34 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003d22:	4817      	ldr	r0, [pc, #92]	@ (8003d80 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003d24:	f7ff ff2c 	bl	8003b80 <LL_ADC_IsEnabled>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	bf0c      	ite	eq
 8003d2e:	2301      	moveq	r3, #1
 8003d30:	2300      	movne	r3, #0
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d010      	beq.n	8003d5a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003d38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	4b11      	ldr	r3, [pc, #68]	@ (8003d84 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003d3e:	4013      	ands	r3, r2
 8003d40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d42:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d44:	e009      	b.n	8003d5a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4a:	f043 0220 	orr.w	r2, r3, #32
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003d58:	e000      	b.n	8003d5c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d5a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003d64:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	377c      	adds	r7, #124	@ 0x7c
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd90      	pop	{r4, r7, pc}
 8003d70:	40022000 	.word	0x40022000
 8003d74:	40022100 	.word	0x40022100
 8003d78:	40022300 	.word	0x40022300
 8003d7c:	58026300 	.word	0x58026300
 8003d80:	58026000 	.word	0x58026000
 8003d84:	fffff0e0 	.word	0xfffff0e0

08003d88 <__NVIC_SetPriorityGrouping>:
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b085      	sub	sp, #20
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f003 0307 	and.w	r3, r3, #7
 8003d96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d98:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc8 <__NVIC_SetPriorityGrouping+0x40>)
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d9e:	68ba      	ldr	r2, [r7, #8]
 8003da0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003da4:	4013      	ands	r3, r2
 8003da6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003db0:	4b06      	ldr	r3, [pc, #24]	@ (8003dcc <__NVIC_SetPriorityGrouping+0x44>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003db6:	4a04      	ldr	r2, [pc, #16]	@ (8003dc8 <__NVIC_SetPriorityGrouping+0x40>)
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	60d3      	str	r3, [r2, #12]
}
 8003dbc:	bf00      	nop
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	e000ed00 	.word	0xe000ed00
 8003dcc:	05fa0000 	.word	0x05fa0000

08003dd0 <__NVIC_GetPriorityGrouping>:
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dd4:	4b04      	ldr	r3, [pc, #16]	@ (8003de8 <__NVIC_GetPriorityGrouping+0x18>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	0a1b      	lsrs	r3, r3, #8
 8003dda:	f003 0307 	and.w	r3, r3, #7
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr
 8003de8:	e000ed00 	.word	0xe000ed00

08003dec <__NVIC_EnableIRQ>:
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003df6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	db0b      	blt.n	8003e16 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dfe:	88fb      	ldrh	r3, [r7, #6]
 8003e00:	f003 021f 	and.w	r2, r3, #31
 8003e04:	4907      	ldr	r1, [pc, #28]	@ (8003e24 <__NVIC_EnableIRQ+0x38>)
 8003e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e0a:	095b      	lsrs	r3, r3, #5
 8003e0c:	2001      	movs	r0, #1
 8003e0e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	e000e100 	.word	0xe000e100

08003e28 <__NVIC_SetPriority>:
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	4603      	mov	r3, r0
 8003e30:	6039      	str	r1, [r7, #0]
 8003e32:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003e34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	db0a      	blt.n	8003e52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	490c      	ldr	r1, [pc, #48]	@ (8003e74 <__NVIC_SetPriority+0x4c>)
 8003e42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e46:	0112      	lsls	r2, r2, #4
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	440b      	add	r3, r1
 8003e4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003e50:	e00a      	b.n	8003e68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	4908      	ldr	r1, [pc, #32]	@ (8003e78 <__NVIC_SetPriority+0x50>)
 8003e58:	88fb      	ldrh	r3, [r7, #6]
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	3b04      	subs	r3, #4
 8003e60:	0112      	lsls	r2, r2, #4
 8003e62:	b2d2      	uxtb	r2, r2
 8003e64:	440b      	add	r3, r1
 8003e66:	761a      	strb	r2, [r3, #24]
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	e000e100 	.word	0xe000e100
 8003e78:	e000ed00 	.word	0xe000ed00

08003e7c <NVIC_EncodePriority>:
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b089      	sub	sp, #36	@ 0x24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	f1c3 0307 	rsb	r3, r3, #7
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	bf28      	it	cs
 8003e9a:	2304      	movcs	r3, #4
 8003e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	3304      	adds	r3, #4
 8003ea2:	2b06      	cmp	r3, #6
 8003ea4:	d902      	bls.n	8003eac <NVIC_EncodePriority+0x30>
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	3b03      	subs	r3, #3
 8003eaa:	e000      	b.n	8003eae <NVIC_EncodePriority+0x32>
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	43da      	mvns	r2, r3
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	401a      	ands	r2, r3
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	fa01 f303 	lsl.w	r3, r1, r3
 8003ece:	43d9      	mvns	r1, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed4:	4313      	orrs	r3, r2
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3724      	adds	r7, #36	@ 0x24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
	...

08003ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ef4:	d301      	bcc.n	8003efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e00f      	b.n	8003f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003efa:	4a0a      	ldr	r2, [pc, #40]	@ (8003f24 <SysTick_Config+0x40>)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3b01      	subs	r3, #1
 8003f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f02:	210f      	movs	r1, #15
 8003f04:	f04f 30ff 	mov.w	r0, #4294967295
 8003f08:	f7ff ff8e 	bl	8003e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f0c:	4b05      	ldr	r3, [pc, #20]	@ (8003f24 <SysTick_Config+0x40>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f12:	4b04      	ldr	r3, [pc, #16]	@ (8003f24 <SysTick_Config+0x40>)
 8003f14:	2207      	movs	r2, #7
 8003f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	e000e010 	.word	0xe000e010

08003f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff ff29 	bl	8003d88 <__NVIC_SetPriorityGrouping>
}
 8003f36:	bf00      	nop
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b086      	sub	sp, #24
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	4603      	mov	r3, r0
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f4c:	f7ff ff40 	bl	8003dd0 <__NVIC_GetPriorityGrouping>
 8003f50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	6978      	ldr	r0, [r7, #20]
 8003f58:	f7ff ff90 	bl	8003e7c <NVIC_EncodePriority>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003f62:	4611      	mov	r1, r2
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff ff5f 	bl	8003e28 <__NVIC_SetPriority>
}
 8003f6a:	bf00      	nop
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	4603      	mov	r3, r0
 8003f7a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff ff33 	bl	8003dec <__NVIC_EnableIRQ>
}
 8003f86:	bf00      	nop
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b082      	sub	sp, #8
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7ff ffa4 	bl	8003ee4 <SysTick_Config>
 8003f9c:	4603      	mov	r3, r0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
	...

08003fa8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003fac:	f3bf 8f5f 	dmb	sy
}
 8003fb0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003fb2:	4b07      	ldr	r3, [pc, #28]	@ (8003fd0 <HAL_MPU_Disable+0x28>)
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb6:	4a06      	ldr	r2, [pc, #24]	@ (8003fd0 <HAL_MPU_Disable+0x28>)
 8003fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fbc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003fbe:	4b05      	ldr	r3, [pc, #20]	@ (8003fd4 <HAL_MPU_Disable+0x2c>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	605a      	str	r2, [r3, #4]
}
 8003fc4:	bf00      	nop
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	e000ed00 	.word	0xe000ed00
 8003fd4:	e000ed90 	.word	0xe000ed90

08003fd8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003fe0:	4a0b      	ldr	r2, [pc, #44]	@ (8004010 <HAL_MPU_Enable+0x38>)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f043 0301 	orr.w	r3, r3, #1
 8003fe8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003fea:	4b0a      	ldr	r3, [pc, #40]	@ (8004014 <HAL_MPU_Enable+0x3c>)
 8003fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fee:	4a09      	ldr	r2, [pc, #36]	@ (8004014 <HAL_MPU_Enable+0x3c>)
 8003ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ff4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003ff6:	f3bf 8f4f 	dsb	sy
}
 8003ffa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003ffc:	f3bf 8f6f 	isb	sy
}
 8004000:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	e000ed90 	.word	0xe000ed90
 8004014:	e000ed00 	.word	0xe000ed00

08004018 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	785a      	ldrb	r2, [r3, #1]
 8004024:	4b1b      	ldr	r3, [pc, #108]	@ (8004094 <HAL_MPU_ConfigRegion+0x7c>)
 8004026:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004028:	4b1a      	ldr	r3, [pc, #104]	@ (8004094 <HAL_MPU_ConfigRegion+0x7c>)
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	4a19      	ldr	r2, [pc, #100]	@ (8004094 <HAL_MPU_ConfigRegion+0x7c>)
 800402e:	f023 0301 	bic.w	r3, r3, #1
 8004032:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004034:	4a17      	ldr	r2, [pc, #92]	@ (8004094 <HAL_MPU_ConfigRegion+0x7c>)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	7b1b      	ldrb	r3, [r3, #12]
 8004040:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	7adb      	ldrb	r3, [r3, #11]
 8004046:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004048:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	7a9b      	ldrb	r3, [r3, #10]
 800404e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004050:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	7b5b      	ldrb	r3, [r3, #13]
 8004056:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004058:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	7b9b      	ldrb	r3, [r3, #14]
 800405e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004060:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	7bdb      	ldrb	r3, [r3, #15]
 8004066:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004068:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	7a5b      	ldrb	r3, [r3, #9]
 800406e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004070:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	7a1b      	ldrb	r3, [r3, #8]
 8004076:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004078:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	7812      	ldrb	r2, [r2, #0]
 800407e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004080:	4a04      	ldr	r2, [pc, #16]	@ (8004094 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004082:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004084:	6113      	str	r3, [r2, #16]
}
 8004086:	bf00      	nop
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	e000ed90 	.word	0xe000ed90

08004098 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80040a0:	f7fe fdd6 	bl	8002c50 <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e316      	b.n	80046de <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a66      	ldr	r2, [pc, #408]	@ (8004250 <HAL_DMA_Init+0x1b8>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d04a      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a65      	ldr	r2, [pc, #404]	@ (8004254 <HAL_DMA_Init+0x1bc>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d045      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a63      	ldr	r2, [pc, #396]	@ (8004258 <HAL_DMA_Init+0x1c0>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d040      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a62      	ldr	r2, [pc, #392]	@ (800425c <HAL_DMA_Init+0x1c4>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d03b      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a60      	ldr	r2, [pc, #384]	@ (8004260 <HAL_DMA_Init+0x1c8>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d036      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a5f      	ldr	r2, [pc, #380]	@ (8004264 <HAL_DMA_Init+0x1cc>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d031      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a5d      	ldr	r2, [pc, #372]	@ (8004268 <HAL_DMA_Init+0x1d0>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d02c      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a5c      	ldr	r2, [pc, #368]	@ (800426c <HAL_DMA_Init+0x1d4>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d027      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a5a      	ldr	r2, [pc, #360]	@ (8004270 <HAL_DMA_Init+0x1d8>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d022      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a59      	ldr	r2, [pc, #356]	@ (8004274 <HAL_DMA_Init+0x1dc>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d01d      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a57      	ldr	r2, [pc, #348]	@ (8004278 <HAL_DMA_Init+0x1e0>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d018      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a56      	ldr	r2, [pc, #344]	@ (800427c <HAL_DMA_Init+0x1e4>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d013      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a54      	ldr	r2, [pc, #336]	@ (8004280 <HAL_DMA_Init+0x1e8>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d00e      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a53      	ldr	r2, [pc, #332]	@ (8004284 <HAL_DMA_Init+0x1ec>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d009      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a51      	ldr	r2, [pc, #324]	@ (8004288 <HAL_DMA_Init+0x1f0>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d004      	beq.n	8004150 <HAL_DMA_Init+0xb8>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a50      	ldr	r2, [pc, #320]	@ (800428c <HAL_DMA_Init+0x1f4>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d101      	bne.n	8004154 <HAL_DMA_Init+0xbc>
 8004150:	2301      	movs	r3, #1
 8004152:	e000      	b.n	8004156 <HAL_DMA_Init+0xbe>
 8004154:	2300      	movs	r3, #0
 8004156:	2b00      	cmp	r3, #0
 8004158:	f000 813b 	beq.w	80043d2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a37      	ldr	r2, [pc, #220]	@ (8004250 <HAL_DMA_Init+0x1b8>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d04a      	beq.n	800420c <HAL_DMA_Init+0x174>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a36      	ldr	r2, [pc, #216]	@ (8004254 <HAL_DMA_Init+0x1bc>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d045      	beq.n	800420c <HAL_DMA_Init+0x174>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a34      	ldr	r2, [pc, #208]	@ (8004258 <HAL_DMA_Init+0x1c0>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d040      	beq.n	800420c <HAL_DMA_Init+0x174>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a33      	ldr	r2, [pc, #204]	@ (800425c <HAL_DMA_Init+0x1c4>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d03b      	beq.n	800420c <HAL_DMA_Init+0x174>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a31      	ldr	r2, [pc, #196]	@ (8004260 <HAL_DMA_Init+0x1c8>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d036      	beq.n	800420c <HAL_DMA_Init+0x174>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a30      	ldr	r2, [pc, #192]	@ (8004264 <HAL_DMA_Init+0x1cc>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d031      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a2e      	ldr	r2, [pc, #184]	@ (8004268 <HAL_DMA_Init+0x1d0>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d02c      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a2d      	ldr	r2, [pc, #180]	@ (800426c <HAL_DMA_Init+0x1d4>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d027      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004270 <HAL_DMA_Init+0x1d8>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d022      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004274 <HAL_DMA_Init+0x1dc>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d01d      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a28      	ldr	r2, [pc, #160]	@ (8004278 <HAL_DMA_Init+0x1e0>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d018      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a27      	ldr	r2, [pc, #156]	@ (800427c <HAL_DMA_Init+0x1e4>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d013      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a25      	ldr	r2, [pc, #148]	@ (8004280 <HAL_DMA_Init+0x1e8>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d00e      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a24      	ldr	r2, [pc, #144]	@ (8004284 <HAL_DMA_Init+0x1ec>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d009      	beq.n	800420c <HAL_DMA_Init+0x174>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a22      	ldr	r2, [pc, #136]	@ (8004288 <HAL_DMA_Init+0x1f0>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d004      	beq.n	800420c <HAL_DMA_Init+0x174>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a21      	ldr	r2, [pc, #132]	@ (800428c <HAL_DMA_Init+0x1f4>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d108      	bne.n	800421e <HAL_DMA_Init+0x186>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0201 	bic.w	r2, r2, #1
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	e007      	b.n	800422e <HAL_DMA_Init+0x196>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0201 	bic.w	r2, r2, #1
 800422c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800422e:	e02f      	b.n	8004290 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004230:	f7fe fd0e 	bl	8002c50 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b05      	cmp	r3, #5
 800423c:	d928      	bls.n	8004290 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2220      	movs	r2, #32
 8004242:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2203      	movs	r2, #3
 8004248:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e246      	b.n	80046de <HAL_DMA_Init+0x646>
 8004250:	40020010 	.word	0x40020010
 8004254:	40020028 	.word	0x40020028
 8004258:	40020040 	.word	0x40020040
 800425c:	40020058 	.word	0x40020058
 8004260:	40020070 	.word	0x40020070
 8004264:	40020088 	.word	0x40020088
 8004268:	400200a0 	.word	0x400200a0
 800426c:	400200b8 	.word	0x400200b8
 8004270:	40020410 	.word	0x40020410
 8004274:	40020428 	.word	0x40020428
 8004278:	40020440 	.word	0x40020440
 800427c:	40020458 	.word	0x40020458
 8004280:	40020470 	.word	0x40020470
 8004284:	40020488 	.word	0x40020488
 8004288:	400204a0 	.word	0x400204a0
 800428c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1c8      	bne.n	8004230 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042a6:	697a      	ldr	r2, [r7, #20]
 80042a8:	4b83      	ldr	r3, [pc, #524]	@ (80044b8 <HAL_DMA_Init+0x420>)
 80042aa:	4013      	ands	r3, r2
 80042ac:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80042b6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042c2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042ce:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a1b      	ldr	r3, [r3, #32]
 80042d4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	d107      	bne.n	80042f4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ec:	4313      	orrs	r3, r2
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80042f4:	4b71      	ldr	r3, [pc, #452]	@ (80044bc <HAL_DMA_Init+0x424>)
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	4b71      	ldr	r3, [pc, #452]	@ (80044c0 <HAL_DMA_Init+0x428>)
 80042fa:	4013      	ands	r3, r2
 80042fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004300:	d328      	bcc.n	8004354 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b28      	cmp	r3, #40	@ 0x28
 8004308:	d903      	bls.n	8004312 <HAL_DMA_Init+0x27a>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004310:	d917      	bls.n	8004342 <HAL_DMA_Init+0x2aa>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	2b3e      	cmp	r3, #62	@ 0x3e
 8004318:	d903      	bls.n	8004322 <HAL_DMA_Init+0x28a>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	2b42      	cmp	r3, #66	@ 0x42
 8004320:	d90f      	bls.n	8004342 <HAL_DMA_Init+0x2aa>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b46      	cmp	r3, #70	@ 0x46
 8004328:	d903      	bls.n	8004332 <HAL_DMA_Init+0x29a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2b48      	cmp	r3, #72	@ 0x48
 8004330:	d907      	bls.n	8004342 <HAL_DMA_Init+0x2aa>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	2b4e      	cmp	r3, #78	@ 0x4e
 8004338:	d905      	bls.n	8004346 <HAL_DMA_Init+0x2ae>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	2b52      	cmp	r3, #82	@ 0x52
 8004340:	d801      	bhi.n	8004346 <HAL_DMA_Init+0x2ae>
 8004342:	2301      	movs	r3, #1
 8004344:	e000      	b.n	8004348 <HAL_DMA_Init+0x2b0>
 8004346:	2300      	movs	r3, #0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d003      	beq.n	8004354 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004352:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	f023 0307 	bic.w	r3, r3, #7
 800436a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004370:	697a      	ldr	r2, [r7, #20]
 8004372:	4313      	orrs	r3, r2
 8004374:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437a:	2b04      	cmp	r3, #4
 800437c:	d117      	bne.n	80043ae <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	4313      	orrs	r3, r2
 8004386:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00e      	beq.n	80043ae <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f002 fb4d 	bl	8006a30 <DMA_CheckFifoParam>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d008      	beq.n	80043ae <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2240      	movs	r2, #64	@ 0x40
 80043a0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e197      	b.n	80046de <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f002 fa88 	bl	80068cc <DMA_CalcBaseAndBitshift>
 80043bc:	4603      	mov	r3, r0
 80043be:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c4:	f003 031f 	and.w	r3, r3, #31
 80043c8:	223f      	movs	r2, #63	@ 0x3f
 80043ca:	409a      	lsls	r2, r3
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	609a      	str	r2, [r3, #8]
 80043d0:	e0cd      	b.n	800456e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a3b      	ldr	r2, [pc, #236]	@ (80044c4 <HAL_DMA_Init+0x42c>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d022      	beq.n	8004422 <HAL_DMA_Init+0x38a>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a39      	ldr	r2, [pc, #228]	@ (80044c8 <HAL_DMA_Init+0x430>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d01d      	beq.n	8004422 <HAL_DMA_Init+0x38a>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a38      	ldr	r2, [pc, #224]	@ (80044cc <HAL_DMA_Init+0x434>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d018      	beq.n	8004422 <HAL_DMA_Init+0x38a>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a36      	ldr	r2, [pc, #216]	@ (80044d0 <HAL_DMA_Init+0x438>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d013      	beq.n	8004422 <HAL_DMA_Init+0x38a>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a35      	ldr	r2, [pc, #212]	@ (80044d4 <HAL_DMA_Init+0x43c>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d00e      	beq.n	8004422 <HAL_DMA_Init+0x38a>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a33      	ldr	r2, [pc, #204]	@ (80044d8 <HAL_DMA_Init+0x440>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d009      	beq.n	8004422 <HAL_DMA_Init+0x38a>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a32      	ldr	r2, [pc, #200]	@ (80044dc <HAL_DMA_Init+0x444>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d004      	beq.n	8004422 <HAL_DMA_Init+0x38a>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a30      	ldr	r2, [pc, #192]	@ (80044e0 <HAL_DMA_Init+0x448>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d101      	bne.n	8004426 <HAL_DMA_Init+0x38e>
 8004422:	2301      	movs	r3, #1
 8004424:	e000      	b.n	8004428 <HAL_DMA_Init+0x390>
 8004426:	2300      	movs	r3, #0
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 8097 	beq.w	800455c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a24      	ldr	r2, [pc, #144]	@ (80044c4 <HAL_DMA_Init+0x42c>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d021      	beq.n	800447c <HAL_DMA_Init+0x3e4>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a22      	ldr	r2, [pc, #136]	@ (80044c8 <HAL_DMA_Init+0x430>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d01c      	beq.n	800447c <HAL_DMA_Init+0x3e4>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a21      	ldr	r2, [pc, #132]	@ (80044cc <HAL_DMA_Init+0x434>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d017      	beq.n	800447c <HAL_DMA_Init+0x3e4>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a1f      	ldr	r2, [pc, #124]	@ (80044d0 <HAL_DMA_Init+0x438>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d012      	beq.n	800447c <HAL_DMA_Init+0x3e4>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a1e      	ldr	r2, [pc, #120]	@ (80044d4 <HAL_DMA_Init+0x43c>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d00d      	beq.n	800447c <HAL_DMA_Init+0x3e4>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a1c      	ldr	r2, [pc, #112]	@ (80044d8 <HAL_DMA_Init+0x440>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d008      	beq.n	800447c <HAL_DMA_Init+0x3e4>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a1b      	ldr	r2, [pc, #108]	@ (80044dc <HAL_DMA_Init+0x444>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d003      	beq.n	800447c <HAL_DMA_Init+0x3e4>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a19      	ldr	r2, [pc, #100]	@ (80044e0 <HAL_DMA_Init+0x448>)
 800447a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	4b13      	ldr	r3, [pc, #76]	@ (80044e4 <HAL_DMA_Init+0x44c>)
 8004498:	4013      	ands	r3, r2
 800449a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b40      	cmp	r3, #64	@ 0x40
 80044a2:	d021      	beq.n	80044e8 <HAL_DMA_Init+0x450>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	2b80      	cmp	r3, #128	@ 0x80
 80044aa:	d102      	bne.n	80044b2 <HAL_DMA_Init+0x41a>
 80044ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80044b0:	e01b      	b.n	80044ea <HAL_DMA_Init+0x452>
 80044b2:	2300      	movs	r3, #0
 80044b4:	e019      	b.n	80044ea <HAL_DMA_Init+0x452>
 80044b6:	bf00      	nop
 80044b8:	fe10803f 	.word	0xfe10803f
 80044bc:	5c001000 	.word	0x5c001000
 80044c0:	ffff0000 	.word	0xffff0000
 80044c4:	58025408 	.word	0x58025408
 80044c8:	5802541c 	.word	0x5802541c
 80044cc:	58025430 	.word	0x58025430
 80044d0:	58025444 	.word	0x58025444
 80044d4:	58025458 	.word	0x58025458
 80044d8:	5802546c 	.word	0x5802546c
 80044dc:	58025480 	.word	0x58025480
 80044e0:	58025494 	.word	0x58025494
 80044e4:	fffe000f 	.word	0xfffe000f
 80044e8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	68d2      	ldr	r2, [r2, #12]
 80044ee:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80044f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80044f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004500:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004508:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004510:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004518:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	4313      	orrs	r3, r2
 800451e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	461a      	mov	r2, r3
 800452e:	4b6e      	ldr	r3, [pc, #440]	@ (80046e8 <HAL_DMA_Init+0x650>)
 8004530:	4413      	add	r3, r2
 8004532:	4a6e      	ldr	r2, [pc, #440]	@ (80046ec <HAL_DMA_Init+0x654>)
 8004534:	fba2 2303 	umull	r2, r3, r2, r3
 8004538:	091b      	lsrs	r3, r3, #4
 800453a:	009a      	lsls	r2, r3, #2
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f002 f9c3 	bl	80068cc <DMA_CalcBaseAndBitshift>
 8004546:	4603      	mov	r3, r0
 8004548:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454e:	f003 031f 	and.w	r3, r3, #31
 8004552:	2201      	movs	r2, #1
 8004554:	409a      	lsls	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	605a      	str	r2, [r3, #4]
 800455a:	e008      	b.n	800456e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2240      	movs	r2, #64	@ 0x40
 8004560:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2203      	movs	r2, #3
 8004566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e0b7      	b.n	80046de <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a5f      	ldr	r2, [pc, #380]	@ (80046f0 <HAL_DMA_Init+0x658>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d072      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a5d      	ldr	r2, [pc, #372]	@ (80046f4 <HAL_DMA_Init+0x65c>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d06d      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a5c      	ldr	r2, [pc, #368]	@ (80046f8 <HAL_DMA_Init+0x660>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d068      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a5a      	ldr	r2, [pc, #360]	@ (80046fc <HAL_DMA_Init+0x664>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d063      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a59      	ldr	r2, [pc, #356]	@ (8004700 <HAL_DMA_Init+0x668>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d05e      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a57      	ldr	r2, [pc, #348]	@ (8004704 <HAL_DMA_Init+0x66c>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d059      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a56      	ldr	r2, [pc, #344]	@ (8004708 <HAL_DMA_Init+0x670>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d054      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a54      	ldr	r2, [pc, #336]	@ (800470c <HAL_DMA_Init+0x674>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d04f      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a53      	ldr	r2, [pc, #332]	@ (8004710 <HAL_DMA_Init+0x678>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d04a      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a51      	ldr	r2, [pc, #324]	@ (8004714 <HAL_DMA_Init+0x67c>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d045      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a50      	ldr	r2, [pc, #320]	@ (8004718 <HAL_DMA_Init+0x680>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d040      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a4e      	ldr	r2, [pc, #312]	@ (800471c <HAL_DMA_Init+0x684>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d03b      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a4d      	ldr	r2, [pc, #308]	@ (8004720 <HAL_DMA_Init+0x688>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d036      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004724 <HAL_DMA_Init+0x68c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d031      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a4a      	ldr	r2, [pc, #296]	@ (8004728 <HAL_DMA_Init+0x690>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d02c      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a48      	ldr	r2, [pc, #288]	@ (800472c <HAL_DMA_Init+0x694>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d027      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a47      	ldr	r2, [pc, #284]	@ (8004730 <HAL_DMA_Init+0x698>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d022      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a45      	ldr	r2, [pc, #276]	@ (8004734 <HAL_DMA_Init+0x69c>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d01d      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a44      	ldr	r2, [pc, #272]	@ (8004738 <HAL_DMA_Init+0x6a0>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d018      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a42      	ldr	r2, [pc, #264]	@ (800473c <HAL_DMA_Init+0x6a4>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d013      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a41      	ldr	r2, [pc, #260]	@ (8004740 <HAL_DMA_Init+0x6a8>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d00e      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a3f      	ldr	r2, [pc, #252]	@ (8004744 <HAL_DMA_Init+0x6ac>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d009      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a3e      	ldr	r2, [pc, #248]	@ (8004748 <HAL_DMA_Init+0x6b0>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d004      	beq.n	800465e <HAL_DMA_Init+0x5c6>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a3c      	ldr	r2, [pc, #240]	@ (800474c <HAL_DMA_Init+0x6b4>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d101      	bne.n	8004662 <HAL_DMA_Init+0x5ca>
 800465e:	2301      	movs	r3, #1
 8004660:	e000      	b.n	8004664 <HAL_DMA_Init+0x5cc>
 8004662:	2300      	movs	r3, #0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d032      	beq.n	80046ce <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f002 fa5d 	bl	8006b28 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	2b80      	cmp	r3, #128	@ 0x80
 8004674:	d102      	bne.n	800467c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004684:	b2d2      	uxtb	r2, r2
 8004686:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004690:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d010      	beq.n	80046bc <HAL_DMA_Init+0x624>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b08      	cmp	r3, #8
 80046a0:	d80c      	bhi.n	80046bc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f002 fada 	bl	8006c5c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80046b8:	605a      	str	r2, [r3, #4]
 80046ba:	e008      	b.n	80046ce <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	a7fdabf8 	.word	0xa7fdabf8
 80046ec:	cccccccd 	.word	0xcccccccd
 80046f0:	40020010 	.word	0x40020010
 80046f4:	40020028 	.word	0x40020028
 80046f8:	40020040 	.word	0x40020040
 80046fc:	40020058 	.word	0x40020058
 8004700:	40020070 	.word	0x40020070
 8004704:	40020088 	.word	0x40020088
 8004708:	400200a0 	.word	0x400200a0
 800470c:	400200b8 	.word	0x400200b8
 8004710:	40020410 	.word	0x40020410
 8004714:	40020428 	.word	0x40020428
 8004718:	40020440 	.word	0x40020440
 800471c:	40020458 	.word	0x40020458
 8004720:	40020470 	.word	0x40020470
 8004724:	40020488 	.word	0x40020488
 8004728:	400204a0 	.word	0x400204a0
 800472c:	400204b8 	.word	0x400204b8
 8004730:	58025408 	.word	0x58025408
 8004734:	5802541c 	.word	0x5802541c
 8004738:	58025430 	.word	0x58025430
 800473c:	58025444 	.word	0x58025444
 8004740:	58025458 	.word	0x58025458
 8004744:	5802546c 	.word	0x5802546c
 8004748:	58025480 	.word	0x58025480
 800474c:	58025494 	.word	0x58025494

08004750 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800475e:	2300      	movs	r3, #0
 8004760:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e226      	b.n	8004bba <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004772:	2b01      	cmp	r3, #1
 8004774:	d101      	bne.n	800477a <HAL_DMA_Start_IT+0x2a>
 8004776:	2302      	movs	r3, #2
 8004778:	e21f      	b.n	8004bba <HAL_DMA_Start_IT+0x46a>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b01      	cmp	r3, #1
 800478c:	f040 820a 	bne.w	8004ba4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2202      	movs	r2, #2
 8004794:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a68      	ldr	r2, [pc, #416]	@ (8004944 <HAL_DMA_Start_IT+0x1f4>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d04a      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a66      	ldr	r2, [pc, #408]	@ (8004948 <HAL_DMA_Start_IT+0x1f8>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d045      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a65      	ldr	r2, [pc, #404]	@ (800494c <HAL_DMA_Start_IT+0x1fc>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d040      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a63      	ldr	r2, [pc, #396]	@ (8004950 <HAL_DMA_Start_IT+0x200>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d03b      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a62      	ldr	r2, [pc, #392]	@ (8004954 <HAL_DMA_Start_IT+0x204>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d036      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a60      	ldr	r2, [pc, #384]	@ (8004958 <HAL_DMA_Start_IT+0x208>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d031      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a5f      	ldr	r2, [pc, #380]	@ (800495c <HAL_DMA_Start_IT+0x20c>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d02c      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a5d      	ldr	r2, [pc, #372]	@ (8004960 <HAL_DMA_Start_IT+0x210>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d027      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a5c      	ldr	r2, [pc, #368]	@ (8004964 <HAL_DMA_Start_IT+0x214>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d022      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a5a      	ldr	r2, [pc, #360]	@ (8004968 <HAL_DMA_Start_IT+0x218>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d01d      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a59      	ldr	r2, [pc, #356]	@ (800496c <HAL_DMA_Start_IT+0x21c>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d018      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a57      	ldr	r2, [pc, #348]	@ (8004970 <HAL_DMA_Start_IT+0x220>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d013      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a56      	ldr	r2, [pc, #344]	@ (8004974 <HAL_DMA_Start_IT+0x224>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d00e      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a54      	ldr	r2, [pc, #336]	@ (8004978 <HAL_DMA_Start_IT+0x228>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d009      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a53      	ldr	r2, [pc, #332]	@ (800497c <HAL_DMA_Start_IT+0x22c>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d004      	beq.n	800483e <HAL_DMA_Start_IT+0xee>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a51      	ldr	r2, [pc, #324]	@ (8004980 <HAL_DMA_Start_IT+0x230>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d108      	bne.n	8004850 <HAL_DMA_Start_IT+0x100>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f022 0201 	bic.w	r2, r2, #1
 800484c:	601a      	str	r2, [r3, #0]
 800484e:	e007      	b.n	8004860 <HAL_DMA_Start_IT+0x110>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0201 	bic.w	r2, r2, #1
 800485e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	68b9      	ldr	r1, [r7, #8]
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f001 fe84 	bl	8006574 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a34      	ldr	r2, [pc, #208]	@ (8004944 <HAL_DMA_Start_IT+0x1f4>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d04a      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a33      	ldr	r2, [pc, #204]	@ (8004948 <HAL_DMA_Start_IT+0x1f8>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d045      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a31      	ldr	r2, [pc, #196]	@ (800494c <HAL_DMA_Start_IT+0x1fc>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d040      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a30      	ldr	r2, [pc, #192]	@ (8004950 <HAL_DMA_Start_IT+0x200>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d03b      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a2e      	ldr	r2, [pc, #184]	@ (8004954 <HAL_DMA_Start_IT+0x204>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d036      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a2d      	ldr	r2, [pc, #180]	@ (8004958 <HAL_DMA_Start_IT+0x208>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d031      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a2b      	ldr	r2, [pc, #172]	@ (800495c <HAL_DMA_Start_IT+0x20c>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d02c      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a2a      	ldr	r2, [pc, #168]	@ (8004960 <HAL_DMA_Start_IT+0x210>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d027      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a28      	ldr	r2, [pc, #160]	@ (8004964 <HAL_DMA_Start_IT+0x214>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d022      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a27      	ldr	r2, [pc, #156]	@ (8004968 <HAL_DMA_Start_IT+0x218>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d01d      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a25      	ldr	r2, [pc, #148]	@ (800496c <HAL_DMA_Start_IT+0x21c>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d018      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a24      	ldr	r2, [pc, #144]	@ (8004970 <HAL_DMA_Start_IT+0x220>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d013      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a22      	ldr	r2, [pc, #136]	@ (8004974 <HAL_DMA_Start_IT+0x224>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d00e      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a21      	ldr	r2, [pc, #132]	@ (8004978 <HAL_DMA_Start_IT+0x228>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d009      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a1f      	ldr	r2, [pc, #124]	@ (800497c <HAL_DMA_Start_IT+0x22c>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d004      	beq.n	800490c <HAL_DMA_Start_IT+0x1bc>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a1e      	ldr	r2, [pc, #120]	@ (8004980 <HAL_DMA_Start_IT+0x230>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d101      	bne.n	8004910 <HAL_DMA_Start_IT+0x1c0>
 800490c:	2301      	movs	r3, #1
 800490e:	e000      	b.n	8004912 <HAL_DMA_Start_IT+0x1c2>
 8004910:	2300      	movs	r3, #0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d036      	beq.n	8004984 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f023 021e 	bic.w	r2, r3, #30
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f042 0216 	orr.w	r2, r2, #22
 8004928:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	d03e      	beq.n	80049b0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f042 0208 	orr.w	r2, r2, #8
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	e035      	b.n	80049b0 <HAL_DMA_Start_IT+0x260>
 8004944:	40020010 	.word	0x40020010
 8004948:	40020028 	.word	0x40020028
 800494c:	40020040 	.word	0x40020040
 8004950:	40020058 	.word	0x40020058
 8004954:	40020070 	.word	0x40020070
 8004958:	40020088 	.word	0x40020088
 800495c:	400200a0 	.word	0x400200a0
 8004960:	400200b8 	.word	0x400200b8
 8004964:	40020410 	.word	0x40020410
 8004968:	40020428 	.word	0x40020428
 800496c:	40020440 	.word	0x40020440
 8004970:	40020458 	.word	0x40020458
 8004974:	40020470 	.word	0x40020470
 8004978:	40020488 	.word	0x40020488
 800497c:	400204a0 	.word	0x400204a0
 8004980:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f023 020e 	bic.w	r2, r3, #14
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f042 020a 	orr.w	r2, r2, #10
 8004996:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499c:	2b00      	cmp	r3, #0
 800499e:	d007      	beq.n	80049b0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f042 0204 	orr.w	r2, r2, #4
 80049ae:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a83      	ldr	r2, [pc, #524]	@ (8004bc4 <HAL_DMA_Start_IT+0x474>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d072      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a82      	ldr	r2, [pc, #520]	@ (8004bc8 <HAL_DMA_Start_IT+0x478>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d06d      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a80      	ldr	r2, [pc, #512]	@ (8004bcc <HAL_DMA_Start_IT+0x47c>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d068      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a7f      	ldr	r2, [pc, #508]	@ (8004bd0 <HAL_DMA_Start_IT+0x480>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d063      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a7d      	ldr	r2, [pc, #500]	@ (8004bd4 <HAL_DMA_Start_IT+0x484>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d05e      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a7c      	ldr	r2, [pc, #496]	@ (8004bd8 <HAL_DMA_Start_IT+0x488>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d059      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a7a      	ldr	r2, [pc, #488]	@ (8004bdc <HAL_DMA_Start_IT+0x48c>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d054      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a79      	ldr	r2, [pc, #484]	@ (8004be0 <HAL_DMA_Start_IT+0x490>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d04f      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a77      	ldr	r2, [pc, #476]	@ (8004be4 <HAL_DMA_Start_IT+0x494>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d04a      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a76      	ldr	r2, [pc, #472]	@ (8004be8 <HAL_DMA_Start_IT+0x498>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d045      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a74      	ldr	r2, [pc, #464]	@ (8004bec <HAL_DMA_Start_IT+0x49c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d040      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a73      	ldr	r2, [pc, #460]	@ (8004bf0 <HAL_DMA_Start_IT+0x4a0>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d03b      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a71      	ldr	r2, [pc, #452]	@ (8004bf4 <HAL_DMA_Start_IT+0x4a4>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d036      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a70      	ldr	r2, [pc, #448]	@ (8004bf8 <HAL_DMA_Start_IT+0x4a8>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d031      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a6e      	ldr	r2, [pc, #440]	@ (8004bfc <HAL_DMA_Start_IT+0x4ac>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d02c      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a6d      	ldr	r2, [pc, #436]	@ (8004c00 <HAL_DMA_Start_IT+0x4b0>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d027      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a6b      	ldr	r2, [pc, #428]	@ (8004c04 <HAL_DMA_Start_IT+0x4b4>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d022      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a6a      	ldr	r2, [pc, #424]	@ (8004c08 <HAL_DMA_Start_IT+0x4b8>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d01d      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a68      	ldr	r2, [pc, #416]	@ (8004c0c <HAL_DMA_Start_IT+0x4bc>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d018      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a67      	ldr	r2, [pc, #412]	@ (8004c10 <HAL_DMA_Start_IT+0x4c0>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d013      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a65      	ldr	r2, [pc, #404]	@ (8004c14 <HAL_DMA_Start_IT+0x4c4>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d00e      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a64      	ldr	r2, [pc, #400]	@ (8004c18 <HAL_DMA_Start_IT+0x4c8>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d009      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a62      	ldr	r2, [pc, #392]	@ (8004c1c <HAL_DMA_Start_IT+0x4cc>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d004      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x350>
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a61      	ldr	r2, [pc, #388]	@ (8004c20 <HAL_DMA_Start_IT+0x4d0>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d101      	bne.n	8004aa4 <HAL_DMA_Start_IT+0x354>
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e000      	b.n	8004aa6 <HAL_DMA_Start_IT+0x356>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d01a      	beq.n	8004ae0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d007      	beq.n	8004ac8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ac2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ac6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d007      	beq.n	8004ae0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ada:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ade:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a37      	ldr	r2, [pc, #220]	@ (8004bc4 <HAL_DMA_Start_IT+0x474>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d04a      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a36      	ldr	r2, [pc, #216]	@ (8004bc8 <HAL_DMA_Start_IT+0x478>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d045      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a34      	ldr	r2, [pc, #208]	@ (8004bcc <HAL_DMA_Start_IT+0x47c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d040      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a33      	ldr	r2, [pc, #204]	@ (8004bd0 <HAL_DMA_Start_IT+0x480>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d03b      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a31      	ldr	r2, [pc, #196]	@ (8004bd4 <HAL_DMA_Start_IT+0x484>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d036      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a30      	ldr	r2, [pc, #192]	@ (8004bd8 <HAL_DMA_Start_IT+0x488>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d031      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a2e      	ldr	r2, [pc, #184]	@ (8004bdc <HAL_DMA_Start_IT+0x48c>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d02c      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a2d      	ldr	r2, [pc, #180]	@ (8004be0 <HAL_DMA_Start_IT+0x490>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d027      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a2b      	ldr	r2, [pc, #172]	@ (8004be4 <HAL_DMA_Start_IT+0x494>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d022      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a2a      	ldr	r2, [pc, #168]	@ (8004be8 <HAL_DMA_Start_IT+0x498>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d01d      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a28      	ldr	r2, [pc, #160]	@ (8004bec <HAL_DMA_Start_IT+0x49c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d018      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a27      	ldr	r2, [pc, #156]	@ (8004bf0 <HAL_DMA_Start_IT+0x4a0>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d013      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a25      	ldr	r2, [pc, #148]	@ (8004bf4 <HAL_DMA_Start_IT+0x4a4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d00e      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a24      	ldr	r2, [pc, #144]	@ (8004bf8 <HAL_DMA_Start_IT+0x4a8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d009      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a22      	ldr	r2, [pc, #136]	@ (8004bfc <HAL_DMA_Start_IT+0x4ac>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d004      	beq.n	8004b80 <HAL_DMA_Start_IT+0x430>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a21      	ldr	r2, [pc, #132]	@ (8004c00 <HAL_DMA_Start_IT+0x4b0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d108      	bne.n	8004b92 <HAL_DMA_Start_IT+0x442>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f042 0201 	orr.w	r2, r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	e012      	b.n	8004bb8 <HAL_DMA_Start_IT+0x468>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f042 0201 	orr.w	r2, r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	e009      	b.n	8004bb8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004baa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004bb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3718      	adds	r7, #24
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40020010 	.word	0x40020010
 8004bc8:	40020028 	.word	0x40020028
 8004bcc:	40020040 	.word	0x40020040
 8004bd0:	40020058 	.word	0x40020058
 8004bd4:	40020070 	.word	0x40020070
 8004bd8:	40020088 	.word	0x40020088
 8004bdc:	400200a0 	.word	0x400200a0
 8004be0:	400200b8 	.word	0x400200b8
 8004be4:	40020410 	.word	0x40020410
 8004be8:	40020428 	.word	0x40020428
 8004bec:	40020440 	.word	0x40020440
 8004bf0:	40020458 	.word	0x40020458
 8004bf4:	40020470 	.word	0x40020470
 8004bf8:	40020488 	.word	0x40020488
 8004bfc:	400204a0 	.word	0x400204a0
 8004c00:	400204b8 	.word	0x400204b8
 8004c04:	58025408 	.word	0x58025408
 8004c08:	5802541c 	.word	0x5802541c
 8004c0c:	58025430 	.word	0x58025430
 8004c10:	58025444 	.word	0x58025444
 8004c14:	58025458 	.word	0x58025458
 8004c18:	5802546c 	.word	0x5802546c
 8004c1c:	58025480 	.word	0x58025480
 8004c20:	58025494 	.word	0x58025494

08004c24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004c2c:	f7fe f810 	bl	8002c50 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d101      	bne.n	8004c3c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e2dc      	b.n	80051f6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d008      	beq.n	8004c5a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2280      	movs	r2, #128	@ 0x80
 8004c4c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e2cd      	b.n	80051f6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a76      	ldr	r2, [pc, #472]	@ (8004e38 <HAL_DMA_Abort+0x214>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d04a      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a74      	ldr	r2, [pc, #464]	@ (8004e3c <HAL_DMA_Abort+0x218>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d045      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a73      	ldr	r2, [pc, #460]	@ (8004e40 <HAL_DMA_Abort+0x21c>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d040      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a71      	ldr	r2, [pc, #452]	@ (8004e44 <HAL_DMA_Abort+0x220>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d03b      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a70      	ldr	r2, [pc, #448]	@ (8004e48 <HAL_DMA_Abort+0x224>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d036      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a6e      	ldr	r2, [pc, #440]	@ (8004e4c <HAL_DMA_Abort+0x228>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d031      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a6d      	ldr	r2, [pc, #436]	@ (8004e50 <HAL_DMA_Abort+0x22c>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d02c      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a6b      	ldr	r2, [pc, #428]	@ (8004e54 <HAL_DMA_Abort+0x230>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d027      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a6a      	ldr	r2, [pc, #424]	@ (8004e58 <HAL_DMA_Abort+0x234>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d022      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a68      	ldr	r2, [pc, #416]	@ (8004e5c <HAL_DMA_Abort+0x238>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d01d      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a67      	ldr	r2, [pc, #412]	@ (8004e60 <HAL_DMA_Abort+0x23c>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d018      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a65      	ldr	r2, [pc, #404]	@ (8004e64 <HAL_DMA_Abort+0x240>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d013      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a64      	ldr	r2, [pc, #400]	@ (8004e68 <HAL_DMA_Abort+0x244>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d00e      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a62      	ldr	r2, [pc, #392]	@ (8004e6c <HAL_DMA_Abort+0x248>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d009      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a61      	ldr	r2, [pc, #388]	@ (8004e70 <HAL_DMA_Abort+0x24c>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d004      	beq.n	8004cfa <HAL_DMA_Abort+0xd6>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a5f      	ldr	r2, [pc, #380]	@ (8004e74 <HAL_DMA_Abort+0x250>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d101      	bne.n	8004cfe <HAL_DMA_Abort+0xda>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e000      	b.n	8004d00 <HAL_DMA_Abort+0xdc>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d013      	beq.n	8004d2c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 021e 	bic.w	r2, r2, #30
 8004d12:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	695a      	ldr	r2, [r3, #20]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d22:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	617b      	str	r3, [r7, #20]
 8004d2a:	e00a      	b.n	8004d42 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f022 020e 	bic.w	r2, r2, #14
 8004d3a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a3c      	ldr	r2, [pc, #240]	@ (8004e38 <HAL_DMA_Abort+0x214>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d072      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a3a      	ldr	r2, [pc, #232]	@ (8004e3c <HAL_DMA_Abort+0x218>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d06d      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a39      	ldr	r2, [pc, #228]	@ (8004e40 <HAL_DMA_Abort+0x21c>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d068      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a37      	ldr	r2, [pc, #220]	@ (8004e44 <HAL_DMA_Abort+0x220>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d063      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a36      	ldr	r2, [pc, #216]	@ (8004e48 <HAL_DMA_Abort+0x224>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d05e      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a34      	ldr	r2, [pc, #208]	@ (8004e4c <HAL_DMA_Abort+0x228>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d059      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a33      	ldr	r2, [pc, #204]	@ (8004e50 <HAL_DMA_Abort+0x22c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d054      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a31      	ldr	r2, [pc, #196]	@ (8004e54 <HAL_DMA_Abort+0x230>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d04f      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a30      	ldr	r2, [pc, #192]	@ (8004e58 <HAL_DMA_Abort+0x234>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d04a      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a2e      	ldr	r2, [pc, #184]	@ (8004e5c <HAL_DMA_Abort+0x238>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d045      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a2d      	ldr	r2, [pc, #180]	@ (8004e60 <HAL_DMA_Abort+0x23c>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d040      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a2b      	ldr	r2, [pc, #172]	@ (8004e64 <HAL_DMA_Abort+0x240>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d03b      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a2a      	ldr	r2, [pc, #168]	@ (8004e68 <HAL_DMA_Abort+0x244>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d036      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a28      	ldr	r2, [pc, #160]	@ (8004e6c <HAL_DMA_Abort+0x248>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d031      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a27      	ldr	r2, [pc, #156]	@ (8004e70 <HAL_DMA_Abort+0x24c>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d02c      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a25      	ldr	r2, [pc, #148]	@ (8004e74 <HAL_DMA_Abort+0x250>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d027      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a24      	ldr	r2, [pc, #144]	@ (8004e78 <HAL_DMA_Abort+0x254>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d022      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a22      	ldr	r2, [pc, #136]	@ (8004e7c <HAL_DMA_Abort+0x258>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d01d      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a21      	ldr	r2, [pc, #132]	@ (8004e80 <HAL_DMA_Abort+0x25c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d018      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a1f      	ldr	r2, [pc, #124]	@ (8004e84 <HAL_DMA_Abort+0x260>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d013      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8004e88 <HAL_DMA_Abort+0x264>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00e      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a1c      	ldr	r2, [pc, #112]	@ (8004e8c <HAL_DMA_Abort+0x268>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d009      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a1b      	ldr	r2, [pc, #108]	@ (8004e90 <HAL_DMA_Abort+0x26c>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d004      	beq.n	8004e32 <HAL_DMA_Abort+0x20e>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a19      	ldr	r2, [pc, #100]	@ (8004e94 <HAL_DMA_Abort+0x270>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d132      	bne.n	8004e98 <HAL_DMA_Abort+0x274>
 8004e32:	2301      	movs	r3, #1
 8004e34:	e031      	b.n	8004e9a <HAL_DMA_Abort+0x276>
 8004e36:	bf00      	nop
 8004e38:	40020010 	.word	0x40020010
 8004e3c:	40020028 	.word	0x40020028
 8004e40:	40020040 	.word	0x40020040
 8004e44:	40020058 	.word	0x40020058
 8004e48:	40020070 	.word	0x40020070
 8004e4c:	40020088 	.word	0x40020088
 8004e50:	400200a0 	.word	0x400200a0
 8004e54:	400200b8 	.word	0x400200b8
 8004e58:	40020410 	.word	0x40020410
 8004e5c:	40020428 	.word	0x40020428
 8004e60:	40020440 	.word	0x40020440
 8004e64:	40020458 	.word	0x40020458
 8004e68:	40020470 	.word	0x40020470
 8004e6c:	40020488 	.word	0x40020488
 8004e70:	400204a0 	.word	0x400204a0
 8004e74:	400204b8 	.word	0x400204b8
 8004e78:	58025408 	.word	0x58025408
 8004e7c:	5802541c 	.word	0x5802541c
 8004e80:	58025430 	.word	0x58025430
 8004e84:	58025444 	.word	0x58025444
 8004e88:	58025458 	.word	0x58025458
 8004e8c:	5802546c 	.word	0x5802546c
 8004e90:	58025480 	.word	0x58025480
 8004e94:	58025494 	.word	0x58025494
 8004e98:	2300      	movs	r3, #0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d007      	beq.n	8004eae <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ea8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004eac:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a6d      	ldr	r2, [pc, #436]	@ (8005068 <HAL_DMA_Abort+0x444>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d04a      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a6b      	ldr	r2, [pc, #428]	@ (800506c <HAL_DMA_Abort+0x448>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d045      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a6a      	ldr	r2, [pc, #424]	@ (8005070 <HAL_DMA_Abort+0x44c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d040      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a68      	ldr	r2, [pc, #416]	@ (8005074 <HAL_DMA_Abort+0x450>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d03b      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a67      	ldr	r2, [pc, #412]	@ (8005078 <HAL_DMA_Abort+0x454>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d036      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a65      	ldr	r2, [pc, #404]	@ (800507c <HAL_DMA_Abort+0x458>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d031      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a64      	ldr	r2, [pc, #400]	@ (8005080 <HAL_DMA_Abort+0x45c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d02c      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a62      	ldr	r2, [pc, #392]	@ (8005084 <HAL_DMA_Abort+0x460>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d027      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a61      	ldr	r2, [pc, #388]	@ (8005088 <HAL_DMA_Abort+0x464>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d022      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a5f      	ldr	r2, [pc, #380]	@ (800508c <HAL_DMA_Abort+0x468>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d01d      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a5e      	ldr	r2, [pc, #376]	@ (8005090 <HAL_DMA_Abort+0x46c>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d018      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a5c      	ldr	r2, [pc, #368]	@ (8005094 <HAL_DMA_Abort+0x470>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d013      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a5b      	ldr	r2, [pc, #364]	@ (8005098 <HAL_DMA_Abort+0x474>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00e      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a59      	ldr	r2, [pc, #356]	@ (800509c <HAL_DMA_Abort+0x478>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d009      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a58      	ldr	r2, [pc, #352]	@ (80050a0 <HAL_DMA_Abort+0x47c>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_DMA_Abort+0x32a>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a56      	ldr	r2, [pc, #344]	@ (80050a4 <HAL_DMA_Abort+0x480>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d108      	bne.n	8004f60 <HAL_DMA_Abort+0x33c>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f022 0201 	bic.w	r2, r2, #1
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	e007      	b.n	8004f70 <HAL_DMA_Abort+0x34c>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0201 	bic.w	r2, r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004f70:	e013      	b.n	8004f9a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f72:	f7fd fe6d 	bl	8002c50 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	2b05      	cmp	r3, #5
 8004f7e:	d90c      	bls.n	8004f9a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2220      	movs	r2, #32
 8004f84:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2203      	movs	r2, #3
 8004f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e12d      	b.n	80051f6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1e5      	bne.n	8004f72 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a2f      	ldr	r2, [pc, #188]	@ (8005068 <HAL_DMA_Abort+0x444>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d04a      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a2d      	ldr	r2, [pc, #180]	@ (800506c <HAL_DMA_Abort+0x448>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d045      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8005070 <HAL_DMA_Abort+0x44c>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d040      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a2a      	ldr	r2, [pc, #168]	@ (8005074 <HAL_DMA_Abort+0x450>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d03b      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a29      	ldr	r2, [pc, #164]	@ (8005078 <HAL_DMA_Abort+0x454>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d036      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a27      	ldr	r2, [pc, #156]	@ (800507c <HAL_DMA_Abort+0x458>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d031      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a26      	ldr	r2, [pc, #152]	@ (8005080 <HAL_DMA_Abort+0x45c>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d02c      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a24      	ldr	r2, [pc, #144]	@ (8005084 <HAL_DMA_Abort+0x460>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d027      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a23      	ldr	r2, [pc, #140]	@ (8005088 <HAL_DMA_Abort+0x464>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d022      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a21      	ldr	r2, [pc, #132]	@ (800508c <HAL_DMA_Abort+0x468>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d01d      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a20      	ldr	r2, [pc, #128]	@ (8005090 <HAL_DMA_Abort+0x46c>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d018      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1e      	ldr	r2, [pc, #120]	@ (8005094 <HAL_DMA_Abort+0x470>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d013      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a1d      	ldr	r2, [pc, #116]	@ (8005098 <HAL_DMA_Abort+0x474>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d00e      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a1b      	ldr	r2, [pc, #108]	@ (800509c <HAL_DMA_Abort+0x478>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d009      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a1a      	ldr	r2, [pc, #104]	@ (80050a0 <HAL_DMA_Abort+0x47c>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d004      	beq.n	8005046 <HAL_DMA_Abort+0x422>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a18      	ldr	r2, [pc, #96]	@ (80050a4 <HAL_DMA_Abort+0x480>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d101      	bne.n	800504a <HAL_DMA_Abort+0x426>
 8005046:	2301      	movs	r3, #1
 8005048:	e000      	b.n	800504c <HAL_DMA_Abort+0x428>
 800504a:	2300      	movs	r3, #0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d02b      	beq.n	80050a8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005054:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800505a:	f003 031f 	and.w	r3, r3, #31
 800505e:	223f      	movs	r2, #63	@ 0x3f
 8005060:	409a      	lsls	r2, r3
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	609a      	str	r2, [r3, #8]
 8005066:	e02a      	b.n	80050be <HAL_DMA_Abort+0x49a>
 8005068:	40020010 	.word	0x40020010
 800506c:	40020028 	.word	0x40020028
 8005070:	40020040 	.word	0x40020040
 8005074:	40020058 	.word	0x40020058
 8005078:	40020070 	.word	0x40020070
 800507c:	40020088 	.word	0x40020088
 8005080:	400200a0 	.word	0x400200a0
 8005084:	400200b8 	.word	0x400200b8
 8005088:	40020410 	.word	0x40020410
 800508c:	40020428 	.word	0x40020428
 8005090:	40020440 	.word	0x40020440
 8005094:	40020458 	.word	0x40020458
 8005098:	40020470 	.word	0x40020470
 800509c:	40020488 	.word	0x40020488
 80050a0:	400204a0 	.word	0x400204a0
 80050a4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050ac:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b2:	f003 031f 	and.w	r3, r3, #31
 80050b6:	2201      	movs	r2, #1
 80050b8:	409a      	lsls	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a4f      	ldr	r2, [pc, #316]	@ (8005200 <HAL_DMA_Abort+0x5dc>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d072      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a4d      	ldr	r2, [pc, #308]	@ (8005204 <HAL_DMA_Abort+0x5e0>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d06d      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a4c      	ldr	r2, [pc, #304]	@ (8005208 <HAL_DMA_Abort+0x5e4>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d068      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a4a      	ldr	r2, [pc, #296]	@ (800520c <HAL_DMA_Abort+0x5e8>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d063      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a49      	ldr	r2, [pc, #292]	@ (8005210 <HAL_DMA_Abort+0x5ec>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d05e      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a47      	ldr	r2, [pc, #284]	@ (8005214 <HAL_DMA_Abort+0x5f0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d059      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a46      	ldr	r2, [pc, #280]	@ (8005218 <HAL_DMA_Abort+0x5f4>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d054      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a44      	ldr	r2, [pc, #272]	@ (800521c <HAL_DMA_Abort+0x5f8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d04f      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a43      	ldr	r2, [pc, #268]	@ (8005220 <HAL_DMA_Abort+0x5fc>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d04a      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a41      	ldr	r2, [pc, #260]	@ (8005224 <HAL_DMA_Abort+0x600>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d045      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a40      	ldr	r2, [pc, #256]	@ (8005228 <HAL_DMA_Abort+0x604>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d040      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a3e      	ldr	r2, [pc, #248]	@ (800522c <HAL_DMA_Abort+0x608>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d03b      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a3d      	ldr	r2, [pc, #244]	@ (8005230 <HAL_DMA_Abort+0x60c>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d036      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a3b      	ldr	r2, [pc, #236]	@ (8005234 <HAL_DMA_Abort+0x610>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d031      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a3a      	ldr	r2, [pc, #232]	@ (8005238 <HAL_DMA_Abort+0x614>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d02c      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a38      	ldr	r2, [pc, #224]	@ (800523c <HAL_DMA_Abort+0x618>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d027      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a37      	ldr	r2, [pc, #220]	@ (8005240 <HAL_DMA_Abort+0x61c>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d022      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a35      	ldr	r2, [pc, #212]	@ (8005244 <HAL_DMA_Abort+0x620>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d01d      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a34      	ldr	r2, [pc, #208]	@ (8005248 <HAL_DMA_Abort+0x624>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d018      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a32      	ldr	r2, [pc, #200]	@ (800524c <HAL_DMA_Abort+0x628>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d013      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a31      	ldr	r2, [pc, #196]	@ (8005250 <HAL_DMA_Abort+0x62c>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d00e      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a2f      	ldr	r2, [pc, #188]	@ (8005254 <HAL_DMA_Abort+0x630>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d009      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a2e      	ldr	r2, [pc, #184]	@ (8005258 <HAL_DMA_Abort+0x634>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d004      	beq.n	80051ae <HAL_DMA_Abort+0x58a>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a2c      	ldr	r2, [pc, #176]	@ (800525c <HAL_DMA_Abort+0x638>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d101      	bne.n	80051b2 <HAL_DMA_Abort+0x58e>
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <HAL_DMA_Abort+0x590>
 80051b2:	2300      	movs	r3, #0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d015      	beq.n	80051e4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80051c0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00c      	beq.n	80051e4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80051d8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80051e2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40020010 	.word	0x40020010
 8005204:	40020028 	.word	0x40020028
 8005208:	40020040 	.word	0x40020040
 800520c:	40020058 	.word	0x40020058
 8005210:	40020070 	.word	0x40020070
 8005214:	40020088 	.word	0x40020088
 8005218:	400200a0 	.word	0x400200a0
 800521c:	400200b8 	.word	0x400200b8
 8005220:	40020410 	.word	0x40020410
 8005224:	40020428 	.word	0x40020428
 8005228:	40020440 	.word	0x40020440
 800522c:	40020458 	.word	0x40020458
 8005230:	40020470 	.word	0x40020470
 8005234:	40020488 	.word	0x40020488
 8005238:	400204a0 	.word	0x400204a0
 800523c:	400204b8 	.word	0x400204b8
 8005240:	58025408 	.word	0x58025408
 8005244:	5802541c 	.word	0x5802541c
 8005248:	58025430 	.word	0x58025430
 800524c:	58025444 	.word	0x58025444
 8005250:	58025458 	.word	0x58025458
 8005254:	5802546c 	.word	0x5802546c
 8005258:	58025480 	.word	0x58025480
 800525c:	58025494 	.word	0x58025494

08005260 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d101      	bne.n	8005272 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e237      	b.n	80056e2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b02      	cmp	r3, #2
 800527c:	d004      	beq.n	8005288 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2280      	movs	r2, #128	@ 0x80
 8005282:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e22c      	b.n	80056e2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a5c      	ldr	r2, [pc, #368]	@ (8005400 <HAL_DMA_Abort_IT+0x1a0>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d04a      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a5b      	ldr	r2, [pc, #364]	@ (8005404 <HAL_DMA_Abort_IT+0x1a4>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d045      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a59      	ldr	r2, [pc, #356]	@ (8005408 <HAL_DMA_Abort_IT+0x1a8>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d040      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a58      	ldr	r2, [pc, #352]	@ (800540c <HAL_DMA_Abort_IT+0x1ac>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d03b      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a56      	ldr	r2, [pc, #344]	@ (8005410 <HAL_DMA_Abort_IT+0x1b0>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d036      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a55      	ldr	r2, [pc, #340]	@ (8005414 <HAL_DMA_Abort_IT+0x1b4>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d031      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a53      	ldr	r2, [pc, #332]	@ (8005418 <HAL_DMA_Abort_IT+0x1b8>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d02c      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a52      	ldr	r2, [pc, #328]	@ (800541c <HAL_DMA_Abort_IT+0x1bc>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d027      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a50      	ldr	r2, [pc, #320]	@ (8005420 <HAL_DMA_Abort_IT+0x1c0>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d022      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a4f      	ldr	r2, [pc, #316]	@ (8005424 <HAL_DMA_Abort_IT+0x1c4>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d01d      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a4d      	ldr	r2, [pc, #308]	@ (8005428 <HAL_DMA_Abort_IT+0x1c8>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d018      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a4c      	ldr	r2, [pc, #304]	@ (800542c <HAL_DMA_Abort_IT+0x1cc>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d013      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a4a      	ldr	r2, [pc, #296]	@ (8005430 <HAL_DMA_Abort_IT+0x1d0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d00e      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a49      	ldr	r2, [pc, #292]	@ (8005434 <HAL_DMA_Abort_IT+0x1d4>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d009      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a47      	ldr	r2, [pc, #284]	@ (8005438 <HAL_DMA_Abort_IT+0x1d8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d004      	beq.n	8005328 <HAL_DMA_Abort_IT+0xc8>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a46      	ldr	r2, [pc, #280]	@ (800543c <HAL_DMA_Abort_IT+0x1dc>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d101      	bne.n	800532c <HAL_DMA_Abort_IT+0xcc>
 8005328:	2301      	movs	r3, #1
 800532a:	e000      	b.n	800532e <HAL_DMA_Abort_IT+0xce>
 800532c:	2300      	movs	r3, #0
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 8086 	beq.w	8005440 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2204      	movs	r2, #4
 8005338:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a2f      	ldr	r2, [pc, #188]	@ (8005400 <HAL_DMA_Abort_IT+0x1a0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d04a      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a2e      	ldr	r2, [pc, #184]	@ (8005404 <HAL_DMA_Abort_IT+0x1a4>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d045      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a2c      	ldr	r2, [pc, #176]	@ (8005408 <HAL_DMA_Abort_IT+0x1a8>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d040      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a2b      	ldr	r2, [pc, #172]	@ (800540c <HAL_DMA_Abort_IT+0x1ac>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d03b      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a29      	ldr	r2, [pc, #164]	@ (8005410 <HAL_DMA_Abort_IT+0x1b0>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d036      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a28      	ldr	r2, [pc, #160]	@ (8005414 <HAL_DMA_Abort_IT+0x1b4>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d031      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a26      	ldr	r2, [pc, #152]	@ (8005418 <HAL_DMA_Abort_IT+0x1b8>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d02c      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a25      	ldr	r2, [pc, #148]	@ (800541c <HAL_DMA_Abort_IT+0x1bc>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d027      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a23      	ldr	r2, [pc, #140]	@ (8005420 <HAL_DMA_Abort_IT+0x1c0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d022      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a22      	ldr	r2, [pc, #136]	@ (8005424 <HAL_DMA_Abort_IT+0x1c4>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d01d      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a20      	ldr	r2, [pc, #128]	@ (8005428 <HAL_DMA_Abort_IT+0x1c8>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d018      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a1f      	ldr	r2, [pc, #124]	@ (800542c <HAL_DMA_Abort_IT+0x1cc>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d013      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005430 <HAL_DMA_Abort_IT+0x1d0>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d00e      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005434 <HAL_DMA_Abort_IT+0x1d4>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d009      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005438 <HAL_DMA_Abort_IT+0x1d8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d004      	beq.n	80053dc <HAL_DMA_Abort_IT+0x17c>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a19      	ldr	r2, [pc, #100]	@ (800543c <HAL_DMA_Abort_IT+0x1dc>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d108      	bne.n	80053ee <HAL_DMA_Abort_IT+0x18e>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f022 0201 	bic.w	r2, r2, #1
 80053ea:	601a      	str	r2, [r3, #0]
 80053ec:	e178      	b.n	80056e0 <HAL_DMA_Abort_IT+0x480>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0201 	bic.w	r2, r2, #1
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	e16f      	b.n	80056e0 <HAL_DMA_Abort_IT+0x480>
 8005400:	40020010 	.word	0x40020010
 8005404:	40020028 	.word	0x40020028
 8005408:	40020040 	.word	0x40020040
 800540c:	40020058 	.word	0x40020058
 8005410:	40020070 	.word	0x40020070
 8005414:	40020088 	.word	0x40020088
 8005418:	400200a0 	.word	0x400200a0
 800541c:	400200b8 	.word	0x400200b8
 8005420:	40020410 	.word	0x40020410
 8005424:	40020428 	.word	0x40020428
 8005428:	40020440 	.word	0x40020440
 800542c:	40020458 	.word	0x40020458
 8005430:	40020470 	.word	0x40020470
 8005434:	40020488 	.word	0x40020488
 8005438:	400204a0 	.word	0x400204a0
 800543c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 020e 	bic.w	r2, r2, #14
 800544e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a6c      	ldr	r2, [pc, #432]	@ (8005608 <HAL_DMA_Abort_IT+0x3a8>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d04a      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a6b      	ldr	r2, [pc, #428]	@ (800560c <HAL_DMA_Abort_IT+0x3ac>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d045      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a69      	ldr	r2, [pc, #420]	@ (8005610 <HAL_DMA_Abort_IT+0x3b0>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d040      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a68      	ldr	r2, [pc, #416]	@ (8005614 <HAL_DMA_Abort_IT+0x3b4>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d03b      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a66      	ldr	r2, [pc, #408]	@ (8005618 <HAL_DMA_Abort_IT+0x3b8>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d036      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a65      	ldr	r2, [pc, #404]	@ (800561c <HAL_DMA_Abort_IT+0x3bc>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d031      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a63      	ldr	r2, [pc, #396]	@ (8005620 <HAL_DMA_Abort_IT+0x3c0>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d02c      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a62      	ldr	r2, [pc, #392]	@ (8005624 <HAL_DMA_Abort_IT+0x3c4>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d027      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a60      	ldr	r2, [pc, #384]	@ (8005628 <HAL_DMA_Abort_IT+0x3c8>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d022      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a5f      	ldr	r2, [pc, #380]	@ (800562c <HAL_DMA_Abort_IT+0x3cc>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d01d      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a5d      	ldr	r2, [pc, #372]	@ (8005630 <HAL_DMA_Abort_IT+0x3d0>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d018      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a5c      	ldr	r2, [pc, #368]	@ (8005634 <HAL_DMA_Abort_IT+0x3d4>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d013      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a5a      	ldr	r2, [pc, #360]	@ (8005638 <HAL_DMA_Abort_IT+0x3d8>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d00e      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a59      	ldr	r2, [pc, #356]	@ (800563c <HAL_DMA_Abort_IT+0x3dc>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d009      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a57      	ldr	r2, [pc, #348]	@ (8005640 <HAL_DMA_Abort_IT+0x3e0>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d004      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x290>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a56      	ldr	r2, [pc, #344]	@ (8005644 <HAL_DMA_Abort_IT+0x3e4>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d108      	bne.n	8005502 <HAL_DMA_Abort_IT+0x2a2>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0201 	bic.w	r2, r2, #1
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	e007      	b.n	8005512 <HAL_DMA_Abort_IT+0x2b2>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 0201 	bic.w	r2, r2, #1
 8005510:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a3c      	ldr	r2, [pc, #240]	@ (8005608 <HAL_DMA_Abort_IT+0x3a8>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d072      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a3a      	ldr	r2, [pc, #232]	@ (800560c <HAL_DMA_Abort_IT+0x3ac>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d06d      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a39      	ldr	r2, [pc, #228]	@ (8005610 <HAL_DMA_Abort_IT+0x3b0>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d068      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a37      	ldr	r2, [pc, #220]	@ (8005614 <HAL_DMA_Abort_IT+0x3b4>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d063      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a36      	ldr	r2, [pc, #216]	@ (8005618 <HAL_DMA_Abort_IT+0x3b8>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d05e      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a34      	ldr	r2, [pc, #208]	@ (800561c <HAL_DMA_Abort_IT+0x3bc>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d059      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a33      	ldr	r2, [pc, #204]	@ (8005620 <HAL_DMA_Abort_IT+0x3c0>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d054      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a31      	ldr	r2, [pc, #196]	@ (8005624 <HAL_DMA_Abort_IT+0x3c4>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d04f      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a30      	ldr	r2, [pc, #192]	@ (8005628 <HAL_DMA_Abort_IT+0x3c8>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d04a      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a2e      	ldr	r2, [pc, #184]	@ (800562c <HAL_DMA_Abort_IT+0x3cc>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d045      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a2d      	ldr	r2, [pc, #180]	@ (8005630 <HAL_DMA_Abort_IT+0x3d0>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d040      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a2b      	ldr	r2, [pc, #172]	@ (8005634 <HAL_DMA_Abort_IT+0x3d4>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d03b      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a2a      	ldr	r2, [pc, #168]	@ (8005638 <HAL_DMA_Abort_IT+0x3d8>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d036      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a28      	ldr	r2, [pc, #160]	@ (800563c <HAL_DMA_Abort_IT+0x3dc>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d031      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a27      	ldr	r2, [pc, #156]	@ (8005640 <HAL_DMA_Abort_IT+0x3e0>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d02c      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a25      	ldr	r2, [pc, #148]	@ (8005644 <HAL_DMA_Abort_IT+0x3e4>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d027      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a24      	ldr	r2, [pc, #144]	@ (8005648 <HAL_DMA_Abort_IT+0x3e8>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d022      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a22      	ldr	r2, [pc, #136]	@ (800564c <HAL_DMA_Abort_IT+0x3ec>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d01d      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a21      	ldr	r2, [pc, #132]	@ (8005650 <HAL_DMA_Abort_IT+0x3f0>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d018      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005654 <HAL_DMA_Abort_IT+0x3f4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d013      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a1e      	ldr	r2, [pc, #120]	@ (8005658 <HAL_DMA_Abort_IT+0x3f8>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d00e      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a1c      	ldr	r2, [pc, #112]	@ (800565c <HAL_DMA_Abort_IT+0x3fc>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d009      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005660 <HAL_DMA_Abort_IT+0x400>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d004      	beq.n	8005602 <HAL_DMA_Abort_IT+0x3a2>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a19      	ldr	r2, [pc, #100]	@ (8005664 <HAL_DMA_Abort_IT+0x404>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d132      	bne.n	8005668 <HAL_DMA_Abort_IT+0x408>
 8005602:	2301      	movs	r3, #1
 8005604:	e031      	b.n	800566a <HAL_DMA_Abort_IT+0x40a>
 8005606:	bf00      	nop
 8005608:	40020010 	.word	0x40020010
 800560c:	40020028 	.word	0x40020028
 8005610:	40020040 	.word	0x40020040
 8005614:	40020058 	.word	0x40020058
 8005618:	40020070 	.word	0x40020070
 800561c:	40020088 	.word	0x40020088
 8005620:	400200a0 	.word	0x400200a0
 8005624:	400200b8 	.word	0x400200b8
 8005628:	40020410 	.word	0x40020410
 800562c:	40020428 	.word	0x40020428
 8005630:	40020440 	.word	0x40020440
 8005634:	40020458 	.word	0x40020458
 8005638:	40020470 	.word	0x40020470
 800563c:	40020488 	.word	0x40020488
 8005640:	400204a0 	.word	0x400204a0
 8005644:	400204b8 	.word	0x400204b8
 8005648:	58025408 	.word	0x58025408
 800564c:	5802541c 	.word	0x5802541c
 8005650:	58025430 	.word	0x58025430
 8005654:	58025444 	.word	0x58025444
 8005658:	58025458 	.word	0x58025458
 800565c:	5802546c 	.word	0x5802546c
 8005660:	58025480 	.word	0x58025480
 8005664:	58025494 	.word	0x58025494
 8005668:	2300      	movs	r3, #0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d028      	beq.n	80056c0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005678:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800567c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005682:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005688:	f003 031f 	and.w	r3, r3, #31
 800568c:	2201      	movs	r2, #1
 800568e:	409a      	lsls	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800569c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00c      	beq.n	80056c0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056b4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80056be:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop

080056ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08a      	sub	sp, #40	@ 0x28
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80056f8:	4b67      	ldr	r3, [pc, #412]	@ (8005898 <HAL_DMA_IRQHandler+0x1ac>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a67      	ldr	r2, [pc, #412]	@ (800589c <HAL_DMA_IRQHandler+0x1b0>)
 80056fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005702:	0a9b      	lsrs	r3, r3, #10
 8005704:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800570a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005710:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a5f      	ldr	r2, [pc, #380]	@ (80058a0 <HAL_DMA_IRQHandler+0x1b4>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d04a      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a5d      	ldr	r2, [pc, #372]	@ (80058a4 <HAL_DMA_IRQHandler+0x1b8>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d045      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a5c      	ldr	r2, [pc, #368]	@ (80058a8 <HAL_DMA_IRQHandler+0x1bc>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d040      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a5a      	ldr	r2, [pc, #360]	@ (80058ac <HAL_DMA_IRQHandler+0x1c0>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d03b      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a59      	ldr	r2, [pc, #356]	@ (80058b0 <HAL_DMA_IRQHandler+0x1c4>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d036      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a57      	ldr	r2, [pc, #348]	@ (80058b4 <HAL_DMA_IRQHandler+0x1c8>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d031      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a56      	ldr	r2, [pc, #344]	@ (80058b8 <HAL_DMA_IRQHandler+0x1cc>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d02c      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a54      	ldr	r2, [pc, #336]	@ (80058bc <HAL_DMA_IRQHandler+0x1d0>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d027      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a53      	ldr	r2, [pc, #332]	@ (80058c0 <HAL_DMA_IRQHandler+0x1d4>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d022      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a51      	ldr	r2, [pc, #324]	@ (80058c4 <HAL_DMA_IRQHandler+0x1d8>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d01d      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a50      	ldr	r2, [pc, #320]	@ (80058c8 <HAL_DMA_IRQHandler+0x1dc>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d018      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a4e      	ldr	r2, [pc, #312]	@ (80058cc <HAL_DMA_IRQHandler+0x1e0>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d013      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a4d      	ldr	r2, [pc, #308]	@ (80058d0 <HAL_DMA_IRQHandler+0x1e4>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d00e      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a4b      	ldr	r2, [pc, #300]	@ (80058d4 <HAL_DMA_IRQHandler+0x1e8>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d009      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a4a      	ldr	r2, [pc, #296]	@ (80058d8 <HAL_DMA_IRQHandler+0x1ec>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d004      	beq.n	80057be <HAL_DMA_IRQHandler+0xd2>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a48      	ldr	r2, [pc, #288]	@ (80058dc <HAL_DMA_IRQHandler+0x1f0>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d101      	bne.n	80057c2 <HAL_DMA_IRQHandler+0xd6>
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <HAL_DMA_IRQHandler+0xd8>
 80057c2:	2300      	movs	r3, #0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 842b 	beq.w	8006020 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ce:	f003 031f 	and.w	r3, r3, #31
 80057d2:	2208      	movs	r2, #8
 80057d4:	409a      	lsls	r2, r3
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	4013      	ands	r3, r2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 80a2 	beq.w	8005924 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a2e      	ldr	r2, [pc, #184]	@ (80058a0 <HAL_DMA_IRQHandler+0x1b4>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d04a      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a2d      	ldr	r2, [pc, #180]	@ (80058a4 <HAL_DMA_IRQHandler+0x1b8>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d045      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a2b      	ldr	r2, [pc, #172]	@ (80058a8 <HAL_DMA_IRQHandler+0x1bc>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d040      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a2a      	ldr	r2, [pc, #168]	@ (80058ac <HAL_DMA_IRQHandler+0x1c0>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d03b      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a28      	ldr	r2, [pc, #160]	@ (80058b0 <HAL_DMA_IRQHandler+0x1c4>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d036      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a27      	ldr	r2, [pc, #156]	@ (80058b4 <HAL_DMA_IRQHandler+0x1c8>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d031      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a25      	ldr	r2, [pc, #148]	@ (80058b8 <HAL_DMA_IRQHandler+0x1cc>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d02c      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a24      	ldr	r2, [pc, #144]	@ (80058bc <HAL_DMA_IRQHandler+0x1d0>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d027      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a22      	ldr	r2, [pc, #136]	@ (80058c0 <HAL_DMA_IRQHandler+0x1d4>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d022      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a21      	ldr	r2, [pc, #132]	@ (80058c4 <HAL_DMA_IRQHandler+0x1d8>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d01d      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a1f      	ldr	r2, [pc, #124]	@ (80058c8 <HAL_DMA_IRQHandler+0x1dc>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d018      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a1e      	ldr	r2, [pc, #120]	@ (80058cc <HAL_DMA_IRQHandler+0x1e0>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d013      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a1c      	ldr	r2, [pc, #112]	@ (80058d0 <HAL_DMA_IRQHandler+0x1e4>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d00e      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a1b      	ldr	r2, [pc, #108]	@ (80058d4 <HAL_DMA_IRQHandler+0x1e8>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d009      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a19      	ldr	r2, [pc, #100]	@ (80058d8 <HAL_DMA_IRQHandler+0x1ec>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d004      	beq.n	8005880 <HAL_DMA_IRQHandler+0x194>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a18      	ldr	r2, [pc, #96]	@ (80058dc <HAL_DMA_IRQHandler+0x1f0>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d12f      	bne.n	80058e0 <HAL_DMA_IRQHandler+0x1f4>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0304 	and.w	r3, r3, #4
 800588a:	2b00      	cmp	r3, #0
 800588c:	bf14      	ite	ne
 800588e:	2301      	movne	r3, #1
 8005890:	2300      	moveq	r3, #0
 8005892:	b2db      	uxtb	r3, r3
 8005894:	e02e      	b.n	80058f4 <HAL_DMA_IRQHandler+0x208>
 8005896:	bf00      	nop
 8005898:	24000000 	.word	0x24000000
 800589c:	1b4e81b5 	.word	0x1b4e81b5
 80058a0:	40020010 	.word	0x40020010
 80058a4:	40020028 	.word	0x40020028
 80058a8:	40020040 	.word	0x40020040
 80058ac:	40020058 	.word	0x40020058
 80058b0:	40020070 	.word	0x40020070
 80058b4:	40020088 	.word	0x40020088
 80058b8:	400200a0 	.word	0x400200a0
 80058bc:	400200b8 	.word	0x400200b8
 80058c0:	40020410 	.word	0x40020410
 80058c4:	40020428 	.word	0x40020428
 80058c8:	40020440 	.word	0x40020440
 80058cc:	40020458 	.word	0x40020458
 80058d0:	40020470 	.word	0x40020470
 80058d4:	40020488 	.word	0x40020488
 80058d8:	400204a0 	.word	0x400204a0
 80058dc:	400204b8 	.word	0x400204b8
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 0308 	and.w	r3, r3, #8
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	bf14      	ite	ne
 80058ee:	2301      	movne	r3, #1
 80058f0:	2300      	moveq	r3, #0
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d015      	beq.n	8005924 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f022 0204 	bic.w	r2, r2, #4
 8005906:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800590c:	f003 031f 	and.w	r3, r3, #31
 8005910:	2208      	movs	r2, #8
 8005912:	409a      	lsls	r2, r3
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800591c:	f043 0201 	orr.w	r2, r3, #1
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005928:	f003 031f 	and.w	r3, r3, #31
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	fa22 f303 	lsr.w	r3, r2, r3
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d06e      	beq.n	8005a18 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a69      	ldr	r2, [pc, #420]	@ (8005ae4 <HAL_DMA_IRQHandler+0x3f8>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d04a      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a67      	ldr	r2, [pc, #412]	@ (8005ae8 <HAL_DMA_IRQHandler+0x3fc>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d045      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a66      	ldr	r2, [pc, #408]	@ (8005aec <HAL_DMA_IRQHandler+0x400>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d040      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a64      	ldr	r2, [pc, #400]	@ (8005af0 <HAL_DMA_IRQHandler+0x404>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d03b      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a63      	ldr	r2, [pc, #396]	@ (8005af4 <HAL_DMA_IRQHandler+0x408>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d036      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a61      	ldr	r2, [pc, #388]	@ (8005af8 <HAL_DMA_IRQHandler+0x40c>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d031      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a60      	ldr	r2, [pc, #384]	@ (8005afc <HAL_DMA_IRQHandler+0x410>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d02c      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a5e      	ldr	r2, [pc, #376]	@ (8005b00 <HAL_DMA_IRQHandler+0x414>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d027      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a5d      	ldr	r2, [pc, #372]	@ (8005b04 <HAL_DMA_IRQHandler+0x418>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d022      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a5b      	ldr	r2, [pc, #364]	@ (8005b08 <HAL_DMA_IRQHandler+0x41c>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d01d      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a5a      	ldr	r2, [pc, #360]	@ (8005b0c <HAL_DMA_IRQHandler+0x420>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d018      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a58      	ldr	r2, [pc, #352]	@ (8005b10 <HAL_DMA_IRQHandler+0x424>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d013      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a57      	ldr	r2, [pc, #348]	@ (8005b14 <HAL_DMA_IRQHandler+0x428>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d00e      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a55      	ldr	r2, [pc, #340]	@ (8005b18 <HAL_DMA_IRQHandler+0x42c>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d009      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a54      	ldr	r2, [pc, #336]	@ (8005b1c <HAL_DMA_IRQHandler+0x430>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d004      	beq.n	80059da <HAL_DMA_IRQHandler+0x2ee>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a52      	ldr	r2, [pc, #328]	@ (8005b20 <HAL_DMA_IRQHandler+0x434>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d10a      	bne.n	80059f0 <HAL_DMA_IRQHandler+0x304>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	695b      	ldr	r3, [r3, #20]
 80059e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	bf14      	ite	ne
 80059e8:	2301      	movne	r3, #1
 80059ea:	2300      	moveq	r3, #0
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	e003      	b.n	80059f8 <HAL_DMA_IRQHandler+0x30c>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2300      	movs	r3, #0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00d      	beq.n	8005a18 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a00:	f003 031f 	and.w	r3, r3, #31
 8005a04:	2201      	movs	r2, #1
 8005a06:	409a      	lsls	r2, r3
 8005a08:	6a3b      	ldr	r3, [r7, #32]
 8005a0a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a10:	f043 0202 	orr.w	r2, r3, #2
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a1c:	f003 031f 	and.w	r3, r3, #31
 8005a20:	2204      	movs	r2, #4
 8005a22:	409a      	lsls	r2, r3
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	4013      	ands	r3, r2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f000 808f 	beq.w	8005b4c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a2c      	ldr	r2, [pc, #176]	@ (8005ae4 <HAL_DMA_IRQHandler+0x3f8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d04a      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a2a      	ldr	r2, [pc, #168]	@ (8005ae8 <HAL_DMA_IRQHandler+0x3fc>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d045      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a29      	ldr	r2, [pc, #164]	@ (8005aec <HAL_DMA_IRQHandler+0x400>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d040      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a27      	ldr	r2, [pc, #156]	@ (8005af0 <HAL_DMA_IRQHandler+0x404>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d03b      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a26      	ldr	r2, [pc, #152]	@ (8005af4 <HAL_DMA_IRQHandler+0x408>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d036      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a24      	ldr	r2, [pc, #144]	@ (8005af8 <HAL_DMA_IRQHandler+0x40c>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d031      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a23      	ldr	r2, [pc, #140]	@ (8005afc <HAL_DMA_IRQHandler+0x410>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d02c      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a21      	ldr	r2, [pc, #132]	@ (8005b00 <HAL_DMA_IRQHandler+0x414>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d027      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a20      	ldr	r2, [pc, #128]	@ (8005b04 <HAL_DMA_IRQHandler+0x418>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d022      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a1e      	ldr	r2, [pc, #120]	@ (8005b08 <HAL_DMA_IRQHandler+0x41c>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d01d      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a1d      	ldr	r2, [pc, #116]	@ (8005b0c <HAL_DMA_IRQHandler+0x420>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d018      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8005b10 <HAL_DMA_IRQHandler+0x424>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d013      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a1a      	ldr	r2, [pc, #104]	@ (8005b14 <HAL_DMA_IRQHandler+0x428>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d00e      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a18      	ldr	r2, [pc, #96]	@ (8005b18 <HAL_DMA_IRQHandler+0x42c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d009      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a17      	ldr	r2, [pc, #92]	@ (8005b1c <HAL_DMA_IRQHandler+0x430>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d004      	beq.n	8005ace <HAL_DMA_IRQHandler+0x3e2>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a15      	ldr	r2, [pc, #84]	@ (8005b20 <HAL_DMA_IRQHandler+0x434>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d12a      	bne.n	8005b24 <HAL_DMA_IRQHandler+0x438>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0302 	and.w	r3, r3, #2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	bf14      	ite	ne
 8005adc:	2301      	movne	r3, #1
 8005ade:	2300      	moveq	r3, #0
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	e023      	b.n	8005b2c <HAL_DMA_IRQHandler+0x440>
 8005ae4:	40020010 	.word	0x40020010
 8005ae8:	40020028 	.word	0x40020028
 8005aec:	40020040 	.word	0x40020040
 8005af0:	40020058 	.word	0x40020058
 8005af4:	40020070 	.word	0x40020070
 8005af8:	40020088 	.word	0x40020088
 8005afc:	400200a0 	.word	0x400200a0
 8005b00:	400200b8 	.word	0x400200b8
 8005b04:	40020410 	.word	0x40020410
 8005b08:	40020428 	.word	0x40020428
 8005b0c:	40020440 	.word	0x40020440
 8005b10:	40020458 	.word	0x40020458
 8005b14:	40020470 	.word	0x40020470
 8005b18:	40020488 	.word	0x40020488
 8005b1c:	400204a0 	.word	0x400204a0
 8005b20:	400204b8 	.word	0x400204b8
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00d      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b34:	f003 031f 	and.w	r3, r3, #31
 8005b38:	2204      	movs	r2, #4
 8005b3a:	409a      	lsls	r2, r3
 8005b3c:	6a3b      	ldr	r3, [r7, #32]
 8005b3e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b44:	f043 0204 	orr.w	r2, r3, #4
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b50:	f003 031f 	and.w	r3, r3, #31
 8005b54:	2210      	movs	r2, #16
 8005b56:	409a      	lsls	r2, r3
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	f000 80a6 	beq.w	8005cae <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a85      	ldr	r2, [pc, #532]	@ (8005d7c <HAL_DMA_IRQHandler+0x690>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d04a      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a83      	ldr	r2, [pc, #524]	@ (8005d80 <HAL_DMA_IRQHandler+0x694>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d045      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a82      	ldr	r2, [pc, #520]	@ (8005d84 <HAL_DMA_IRQHandler+0x698>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d040      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a80      	ldr	r2, [pc, #512]	@ (8005d88 <HAL_DMA_IRQHandler+0x69c>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d03b      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a7f      	ldr	r2, [pc, #508]	@ (8005d8c <HAL_DMA_IRQHandler+0x6a0>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d036      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a7d      	ldr	r2, [pc, #500]	@ (8005d90 <HAL_DMA_IRQHandler+0x6a4>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d031      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a7c      	ldr	r2, [pc, #496]	@ (8005d94 <HAL_DMA_IRQHandler+0x6a8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d02c      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a7a      	ldr	r2, [pc, #488]	@ (8005d98 <HAL_DMA_IRQHandler+0x6ac>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d027      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a79      	ldr	r2, [pc, #484]	@ (8005d9c <HAL_DMA_IRQHandler+0x6b0>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d022      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a77      	ldr	r2, [pc, #476]	@ (8005da0 <HAL_DMA_IRQHandler+0x6b4>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d01d      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a76      	ldr	r2, [pc, #472]	@ (8005da4 <HAL_DMA_IRQHandler+0x6b8>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d018      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a74      	ldr	r2, [pc, #464]	@ (8005da8 <HAL_DMA_IRQHandler+0x6bc>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d013      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a73      	ldr	r2, [pc, #460]	@ (8005dac <HAL_DMA_IRQHandler+0x6c0>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00e      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a71      	ldr	r2, [pc, #452]	@ (8005db0 <HAL_DMA_IRQHandler+0x6c4>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d009      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a70      	ldr	r2, [pc, #448]	@ (8005db4 <HAL_DMA_IRQHandler+0x6c8>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d004      	beq.n	8005c02 <HAL_DMA_IRQHandler+0x516>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a6e      	ldr	r2, [pc, #440]	@ (8005db8 <HAL_DMA_IRQHandler+0x6cc>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d10a      	bne.n	8005c18 <HAL_DMA_IRQHandler+0x52c>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	bf14      	ite	ne
 8005c10:	2301      	movne	r3, #1
 8005c12:	2300      	moveq	r3, #0
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	e009      	b.n	8005c2c <HAL_DMA_IRQHandler+0x540>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	bf14      	ite	ne
 8005c26:	2301      	movne	r3, #1
 8005c28:	2300      	moveq	r3, #0
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d03e      	beq.n	8005cae <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c34:	f003 031f 	and.w	r3, r3, #31
 8005c38:	2210      	movs	r2, #16
 8005c3a:	409a      	lsls	r2, r3
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d018      	beq.n	8005c80 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d108      	bne.n	8005c6e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d024      	beq.n	8005cae <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	4798      	blx	r3
 8005c6c:	e01f      	b.n	8005cae <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d01b      	beq.n	8005cae <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	4798      	blx	r3
 8005c7e:	e016      	b.n	8005cae <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d107      	bne.n	8005c9e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0208 	bic.w	r2, r2, #8
 8005c9c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d003      	beq.n	8005cae <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cb2:	f003 031f 	and.w	r3, r3, #31
 8005cb6:	2220      	movs	r2, #32
 8005cb8:	409a      	lsls	r2, r3
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	f000 8110 	beq.w	8005ee4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a2c      	ldr	r2, [pc, #176]	@ (8005d7c <HAL_DMA_IRQHandler+0x690>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d04a      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a2b      	ldr	r2, [pc, #172]	@ (8005d80 <HAL_DMA_IRQHandler+0x694>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d045      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a29      	ldr	r2, [pc, #164]	@ (8005d84 <HAL_DMA_IRQHandler+0x698>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d040      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a28      	ldr	r2, [pc, #160]	@ (8005d88 <HAL_DMA_IRQHandler+0x69c>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d03b      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a26      	ldr	r2, [pc, #152]	@ (8005d8c <HAL_DMA_IRQHandler+0x6a0>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d036      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a25      	ldr	r2, [pc, #148]	@ (8005d90 <HAL_DMA_IRQHandler+0x6a4>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d031      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a23      	ldr	r2, [pc, #140]	@ (8005d94 <HAL_DMA_IRQHandler+0x6a8>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d02c      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a22      	ldr	r2, [pc, #136]	@ (8005d98 <HAL_DMA_IRQHandler+0x6ac>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d027      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a20      	ldr	r2, [pc, #128]	@ (8005d9c <HAL_DMA_IRQHandler+0x6b0>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d022      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a1f      	ldr	r2, [pc, #124]	@ (8005da0 <HAL_DMA_IRQHandler+0x6b4>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d01d      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8005da4 <HAL_DMA_IRQHandler+0x6b8>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d018      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a1c      	ldr	r2, [pc, #112]	@ (8005da8 <HAL_DMA_IRQHandler+0x6bc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d013      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a1a      	ldr	r2, [pc, #104]	@ (8005dac <HAL_DMA_IRQHandler+0x6c0>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d00e      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a19      	ldr	r2, [pc, #100]	@ (8005db0 <HAL_DMA_IRQHandler+0x6c4>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d009      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a17      	ldr	r2, [pc, #92]	@ (8005db4 <HAL_DMA_IRQHandler+0x6c8>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d004      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x678>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a16      	ldr	r2, [pc, #88]	@ (8005db8 <HAL_DMA_IRQHandler+0x6cc>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d12b      	bne.n	8005dbc <HAL_DMA_IRQHandler+0x6d0>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0310 	and.w	r3, r3, #16
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	bf14      	ite	ne
 8005d72:	2301      	movne	r3, #1
 8005d74:	2300      	moveq	r3, #0
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	e02a      	b.n	8005dd0 <HAL_DMA_IRQHandler+0x6e4>
 8005d7a:	bf00      	nop
 8005d7c:	40020010 	.word	0x40020010
 8005d80:	40020028 	.word	0x40020028
 8005d84:	40020040 	.word	0x40020040
 8005d88:	40020058 	.word	0x40020058
 8005d8c:	40020070 	.word	0x40020070
 8005d90:	40020088 	.word	0x40020088
 8005d94:	400200a0 	.word	0x400200a0
 8005d98:	400200b8 	.word	0x400200b8
 8005d9c:	40020410 	.word	0x40020410
 8005da0:	40020428 	.word	0x40020428
 8005da4:	40020440 	.word	0x40020440
 8005da8:	40020458 	.word	0x40020458
 8005dac:	40020470 	.word	0x40020470
 8005db0:	40020488 	.word	0x40020488
 8005db4:	400204a0 	.word	0x400204a0
 8005db8:	400204b8 	.word	0x400204b8
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	bf14      	ite	ne
 8005dca:	2301      	movne	r3, #1
 8005dcc:	2300      	moveq	r3, #0
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 8087 	beq.w	8005ee4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dda:	f003 031f 	and.w	r3, r3, #31
 8005dde:	2220      	movs	r2, #32
 8005de0:	409a      	lsls	r2, r3
 8005de2:	6a3b      	ldr	r3, [r7, #32]
 8005de4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d139      	bne.n	8005e66 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f022 0216 	bic.w	r2, r2, #22
 8005e00:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	695a      	ldr	r2, [r3, #20]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e10:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d103      	bne.n	8005e22 <HAL_DMA_IRQHandler+0x736>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d007      	beq.n	8005e32 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 0208 	bic.w	r2, r2, #8
 8005e30:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e36:	f003 031f 	and.w	r3, r3, #31
 8005e3a:	223f      	movs	r2, #63	@ 0x3f
 8005e3c:	409a      	lsls	r2, r3
 8005e3e:	6a3b      	ldr	r3, [r7, #32]
 8005e40:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 834a 	beq.w	80064f0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	4798      	blx	r3
          }
          return;
 8005e64:	e344      	b.n	80064f0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d018      	beq.n	8005ea6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d108      	bne.n	8005e94 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d02c      	beq.n	8005ee4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	4798      	blx	r3
 8005e92:	e027      	b.n	8005ee4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d023      	beq.n	8005ee4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	4798      	blx	r3
 8005ea4:	e01e      	b.n	8005ee4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10f      	bne.n	8005ed4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 0210 	bic.w	r2, r2, #16
 8005ec2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d003      	beq.n	8005ee4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f000 8306 	beq.w	80064fa <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef2:	f003 0301 	and.w	r3, r3, #1
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	f000 8088 	beq.w	800600c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2204      	movs	r2, #4
 8005f00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a7a      	ldr	r2, [pc, #488]	@ (80060f4 <HAL_DMA_IRQHandler+0xa08>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d04a      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a79      	ldr	r2, [pc, #484]	@ (80060f8 <HAL_DMA_IRQHandler+0xa0c>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d045      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a77      	ldr	r2, [pc, #476]	@ (80060fc <HAL_DMA_IRQHandler+0xa10>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d040      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a76      	ldr	r2, [pc, #472]	@ (8006100 <HAL_DMA_IRQHandler+0xa14>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d03b      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a74      	ldr	r2, [pc, #464]	@ (8006104 <HAL_DMA_IRQHandler+0xa18>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d036      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a73      	ldr	r2, [pc, #460]	@ (8006108 <HAL_DMA_IRQHandler+0xa1c>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d031      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a71      	ldr	r2, [pc, #452]	@ (800610c <HAL_DMA_IRQHandler+0xa20>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d02c      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a70      	ldr	r2, [pc, #448]	@ (8006110 <HAL_DMA_IRQHandler+0xa24>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d027      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a6e      	ldr	r2, [pc, #440]	@ (8006114 <HAL_DMA_IRQHandler+0xa28>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d022      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a6d      	ldr	r2, [pc, #436]	@ (8006118 <HAL_DMA_IRQHandler+0xa2c>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d01d      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a6b      	ldr	r2, [pc, #428]	@ (800611c <HAL_DMA_IRQHandler+0xa30>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d018      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a6a      	ldr	r2, [pc, #424]	@ (8006120 <HAL_DMA_IRQHandler+0xa34>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d013      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a68      	ldr	r2, [pc, #416]	@ (8006124 <HAL_DMA_IRQHandler+0xa38>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d00e      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a67      	ldr	r2, [pc, #412]	@ (8006128 <HAL_DMA_IRQHandler+0xa3c>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d009      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a65      	ldr	r2, [pc, #404]	@ (800612c <HAL_DMA_IRQHandler+0xa40>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x8b8>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a64      	ldr	r2, [pc, #400]	@ (8006130 <HAL_DMA_IRQHandler+0xa44>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d108      	bne.n	8005fb6 <HAL_DMA_IRQHandler+0x8ca>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f022 0201 	bic.w	r2, r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	e007      	b.n	8005fc6 <HAL_DMA_IRQHandler+0x8da>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f022 0201 	bic.w	r2, r2, #1
 8005fc4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d307      	bcc.n	8005fe2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1f2      	bne.n	8005fc6 <HAL_DMA_IRQHandler+0x8da>
 8005fe0:	e000      	b.n	8005fe4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005fe2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d004      	beq.n	8005ffc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2203      	movs	r2, #3
 8005ff6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005ffa:	e003      	b.n	8006004 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 8272 	beq.w	80064fa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	4798      	blx	r3
 800601e:	e26c      	b.n	80064fa <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a43      	ldr	r2, [pc, #268]	@ (8006134 <HAL_DMA_IRQHandler+0xa48>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d022      	beq.n	8006070 <HAL_DMA_IRQHandler+0x984>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a42      	ldr	r2, [pc, #264]	@ (8006138 <HAL_DMA_IRQHandler+0xa4c>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d01d      	beq.n	8006070 <HAL_DMA_IRQHandler+0x984>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a40      	ldr	r2, [pc, #256]	@ (800613c <HAL_DMA_IRQHandler+0xa50>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d018      	beq.n	8006070 <HAL_DMA_IRQHandler+0x984>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a3f      	ldr	r2, [pc, #252]	@ (8006140 <HAL_DMA_IRQHandler+0xa54>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d013      	beq.n	8006070 <HAL_DMA_IRQHandler+0x984>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a3d      	ldr	r2, [pc, #244]	@ (8006144 <HAL_DMA_IRQHandler+0xa58>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d00e      	beq.n	8006070 <HAL_DMA_IRQHandler+0x984>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a3c      	ldr	r2, [pc, #240]	@ (8006148 <HAL_DMA_IRQHandler+0xa5c>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d009      	beq.n	8006070 <HAL_DMA_IRQHandler+0x984>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a3a      	ldr	r2, [pc, #232]	@ (800614c <HAL_DMA_IRQHandler+0xa60>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d004      	beq.n	8006070 <HAL_DMA_IRQHandler+0x984>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a39      	ldr	r2, [pc, #228]	@ (8006150 <HAL_DMA_IRQHandler+0xa64>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d101      	bne.n	8006074 <HAL_DMA_IRQHandler+0x988>
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <HAL_DMA_IRQHandler+0x98a>
 8006074:	2300      	movs	r3, #0
 8006076:	2b00      	cmp	r3, #0
 8006078:	f000 823f 	beq.w	80064fa <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006088:	f003 031f 	and.w	r3, r3, #31
 800608c:	2204      	movs	r2, #4
 800608e:	409a      	lsls	r2, r3
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	4013      	ands	r3, r2
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 80cd 	beq.w	8006234 <HAL_DMA_IRQHandler+0xb48>
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	f003 0304 	and.w	r3, r3, #4
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f000 80c7 	beq.w	8006234 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060aa:	f003 031f 	and.w	r3, r3, #31
 80060ae:	2204      	movs	r2, #4
 80060b0:	409a      	lsls	r2, r3
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d049      	beq.n	8006154 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d109      	bne.n	80060de <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 8210 	beq.w	80064f4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060dc:	e20a      	b.n	80064f4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f000 8206 	beq.w	80064f4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060f0:	e200      	b.n	80064f4 <HAL_DMA_IRQHandler+0xe08>
 80060f2:	bf00      	nop
 80060f4:	40020010 	.word	0x40020010
 80060f8:	40020028 	.word	0x40020028
 80060fc:	40020040 	.word	0x40020040
 8006100:	40020058 	.word	0x40020058
 8006104:	40020070 	.word	0x40020070
 8006108:	40020088 	.word	0x40020088
 800610c:	400200a0 	.word	0x400200a0
 8006110:	400200b8 	.word	0x400200b8
 8006114:	40020410 	.word	0x40020410
 8006118:	40020428 	.word	0x40020428
 800611c:	40020440 	.word	0x40020440
 8006120:	40020458 	.word	0x40020458
 8006124:	40020470 	.word	0x40020470
 8006128:	40020488 	.word	0x40020488
 800612c:	400204a0 	.word	0x400204a0
 8006130:	400204b8 	.word	0x400204b8
 8006134:	58025408 	.word	0x58025408
 8006138:	5802541c 	.word	0x5802541c
 800613c:	58025430 	.word	0x58025430
 8006140:	58025444 	.word	0x58025444
 8006144:	58025458 	.word	0x58025458
 8006148:	5802546c 	.word	0x5802546c
 800614c:	58025480 	.word	0x58025480
 8006150:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	f003 0320 	and.w	r3, r3, #32
 800615a:	2b00      	cmp	r3, #0
 800615c:	d160      	bne.n	8006220 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a7f      	ldr	r2, [pc, #508]	@ (8006360 <HAL_DMA_IRQHandler+0xc74>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d04a      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a7d      	ldr	r2, [pc, #500]	@ (8006364 <HAL_DMA_IRQHandler+0xc78>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d045      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a7c      	ldr	r2, [pc, #496]	@ (8006368 <HAL_DMA_IRQHandler+0xc7c>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d040      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a7a      	ldr	r2, [pc, #488]	@ (800636c <HAL_DMA_IRQHandler+0xc80>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d03b      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a79      	ldr	r2, [pc, #484]	@ (8006370 <HAL_DMA_IRQHandler+0xc84>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d036      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a77      	ldr	r2, [pc, #476]	@ (8006374 <HAL_DMA_IRQHandler+0xc88>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d031      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a76      	ldr	r2, [pc, #472]	@ (8006378 <HAL_DMA_IRQHandler+0xc8c>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d02c      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a74      	ldr	r2, [pc, #464]	@ (800637c <HAL_DMA_IRQHandler+0xc90>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d027      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a73      	ldr	r2, [pc, #460]	@ (8006380 <HAL_DMA_IRQHandler+0xc94>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d022      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a71      	ldr	r2, [pc, #452]	@ (8006384 <HAL_DMA_IRQHandler+0xc98>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d01d      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a70      	ldr	r2, [pc, #448]	@ (8006388 <HAL_DMA_IRQHandler+0xc9c>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d018      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a6e      	ldr	r2, [pc, #440]	@ (800638c <HAL_DMA_IRQHandler+0xca0>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d013      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a6d      	ldr	r2, [pc, #436]	@ (8006390 <HAL_DMA_IRQHandler+0xca4>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d00e      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a6b      	ldr	r2, [pc, #428]	@ (8006394 <HAL_DMA_IRQHandler+0xca8>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d009      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a6a      	ldr	r2, [pc, #424]	@ (8006398 <HAL_DMA_IRQHandler+0xcac>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d004      	beq.n	80061fe <HAL_DMA_IRQHandler+0xb12>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a68      	ldr	r2, [pc, #416]	@ (800639c <HAL_DMA_IRQHandler+0xcb0>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d108      	bne.n	8006210 <HAL_DMA_IRQHandler+0xb24>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f022 0208 	bic.w	r2, r2, #8
 800620c:	601a      	str	r2, [r3, #0]
 800620e:	e007      	b.n	8006220 <HAL_DMA_IRQHandler+0xb34>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f022 0204 	bic.w	r2, r2, #4
 800621e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006224:	2b00      	cmp	r3, #0
 8006226:	f000 8165 	beq.w	80064f4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006232:	e15f      	b.n	80064f4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006238:	f003 031f 	and.w	r3, r3, #31
 800623c:	2202      	movs	r2, #2
 800623e:	409a      	lsls	r2, r3
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	4013      	ands	r3, r2
 8006244:	2b00      	cmp	r3, #0
 8006246:	f000 80c5 	beq.w	80063d4 <HAL_DMA_IRQHandler+0xce8>
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	f003 0302 	and.w	r3, r3, #2
 8006250:	2b00      	cmp	r3, #0
 8006252:	f000 80bf 	beq.w	80063d4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800625a:	f003 031f 	and.w	r3, r3, #31
 800625e:	2202      	movs	r2, #2
 8006260:	409a      	lsls	r2, r3
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800626c:	2b00      	cmp	r3, #0
 800626e:	d018      	beq.n	80062a2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d109      	bne.n	800628e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800627e:	2b00      	cmp	r3, #0
 8006280:	f000 813a 	beq.w	80064f8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800628c:	e134      	b.n	80064f8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006292:	2b00      	cmp	r3, #0
 8006294:	f000 8130 	beq.w	80064f8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80062a0:	e12a      	b.n	80064f8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f040 8089 	bne.w	80063c0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a2b      	ldr	r2, [pc, #172]	@ (8006360 <HAL_DMA_IRQHandler+0xc74>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d04a      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a29      	ldr	r2, [pc, #164]	@ (8006364 <HAL_DMA_IRQHandler+0xc78>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d045      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a28      	ldr	r2, [pc, #160]	@ (8006368 <HAL_DMA_IRQHandler+0xc7c>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d040      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a26      	ldr	r2, [pc, #152]	@ (800636c <HAL_DMA_IRQHandler+0xc80>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d03b      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a25      	ldr	r2, [pc, #148]	@ (8006370 <HAL_DMA_IRQHandler+0xc84>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d036      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a23      	ldr	r2, [pc, #140]	@ (8006374 <HAL_DMA_IRQHandler+0xc88>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d031      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a22      	ldr	r2, [pc, #136]	@ (8006378 <HAL_DMA_IRQHandler+0xc8c>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d02c      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a20      	ldr	r2, [pc, #128]	@ (800637c <HAL_DMA_IRQHandler+0xc90>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d027      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a1f      	ldr	r2, [pc, #124]	@ (8006380 <HAL_DMA_IRQHandler+0xc94>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d022      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a1d      	ldr	r2, [pc, #116]	@ (8006384 <HAL_DMA_IRQHandler+0xc98>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d01d      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a1c      	ldr	r2, [pc, #112]	@ (8006388 <HAL_DMA_IRQHandler+0xc9c>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d018      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a1a      	ldr	r2, [pc, #104]	@ (800638c <HAL_DMA_IRQHandler+0xca0>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d013      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a19      	ldr	r2, [pc, #100]	@ (8006390 <HAL_DMA_IRQHandler+0xca4>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d00e      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a17      	ldr	r2, [pc, #92]	@ (8006394 <HAL_DMA_IRQHandler+0xca8>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d009      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a16      	ldr	r2, [pc, #88]	@ (8006398 <HAL_DMA_IRQHandler+0xcac>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d004      	beq.n	800634e <HAL_DMA_IRQHandler+0xc62>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a14      	ldr	r2, [pc, #80]	@ (800639c <HAL_DMA_IRQHandler+0xcb0>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d128      	bne.n	80063a0 <HAL_DMA_IRQHandler+0xcb4>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f022 0214 	bic.w	r2, r2, #20
 800635c:	601a      	str	r2, [r3, #0]
 800635e:	e027      	b.n	80063b0 <HAL_DMA_IRQHandler+0xcc4>
 8006360:	40020010 	.word	0x40020010
 8006364:	40020028 	.word	0x40020028
 8006368:	40020040 	.word	0x40020040
 800636c:	40020058 	.word	0x40020058
 8006370:	40020070 	.word	0x40020070
 8006374:	40020088 	.word	0x40020088
 8006378:	400200a0 	.word	0x400200a0
 800637c:	400200b8 	.word	0x400200b8
 8006380:	40020410 	.word	0x40020410
 8006384:	40020428 	.word	0x40020428
 8006388:	40020440 	.word	0x40020440
 800638c:	40020458 	.word	0x40020458
 8006390:	40020470 	.word	0x40020470
 8006394:	40020488 	.word	0x40020488
 8006398:	400204a0 	.word	0x400204a0
 800639c:	400204b8 	.word	0x400204b8
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f022 020a 	bic.w	r2, r2, #10
 80063ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f000 8097 	beq.w	80064f8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80063d2:	e091      	b.n	80064f8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063d8:	f003 031f 	and.w	r3, r3, #31
 80063dc:	2208      	movs	r2, #8
 80063de:	409a      	lsls	r2, r3
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	4013      	ands	r3, r2
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 8088 	beq.w	80064fa <HAL_DMA_IRQHandler+0xe0e>
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	f003 0308 	and.w	r3, r3, #8
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f000 8082 	beq.w	80064fa <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a41      	ldr	r2, [pc, #260]	@ (8006500 <HAL_DMA_IRQHandler+0xe14>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d04a      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a3f      	ldr	r2, [pc, #252]	@ (8006504 <HAL_DMA_IRQHandler+0xe18>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d045      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a3e      	ldr	r2, [pc, #248]	@ (8006508 <HAL_DMA_IRQHandler+0xe1c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d040      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a3c      	ldr	r2, [pc, #240]	@ (800650c <HAL_DMA_IRQHandler+0xe20>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d03b      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a3b      	ldr	r2, [pc, #236]	@ (8006510 <HAL_DMA_IRQHandler+0xe24>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d036      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a39      	ldr	r2, [pc, #228]	@ (8006514 <HAL_DMA_IRQHandler+0xe28>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d031      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a38      	ldr	r2, [pc, #224]	@ (8006518 <HAL_DMA_IRQHandler+0xe2c>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d02c      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a36      	ldr	r2, [pc, #216]	@ (800651c <HAL_DMA_IRQHandler+0xe30>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d027      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a35      	ldr	r2, [pc, #212]	@ (8006520 <HAL_DMA_IRQHandler+0xe34>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d022      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a33      	ldr	r2, [pc, #204]	@ (8006524 <HAL_DMA_IRQHandler+0xe38>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d01d      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a32      	ldr	r2, [pc, #200]	@ (8006528 <HAL_DMA_IRQHandler+0xe3c>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d018      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a30      	ldr	r2, [pc, #192]	@ (800652c <HAL_DMA_IRQHandler+0xe40>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d013      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a2f      	ldr	r2, [pc, #188]	@ (8006530 <HAL_DMA_IRQHandler+0xe44>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d00e      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a2d      	ldr	r2, [pc, #180]	@ (8006534 <HAL_DMA_IRQHandler+0xe48>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d009      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a2c      	ldr	r2, [pc, #176]	@ (8006538 <HAL_DMA_IRQHandler+0xe4c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d004      	beq.n	8006496 <HAL_DMA_IRQHandler+0xdaa>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a2a      	ldr	r2, [pc, #168]	@ (800653c <HAL_DMA_IRQHandler+0xe50>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d108      	bne.n	80064a8 <HAL_DMA_IRQHandler+0xdbc>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f022 021c 	bic.w	r2, r2, #28
 80064a4:	601a      	str	r2, [r3, #0]
 80064a6:	e007      	b.n	80064b8 <HAL_DMA_IRQHandler+0xdcc>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 020e 	bic.w	r2, r2, #14
 80064b6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064bc:	f003 031f 	and.w	r3, r3, #31
 80064c0:	2201      	movs	r2, #1
 80064c2:	409a      	lsls	r2, r3
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d009      	beq.n	80064fa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	4798      	blx	r3
 80064ee:	e004      	b.n	80064fa <HAL_DMA_IRQHandler+0xe0e>
          return;
 80064f0:	bf00      	nop
 80064f2:	e002      	b.n	80064fa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064f4:	bf00      	nop
 80064f6:	e000      	b.n	80064fa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064f8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80064fa:	3728      	adds	r7, #40	@ 0x28
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	40020010 	.word	0x40020010
 8006504:	40020028 	.word	0x40020028
 8006508:	40020040 	.word	0x40020040
 800650c:	40020058 	.word	0x40020058
 8006510:	40020070 	.word	0x40020070
 8006514:	40020088 	.word	0x40020088
 8006518:	400200a0 	.word	0x400200a0
 800651c:	400200b8 	.word	0x400200b8
 8006520:	40020410 	.word	0x40020410
 8006524:	40020428 	.word	0x40020428
 8006528:	40020440 	.word	0x40020440
 800652c:	40020458 	.word	0x40020458
 8006530:	40020470 	.word	0x40020470
 8006534:	40020488 	.word	0x40020488
 8006538:	400204a0 	.word	0x400204a0
 800653c:	400204b8 	.word	0x400204b8

08006540 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800654e:	b2db      	uxtb	r3, r3
}
 8006550:	4618      	mov	r0, r3
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006568:	4618      	mov	r0, r3
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006574:	b480      	push	{r7}
 8006576:	b087      	sub	sp, #28
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
 8006580:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006586:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800658c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a7f      	ldr	r2, [pc, #508]	@ (8006790 <DMA_SetConfig+0x21c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d072      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a7d      	ldr	r2, [pc, #500]	@ (8006794 <DMA_SetConfig+0x220>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d06d      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a7c      	ldr	r2, [pc, #496]	@ (8006798 <DMA_SetConfig+0x224>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d068      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a7a      	ldr	r2, [pc, #488]	@ (800679c <DMA_SetConfig+0x228>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d063      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a79      	ldr	r2, [pc, #484]	@ (80067a0 <DMA_SetConfig+0x22c>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d05e      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a77      	ldr	r2, [pc, #476]	@ (80067a4 <DMA_SetConfig+0x230>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d059      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a76      	ldr	r2, [pc, #472]	@ (80067a8 <DMA_SetConfig+0x234>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d054      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a74      	ldr	r2, [pc, #464]	@ (80067ac <DMA_SetConfig+0x238>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d04f      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a73      	ldr	r2, [pc, #460]	@ (80067b0 <DMA_SetConfig+0x23c>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d04a      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a71      	ldr	r2, [pc, #452]	@ (80067b4 <DMA_SetConfig+0x240>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d045      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a70      	ldr	r2, [pc, #448]	@ (80067b8 <DMA_SetConfig+0x244>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d040      	beq.n	800667e <DMA_SetConfig+0x10a>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a6e      	ldr	r2, [pc, #440]	@ (80067bc <DMA_SetConfig+0x248>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d03b      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a6d      	ldr	r2, [pc, #436]	@ (80067c0 <DMA_SetConfig+0x24c>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d036      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a6b      	ldr	r2, [pc, #428]	@ (80067c4 <DMA_SetConfig+0x250>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d031      	beq.n	800667e <DMA_SetConfig+0x10a>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a6a      	ldr	r2, [pc, #424]	@ (80067c8 <DMA_SetConfig+0x254>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d02c      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a68      	ldr	r2, [pc, #416]	@ (80067cc <DMA_SetConfig+0x258>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d027      	beq.n	800667e <DMA_SetConfig+0x10a>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a67      	ldr	r2, [pc, #412]	@ (80067d0 <DMA_SetConfig+0x25c>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d022      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a65      	ldr	r2, [pc, #404]	@ (80067d4 <DMA_SetConfig+0x260>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d01d      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a64      	ldr	r2, [pc, #400]	@ (80067d8 <DMA_SetConfig+0x264>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d018      	beq.n	800667e <DMA_SetConfig+0x10a>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a62      	ldr	r2, [pc, #392]	@ (80067dc <DMA_SetConfig+0x268>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d013      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a61      	ldr	r2, [pc, #388]	@ (80067e0 <DMA_SetConfig+0x26c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d00e      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a5f      	ldr	r2, [pc, #380]	@ (80067e4 <DMA_SetConfig+0x270>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d009      	beq.n	800667e <DMA_SetConfig+0x10a>
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a5e      	ldr	r2, [pc, #376]	@ (80067e8 <DMA_SetConfig+0x274>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d004      	beq.n	800667e <DMA_SetConfig+0x10a>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a5c      	ldr	r2, [pc, #368]	@ (80067ec <DMA_SetConfig+0x278>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d101      	bne.n	8006682 <DMA_SetConfig+0x10e>
 800667e:	2301      	movs	r3, #1
 8006680:	e000      	b.n	8006684 <DMA_SetConfig+0x110>
 8006682:	2300      	movs	r3, #0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00d      	beq.n	80066a4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006690:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006696:	2b00      	cmp	r3, #0
 8006698:	d004      	beq.n	80066a4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80066a2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a39      	ldr	r2, [pc, #228]	@ (8006790 <DMA_SetConfig+0x21c>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d04a      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a38      	ldr	r2, [pc, #224]	@ (8006794 <DMA_SetConfig+0x220>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d045      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a36      	ldr	r2, [pc, #216]	@ (8006798 <DMA_SetConfig+0x224>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d040      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a35      	ldr	r2, [pc, #212]	@ (800679c <DMA_SetConfig+0x228>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d03b      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a33      	ldr	r2, [pc, #204]	@ (80067a0 <DMA_SetConfig+0x22c>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d036      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a32      	ldr	r2, [pc, #200]	@ (80067a4 <DMA_SetConfig+0x230>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d031      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a30      	ldr	r2, [pc, #192]	@ (80067a8 <DMA_SetConfig+0x234>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d02c      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a2f      	ldr	r2, [pc, #188]	@ (80067ac <DMA_SetConfig+0x238>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d027      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a2d      	ldr	r2, [pc, #180]	@ (80067b0 <DMA_SetConfig+0x23c>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d022      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a2c      	ldr	r2, [pc, #176]	@ (80067b4 <DMA_SetConfig+0x240>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d01d      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a2a      	ldr	r2, [pc, #168]	@ (80067b8 <DMA_SetConfig+0x244>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d018      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a29      	ldr	r2, [pc, #164]	@ (80067bc <DMA_SetConfig+0x248>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d013      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a27      	ldr	r2, [pc, #156]	@ (80067c0 <DMA_SetConfig+0x24c>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d00e      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a26      	ldr	r2, [pc, #152]	@ (80067c4 <DMA_SetConfig+0x250>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d009      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a24      	ldr	r2, [pc, #144]	@ (80067c8 <DMA_SetConfig+0x254>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d004      	beq.n	8006744 <DMA_SetConfig+0x1d0>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a23      	ldr	r2, [pc, #140]	@ (80067cc <DMA_SetConfig+0x258>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d101      	bne.n	8006748 <DMA_SetConfig+0x1d4>
 8006744:	2301      	movs	r3, #1
 8006746:	e000      	b.n	800674a <DMA_SetConfig+0x1d6>
 8006748:	2300      	movs	r3, #0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d059      	beq.n	8006802 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006752:	f003 031f 	and.w	r3, r3, #31
 8006756:	223f      	movs	r2, #63	@ 0x3f
 8006758:	409a      	lsls	r2, r3
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800676c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	683a      	ldr	r2, [r7, #0]
 8006774:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	2b40      	cmp	r3, #64	@ 0x40
 800677c:	d138      	bne.n	80067f0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800678e:	e086      	b.n	800689e <DMA_SetConfig+0x32a>
 8006790:	40020010 	.word	0x40020010
 8006794:	40020028 	.word	0x40020028
 8006798:	40020040 	.word	0x40020040
 800679c:	40020058 	.word	0x40020058
 80067a0:	40020070 	.word	0x40020070
 80067a4:	40020088 	.word	0x40020088
 80067a8:	400200a0 	.word	0x400200a0
 80067ac:	400200b8 	.word	0x400200b8
 80067b0:	40020410 	.word	0x40020410
 80067b4:	40020428 	.word	0x40020428
 80067b8:	40020440 	.word	0x40020440
 80067bc:	40020458 	.word	0x40020458
 80067c0:	40020470 	.word	0x40020470
 80067c4:	40020488 	.word	0x40020488
 80067c8:	400204a0 	.word	0x400204a0
 80067cc:	400204b8 	.word	0x400204b8
 80067d0:	58025408 	.word	0x58025408
 80067d4:	5802541c 	.word	0x5802541c
 80067d8:	58025430 	.word	0x58025430
 80067dc:	58025444 	.word	0x58025444
 80067e0:	58025458 	.word	0x58025458
 80067e4:	5802546c 	.word	0x5802546c
 80067e8:	58025480 	.word	0x58025480
 80067ec:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68ba      	ldr	r2, [r7, #8]
 80067f6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	60da      	str	r2, [r3, #12]
}
 8006800:	e04d      	b.n	800689e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a29      	ldr	r2, [pc, #164]	@ (80068ac <DMA_SetConfig+0x338>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d022      	beq.n	8006852 <DMA_SetConfig+0x2de>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a27      	ldr	r2, [pc, #156]	@ (80068b0 <DMA_SetConfig+0x33c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d01d      	beq.n	8006852 <DMA_SetConfig+0x2de>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a26      	ldr	r2, [pc, #152]	@ (80068b4 <DMA_SetConfig+0x340>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d018      	beq.n	8006852 <DMA_SetConfig+0x2de>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a24      	ldr	r2, [pc, #144]	@ (80068b8 <DMA_SetConfig+0x344>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d013      	beq.n	8006852 <DMA_SetConfig+0x2de>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a23      	ldr	r2, [pc, #140]	@ (80068bc <DMA_SetConfig+0x348>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d00e      	beq.n	8006852 <DMA_SetConfig+0x2de>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a21      	ldr	r2, [pc, #132]	@ (80068c0 <DMA_SetConfig+0x34c>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d009      	beq.n	8006852 <DMA_SetConfig+0x2de>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a20      	ldr	r2, [pc, #128]	@ (80068c4 <DMA_SetConfig+0x350>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d004      	beq.n	8006852 <DMA_SetConfig+0x2de>
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a1e      	ldr	r2, [pc, #120]	@ (80068c8 <DMA_SetConfig+0x354>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d101      	bne.n	8006856 <DMA_SetConfig+0x2e2>
 8006852:	2301      	movs	r3, #1
 8006854:	e000      	b.n	8006858 <DMA_SetConfig+0x2e4>
 8006856:	2300      	movs	r3, #0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d020      	beq.n	800689e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006860:	f003 031f 	and.w	r3, r3, #31
 8006864:	2201      	movs	r2, #1
 8006866:	409a      	lsls	r2, r3
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	683a      	ldr	r2, [r7, #0]
 8006872:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	2b40      	cmp	r3, #64	@ 0x40
 800687a:	d108      	bne.n	800688e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68ba      	ldr	r2, [r7, #8]
 800688a:	60da      	str	r2, [r3, #12]
}
 800688c:	e007      	b.n	800689e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	60da      	str	r2, [r3, #12]
}
 800689e:	bf00      	nop
 80068a0:	371c      	adds	r7, #28
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	58025408 	.word	0x58025408
 80068b0:	5802541c 	.word	0x5802541c
 80068b4:	58025430 	.word	0x58025430
 80068b8:	58025444 	.word	0x58025444
 80068bc:	58025458 	.word	0x58025458
 80068c0:	5802546c 	.word	0x5802546c
 80068c4:	58025480 	.word	0x58025480
 80068c8:	58025494 	.word	0x58025494

080068cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a42      	ldr	r2, [pc, #264]	@ (80069e4 <DMA_CalcBaseAndBitshift+0x118>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d04a      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a41      	ldr	r2, [pc, #260]	@ (80069e8 <DMA_CalcBaseAndBitshift+0x11c>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d045      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a3f      	ldr	r2, [pc, #252]	@ (80069ec <DMA_CalcBaseAndBitshift+0x120>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d040      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a3e      	ldr	r2, [pc, #248]	@ (80069f0 <DMA_CalcBaseAndBitshift+0x124>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d03b      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a3c      	ldr	r2, [pc, #240]	@ (80069f4 <DMA_CalcBaseAndBitshift+0x128>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d036      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a3b      	ldr	r2, [pc, #236]	@ (80069f8 <DMA_CalcBaseAndBitshift+0x12c>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d031      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a39      	ldr	r2, [pc, #228]	@ (80069fc <DMA_CalcBaseAndBitshift+0x130>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d02c      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a38      	ldr	r2, [pc, #224]	@ (8006a00 <DMA_CalcBaseAndBitshift+0x134>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d027      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a36      	ldr	r2, [pc, #216]	@ (8006a04 <DMA_CalcBaseAndBitshift+0x138>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d022      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a35      	ldr	r2, [pc, #212]	@ (8006a08 <DMA_CalcBaseAndBitshift+0x13c>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d01d      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a33      	ldr	r2, [pc, #204]	@ (8006a0c <DMA_CalcBaseAndBitshift+0x140>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d018      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a32      	ldr	r2, [pc, #200]	@ (8006a10 <DMA_CalcBaseAndBitshift+0x144>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d013      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a30      	ldr	r2, [pc, #192]	@ (8006a14 <DMA_CalcBaseAndBitshift+0x148>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d00e      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a2f      	ldr	r2, [pc, #188]	@ (8006a18 <DMA_CalcBaseAndBitshift+0x14c>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d009      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a2d      	ldr	r2, [pc, #180]	@ (8006a1c <DMA_CalcBaseAndBitshift+0x150>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d004      	beq.n	8006974 <DMA_CalcBaseAndBitshift+0xa8>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a2c      	ldr	r2, [pc, #176]	@ (8006a20 <DMA_CalcBaseAndBitshift+0x154>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d101      	bne.n	8006978 <DMA_CalcBaseAndBitshift+0xac>
 8006974:	2301      	movs	r3, #1
 8006976:	e000      	b.n	800697a <DMA_CalcBaseAndBitshift+0xae>
 8006978:	2300      	movs	r3, #0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d024      	beq.n	80069c8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	b2db      	uxtb	r3, r3
 8006984:	3b10      	subs	r3, #16
 8006986:	4a27      	ldr	r2, [pc, #156]	@ (8006a24 <DMA_CalcBaseAndBitshift+0x158>)
 8006988:	fba2 2303 	umull	r2, r3, r2, r3
 800698c:	091b      	lsrs	r3, r3, #4
 800698e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f003 0307 	and.w	r3, r3, #7
 8006996:	4a24      	ldr	r2, [pc, #144]	@ (8006a28 <DMA_CalcBaseAndBitshift+0x15c>)
 8006998:	5cd3      	ldrb	r3, [r2, r3]
 800699a:	461a      	mov	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2b03      	cmp	r3, #3
 80069a4:	d908      	bls.n	80069b8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	461a      	mov	r2, r3
 80069ac:	4b1f      	ldr	r3, [pc, #124]	@ (8006a2c <DMA_CalcBaseAndBitshift+0x160>)
 80069ae:	4013      	ands	r3, r2
 80069b0:	1d1a      	adds	r2, r3, #4
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	659a      	str	r2, [r3, #88]	@ 0x58
 80069b6:	e00d      	b.n	80069d4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	461a      	mov	r2, r3
 80069be:	4b1b      	ldr	r3, [pc, #108]	@ (8006a2c <DMA_CalcBaseAndBitshift+0x160>)
 80069c0:	4013      	ands	r3, r2
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80069c6:	e005      	b.n	80069d4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr
 80069e4:	40020010 	.word	0x40020010
 80069e8:	40020028 	.word	0x40020028
 80069ec:	40020040 	.word	0x40020040
 80069f0:	40020058 	.word	0x40020058
 80069f4:	40020070 	.word	0x40020070
 80069f8:	40020088 	.word	0x40020088
 80069fc:	400200a0 	.word	0x400200a0
 8006a00:	400200b8 	.word	0x400200b8
 8006a04:	40020410 	.word	0x40020410
 8006a08:	40020428 	.word	0x40020428
 8006a0c:	40020440 	.word	0x40020440
 8006a10:	40020458 	.word	0x40020458
 8006a14:	40020470 	.word	0x40020470
 8006a18:	40020488 	.word	0x40020488
 8006a1c:	400204a0 	.word	0x400204a0
 8006a20:	400204b8 	.word	0x400204b8
 8006a24:	aaaaaaab 	.word	0xaaaaaaab
 8006a28:	08015aa8 	.word	0x08015aa8
 8006a2c:	fffffc00 	.word	0xfffffc00

08006a30 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d120      	bne.n	8006a86 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a48:	2b03      	cmp	r3, #3
 8006a4a:	d858      	bhi.n	8006afe <DMA_CheckFifoParam+0xce>
 8006a4c:	a201      	add	r2, pc, #4	@ (adr r2, 8006a54 <DMA_CheckFifoParam+0x24>)
 8006a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a52:	bf00      	nop
 8006a54:	08006a65 	.word	0x08006a65
 8006a58:	08006a77 	.word	0x08006a77
 8006a5c:	08006a65 	.word	0x08006a65
 8006a60:	08006aff 	.word	0x08006aff
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d048      	beq.n	8006b02 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006a74:	e045      	b.n	8006b02 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006a7e:	d142      	bne.n	8006b06 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006a84:	e03f      	b.n	8006b06 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a8e:	d123      	bne.n	8006ad8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a94:	2b03      	cmp	r3, #3
 8006a96:	d838      	bhi.n	8006b0a <DMA_CheckFifoParam+0xda>
 8006a98:	a201      	add	r2, pc, #4	@ (adr r2, 8006aa0 <DMA_CheckFifoParam+0x70>)
 8006a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a9e:	bf00      	nop
 8006aa0:	08006ab1 	.word	0x08006ab1
 8006aa4:	08006ab7 	.word	0x08006ab7
 8006aa8:	08006ab1 	.word	0x08006ab1
 8006aac:	08006ac9 	.word	0x08006ac9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	73fb      	strb	r3, [r7, #15]
        break;
 8006ab4:	e030      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d025      	beq.n	8006b0e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006ac6:	e022      	b.n	8006b0e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006acc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006ad0:	d11f      	bne.n	8006b12 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006ad6:	e01c      	b.n	8006b12 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d902      	bls.n	8006ae6 <DMA_CheckFifoParam+0xb6>
 8006ae0:	2b03      	cmp	r3, #3
 8006ae2:	d003      	beq.n	8006aec <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006ae4:	e018      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	73fb      	strb	r3, [r7, #15]
        break;
 8006aea:	e015      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00e      	beq.n	8006b16 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	73fb      	strb	r3, [r7, #15]
    break;
 8006afc:	e00b      	b.n	8006b16 <DMA_CheckFifoParam+0xe6>
        break;
 8006afe:	bf00      	nop
 8006b00:	e00a      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>
        break;
 8006b02:	bf00      	nop
 8006b04:	e008      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>
        break;
 8006b06:	bf00      	nop
 8006b08:	e006      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>
        break;
 8006b0a:	bf00      	nop
 8006b0c:	e004      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>
        break;
 8006b0e:	bf00      	nop
 8006b10:	e002      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>
        break;
 8006b12:	bf00      	nop
 8006b14:	e000      	b.n	8006b18 <DMA_CheckFifoParam+0xe8>
    break;
 8006b16:	bf00      	nop
    }
  }

  return status;
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3714      	adds	r7, #20
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop

08006b28 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a38      	ldr	r2, [pc, #224]	@ (8006c1c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d022      	beq.n	8006b86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a36      	ldr	r2, [pc, #216]	@ (8006c20 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d01d      	beq.n	8006b86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a35      	ldr	r2, [pc, #212]	@ (8006c24 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d018      	beq.n	8006b86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a33      	ldr	r2, [pc, #204]	@ (8006c28 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d013      	beq.n	8006b86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a32      	ldr	r2, [pc, #200]	@ (8006c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d00e      	beq.n	8006b86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a30      	ldr	r2, [pc, #192]	@ (8006c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d009      	beq.n	8006b86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a2f      	ldr	r2, [pc, #188]	@ (8006c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d004      	beq.n	8006b86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a2d      	ldr	r2, [pc, #180]	@ (8006c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d101      	bne.n	8006b8a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006b86:	2301      	movs	r3, #1
 8006b88:	e000      	b.n	8006b8c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d01a      	beq.n	8006bc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	3b08      	subs	r3, #8
 8006b98:	4a28      	ldr	r2, [pc, #160]	@ (8006c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b9e:	091b      	lsrs	r3, r3, #4
 8006ba0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	4b26      	ldr	r3, [pc, #152]	@ (8006c40 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006ba6:	4413      	add	r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	461a      	mov	r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a24      	ldr	r2, [pc, #144]	@ (8006c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006bb4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f003 031f 	and.w	r3, r3, #31
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	409a      	lsls	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006bc4:	e024      	b.n	8006c10 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	3b10      	subs	r3, #16
 8006bce:	4a1e      	ldr	r2, [pc, #120]	@ (8006c48 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8006bd4:	091b      	lsrs	r3, r3, #4
 8006bd6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	4a1c      	ldr	r2, [pc, #112]	@ (8006c4c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d806      	bhi.n	8006bee <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	4a1b      	ldr	r2, [pc, #108]	@ (8006c50 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d902      	bls.n	8006bee <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	3308      	adds	r3, #8
 8006bec:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	4b18      	ldr	r3, [pc, #96]	@ (8006c54 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006bf2:	4413      	add	r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a16      	ldr	r2, [pc, #88]	@ (8006c58 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006c00:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f003 031f 	and.w	r3, r3, #31
 8006c08:	2201      	movs	r2, #1
 8006c0a:	409a      	lsls	r2, r3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006c10:	bf00      	nop
 8006c12:	3714      	adds	r7, #20
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	58025408 	.word	0x58025408
 8006c20:	5802541c 	.word	0x5802541c
 8006c24:	58025430 	.word	0x58025430
 8006c28:	58025444 	.word	0x58025444
 8006c2c:	58025458 	.word	0x58025458
 8006c30:	5802546c 	.word	0x5802546c
 8006c34:	58025480 	.word	0x58025480
 8006c38:	58025494 	.word	0x58025494
 8006c3c:	cccccccd 	.word	0xcccccccd
 8006c40:	16009600 	.word	0x16009600
 8006c44:	58025880 	.word	0x58025880
 8006c48:	aaaaaaab 	.word	0xaaaaaaab
 8006c4c:	400204b8 	.word	0x400204b8
 8006c50:	4002040f 	.word	0x4002040f
 8006c54:	10008200 	.word	0x10008200
 8006c58:	40020880 	.word	0x40020880

08006c5c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d04a      	beq.n	8006d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2b08      	cmp	r3, #8
 8006c76:	d847      	bhi.n	8006d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a25      	ldr	r2, [pc, #148]	@ (8006d14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d022      	beq.n	8006cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a24      	ldr	r2, [pc, #144]	@ (8006d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d01d      	beq.n	8006cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a22      	ldr	r2, [pc, #136]	@ (8006d1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d018      	beq.n	8006cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a21      	ldr	r2, [pc, #132]	@ (8006d20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d013      	beq.n	8006cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a1f      	ldr	r2, [pc, #124]	@ (8006d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d00e      	beq.n	8006cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a1e      	ldr	r2, [pc, #120]	@ (8006d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d009      	beq.n	8006cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a1c      	ldr	r2, [pc, #112]	@ (8006d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d004      	beq.n	8006cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8006d30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d101      	bne.n	8006ccc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e000      	b.n	8006cce <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006ccc:	2300      	movs	r3, #0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00a      	beq.n	8006ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	4b17      	ldr	r3, [pc, #92]	@ (8006d34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006cd6:	4413      	add	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	461a      	mov	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a15      	ldr	r2, [pc, #84]	@ (8006d38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006ce4:	671a      	str	r2, [r3, #112]	@ 0x70
 8006ce6:	e009      	b.n	8006cfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	4b14      	ldr	r3, [pc, #80]	@ (8006d3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006cec:	4413      	add	r3, r2
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a11      	ldr	r2, [pc, #68]	@ (8006d40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006cfa:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	2201      	movs	r2, #1
 8006d02:	409a      	lsls	r2, r3
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006d08:	bf00      	nop
 8006d0a:	3714      	adds	r7, #20
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr
 8006d14:	58025408 	.word	0x58025408
 8006d18:	5802541c 	.word	0x5802541c
 8006d1c:	58025430 	.word	0x58025430
 8006d20:	58025444 	.word	0x58025444
 8006d24:	58025458 	.word	0x58025458
 8006d28:	5802546c 	.word	0x5802546c
 8006d2c:	58025480 	.word	0x58025480
 8006d30:	58025494 	.word	0x58025494
 8006d34:	1600963f 	.word	0x1600963f
 8006d38:	58025940 	.word	0x58025940
 8006d3c:	1000823f 	.word	0x1000823f
 8006d40:	40020940 	.word	0x40020940

08006d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b089      	sub	sp, #36	@ 0x24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006d52:	4b89      	ldr	r3, [pc, #548]	@ (8006f78 <HAL_GPIO_Init+0x234>)
 8006d54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006d56:	e194      	b.n	8007082 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	2101      	movs	r1, #1
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	fa01 f303 	lsl.w	r3, r1, r3
 8006d64:	4013      	ands	r3, r2
 8006d66:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f000 8186 	beq.w	800707c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	f003 0303 	and.w	r3, r3, #3
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d005      	beq.n	8006d88 <HAL_GPIO_Init+0x44>
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	f003 0303 	and.w	r3, r3, #3
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d130      	bne.n	8006dea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	005b      	lsls	r3, r3, #1
 8006d92:	2203      	movs	r2, #3
 8006d94:	fa02 f303 	lsl.w	r3, r2, r3
 8006d98:	43db      	mvns	r3, r3
 8006d9a:	69ba      	ldr	r2, [r7, #24]
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	68da      	ldr	r2, [r3, #12]
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	005b      	lsls	r3, r3, #1
 8006da8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dac:	69ba      	ldr	r2, [r7, #24]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	69ba      	ldr	r2, [r7, #24]
 8006db6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc6:	43db      	mvns	r3, r3
 8006dc8:	69ba      	ldr	r2, [r7, #24]
 8006dca:	4013      	ands	r3, r2
 8006dcc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	091b      	lsrs	r3, r3, #4
 8006dd4:	f003 0201 	and.w	r2, r3, #1
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	fa02 f303 	lsl.w	r3, r2, r3
 8006dde:	69ba      	ldr	r2, [r7, #24]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	69ba      	ldr	r2, [r7, #24]
 8006de8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f003 0303 	and.w	r3, r3, #3
 8006df2:	2b03      	cmp	r3, #3
 8006df4:	d017      	beq.n	8006e26 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	005b      	lsls	r3, r3, #1
 8006e00:	2203      	movs	r2, #3
 8006e02:	fa02 f303 	lsl.w	r3, r2, r3
 8006e06:	43db      	mvns	r3, r3
 8006e08:	69ba      	ldr	r2, [r7, #24]
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	689a      	ldr	r2, [r3, #8]
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	005b      	lsls	r3, r3, #1
 8006e16:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1a:	69ba      	ldr	r2, [r7, #24]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	69ba      	ldr	r2, [r7, #24]
 8006e24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f003 0303 	and.w	r3, r3, #3
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	d123      	bne.n	8006e7a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006e32:	69fb      	ldr	r3, [r7, #28]
 8006e34:	08da      	lsrs	r2, r3, #3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	3208      	adds	r2, #8
 8006e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	f003 0307 	and.w	r3, r3, #7
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	220f      	movs	r2, #15
 8006e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e4e:	43db      	mvns	r3, r3
 8006e50:	69ba      	ldr	r2, [r7, #24]
 8006e52:	4013      	ands	r3, r2
 8006e54:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	691a      	ldr	r2, [r3, #16]
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	f003 0307 	and.w	r3, r3, #7
 8006e60:	009b      	lsls	r3, r3, #2
 8006e62:	fa02 f303 	lsl.w	r3, r2, r3
 8006e66:	69ba      	ldr	r2, [r7, #24]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	08da      	lsrs	r2, r3, #3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	3208      	adds	r2, #8
 8006e74:	69b9      	ldr	r1, [r7, #24]
 8006e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	005b      	lsls	r3, r3, #1
 8006e84:	2203      	movs	r2, #3
 8006e86:	fa02 f303 	lsl.w	r3, r2, r3
 8006e8a:	43db      	mvns	r3, r3
 8006e8c:	69ba      	ldr	r2, [r7, #24]
 8006e8e:	4013      	ands	r3, r2
 8006e90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	f003 0203 	and.w	r2, r3, #3
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	005b      	lsls	r3, r3, #1
 8006e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea2:	69ba      	ldr	r2, [r7, #24]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	69ba      	ldr	r2, [r7, #24]
 8006eac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f000 80e0 	beq.w	800707c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8006f7c <HAL_GPIO_Init+0x238>)
 8006ebe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ec2:	4a2e      	ldr	r2, [pc, #184]	@ (8006f7c <HAL_GPIO_Init+0x238>)
 8006ec4:	f043 0302 	orr.w	r3, r3, #2
 8006ec8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8006f7c <HAL_GPIO_Init+0x238>)
 8006ece:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ed2:	f003 0302 	and.w	r3, r3, #2
 8006ed6:	60fb      	str	r3, [r7, #12]
 8006ed8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006eda:	4a29      	ldr	r2, [pc, #164]	@ (8006f80 <HAL_GPIO_Init+0x23c>)
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	089b      	lsrs	r3, r3, #2
 8006ee0:	3302      	adds	r3, #2
 8006ee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	f003 0303 	and.w	r3, r3, #3
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	220f      	movs	r2, #15
 8006ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef6:	43db      	mvns	r3, r3
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	4013      	ands	r3, r2
 8006efc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a20      	ldr	r2, [pc, #128]	@ (8006f84 <HAL_GPIO_Init+0x240>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d052      	beq.n	8006fac <HAL_GPIO_Init+0x268>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a1f      	ldr	r2, [pc, #124]	@ (8006f88 <HAL_GPIO_Init+0x244>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d031      	beq.n	8006f72 <HAL_GPIO_Init+0x22e>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a1e      	ldr	r2, [pc, #120]	@ (8006f8c <HAL_GPIO_Init+0x248>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d02b      	beq.n	8006f6e <HAL_GPIO_Init+0x22a>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a1d      	ldr	r2, [pc, #116]	@ (8006f90 <HAL_GPIO_Init+0x24c>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d025      	beq.n	8006f6a <HAL_GPIO_Init+0x226>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a1c      	ldr	r2, [pc, #112]	@ (8006f94 <HAL_GPIO_Init+0x250>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d01f      	beq.n	8006f66 <HAL_GPIO_Init+0x222>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a1b      	ldr	r2, [pc, #108]	@ (8006f98 <HAL_GPIO_Init+0x254>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d019      	beq.n	8006f62 <HAL_GPIO_Init+0x21e>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a1a      	ldr	r2, [pc, #104]	@ (8006f9c <HAL_GPIO_Init+0x258>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d013      	beq.n	8006f5e <HAL_GPIO_Init+0x21a>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a19      	ldr	r2, [pc, #100]	@ (8006fa0 <HAL_GPIO_Init+0x25c>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d00d      	beq.n	8006f5a <HAL_GPIO_Init+0x216>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a18      	ldr	r2, [pc, #96]	@ (8006fa4 <HAL_GPIO_Init+0x260>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d007      	beq.n	8006f56 <HAL_GPIO_Init+0x212>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a17      	ldr	r2, [pc, #92]	@ (8006fa8 <HAL_GPIO_Init+0x264>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d101      	bne.n	8006f52 <HAL_GPIO_Init+0x20e>
 8006f4e:	2309      	movs	r3, #9
 8006f50:	e02d      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f52:	230a      	movs	r3, #10
 8006f54:	e02b      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f56:	2308      	movs	r3, #8
 8006f58:	e029      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f5a:	2307      	movs	r3, #7
 8006f5c:	e027      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f5e:	2306      	movs	r3, #6
 8006f60:	e025      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f62:	2305      	movs	r3, #5
 8006f64:	e023      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f66:	2304      	movs	r3, #4
 8006f68:	e021      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	e01f      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f6e:	2302      	movs	r3, #2
 8006f70:	e01d      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f72:	2301      	movs	r3, #1
 8006f74:	e01b      	b.n	8006fae <HAL_GPIO_Init+0x26a>
 8006f76:	bf00      	nop
 8006f78:	58000080 	.word	0x58000080
 8006f7c:	58024400 	.word	0x58024400
 8006f80:	58000400 	.word	0x58000400
 8006f84:	58020000 	.word	0x58020000
 8006f88:	58020400 	.word	0x58020400
 8006f8c:	58020800 	.word	0x58020800
 8006f90:	58020c00 	.word	0x58020c00
 8006f94:	58021000 	.word	0x58021000
 8006f98:	58021400 	.word	0x58021400
 8006f9c:	58021800 	.word	0x58021800
 8006fa0:	58021c00 	.word	0x58021c00
 8006fa4:	58022000 	.word	0x58022000
 8006fa8:	58022400 	.word	0x58022400
 8006fac:	2300      	movs	r3, #0
 8006fae:	69fa      	ldr	r2, [r7, #28]
 8006fb0:	f002 0203 	and.w	r2, r2, #3
 8006fb4:	0092      	lsls	r2, r2, #2
 8006fb6:	4093      	lsls	r3, r2
 8006fb8:	69ba      	ldr	r2, [r7, #24]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006fbe:	4938      	ldr	r1, [pc, #224]	@ (80070a0 <HAL_GPIO_Init+0x35c>)
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	089b      	lsrs	r3, r3, #2
 8006fc4:	3302      	adds	r3, #2
 8006fc6:	69ba      	ldr	r2, [r7, #24]
 8006fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006fcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	43db      	mvns	r3, r3
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006fea:	69ba      	ldr	r2, [r7, #24]
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006ff2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	43db      	mvns	r3, r3
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	4013      	ands	r3, r2
 800700a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007014:	2b00      	cmp	r3, #0
 8007016:	d003      	beq.n	8007020 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007018:	69ba      	ldr	r2, [r7, #24]
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	4313      	orrs	r3, r2
 800701e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007020:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	43db      	mvns	r3, r3
 8007032:	69ba      	ldr	r2, [r7, #24]
 8007034:	4013      	ands	r3, r2
 8007036:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007040:	2b00      	cmp	r3, #0
 8007042:	d003      	beq.n	800704c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007044:	69ba      	ldr	r2, [r7, #24]
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	4313      	orrs	r3, r2
 800704a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	69ba      	ldr	r2, [r7, #24]
 8007050:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	43db      	mvns	r3, r3
 800705c:	69ba      	ldr	r2, [r7, #24]
 800705e:	4013      	ands	r3, r2
 8007060:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800706e:	69ba      	ldr	r2, [r7, #24]
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	4313      	orrs	r3, r2
 8007074:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	69ba      	ldr	r2, [r7, #24]
 800707a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	3301      	adds	r3, #1
 8007080:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	fa22 f303 	lsr.w	r3, r2, r3
 800708c:	2b00      	cmp	r3, #0
 800708e:	f47f ae63 	bne.w	8006d58 <HAL_GPIO_Init+0x14>
  }
}
 8007092:	bf00      	nop
 8007094:	bf00      	nop
 8007096:	3724      	adds	r7, #36	@ 0x24
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	58000400 	.word	0x58000400

080070a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	460b      	mov	r3, r1
 80070ae:	807b      	strh	r3, [r7, #2]
 80070b0:	4613      	mov	r3, r2
 80070b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80070b4:	787b      	ldrb	r3, [r7, #1]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d003      	beq.n	80070c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80070ba:	887a      	ldrh	r2, [r7, #2]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80070c0:	e003      	b.n	80070ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80070c2:	887b      	ldrh	r3, [r7, #2]
 80070c4:	041a      	lsls	r2, r3, #16
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	619a      	str	r2, [r3, #24]
}
 80070ca:	bf00      	nop
 80070cc:	370c      	adds	r7, #12
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr

080070d6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b082      	sub	sp, #8
 80070da:	af00      	add	r7, sp, #0
 80070dc:	4603      	mov	r3, r0
 80070de:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80070e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070e4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80070e8:	88fb      	ldrh	r3, [r7, #6]
 80070ea:	4013      	ands	r3, r2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d008      	beq.n	8007102 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80070f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80070f4:	88fb      	ldrh	r3, [r7, #6]
 80070f6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80070fa:	88fb      	ldrh	r3, [r7, #6]
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 f804 	bl	800710a <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8007102:	bf00      	nop
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800710a:	b480      	push	{r7}
 800710c:	b083      	sub	sp, #12
 800710e:	af00      	add	r7, sp, #0
 8007110:	4603      	mov	r3, r0
 8007112:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007114:	bf00      	nop
 8007116:	370c      	adds	r7, #12
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af02      	add	r7, sp, #8
 8007126:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d101      	bne.n	8007132 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	e04f      	b.n	80071d2 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d106      	bne.n	800714c <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7fb fba4 	bl	8002894 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2203      	movs	r2, #3
 8007150:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4618      	mov	r0, r3
 800715a:	f00d fc31 	bl	80149c0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6818      	ldr	r0, [r3, #0]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	7c1a      	ldrb	r2, [r3, #16]
 8007166:	f88d 2000 	strb.w	r2, [sp]
 800716a:	3304      	adds	r3, #4
 800716c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800716e:	f00d fb13 	bl	8014798 <USB_CoreInit>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d005      	beq.n	8007184 <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e026      	b.n	80071d2 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2101      	movs	r1, #1
 800718a:	4618      	mov	r0, r3
 800718c:	f00d fc29 	bl	80149e2 <USB_SetCurrentMode>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d005      	beq.n	80071a2 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2202      	movs	r2, #2
 800719a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e017      	b.n	80071d2 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6818      	ldr	r0, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	7c1a      	ldrb	r2, [r3, #16]
 80071aa:	f88d 2000 	strb.w	r2, [sp]
 80071ae:	3304      	adds	r3, #4
 80071b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80071b2:	f00e f937 	bl	8015424 <USB_HostInit>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d005      	beq.n	80071c8 <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2202      	movs	r2, #2
 80071c0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e004      	b.n	80071d2 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3708      	adds	r7, #8
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}

080071da <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b086      	sub	sp, #24
 80071de:	af00      	add	r7, sp, #0
 80071e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f00e f854 	bl	801529e <USB_GetMode>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	f040 80fb 	bne.w	80073f4 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4618      	mov	r0, r3
 8007204:	f00d ff97 	bl	8015136 <USB_ReadInterrupts>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	f000 80f1 	beq.w	80073f2 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4618      	mov	r0, r3
 8007216:	f00d ff8e 	bl	8015136 <USB_ReadInterrupts>
 800721a:	4603      	mov	r3, r0
 800721c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007220:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007224:	d104      	bne.n	8007230 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800722e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4618      	mov	r0, r3
 8007236:	f00d ff7e 	bl	8015136 <USB_ReadInterrupts>
 800723a:	4603      	mov	r3, r0
 800723c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007240:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007244:	d104      	bne.n	8007250 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800724e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4618      	mov	r0, r3
 8007256:	f00d ff6e 	bl	8015136 <USB_ReadInterrupts>
 800725a:	4603      	mov	r3, r0
 800725c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007260:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007264:	d104      	bne.n	8007270 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800726e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4618      	mov	r0, r3
 8007276:	f00d ff5e 	bl	8015136 <USB_ReadInterrupts>
 800727a:	4603      	mov	r3, r0
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b02      	cmp	r3, #2
 8007282:	d103      	bne.n	800728c <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	2202      	movs	r2, #2
 800728a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4618      	mov	r0, r3
 8007292:	f00d ff50 	bl	8015136 <USB_ReadInterrupts>
 8007296:	4603      	mov	r3, r0
 8007298:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800729c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072a0:	d120      	bne.n	80072e4 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80072aa:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 0301 	and.w	r3, r3, #1
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d113      	bne.n	80072e4 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80072bc:	2110      	movs	r1, #16
 80072be:	6938      	ldr	r0, [r7, #16]
 80072c0:	f00d fd3a 	bl	8014d38 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80072c4:	6938      	ldr	r0, [r7, #16]
 80072c6:	f00d fd69 	bl	8014d9c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	7a5b      	ldrb	r3, [r3, #9]
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d105      	bne.n	80072de <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2101      	movs	r1, #1
 80072d8:	4618      	mov	r0, r3
 80072da:	f00e f94d 	bl	8015578 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f89f 	bl	8007422 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4618      	mov	r0, r3
 80072ea:	f00d ff24 	bl	8015136 <USB_ReadInterrupts>
 80072ee:	4603      	mov	r3, r0
 80072f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80072f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072f8:	d102      	bne.n	8007300 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f001 fcc4 	bl	8008c88 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4618      	mov	r0, r3
 8007306:	f00d ff16 	bl	8015136 <USB_ReadInterrupts>
 800730a:	4603      	mov	r3, r0
 800730c:	f003 0308 	and.w	r3, r3, #8
 8007310:	2b08      	cmp	r3, #8
 8007312:	d106      	bne.n	8007322 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f870 	bl	80073fa <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2208      	movs	r2, #8
 8007320:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4618      	mov	r0, r3
 8007328:	f00d ff05 	bl	8015136 <USB_ReadInterrupts>
 800732c:	4603      	mov	r3, r0
 800732e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007332:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007336:	d139      	bne.n	80073ac <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4618      	mov	r0, r3
 800733e:	f00e f958 	bl	80155f2 <USB_HC_ReadInterrupt>
 8007342:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007344:	2300      	movs	r3, #0
 8007346:	617b      	str	r3, [r7, #20]
 8007348:	e025      	b.n	8007396 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f003 030f 	and.w	r3, r3, #15
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	fa22 f303 	lsr.w	r3, r2, r3
 8007356:	f003 0301 	and.w	r3, r3, #1
 800735a:	2b00      	cmp	r3, #0
 800735c:	d018      	beq.n	8007390 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	015a      	lsls	r2, r3, #5
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	4413      	add	r3, r2
 8007366:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007370:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007374:	d106      	bne.n	8007384 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	b2db      	uxtb	r3, r3
 800737a:	4619      	mov	r1, r3
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f000 f87c 	bl	800747a <HCD_HC_IN_IRQHandler>
 8007382:	e005      	b.n	8007390 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	b2db      	uxtb	r3, r3
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fede 	bl	800814c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	3301      	adds	r3, #1
 8007394:	617b      	str	r3, [r7, #20]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	795b      	ldrb	r3, [r3, #5]
 800739a:	461a      	mov	r2, r3
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	4293      	cmp	r3, r2
 80073a0:	d3d3      	bcc.n	800734a <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80073aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4618      	mov	r0, r3
 80073b2:	f00d fec0 	bl	8015136 <USB_ReadInterrupts>
 80073b6:	4603      	mov	r3, r0
 80073b8:	f003 0310 	and.w	r3, r3, #16
 80073bc:	2b10      	cmp	r3, #16
 80073be:	d101      	bne.n	80073c4 <HAL_HCD_IRQHandler+0x1ea>
 80073c0:	2301      	movs	r3, #1
 80073c2:	e000      	b.n	80073c6 <HAL_HCD_IRQHandler+0x1ec>
 80073c4:	2300      	movs	r3, #0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d014      	beq.n	80073f4 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	699a      	ldr	r2, [r3, #24]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f022 0210 	bic.w	r2, r2, #16
 80073d8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f001 fb75 	bl	8008aca <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	699a      	ldr	r2, [r3, #24]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f042 0210 	orr.w	r2, r2, #16
 80073ee:	619a      	str	r2, [r3, #24]
 80073f0:	e000      	b.n	80073f4 <HAL_HCD_IRQHandler+0x21a>
      return;
 80073f2:	bf00      	nop
    }
  }
}
 80073f4:	3718      	adds	r7, #24
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}

080073fa <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80073fa:	b480      	push	{r7}
 80073fc:	b083      	sub	sp, #12
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 8007402:	bf00      	nop
 8007404:	370c      	adds	r7, #12
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr

0800740e <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800740e:	b480      	push	{r7}
 8007410:	b083      	sub	sp, #12
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 8007416:	bf00      	nop
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr

08007422 <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007422:	b480      	push	{r7}
 8007424:	b083      	sub	sp, #12
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 800742a:	bf00      	nop
 800742c:	370c      	adds	r7, #12
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr

08007436 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007436:	b480      	push	{r7}
 8007438:	b083      	sub	sp, #12
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 800743e:	bf00      	nop
 8007440:	370c      	adds	r7, #12
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr

0800744a <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800744a:	b480      	push	{r7}
 800744c:	b083      	sub	sp, #12
 800744e:	af00      	add	r7, sp, #0
 8007450:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8007452:	bf00      	nop
 8007454:	370c      	adds	r7, #12
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800745e:	b480      	push	{r7}
 8007460:	b083      	sub	sp, #12
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
 8007466:	460b      	mov	r3, r1
 8007468:	70fb      	strb	r3, [r7, #3]
 800746a:	4613      	mov	r3, r2
 800746c:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 800746e:	bf00      	nop
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr

0800747a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b086      	sub	sp, #24
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
 8007482:	460b      	mov	r3, r1
 8007484:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	78fa      	ldrb	r2, [r7, #3]
 8007496:	4611      	mov	r1, r2
 8007498:	4618      	mov	r0, r3
 800749a:	f00d fe5f 	bl	801515c <USB_ReadChInterrupts>
 800749e:	4603      	mov	r3, r0
 80074a0:	f003 0304 	and.w	r3, r3, #4
 80074a4:	2b04      	cmp	r3, #4
 80074a6:	d11a      	bne.n	80074de <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80074a8:	78fb      	ldrb	r3, [r7, #3]
 80074aa:	015a      	lsls	r2, r3, #5
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	4413      	add	r3, r2
 80074b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074b4:	461a      	mov	r2, r3
 80074b6:	2304      	movs	r3, #4
 80074b8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80074ba:	78fa      	ldrb	r2, [r7, #3]
 80074bc:	6879      	ldr	r1, [r7, #4]
 80074be:	4613      	mov	r3, r2
 80074c0:	011b      	lsls	r3, r3, #4
 80074c2:	1a9b      	subs	r3, r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	440b      	add	r3, r1
 80074c8:	334d      	adds	r3, #77	@ 0x4d
 80074ca:	2207      	movs	r2, #7
 80074cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	78fa      	ldrb	r2, [r7, #3]
 80074d4:	4611      	mov	r1, r2
 80074d6:	4618      	mov	r0, r3
 80074d8:	f00e f89c 	bl	8015614 <USB_HC_Halt>
 80074dc:	e09e      	b.n	800761c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	78fa      	ldrb	r2, [r7, #3]
 80074e4:	4611      	mov	r1, r2
 80074e6:	4618      	mov	r0, r3
 80074e8:	f00d fe38 	bl	801515c <USB_ReadChInterrupts>
 80074ec:	4603      	mov	r3, r0
 80074ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074f6:	d11b      	bne.n	8007530 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80074f8:	78fb      	ldrb	r3, [r7, #3]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007504:	461a      	mov	r2, r3
 8007506:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800750a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800750c:	78fa      	ldrb	r2, [r7, #3]
 800750e:	6879      	ldr	r1, [r7, #4]
 8007510:	4613      	mov	r3, r2
 8007512:	011b      	lsls	r3, r3, #4
 8007514:	1a9b      	subs	r3, r3, r2
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	440b      	add	r3, r1
 800751a:	334d      	adds	r3, #77	@ 0x4d
 800751c:	2208      	movs	r2, #8
 800751e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	78fa      	ldrb	r2, [r7, #3]
 8007526:	4611      	mov	r1, r2
 8007528:	4618      	mov	r0, r3
 800752a:	f00e f873 	bl	8015614 <USB_HC_Halt>
 800752e:	e075      	b.n	800761c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	78fa      	ldrb	r2, [r7, #3]
 8007536:	4611      	mov	r1, r2
 8007538:	4618      	mov	r0, r3
 800753a:	f00d fe0f 	bl	801515c <USB_ReadChInterrupts>
 800753e:	4603      	mov	r3, r0
 8007540:	f003 0308 	and.w	r3, r3, #8
 8007544:	2b08      	cmp	r3, #8
 8007546:	d11a      	bne.n	800757e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8007548:	78fb      	ldrb	r3, [r7, #3]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	4413      	add	r3, r2
 8007550:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007554:	461a      	mov	r2, r3
 8007556:	2308      	movs	r3, #8
 8007558:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800755a:	78fa      	ldrb	r2, [r7, #3]
 800755c:	6879      	ldr	r1, [r7, #4]
 800755e:	4613      	mov	r3, r2
 8007560:	011b      	lsls	r3, r3, #4
 8007562:	1a9b      	subs	r3, r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	440b      	add	r3, r1
 8007568:	334d      	adds	r3, #77	@ 0x4d
 800756a:	2206      	movs	r2, #6
 800756c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	78fa      	ldrb	r2, [r7, #3]
 8007574:	4611      	mov	r1, r2
 8007576:	4618      	mov	r0, r3
 8007578:	f00e f84c 	bl	8015614 <USB_HC_Halt>
 800757c:	e04e      	b.n	800761c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	78fa      	ldrb	r2, [r7, #3]
 8007584:	4611      	mov	r1, r2
 8007586:	4618      	mov	r0, r3
 8007588:	f00d fde8 	bl	801515c <USB_ReadChInterrupts>
 800758c:	4603      	mov	r3, r0
 800758e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007596:	d11b      	bne.n	80075d0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8007598:	78fb      	ldrb	r3, [r7, #3]
 800759a:	015a      	lsls	r2, r3, #5
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	4413      	add	r3, r2
 80075a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075a4:	461a      	mov	r2, r3
 80075a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80075ac:	78fa      	ldrb	r2, [r7, #3]
 80075ae:	6879      	ldr	r1, [r7, #4]
 80075b0:	4613      	mov	r3, r2
 80075b2:	011b      	lsls	r3, r3, #4
 80075b4:	1a9b      	subs	r3, r3, r2
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	440b      	add	r3, r1
 80075ba:	334d      	adds	r3, #77	@ 0x4d
 80075bc:	2209      	movs	r2, #9
 80075be:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	78fa      	ldrb	r2, [r7, #3]
 80075c6:	4611      	mov	r1, r2
 80075c8:	4618      	mov	r0, r3
 80075ca:	f00e f823 	bl	8015614 <USB_HC_Halt>
 80075ce:	e025      	b.n	800761c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	78fa      	ldrb	r2, [r7, #3]
 80075d6:	4611      	mov	r1, r2
 80075d8:	4618      	mov	r0, r3
 80075da:	f00d fdbf 	bl	801515c <USB_ReadChInterrupts>
 80075de:	4603      	mov	r3, r0
 80075e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075e4:	2b80      	cmp	r3, #128	@ 0x80
 80075e6:	d119      	bne.n	800761c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80075e8:	78fb      	ldrb	r3, [r7, #3]
 80075ea:	015a      	lsls	r2, r3, #5
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	4413      	add	r3, r2
 80075f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075f4:	461a      	mov	r2, r3
 80075f6:	2380      	movs	r3, #128	@ 0x80
 80075f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80075fa:	78fa      	ldrb	r2, [r7, #3]
 80075fc:	6879      	ldr	r1, [r7, #4]
 80075fe:	4613      	mov	r3, r2
 8007600:	011b      	lsls	r3, r3, #4
 8007602:	1a9b      	subs	r3, r3, r2
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	440b      	add	r3, r1
 8007608:	334d      	adds	r3, #77	@ 0x4d
 800760a:	2207      	movs	r2, #7
 800760c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	78fa      	ldrb	r2, [r7, #3]
 8007614:	4611      	mov	r1, r2
 8007616:	4618      	mov	r0, r3
 8007618:	f00d fffc 	bl	8015614 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	78fa      	ldrb	r2, [r7, #3]
 8007622:	4611      	mov	r1, r2
 8007624:	4618      	mov	r0, r3
 8007626:	f00d fd99 	bl	801515c <USB_ReadChInterrupts>
 800762a:	4603      	mov	r3, r0
 800762c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007634:	d112      	bne.n	800765c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	78fa      	ldrb	r2, [r7, #3]
 800763c:	4611      	mov	r1, r2
 800763e:	4618      	mov	r0, r3
 8007640:	f00d ffe8 	bl	8015614 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8007644:	78fb      	ldrb	r3, [r7, #3]
 8007646:	015a      	lsls	r2, r3, #5
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	4413      	add	r3, r2
 800764c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007650:	461a      	mov	r2, r3
 8007652:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007656:	6093      	str	r3, [r2, #8]
 8007658:	f000 bd75 	b.w	8008146 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	78fa      	ldrb	r2, [r7, #3]
 8007662:	4611      	mov	r1, r2
 8007664:	4618      	mov	r0, r3
 8007666:	f00d fd79 	bl	801515c <USB_ReadChInterrupts>
 800766a:	4603      	mov	r3, r0
 800766c:	f003 0301 	and.w	r3, r3, #1
 8007670:	2b01      	cmp	r3, #1
 8007672:	f040 8128 	bne.w	80078c6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8007676:	78fb      	ldrb	r3, [r7, #3]
 8007678:	015a      	lsls	r2, r3, #5
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	4413      	add	r3, r2
 800767e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007682:	461a      	mov	r2, r3
 8007684:	2320      	movs	r3, #32
 8007686:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8007688:	78fa      	ldrb	r2, [r7, #3]
 800768a:	6879      	ldr	r1, [r7, #4]
 800768c:	4613      	mov	r3, r2
 800768e:	011b      	lsls	r3, r3, #4
 8007690:	1a9b      	subs	r3, r3, r2
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	440b      	add	r3, r1
 8007696:	331b      	adds	r3, #27
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	2b01      	cmp	r3, #1
 800769c:	d119      	bne.n	80076d2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800769e:	78fa      	ldrb	r2, [r7, #3]
 80076a0:	6879      	ldr	r1, [r7, #4]
 80076a2:	4613      	mov	r3, r2
 80076a4:	011b      	lsls	r3, r3, #4
 80076a6:	1a9b      	subs	r3, r3, r2
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	440b      	add	r3, r1
 80076ac:	331b      	adds	r3, #27
 80076ae:	2200      	movs	r2, #0
 80076b0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80076b2:	78fb      	ldrb	r3, [r7, #3]
 80076b4:	015a      	lsls	r2, r3, #5
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	4413      	add	r3, r2
 80076ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	78fa      	ldrb	r2, [r7, #3]
 80076c2:	0151      	lsls	r1, r2, #5
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	440a      	add	r2, r1
 80076c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076d0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	799b      	ldrb	r3, [r3, #6]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d01b      	beq.n	8007712 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80076da:	78fa      	ldrb	r2, [r7, #3]
 80076dc:	6879      	ldr	r1, [r7, #4]
 80076de:	4613      	mov	r3, r2
 80076e0:	011b      	lsls	r3, r3, #4
 80076e2:	1a9b      	subs	r3, r3, r2
 80076e4:	009b      	lsls	r3, r3, #2
 80076e6:	440b      	add	r3, r1
 80076e8:	3330      	adds	r3, #48	@ 0x30
 80076ea:	6819      	ldr	r1, [r3, #0]
 80076ec:	78fb      	ldrb	r3, [r7, #3]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076f8:	691b      	ldr	r3, [r3, #16]
 80076fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076fe:	78fa      	ldrb	r2, [r7, #3]
 8007700:	1ac9      	subs	r1, r1, r3
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	4613      	mov	r3, r2
 8007706:	011b      	lsls	r3, r3, #4
 8007708:	1a9b      	subs	r3, r3, r2
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	4403      	add	r3, r0
 800770e:	3338      	adds	r3, #56	@ 0x38
 8007710:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8007712:	78fa      	ldrb	r2, [r7, #3]
 8007714:	6879      	ldr	r1, [r7, #4]
 8007716:	4613      	mov	r3, r2
 8007718:	011b      	lsls	r3, r3, #4
 800771a:	1a9b      	subs	r3, r3, r2
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	440b      	add	r3, r1
 8007720:	334d      	adds	r3, #77	@ 0x4d
 8007722:	2201      	movs	r2, #1
 8007724:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8007726:	78fa      	ldrb	r2, [r7, #3]
 8007728:	6879      	ldr	r1, [r7, #4]
 800772a:	4613      	mov	r3, r2
 800772c:	011b      	lsls	r3, r3, #4
 800772e:	1a9b      	subs	r3, r3, r2
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	440b      	add	r3, r1
 8007734:	3344      	adds	r3, #68	@ 0x44
 8007736:	2200      	movs	r2, #0
 8007738:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800773a:	78fb      	ldrb	r3, [r7, #3]
 800773c:	015a      	lsls	r2, r3, #5
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	4413      	add	r3, r2
 8007742:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007746:	461a      	mov	r2, r3
 8007748:	2301      	movs	r3, #1
 800774a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800774c:	78fa      	ldrb	r2, [r7, #3]
 800774e:	6879      	ldr	r1, [r7, #4]
 8007750:	4613      	mov	r3, r2
 8007752:	011b      	lsls	r3, r3, #4
 8007754:	1a9b      	subs	r3, r3, r2
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	440b      	add	r3, r1
 800775a:	3326      	adds	r3, #38	@ 0x26
 800775c:	781b      	ldrb	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00a      	beq.n	8007778 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8007762:	78fa      	ldrb	r2, [r7, #3]
 8007764:	6879      	ldr	r1, [r7, #4]
 8007766:	4613      	mov	r3, r2
 8007768:	011b      	lsls	r3, r3, #4
 800776a:	1a9b      	subs	r3, r3, r2
 800776c:	009b      	lsls	r3, r3, #2
 800776e:	440b      	add	r3, r1
 8007770:	3326      	adds	r3, #38	@ 0x26
 8007772:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007774:	2b02      	cmp	r3, #2
 8007776:	d110      	bne.n	800779a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	78fa      	ldrb	r2, [r7, #3]
 800777e:	4611      	mov	r1, r2
 8007780:	4618      	mov	r0, r3
 8007782:	f00d ff47 	bl	8015614 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8007786:	78fb      	ldrb	r3, [r7, #3]
 8007788:	015a      	lsls	r2, r3, #5
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	4413      	add	r3, r2
 800778e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007792:	461a      	mov	r2, r3
 8007794:	2310      	movs	r3, #16
 8007796:	6093      	str	r3, [r2, #8]
 8007798:	e03d      	b.n	8007816 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800779a:	78fa      	ldrb	r2, [r7, #3]
 800779c:	6879      	ldr	r1, [r7, #4]
 800779e:	4613      	mov	r3, r2
 80077a0:	011b      	lsls	r3, r3, #4
 80077a2:	1a9b      	subs	r3, r3, r2
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	440b      	add	r3, r1
 80077a8:	3326      	adds	r3, #38	@ 0x26
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	2b03      	cmp	r3, #3
 80077ae:	d00a      	beq.n	80077c6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80077b0:	78fa      	ldrb	r2, [r7, #3]
 80077b2:	6879      	ldr	r1, [r7, #4]
 80077b4:	4613      	mov	r3, r2
 80077b6:	011b      	lsls	r3, r3, #4
 80077b8:	1a9b      	subs	r3, r3, r2
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	440b      	add	r3, r1
 80077be:	3326      	adds	r3, #38	@ 0x26
 80077c0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d127      	bne.n	8007816 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80077c6:	78fb      	ldrb	r3, [r7, #3]
 80077c8:	015a      	lsls	r2, r3, #5
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	4413      	add	r3, r2
 80077ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	78fa      	ldrb	r2, [r7, #3]
 80077d6:	0151      	lsls	r1, r2, #5
 80077d8:	693a      	ldr	r2, [r7, #16]
 80077da:	440a      	add	r2, r1
 80077dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077e4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80077e6:	78fa      	ldrb	r2, [r7, #3]
 80077e8:	6879      	ldr	r1, [r7, #4]
 80077ea:	4613      	mov	r3, r2
 80077ec:	011b      	lsls	r3, r3, #4
 80077ee:	1a9b      	subs	r3, r3, r2
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	440b      	add	r3, r1
 80077f4:	334c      	adds	r3, #76	@ 0x4c
 80077f6:	2201      	movs	r2, #1
 80077f8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80077fa:	78fa      	ldrb	r2, [r7, #3]
 80077fc:	6879      	ldr	r1, [r7, #4]
 80077fe:	4613      	mov	r3, r2
 8007800:	011b      	lsls	r3, r3, #4
 8007802:	1a9b      	subs	r3, r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	440b      	add	r3, r1
 8007808:	334c      	adds	r3, #76	@ 0x4c
 800780a:	781a      	ldrb	r2, [r3, #0]
 800780c:	78fb      	ldrb	r3, [r7, #3]
 800780e:	4619      	mov	r1, r3
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f7ff fe24 	bl	800745e <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	799b      	ldrb	r3, [r3, #6]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d13b      	bne.n	8007896 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800781e:	78fa      	ldrb	r2, [r7, #3]
 8007820:	6879      	ldr	r1, [r7, #4]
 8007822:	4613      	mov	r3, r2
 8007824:	011b      	lsls	r3, r3, #4
 8007826:	1a9b      	subs	r3, r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	440b      	add	r3, r1
 800782c:	3338      	adds	r3, #56	@ 0x38
 800782e:	6819      	ldr	r1, [r3, #0]
 8007830:	78fa      	ldrb	r2, [r7, #3]
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	4613      	mov	r3, r2
 8007836:	011b      	lsls	r3, r3, #4
 8007838:	1a9b      	subs	r3, r3, r2
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	4403      	add	r3, r0
 800783e:	3328      	adds	r3, #40	@ 0x28
 8007840:	881b      	ldrh	r3, [r3, #0]
 8007842:	440b      	add	r3, r1
 8007844:	1e59      	subs	r1, r3, #1
 8007846:	78fa      	ldrb	r2, [r7, #3]
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	4613      	mov	r3, r2
 800784c:	011b      	lsls	r3, r3, #4
 800784e:	1a9b      	subs	r3, r3, r2
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	4403      	add	r3, r0
 8007854:	3328      	adds	r3, #40	@ 0x28
 8007856:	881b      	ldrh	r3, [r3, #0]
 8007858:	fbb1 f3f3 	udiv	r3, r1, r3
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b00      	cmp	r3, #0
 8007862:	f000 8470 	beq.w	8008146 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8007866:	78fa      	ldrb	r2, [r7, #3]
 8007868:	6879      	ldr	r1, [r7, #4]
 800786a:	4613      	mov	r3, r2
 800786c:	011b      	lsls	r3, r3, #4
 800786e:	1a9b      	subs	r3, r3, r2
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	440b      	add	r3, r1
 8007874:	333c      	adds	r3, #60	@ 0x3c
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	78fa      	ldrb	r2, [r7, #3]
 800787a:	f083 0301 	eor.w	r3, r3, #1
 800787e:	b2d8      	uxtb	r0, r3
 8007880:	6879      	ldr	r1, [r7, #4]
 8007882:	4613      	mov	r3, r2
 8007884:	011b      	lsls	r3, r3, #4
 8007886:	1a9b      	subs	r3, r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	440b      	add	r3, r1
 800788c:	333c      	adds	r3, #60	@ 0x3c
 800788e:	4602      	mov	r2, r0
 8007890:	701a      	strb	r2, [r3, #0]
 8007892:	f000 bc58 	b.w	8008146 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8007896:	78fa      	ldrb	r2, [r7, #3]
 8007898:	6879      	ldr	r1, [r7, #4]
 800789a:	4613      	mov	r3, r2
 800789c:	011b      	lsls	r3, r3, #4
 800789e:	1a9b      	subs	r3, r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	440b      	add	r3, r1
 80078a4:	333c      	adds	r3, #60	@ 0x3c
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	78fa      	ldrb	r2, [r7, #3]
 80078aa:	f083 0301 	eor.w	r3, r3, #1
 80078ae:	b2d8      	uxtb	r0, r3
 80078b0:	6879      	ldr	r1, [r7, #4]
 80078b2:	4613      	mov	r3, r2
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	1a9b      	subs	r3, r3, r2
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	440b      	add	r3, r1
 80078bc:	333c      	adds	r3, #60	@ 0x3c
 80078be:	4602      	mov	r2, r0
 80078c0:	701a      	strb	r2, [r3, #0]
 80078c2:	f000 bc40 	b.w	8008146 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	78fa      	ldrb	r2, [r7, #3]
 80078cc:	4611      	mov	r1, r2
 80078ce:	4618      	mov	r0, r3
 80078d0:	f00d fc44 	bl	801515c <USB_ReadChInterrupts>
 80078d4:	4603      	mov	r3, r0
 80078d6:	f003 0320 	and.w	r3, r3, #32
 80078da:	2b20      	cmp	r3, #32
 80078dc:	d131      	bne.n	8007942 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80078de:	78fb      	ldrb	r3, [r7, #3]
 80078e0:	015a      	lsls	r2, r3, #5
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	4413      	add	r3, r2
 80078e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078ea:	461a      	mov	r2, r3
 80078ec:	2320      	movs	r3, #32
 80078ee:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80078f0:	78fa      	ldrb	r2, [r7, #3]
 80078f2:	6879      	ldr	r1, [r7, #4]
 80078f4:	4613      	mov	r3, r2
 80078f6:	011b      	lsls	r3, r3, #4
 80078f8:	1a9b      	subs	r3, r3, r2
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	440b      	add	r3, r1
 80078fe:	331a      	adds	r3, #26
 8007900:	781b      	ldrb	r3, [r3, #0]
 8007902:	2b01      	cmp	r3, #1
 8007904:	f040 841f 	bne.w	8008146 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8007908:	78fa      	ldrb	r2, [r7, #3]
 800790a:	6879      	ldr	r1, [r7, #4]
 800790c:	4613      	mov	r3, r2
 800790e:	011b      	lsls	r3, r3, #4
 8007910:	1a9b      	subs	r3, r3, r2
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	440b      	add	r3, r1
 8007916:	331b      	adds	r3, #27
 8007918:	2201      	movs	r2, #1
 800791a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800791c:	78fa      	ldrb	r2, [r7, #3]
 800791e:	6879      	ldr	r1, [r7, #4]
 8007920:	4613      	mov	r3, r2
 8007922:	011b      	lsls	r3, r3, #4
 8007924:	1a9b      	subs	r3, r3, r2
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	440b      	add	r3, r1
 800792a:	334d      	adds	r3, #77	@ 0x4d
 800792c:	2203      	movs	r2, #3
 800792e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	78fa      	ldrb	r2, [r7, #3]
 8007936:	4611      	mov	r1, r2
 8007938:	4618      	mov	r0, r3
 800793a:	f00d fe6b 	bl	8015614 <USB_HC_Halt>
 800793e:	f000 bc02 	b.w	8008146 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	78fa      	ldrb	r2, [r7, #3]
 8007948:	4611      	mov	r1, r2
 800794a:	4618      	mov	r0, r3
 800794c:	f00d fc06 	bl	801515c <USB_ReadChInterrupts>
 8007950:	4603      	mov	r3, r0
 8007952:	f003 0302 	and.w	r3, r3, #2
 8007956:	2b02      	cmp	r3, #2
 8007958:	f040 8305 	bne.w	8007f66 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800795c:	78fb      	ldrb	r3, [r7, #3]
 800795e:	015a      	lsls	r2, r3, #5
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	4413      	add	r3, r2
 8007964:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007968:	461a      	mov	r2, r3
 800796a:	2302      	movs	r3, #2
 800796c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800796e:	78fa      	ldrb	r2, [r7, #3]
 8007970:	6879      	ldr	r1, [r7, #4]
 8007972:	4613      	mov	r3, r2
 8007974:	011b      	lsls	r3, r3, #4
 8007976:	1a9b      	subs	r3, r3, r2
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	440b      	add	r3, r1
 800797c:	334d      	adds	r3, #77	@ 0x4d
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	2b01      	cmp	r3, #1
 8007982:	d114      	bne.n	80079ae <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007984:	78fa      	ldrb	r2, [r7, #3]
 8007986:	6879      	ldr	r1, [r7, #4]
 8007988:	4613      	mov	r3, r2
 800798a:	011b      	lsls	r3, r3, #4
 800798c:	1a9b      	subs	r3, r3, r2
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	440b      	add	r3, r1
 8007992:	334d      	adds	r3, #77	@ 0x4d
 8007994:	2202      	movs	r2, #2
 8007996:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8007998:	78fa      	ldrb	r2, [r7, #3]
 800799a:	6879      	ldr	r1, [r7, #4]
 800799c:	4613      	mov	r3, r2
 800799e:	011b      	lsls	r3, r3, #4
 80079a0:	1a9b      	subs	r3, r3, r2
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	440b      	add	r3, r1
 80079a6:	334c      	adds	r3, #76	@ 0x4c
 80079a8:	2201      	movs	r2, #1
 80079aa:	701a      	strb	r2, [r3, #0]
 80079ac:	e2cc      	b.n	8007f48 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80079ae:	78fa      	ldrb	r2, [r7, #3]
 80079b0:	6879      	ldr	r1, [r7, #4]
 80079b2:	4613      	mov	r3, r2
 80079b4:	011b      	lsls	r3, r3, #4
 80079b6:	1a9b      	subs	r3, r3, r2
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	440b      	add	r3, r1
 80079bc:	334d      	adds	r3, #77	@ 0x4d
 80079be:	781b      	ldrb	r3, [r3, #0]
 80079c0:	2b06      	cmp	r3, #6
 80079c2:	d114      	bne.n	80079ee <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80079c4:	78fa      	ldrb	r2, [r7, #3]
 80079c6:	6879      	ldr	r1, [r7, #4]
 80079c8:	4613      	mov	r3, r2
 80079ca:	011b      	lsls	r3, r3, #4
 80079cc:	1a9b      	subs	r3, r3, r2
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	440b      	add	r3, r1
 80079d2:	334d      	adds	r3, #77	@ 0x4d
 80079d4:	2202      	movs	r2, #2
 80079d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80079d8:	78fa      	ldrb	r2, [r7, #3]
 80079da:	6879      	ldr	r1, [r7, #4]
 80079dc:	4613      	mov	r3, r2
 80079de:	011b      	lsls	r3, r3, #4
 80079e0:	1a9b      	subs	r3, r3, r2
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	440b      	add	r3, r1
 80079e6:	334c      	adds	r3, #76	@ 0x4c
 80079e8:	2205      	movs	r2, #5
 80079ea:	701a      	strb	r2, [r3, #0]
 80079ec:	e2ac      	b.n	8007f48 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80079ee:	78fa      	ldrb	r2, [r7, #3]
 80079f0:	6879      	ldr	r1, [r7, #4]
 80079f2:	4613      	mov	r3, r2
 80079f4:	011b      	lsls	r3, r3, #4
 80079f6:	1a9b      	subs	r3, r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	440b      	add	r3, r1
 80079fc:	334d      	adds	r3, #77	@ 0x4d
 80079fe:	781b      	ldrb	r3, [r3, #0]
 8007a00:	2b07      	cmp	r3, #7
 8007a02:	d00b      	beq.n	8007a1c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8007a04:	78fa      	ldrb	r2, [r7, #3]
 8007a06:	6879      	ldr	r1, [r7, #4]
 8007a08:	4613      	mov	r3, r2
 8007a0a:	011b      	lsls	r3, r3, #4
 8007a0c:	1a9b      	subs	r3, r3, r2
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	440b      	add	r3, r1
 8007a12:	334d      	adds	r3, #77	@ 0x4d
 8007a14:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8007a16:	2b09      	cmp	r3, #9
 8007a18:	f040 80a6 	bne.w	8007b68 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007a1c:	78fa      	ldrb	r2, [r7, #3]
 8007a1e:	6879      	ldr	r1, [r7, #4]
 8007a20:	4613      	mov	r3, r2
 8007a22:	011b      	lsls	r3, r3, #4
 8007a24:	1a9b      	subs	r3, r3, r2
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	440b      	add	r3, r1
 8007a2a:	334d      	adds	r3, #77	@ 0x4d
 8007a2c:	2202      	movs	r2, #2
 8007a2e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8007a30:	78fa      	ldrb	r2, [r7, #3]
 8007a32:	6879      	ldr	r1, [r7, #4]
 8007a34:	4613      	mov	r3, r2
 8007a36:	011b      	lsls	r3, r3, #4
 8007a38:	1a9b      	subs	r3, r3, r2
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	440b      	add	r3, r1
 8007a3e:	3344      	adds	r3, #68	@ 0x44
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	1c59      	adds	r1, r3, #1
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	4613      	mov	r3, r2
 8007a48:	011b      	lsls	r3, r3, #4
 8007a4a:	1a9b      	subs	r3, r3, r2
 8007a4c:	009b      	lsls	r3, r3, #2
 8007a4e:	4403      	add	r3, r0
 8007a50:	3344      	adds	r3, #68	@ 0x44
 8007a52:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007a54:	78fa      	ldrb	r2, [r7, #3]
 8007a56:	6879      	ldr	r1, [r7, #4]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	011b      	lsls	r3, r3, #4
 8007a5c:	1a9b      	subs	r3, r3, r2
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	440b      	add	r3, r1
 8007a62:	3344      	adds	r3, #68	@ 0x44
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	d943      	bls.n	8007af2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007a6a:	78fa      	ldrb	r2, [r7, #3]
 8007a6c:	6879      	ldr	r1, [r7, #4]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	011b      	lsls	r3, r3, #4
 8007a72:	1a9b      	subs	r3, r3, r2
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	440b      	add	r3, r1
 8007a78:	3344      	adds	r3, #68	@ 0x44
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8007a7e:	78fa      	ldrb	r2, [r7, #3]
 8007a80:	6879      	ldr	r1, [r7, #4]
 8007a82:	4613      	mov	r3, r2
 8007a84:	011b      	lsls	r3, r3, #4
 8007a86:	1a9b      	subs	r3, r3, r2
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	440b      	add	r3, r1
 8007a8c:	331a      	adds	r3, #26
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d123      	bne.n	8007adc <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8007a94:	78fa      	ldrb	r2, [r7, #3]
 8007a96:	6879      	ldr	r1, [r7, #4]
 8007a98:	4613      	mov	r3, r2
 8007a9a:	011b      	lsls	r3, r3, #4
 8007a9c:	1a9b      	subs	r3, r3, r2
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	440b      	add	r3, r1
 8007aa2:	331b      	adds	r3, #27
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8007aa8:	78fa      	ldrb	r2, [r7, #3]
 8007aaa:	6879      	ldr	r1, [r7, #4]
 8007aac:	4613      	mov	r3, r2
 8007aae:	011b      	lsls	r3, r3, #4
 8007ab0:	1a9b      	subs	r3, r3, r2
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	440b      	add	r3, r1
 8007ab6:	331c      	adds	r3, #28
 8007ab8:	2200      	movs	r2, #0
 8007aba:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8007abc:	78fb      	ldrb	r3, [r7, #3]
 8007abe:	015a      	lsls	r2, r3, #5
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	78fa      	ldrb	r2, [r7, #3]
 8007acc:	0151      	lsls	r1, r2, #5
 8007ace:	693a      	ldr	r2, [r7, #16]
 8007ad0:	440a      	add	r2, r1
 8007ad2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ad6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ada:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007adc:	78fa      	ldrb	r2, [r7, #3]
 8007ade:	6879      	ldr	r1, [r7, #4]
 8007ae0:	4613      	mov	r3, r2
 8007ae2:	011b      	lsls	r3, r3, #4
 8007ae4:	1a9b      	subs	r3, r3, r2
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	440b      	add	r3, r1
 8007aea:	334c      	adds	r3, #76	@ 0x4c
 8007aec:	2204      	movs	r2, #4
 8007aee:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007af0:	e229      	b.n	8007f46 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007af2:	78fa      	ldrb	r2, [r7, #3]
 8007af4:	6879      	ldr	r1, [r7, #4]
 8007af6:	4613      	mov	r3, r2
 8007af8:	011b      	lsls	r3, r3, #4
 8007afa:	1a9b      	subs	r3, r3, r2
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	440b      	add	r3, r1
 8007b00:	334c      	adds	r3, #76	@ 0x4c
 8007b02:	2202      	movs	r2, #2
 8007b04:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007b06:	78fa      	ldrb	r2, [r7, #3]
 8007b08:	6879      	ldr	r1, [r7, #4]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	011b      	lsls	r3, r3, #4
 8007b0e:	1a9b      	subs	r3, r3, r2
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	440b      	add	r3, r1
 8007b14:	3326      	adds	r3, #38	@ 0x26
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d00b      	beq.n	8007b34 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8007b1c:	78fa      	ldrb	r2, [r7, #3]
 8007b1e:	6879      	ldr	r1, [r7, #4]
 8007b20:	4613      	mov	r3, r2
 8007b22:	011b      	lsls	r3, r3, #4
 8007b24:	1a9b      	subs	r3, r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	440b      	add	r3, r1
 8007b2a:	3326      	adds	r3, #38	@ 0x26
 8007b2c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007b2e:	2b02      	cmp	r3, #2
 8007b30:	f040 8209 	bne.w	8007f46 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8007b34:	78fb      	ldrb	r3, [r7, #3]
 8007b36:	015a      	lsls	r2, r3, #5
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	4413      	add	r3, r2
 8007b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007b4a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b52:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8007b54:	78fb      	ldrb	r3, [r7, #3]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b60:	461a      	mov	r2, r3
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007b66:	e1ee      	b.n	8007f46 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8007b68:	78fa      	ldrb	r2, [r7, #3]
 8007b6a:	6879      	ldr	r1, [r7, #4]
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	011b      	lsls	r3, r3, #4
 8007b70:	1a9b      	subs	r3, r3, r2
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	440b      	add	r3, r1
 8007b76:	334d      	adds	r3, #77	@ 0x4d
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	2b05      	cmp	r3, #5
 8007b7c:	f040 80c8 	bne.w	8007d10 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007b80:	78fa      	ldrb	r2, [r7, #3]
 8007b82:	6879      	ldr	r1, [r7, #4]
 8007b84:	4613      	mov	r3, r2
 8007b86:	011b      	lsls	r3, r3, #4
 8007b88:	1a9b      	subs	r3, r3, r2
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	440b      	add	r3, r1
 8007b8e:	334d      	adds	r3, #77	@ 0x4d
 8007b90:	2202      	movs	r2, #2
 8007b92:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007b94:	78fa      	ldrb	r2, [r7, #3]
 8007b96:	6879      	ldr	r1, [r7, #4]
 8007b98:	4613      	mov	r3, r2
 8007b9a:	011b      	lsls	r3, r3, #4
 8007b9c:	1a9b      	subs	r3, r3, r2
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	440b      	add	r3, r1
 8007ba2:	331b      	adds	r3, #27
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	2b01      	cmp	r3, #1
 8007ba8:	f040 81ce 	bne.w	8007f48 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8007bac:	78fa      	ldrb	r2, [r7, #3]
 8007bae:	6879      	ldr	r1, [r7, #4]
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	011b      	lsls	r3, r3, #4
 8007bb4:	1a9b      	subs	r3, r3, r2
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	440b      	add	r3, r1
 8007bba:	3326      	adds	r3, #38	@ 0x26
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	2b03      	cmp	r3, #3
 8007bc0:	d16b      	bne.n	8007c9a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8007bc2:	78fa      	ldrb	r2, [r7, #3]
 8007bc4:	6879      	ldr	r1, [r7, #4]
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	011b      	lsls	r3, r3, #4
 8007bca:	1a9b      	subs	r3, r3, r2
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	440b      	add	r3, r1
 8007bd0:	3348      	adds	r3, #72	@ 0x48
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	1c59      	adds	r1, r3, #1
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	4613      	mov	r3, r2
 8007bda:	011b      	lsls	r3, r3, #4
 8007bdc:	1a9b      	subs	r3, r3, r2
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	4403      	add	r3, r0
 8007be2:	3348      	adds	r3, #72	@ 0x48
 8007be4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8007be6:	78fa      	ldrb	r2, [r7, #3]
 8007be8:	6879      	ldr	r1, [r7, #4]
 8007bea:	4613      	mov	r3, r2
 8007bec:	011b      	lsls	r3, r3, #4
 8007bee:	1a9b      	subs	r3, r3, r2
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	440b      	add	r3, r1
 8007bf4:	3348      	adds	r3, #72	@ 0x48
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d943      	bls.n	8007c84 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8007bfc:	78fa      	ldrb	r2, [r7, #3]
 8007bfe:	6879      	ldr	r1, [r7, #4]
 8007c00:	4613      	mov	r3, r2
 8007c02:	011b      	lsls	r3, r3, #4
 8007c04:	1a9b      	subs	r3, r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	440b      	add	r3, r1
 8007c0a:	3348      	adds	r3, #72	@ 0x48
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8007c10:	78fa      	ldrb	r2, [r7, #3]
 8007c12:	6879      	ldr	r1, [r7, #4]
 8007c14:	4613      	mov	r3, r2
 8007c16:	011b      	lsls	r3, r3, #4
 8007c18:	1a9b      	subs	r3, r3, r2
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	440b      	add	r3, r1
 8007c1e:	331b      	adds	r3, #27
 8007c20:	2200      	movs	r2, #0
 8007c22:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8007c24:	78fa      	ldrb	r2, [r7, #3]
 8007c26:	6879      	ldr	r1, [r7, #4]
 8007c28:	4613      	mov	r3, r2
 8007c2a:	011b      	lsls	r3, r3, #4
 8007c2c:	1a9b      	subs	r3, r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	440b      	add	r3, r1
 8007c32:	3344      	adds	r3, #68	@ 0x44
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	d809      	bhi.n	8007c4e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8007c3a:	78fa      	ldrb	r2, [r7, #3]
 8007c3c:	6879      	ldr	r1, [r7, #4]
 8007c3e:	4613      	mov	r3, r2
 8007c40:	011b      	lsls	r3, r3, #4
 8007c42:	1a9b      	subs	r3, r3, r2
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	440b      	add	r3, r1
 8007c48:	331c      	adds	r3, #28
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8007c4e:	78fb      	ldrb	r3, [r7, #3]
 8007c50:	015a      	lsls	r2, r3, #5
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	4413      	add	r3, r2
 8007c56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	78fa      	ldrb	r2, [r7, #3]
 8007c5e:	0151      	lsls	r1, r2, #5
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	440a      	add	r2, r1
 8007c64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c6c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8007c6e:	78fa      	ldrb	r2, [r7, #3]
 8007c70:	6879      	ldr	r1, [r7, #4]
 8007c72:	4613      	mov	r3, r2
 8007c74:	011b      	lsls	r3, r3, #4
 8007c76:	1a9b      	subs	r3, r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	440b      	add	r3, r1
 8007c7c:	334c      	adds	r3, #76	@ 0x4c
 8007c7e:	2204      	movs	r2, #4
 8007c80:	701a      	strb	r2, [r3, #0]
 8007c82:	e014      	b.n	8007cae <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007c84:	78fa      	ldrb	r2, [r7, #3]
 8007c86:	6879      	ldr	r1, [r7, #4]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	011b      	lsls	r3, r3, #4
 8007c8c:	1a9b      	subs	r3, r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	440b      	add	r3, r1
 8007c92:	334c      	adds	r3, #76	@ 0x4c
 8007c94:	2202      	movs	r2, #2
 8007c96:	701a      	strb	r2, [r3, #0]
 8007c98:	e009      	b.n	8007cae <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007c9a:	78fa      	ldrb	r2, [r7, #3]
 8007c9c:	6879      	ldr	r1, [r7, #4]
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	011b      	lsls	r3, r3, #4
 8007ca2:	1a9b      	subs	r3, r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	440b      	add	r3, r1
 8007ca8:	334c      	adds	r3, #76	@ 0x4c
 8007caa:	2202      	movs	r2, #2
 8007cac:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007cae:	78fa      	ldrb	r2, [r7, #3]
 8007cb0:	6879      	ldr	r1, [r7, #4]
 8007cb2:	4613      	mov	r3, r2
 8007cb4:	011b      	lsls	r3, r3, #4
 8007cb6:	1a9b      	subs	r3, r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	440b      	add	r3, r1
 8007cbc:	3326      	adds	r3, #38	@ 0x26
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00b      	beq.n	8007cdc <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8007cc4:	78fa      	ldrb	r2, [r7, #3]
 8007cc6:	6879      	ldr	r1, [r7, #4]
 8007cc8:	4613      	mov	r3, r2
 8007cca:	011b      	lsls	r3, r3, #4
 8007ccc:	1a9b      	subs	r3, r3, r2
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	440b      	add	r3, r1
 8007cd2:	3326      	adds	r3, #38	@ 0x26
 8007cd4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	f040 8136 	bne.w	8007f48 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8007cdc:	78fb      	ldrb	r3, [r7, #3]
 8007cde:	015a      	lsls	r2, r3, #5
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	4413      	add	r3, r2
 8007ce4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007cf2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cfa:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8007cfc:	78fb      	ldrb	r3, [r7, #3]
 8007cfe:	015a      	lsls	r2, r3, #5
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	4413      	add	r3, r2
 8007d04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d08:	461a      	mov	r2, r3
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	6013      	str	r3, [r2, #0]
 8007d0e:	e11b      	b.n	8007f48 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8007d10:	78fa      	ldrb	r2, [r7, #3]
 8007d12:	6879      	ldr	r1, [r7, #4]
 8007d14:	4613      	mov	r3, r2
 8007d16:	011b      	lsls	r3, r3, #4
 8007d18:	1a9b      	subs	r3, r3, r2
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	440b      	add	r3, r1
 8007d1e:	334d      	adds	r3, #77	@ 0x4d
 8007d20:	781b      	ldrb	r3, [r3, #0]
 8007d22:	2b03      	cmp	r3, #3
 8007d24:	f040 8081 	bne.w	8007e2a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007d28:	78fa      	ldrb	r2, [r7, #3]
 8007d2a:	6879      	ldr	r1, [r7, #4]
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	011b      	lsls	r3, r3, #4
 8007d30:	1a9b      	subs	r3, r3, r2
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	440b      	add	r3, r1
 8007d36:	334d      	adds	r3, #77	@ 0x4d
 8007d38:	2202      	movs	r2, #2
 8007d3a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007d3c:	78fa      	ldrb	r2, [r7, #3]
 8007d3e:	6879      	ldr	r1, [r7, #4]
 8007d40:	4613      	mov	r3, r2
 8007d42:	011b      	lsls	r3, r3, #4
 8007d44:	1a9b      	subs	r3, r3, r2
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	440b      	add	r3, r1
 8007d4a:	331b      	adds	r3, #27
 8007d4c:	781b      	ldrb	r3, [r3, #0]
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	f040 80fa 	bne.w	8007f48 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007d54:	78fa      	ldrb	r2, [r7, #3]
 8007d56:	6879      	ldr	r1, [r7, #4]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	011b      	lsls	r3, r3, #4
 8007d5c:	1a9b      	subs	r3, r3, r2
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	440b      	add	r3, r1
 8007d62:	334c      	adds	r3, #76	@ 0x4c
 8007d64:	2202      	movs	r2, #2
 8007d66:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007d68:	78fb      	ldrb	r3, [r7, #3]
 8007d6a:	015a      	lsls	r2, r3, #5
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	4413      	add	r3, r2
 8007d70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	78fa      	ldrb	r2, [r7, #3]
 8007d78:	0151      	lsls	r1, r2, #5
 8007d7a:	693a      	ldr	r2, [r7, #16]
 8007d7c:	440a      	add	r2, r1
 8007d7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d86:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007d88:	78fb      	ldrb	r3, [r7, #3]
 8007d8a:	015a      	lsls	r2, r3, #5
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	4413      	add	r3, r2
 8007d90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d94:	68db      	ldr	r3, [r3, #12]
 8007d96:	78fa      	ldrb	r2, [r7, #3]
 8007d98:	0151      	lsls	r1, r2, #5
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	440a      	add	r2, r1
 8007d9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007da2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007da6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8007da8:	78fb      	ldrb	r3, [r7, #3]
 8007daa:	015a      	lsls	r2, r3, #5
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	4413      	add	r3, r2
 8007db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	78fa      	ldrb	r2, [r7, #3]
 8007db8:	0151      	lsls	r1, r2, #5
 8007dba:	693a      	ldr	r2, [r7, #16]
 8007dbc:	440a      	add	r2, r1
 8007dbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dc2:	f023 0320 	bic.w	r3, r3, #32
 8007dc6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007dc8:	78fa      	ldrb	r2, [r7, #3]
 8007dca:	6879      	ldr	r1, [r7, #4]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	011b      	lsls	r3, r3, #4
 8007dd0:	1a9b      	subs	r3, r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	440b      	add	r3, r1
 8007dd6:	3326      	adds	r3, #38	@ 0x26
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00b      	beq.n	8007df6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8007dde:	78fa      	ldrb	r2, [r7, #3]
 8007de0:	6879      	ldr	r1, [r7, #4]
 8007de2:	4613      	mov	r3, r2
 8007de4:	011b      	lsls	r3, r3, #4
 8007de6:	1a9b      	subs	r3, r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	440b      	add	r3, r1
 8007dec:	3326      	adds	r3, #38	@ 0x26
 8007dee:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007df0:	2b02      	cmp	r3, #2
 8007df2:	f040 80a9 	bne.w	8007f48 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8007df6:	78fb      	ldrb	r3, [r7, #3]
 8007df8:	015a      	lsls	r2, r3, #5
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	4413      	add	r3, r2
 8007dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007e0c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e14:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8007e16:	78fb      	ldrb	r3, [r7, #3]
 8007e18:	015a      	lsls	r2, r3, #5
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e22:	461a      	mov	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6013      	str	r3, [r2, #0]
 8007e28:	e08e      	b.n	8007f48 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8007e2a:	78fa      	ldrb	r2, [r7, #3]
 8007e2c:	6879      	ldr	r1, [r7, #4]
 8007e2e:	4613      	mov	r3, r2
 8007e30:	011b      	lsls	r3, r3, #4
 8007e32:	1a9b      	subs	r3, r3, r2
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	440b      	add	r3, r1
 8007e38:	334d      	adds	r3, #77	@ 0x4d
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	2b04      	cmp	r3, #4
 8007e3e:	d143      	bne.n	8007ec8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007e40:	78fa      	ldrb	r2, [r7, #3]
 8007e42:	6879      	ldr	r1, [r7, #4]
 8007e44:	4613      	mov	r3, r2
 8007e46:	011b      	lsls	r3, r3, #4
 8007e48:	1a9b      	subs	r3, r3, r2
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	440b      	add	r3, r1
 8007e4e:	334d      	adds	r3, #77	@ 0x4d
 8007e50:	2202      	movs	r2, #2
 8007e52:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007e54:	78fa      	ldrb	r2, [r7, #3]
 8007e56:	6879      	ldr	r1, [r7, #4]
 8007e58:	4613      	mov	r3, r2
 8007e5a:	011b      	lsls	r3, r3, #4
 8007e5c:	1a9b      	subs	r3, r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	440b      	add	r3, r1
 8007e62:	334c      	adds	r3, #76	@ 0x4c
 8007e64:	2202      	movs	r2, #2
 8007e66:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007e68:	78fa      	ldrb	r2, [r7, #3]
 8007e6a:	6879      	ldr	r1, [r7, #4]
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	011b      	lsls	r3, r3, #4
 8007e70:	1a9b      	subs	r3, r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	440b      	add	r3, r1
 8007e76:	3326      	adds	r3, #38	@ 0x26
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d00a      	beq.n	8007e94 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8007e7e:	78fa      	ldrb	r2, [r7, #3]
 8007e80:	6879      	ldr	r1, [r7, #4]
 8007e82:	4613      	mov	r3, r2
 8007e84:	011b      	lsls	r3, r3, #4
 8007e86:	1a9b      	subs	r3, r3, r2
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	440b      	add	r3, r1
 8007e8c:	3326      	adds	r3, #38	@ 0x26
 8007e8e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d159      	bne.n	8007f48 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8007e94:	78fb      	ldrb	r3, [r7, #3]
 8007e96:	015a      	lsls	r2, r3, #5
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	4413      	add	r3, r2
 8007e9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007eaa:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007eb2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8007eb4:	78fb      	ldrb	r3, [r7, #3]
 8007eb6:	015a      	lsls	r2, r3, #5
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	4413      	add	r3, r2
 8007ebc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6013      	str	r3, [r2, #0]
 8007ec6:	e03f      	b.n	8007f48 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8007ec8:	78fa      	ldrb	r2, [r7, #3]
 8007eca:	6879      	ldr	r1, [r7, #4]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	011b      	lsls	r3, r3, #4
 8007ed0:	1a9b      	subs	r3, r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	440b      	add	r3, r1
 8007ed6:	334d      	adds	r3, #77	@ 0x4d
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	2b08      	cmp	r3, #8
 8007edc:	d126      	bne.n	8007f2c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007ede:	78fa      	ldrb	r2, [r7, #3]
 8007ee0:	6879      	ldr	r1, [r7, #4]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	011b      	lsls	r3, r3, #4
 8007ee6:	1a9b      	subs	r3, r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	440b      	add	r3, r1
 8007eec:	334d      	adds	r3, #77	@ 0x4d
 8007eee:	2202      	movs	r2, #2
 8007ef0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8007ef2:	78fa      	ldrb	r2, [r7, #3]
 8007ef4:	6879      	ldr	r1, [r7, #4]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	011b      	lsls	r3, r3, #4
 8007efa:	1a9b      	subs	r3, r3, r2
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	440b      	add	r3, r1
 8007f00:	3344      	adds	r3, #68	@ 0x44
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	1c59      	adds	r1, r3, #1
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	4613      	mov	r3, r2
 8007f0a:	011b      	lsls	r3, r3, #4
 8007f0c:	1a9b      	subs	r3, r3, r2
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	4403      	add	r3, r0
 8007f12:	3344      	adds	r3, #68	@ 0x44
 8007f14:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8007f16:	78fa      	ldrb	r2, [r7, #3]
 8007f18:	6879      	ldr	r1, [r7, #4]
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	011b      	lsls	r3, r3, #4
 8007f1e:	1a9b      	subs	r3, r3, r2
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	440b      	add	r3, r1
 8007f24:	334c      	adds	r3, #76	@ 0x4c
 8007f26:	2204      	movs	r2, #4
 8007f28:	701a      	strb	r2, [r3, #0]
 8007f2a:	e00d      	b.n	8007f48 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8007f2c:	78fa      	ldrb	r2, [r7, #3]
 8007f2e:	6879      	ldr	r1, [r7, #4]
 8007f30:	4613      	mov	r3, r2
 8007f32:	011b      	lsls	r3, r3, #4
 8007f34:	1a9b      	subs	r3, r3, r2
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	440b      	add	r3, r1
 8007f3a:	334d      	adds	r3, #77	@ 0x4d
 8007f3c:	781b      	ldrb	r3, [r3, #0]
 8007f3e:	2b02      	cmp	r3, #2
 8007f40:	f000 8100 	beq.w	8008144 <HCD_HC_IN_IRQHandler+0xcca>
 8007f44:	e000      	b.n	8007f48 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007f46:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007f48:	78fa      	ldrb	r2, [r7, #3]
 8007f4a:	6879      	ldr	r1, [r7, #4]
 8007f4c:	4613      	mov	r3, r2
 8007f4e:	011b      	lsls	r3, r3, #4
 8007f50:	1a9b      	subs	r3, r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	440b      	add	r3, r1
 8007f56:	334c      	adds	r3, #76	@ 0x4c
 8007f58:	781a      	ldrb	r2, [r3, #0]
 8007f5a:	78fb      	ldrb	r3, [r7, #3]
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f7ff fa7d 	bl	800745e <HAL_HCD_HC_NotifyURBChange_Callback>
 8007f64:	e0ef      	b.n	8008146 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	78fa      	ldrb	r2, [r7, #3]
 8007f6c:	4611      	mov	r1, r2
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f00d f8f4 	bl	801515c <USB_ReadChInterrupts>
 8007f74:	4603      	mov	r3, r0
 8007f76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f7a:	2b40      	cmp	r3, #64	@ 0x40
 8007f7c:	d12f      	bne.n	8007fde <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8007f7e:	78fb      	ldrb	r3, [r7, #3]
 8007f80:	015a      	lsls	r2, r3, #5
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	4413      	add	r3, r2
 8007f86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	2340      	movs	r3, #64	@ 0x40
 8007f8e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8007f90:	78fa      	ldrb	r2, [r7, #3]
 8007f92:	6879      	ldr	r1, [r7, #4]
 8007f94:	4613      	mov	r3, r2
 8007f96:	011b      	lsls	r3, r3, #4
 8007f98:	1a9b      	subs	r3, r3, r2
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	440b      	add	r3, r1
 8007f9e:	334d      	adds	r3, #77	@ 0x4d
 8007fa0:	2205      	movs	r2, #5
 8007fa2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8007fa4:	78fa      	ldrb	r2, [r7, #3]
 8007fa6:	6879      	ldr	r1, [r7, #4]
 8007fa8:	4613      	mov	r3, r2
 8007faa:	011b      	lsls	r3, r3, #4
 8007fac:	1a9b      	subs	r3, r3, r2
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	440b      	add	r3, r1
 8007fb2:	331a      	adds	r3, #26
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d109      	bne.n	8007fce <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8007fba:	78fa      	ldrb	r2, [r7, #3]
 8007fbc:	6879      	ldr	r1, [r7, #4]
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	011b      	lsls	r3, r3, #4
 8007fc2:	1a9b      	subs	r3, r3, r2
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	440b      	add	r3, r1
 8007fc8:	3344      	adds	r3, #68	@ 0x44
 8007fca:	2200      	movs	r2, #0
 8007fcc:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	78fa      	ldrb	r2, [r7, #3]
 8007fd4:	4611      	mov	r1, r2
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f00d fb1c 	bl	8015614 <USB_HC_Halt>
 8007fdc:	e0b3      	b.n	8008146 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	78fa      	ldrb	r2, [r7, #3]
 8007fe4:	4611      	mov	r1, r2
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f00d f8b8 	bl	801515c <USB_ReadChInterrupts>
 8007fec:	4603      	mov	r3, r0
 8007fee:	f003 0310 	and.w	r3, r3, #16
 8007ff2:	2b10      	cmp	r3, #16
 8007ff4:	f040 80a7 	bne.w	8008146 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8007ff8:	78fa      	ldrb	r2, [r7, #3]
 8007ffa:	6879      	ldr	r1, [r7, #4]
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	011b      	lsls	r3, r3, #4
 8008000:	1a9b      	subs	r3, r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	440b      	add	r3, r1
 8008006:	3326      	adds	r3, #38	@ 0x26
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	2b03      	cmp	r3, #3
 800800c:	d11b      	bne.n	8008046 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800800e:	78fa      	ldrb	r2, [r7, #3]
 8008010:	6879      	ldr	r1, [r7, #4]
 8008012:	4613      	mov	r3, r2
 8008014:	011b      	lsls	r3, r3, #4
 8008016:	1a9b      	subs	r3, r3, r2
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	440b      	add	r3, r1
 800801c:	3344      	adds	r3, #68	@ 0x44
 800801e:	2200      	movs	r2, #0
 8008020:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8008022:	78fa      	ldrb	r2, [r7, #3]
 8008024:	6879      	ldr	r1, [r7, #4]
 8008026:	4613      	mov	r3, r2
 8008028:	011b      	lsls	r3, r3, #4
 800802a:	1a9b      	subs	r3, r3, r2
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	440b      	add	r3, r1
 8008030:	334d      	adds	r3, #77	@ 0x4d
 8008032:	2204      	movs	r2, #4
 8008034:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	78fa      	ldrb	r2, [r7, #3]
 800803c:	4611      	mov	r1, r2
 800803e:	4618      	mov	r0, r3
 8008040:	f00d fae8 	bl	8015614 <USB_HC_Halt>
 8008044:	e03f      	b.n	80080c6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008046:	78fa      	ldrb	r2, [r7, #3]
 8008048:	6879      	ldr	r1, [r7, #4]
 800804a:	4613      	mov	r3, r2
 800804c:	011b      	lsls	r3, r3, #4
 800804e:	1a9b      	subs	r3, r3, r2
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	440b      	add	r3, r1
 8008054:	3326      	adds	r3, #38	@ 0x26
 8008056:	781b      	ldrb	r3, [r3, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00a      	beq.n	8008072 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800805c:	78fa      	ldrb	r2, [r7, #3]
 800805e:	6879      	ldr	r1, [r7, #4]
 8008060:	4613      	mov	r3, r2
 8008062:	011b      	lsls	r3, r3, #4
 8008064:	1a9b      	subs	r3, r3, r2
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	440b      	add	r3, r1
 800806a:	3326      	adds	r3, #38	@ 0x26
 800806c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800806e:	2b02      	cmp	r3, #2
 8008070:	d129      	bne.n	80080c6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008072:	78fa      	ldrb	r2, [r7, #3]
 8008074:	6879      	ldr	r1, [r7, #4]
 8008076:	4613      	mov	r3, r2
 8008078:	011b      	lsls	r3, r3, #4
 800807a:	1a9b      	subs	r3, r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	440b      	add	r3, r1
 8008080:	3344      	adds	r3, #68	@ 0x44
 8008082:	2200      	movs	r2, #0
 8008084:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	799b      	ldrb	r3, [r3, #6]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d00a      	beq.n	80080a4 <HCD_HC_IN_IRQHandler+0xc2a>
 800808e:	78fa      	ldrb	r2, [r7, #3]
 8008090:	6879      	ldr	r1, [r7, #4]
 8008092:	4613      	mov	r3, r2
 8008094:	011b      	lsls	r3, r3, #4
 8008096:	1a9b      	subs	r3, r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	440b      	add	r3, r1
 800809c:	331b      	adds	r3, #27
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d110      	bne.n	80080c6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80080a4:	78fa      	ldrb	r2, [r7, #3]
 80080a6:	6879      	ldr	r1, [r7, #4]
 80080a8:	4613      	mov	r3, r2
 80080aa:	011b      	lsls	r3, r3, #4
 80080ac:	1a9b      	subs	r3, r3, r2
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	440b      	add	r3, r1
 80080b2:	334d      	adds	r3, #77	@ 0x4d
 80080b4:	2204      	movs	r2, #4
 80080b6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	78fa      	ldrb	r2, [r7, #3]
 80080be:	4611      	mov	r1, r2
 80080c0:	4618      	mov	r0, r3
 80080c2:	f00d faa7 	bl	8015614 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80080c6:	78fa      	ldrb	r2, [r7, #3]
 80080c8:	6879      	ldr	r1, [r7, #4]
 80080ca:	4613      	mov	r3, r2
 80080cc:	011b      	lsls	r3, r3, #4
 80080ce:	1a9b      	subs	r3, r3, r2
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	440b      	add	r3, r1
 80080d4:	331b      	adds	r3, #27
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d129      	bne.n	8008130 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80080dc:	78fa      	ldrb	r2, [r7, #3]
 80080de:	6879      	ldr	r1, [r7, #4]
 80080e0:	4613      	mov	r3, r2
 80080e2:	011b      	lsls	r3, r3, #4
 80080e4:	1a9b      	subs	r3, r3, r2
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	440b      	add	r3, r1
 80080ea:	331b      	adds	r3, #27
 80080ec:	2200      	movs	r2, #0
 80080ee:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80080f0:	78fb      	ldrb	r3, [r7, #3]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	78fa      	ldrb	r2, [r7, #3]
 8008100:	0151      	lsls	r1, r2, #5
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	440a      	add	r2, r1
 8008106:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800810a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800810e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8008110:	78fb      	ldrb	r3, [r7, #3]
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	4413      	add	r3, r2
 8008118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	78fa      	ldrb	r2, [r7, #3]
 8008120:	0151      	lsls	r1, r2, #5
 8008122:	693a      	ldr	r2, [r7, #16]
 8008124:	440a      	add	r2, r1
 8008126:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800812a:	f043 0320 	orr.w	r3, r3, #32
 800812e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008130:	78fb      	ldrb	r3, [r7, #3]
 8008132:	015a      	lsls	r2, r3, #5
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	4413      	add	r3, r2
 8008138:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800813c:	461a      	mov	r2, r3
 800813e:	2310      	movs	r3, #16
 8008140:	6093      	str	r3, [r2, #8]
 8008142:	e000      	b.n	8008146 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8008144:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8008146:	3718      	adds	r7, #24
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b086      	sub	sp, #24
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	460b      	mov	r3, r1
 8008156:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	78fa      	ldrb	r2, [r7, #3]
 8008168:	4611      	mov	r1, r2
 800816a:	4618      	mov	r0, r3
 800816c:	f00c fff6 	bl	801515c <USB_ReadChInterrupts>
 8008170:	4603      	mov	r3, r0
 8008172:	f003 0304 	and.w	r3, r3, #4
 8008176:	2b04      	cmp	r3, #4
 8008178:	d11b      	bne.n	80081b2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800817a:	78fb      	ldrb	r3, [r7, #3]
 800817c:	015a      	lsls	r2, r3, #5
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	4413      	add	r3, r2
 8008182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008186:	461a      	mov	r2, r3
 8008188:	2304      	movs	r3, #4
 800818a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800818c:	78fa      	ldrb	r2, [r7, #3]
 800818e:	6879      	ldr	r1, [r7, #4]
 8008190:	4613      	mov	r3, r2
 8008192:	011b      	lsls	r3, r3, #4
 8008194:	1a9b      	subs	r3, r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	440b      	add	r3, r1
 800819a:	334d      	adds	r3, #77	@ 0x4d
 800819c:	2207      	movs	r2, #7
 800819e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	78fa      	ldrb	r2, [r7, #3]
 80081a6:	4611      	mov	r1, r2
 80081a8:	4618      	mov	r0, r3
 80081aa:	f00d fa33 	bl	8015614 <USB_HC_Halt>
 80081ae:	f000 bc89 	b.w	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	78fa      	ldrb	r2, [r7, #3]
 80081b8:	4611      	mov	r1, r2
 80081ba:	4618      	mov	r0, r3
 80081bc:	f00c ffce 	bl	801515c <USB_ReadChInterrupts>
 80081c0:	4603      	mov	r3, r0
 80081c2:	f003 0320 	and.w	r3, r3, #32
 80081c6:	2b20      	cmp	r3, #32
 80081c8:	f040 8082 	bne.w	80082d0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80081cc:	78fb      	ldrb	r3, [r7, #3]
 80081ce:	015a      	lsls	r2, r3, #5
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	4413      	add	r3, r2
 80081d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081d8:	461a      	mov	r2, r3
 80081da:	2320      	movs	r3, #32
 80081dc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80081de:	78fa      	ldrb	r2, [r7, #3]
 80081e0:	6879      	ldr	r1, [r7, #4]
 80081e2:	4613      	mov	r3, r2
 80081e4:	011b      	lsls	r3, r3, #4
 80081e6:	1a9b      	subs	r3, r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	440b      	add	r3, r1
 80081ec:	3319      	adds	r3, #25
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	2b01      	cmp	r3, #1
 80081f2:	d124      	bne.n	800823e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80081f4:	78fa      	ldrb	r2, [r7, #3]
 80081f6:	6879      	ldr	r1, [r7, #4]
 80081f8:	4613      	mov	r3, r2
 80081fa:	011b      	lsls	r3, r3, #4
 80081fc:	1a9b      	subs	r3, r3, r2
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	440b      	add	r3, r1
 8008202:	3319      	adds	r3, #25
 8008204:	2200      	movs	r2, #0
 8008206:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008208:	78fa      	ldrb	r2, [r7, #3]
 800820a:	6879      	ldr	r1, [r7, #4]
 800820c:	4613      	mov	r3, r2
 800820e:	011b      	lsls	r3, r3, #4
 8008210:	1a9b      	subs	r3, r3, r2
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	440b      	add	r3, r1
 8008216:	334c      	adds	r3, #76	@ 0x4c
 8008218:	2202      	movs	r2, #2
 800821a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800821c:	78fa      	ldrb	r2, [r7, #3]
 800821e:	6879      	ldr	r1, [r7, #4]
 8008220:	4613      	mov	r3, r2
 8008222:	011b      	lsls	r3, r3, #4
 8008224:	1a9b      	subs	r3, r3, r2
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	440b      	add	r3, r1
 800822a:	334d      	adds	r3, #77	@ 0x4d
 800822c:	2203      	movs	r2, #3
 800822e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	78fa      	ldrb	r2, [r7, #3]
 8008236:	4611      	mov	r1, r2
 8008238:	4618      	mov	r0, r3
 800823a:	f00d f9eb 	bl	8015614 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800823e:	78fa      	ldrb	r2, [r7, #3]
 8008240:	6879      	ldr	r1, [r7, #4]
 8008242:	4613      	mov	r3, r2
 8008244:	011b      	lsls	r3, r3, #4
 8008246:	1a9b      	subs	r3, r3, r2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	440b      	add	r3, r1
 800824c:	331a      	adds	r3, #26
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	2b01      	cmp	r3, #1
 8008252:	f040 8437 	bne.w	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
 8008256:	78fa      	ldrb	r2, [r7, #3]
 8008258:	6879      	ldr	r1, [r7, #4]
 800825a:	4613      	mov	r3, r2
 800825c:	011b      	lsls	r3, r3, #4
 800825e:	1a9b      	subs	r3, r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	440b      	add	r3, r1
 8008264:	331b      	adds	r3, #27
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	2b00      	cmp	r3, #0
 800826a:	f040 842b 	bne.w	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800826e:	78fa      	ldrb	r2, [r7, #3]
 8008270:	6879      	ldr	r1, [r7, #4]
 8008272:	4613      	mov	r3, r2
 8008274:	011b      	lsls	r3, r3, #4
 8008276:	1a9b      	subs	r3, r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	440b      	add	r3, r1
 800827c:	3326      	adds	r3, #38	@ 0x26
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	2b01      	cmp	r3, #1
 8008282:	d009      	beq.n	8008298 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8008284:	78fa      	ldrb	r2, [r7, #3]
 8008286:	6879      	ldr	r1, [r7, #4]
 8008288:	4613      	mov	r3, r2
 800828a:	011b      	lsls	r3, r3, #4
 800828c:	1a9b      	subs	r3, r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	440b      	add	r3, r1
 8008292:	331b      	adds	r3, #27
 8008294:	2201      	movs	r2, #1
 8008296:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8008298:	78fa      	ldrb	r2, [r7, #3]
 800829a:	6879      	ldr	r1, [r7, #4]
 800829c:	4613      	mov	r3, r2
 800829e:	011b      	lsls	r3, r3, #4
 80082a0:	1a9b      	subs	r3, r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	440b      	add	r3, r1
 80082a6:	334d      	adds	r3, #77	@ 0x4d
 80082a8:	2203      	movs	r2, #3
 80082aa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	78fa      	ldrb	r2, [r7, #3]
 80082b2:	4611      	mov	r1, r2
 80082b4:	4618      	mov	r0, r3
 80082b6:	f00d f9ad 	bl	8015614 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80082ba:	78fa      	ldrb	r2, [r7, #3]
 80082bc:	6879      	ldr	r1, [r7, #4]
 80082be:	4613      	mov	r3, r2
 80082c0:	011b      	lsls	r3, r3, #4
 80082c2:	1a9b      	subs	r3, r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	440b      	add	r3, r1
 80082c8:	3344      	adds	r3, #68	@ 0x44
 80082ca:	2200      	movs	r2, #0
 80082cc:	601a      	str	r2, [r3, #0]
 80082ce:	e3f9      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	78fa      	ldrb	r2, [r7, #3]
 80082d6:	4611      	mov	r1, r2
 80082d8:	4618      	mov	r0, r3
 80082da:	f00c ff3f 	bl	801515c <USB_ReadChInterrupts>
 80082de:	4603      	mov	r3, r0
 80082e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082e8:	d111      	bne.n	800830e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80082ea:	78fb      	ldrb	r3, [r7, #3]
 80082ec:	015a      	lsls	r2, r3, #5
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	4413      	add	r3, r2
 80082f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082f6:	461a      	mov	r2, r3
 80082f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80082fc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	78fa      	ldrb	r2, [r7, #3]
 8008304:	4611      	mov	r1, r2
 8008306:	4618      	mov	r0, r3
 8008308:	f00d f984 	bl	8015614 <USB_HC_Halt>
 800830c:	e3da      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	78fa      	ldrb	r2, [r7, #3]
 8008314:	4611      	mov	r1, r2
 8008316:	4618      	mov	r0, r3
 8008318:	f00c ff20 	bl	801515c <USB_ReadChInterrupts>
 800831c:	4603      	mov	r3, r0
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b01      	cmp	r3, #1
 8008324:	d168      	bne.n	80083f8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8008326:	78fa      	ldrb	r2, [r7, #3]
 8008328:	6879      	ldr	r1, [r7, #4]
 800832a:	4613      	mov	r3, r2
 800832c:	011b      	lsls	r3, r3, #4
 800832e:	1a9b      	subs	r3, r3, r2
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	440b      	add	r3, r1
 8008334:	3344      	adds	r3, #68	@ 0x44
 8008336:	2200      	movs	r2, #0
 8008338:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	78fa      	ldrb	r2, [r7, #3]
 8008340:	4611      	mov	r1, r2
 8008342:	4618      	mov	r0, r3
 8008344:	f00c ff0a 	bl	801515c <USB_ReadChInterrupts>
 8008348:	4603      	mov	r3, r0
 800834a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800834e:	2b40      	cmp	r3, #64	@ 0x40
 8008350:	d112      	bne.n	8008378 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8008352:	78fa      	ldrb	r2, [r7, #3]
 8008354:	6879      	ldr	r1, [r7, #4]
 8008356:	4613      	mov	r3, r2
 8008358:	011b      	lsls	r3, r3, #4
 800835a:	1a9b      	subs	r3, r3, r2
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	440b      	add	r3, r1
 8008360:	3319      	adds	r3, #25
 8008362:	2201      	movs	r2, #1
 8008364:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008366:	78fb      	ldrb	r3, [r7, #3]
 8008368:	015a      	lsls	r2, r3, #5
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	4413      	add	r3, r2
 800836e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008372:	461a      	mov	r2, r3
 8008374:	2340      	movs	r3, #64	@ 0x40
 8008376:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8008378:	78fa      	ldrb	r2, [r7, #3]
 800837a:	6879      	ldr	r1, [r7, #4]
 800837c:	4613      	mov	r3, r2
 800837e:	011b      	lsls	r3, r3, #4
 8008380:	1a9b      	subs	r3, r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	440b      	add	r3, r1
 8008386:	331b      	adds	r3, #27
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d019      	beq.n	80083c2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800838e:	78fa      	ldrb	r2, [r7, #3]
 8008390:	6879      	ldr	r1, [r7, #4]
 8008392:	4613      	mov	r3, r2
 8008394:	011b      	lsls	r3, r3, #4
 8008396:	1a9b      	subs	r3, r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	440b      	add	r3, r1
 800839c:	331b      	adds	r3, #27
 800839e:	2200      	movs	r2, #0
 80083a0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80083a2:	78fb      	ldrb	r3, [r7, #3]
 80083a4:	015a      	lsls	r2, r3, #5
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	4413      	add	r3, r2
 80083aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	78fa      	ldrb	r2, [r7, #3]
 80083b2:	0151      	lsls	r1, r2, #5
 80083b4:	693a      	ldr	r2, [r7, #16]
 80083b6:	440a      	add	r2, r1
 80083b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083c0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80083c2:	78fb      	ldrb	r3, [r7, #3]
 80083c4:	015a      	lsls	r2, r3, #5
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	4413      	add	r3, r2
 80083ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083ce:	461a      	mov	r2, r3
 80083d0:	2301      	movs	r3, #1
 80083d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80083d4:	78fa      	ldrb	r2, [r7, #3]
 80083d6:	6879      	ldr	r1, [r7, #4]
 80083d8:	4613      	mov	r3, r2
 80083da:	011b      	lsls	r3, r3, #4
 80083dc:	1a9b      	subs	r3, r3, r2
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	440b      	add	r3, r1
 80083e2:	334d      	adds	r3, #77	@ 0x4d
 80083e4:	2201      	movs	r2, #1
 80083e6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	78fa      	ldrb	r2, [r7, #3]
 80083ee:	4611      	mov	r1, r2
 80083f0:	4618      	mov	r0, r3
 80083f2:	f00d f90f 	bl	8015614 <USB_HC_Halt>
 80083f6:	e365      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	78fa      	ldrb	r2, [r7, #3]
 80083fe:	4611      	mov	r1, r2
 8008400:	4618      	mov	r0, r3
 8008402:	f00c feab 	bl	801515c <USB_ReadChInterrupts>
 8008406:	4603      	mov	r3, r0
 8008408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840c:	2b40      	cmp	r3, #64	@ 0x40
 800840e:	d139      	bne.n	8008484 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8008410:	78fa      	ldrb	r2, [r7, #3]
 8008412:	6879      	ldr	r1, [r7, #4]
 8008414:	4613      	mov	r3, r2
 8008416:	011b      	lsls	r3, r3, #4
 8008418:	1a9b      	subs	r3, r3, r2
 800841a:	009b      	lsls	r3, r3, #2
 800841c:	440b      	add	r3, r1
 800841e:	334d      	adds	r3, #77	@ 0x4d
 8008420:	2205      	movs	r2, #5
 8008422:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008424:	78fa      	ldrb	r2, [r7, #3]
 8008426:	6879      	ldr	r1, [r7, #4]
 8008428:	4613      	mov	r3, r2
 800842a:	011b      	lsls	r3, r3, #4
 800842c:	1a9b      	subs	r3, r3, r2
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	440b      	add	r3, r1
 8008432:	331a      	adds	r3, #26
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d109      	bne.n	800844e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800843a:	78fa      	ldrb	r2, [r7, #3]
 800843c:	6879      	ldr	r1, [r7, #4]
 800843e:	4613      	mov	r3, r2
 8008440:	011b      	lsls	r3, r3, #4
 8008442:	1a9b      	subs	r3, r3, r2
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	440b      	add	r3, r1
 8008448:	3319      	adds	r3, #25
 800844a:	2201      	movs	r2, #1
 800844c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800844e:	78fa      	ldrb	r2, [r7, #3]
 8008450:	6879      	ldr	r1, [r7, #4]
 8008452:	4613      	mov	r3, r2
 8008454:	011b      	lsls	r3, r3, #4
 8008456:	1a9b      	subs	r3, r3, r2
 8008458:	009b      	lsls	r3, r3, #2
 800845a:	440b      	add	r3, r1
 800845c:	3344      	adds	r3, #68	@ 0x44
 800845e:	2200      	movs	r2, #0
 8008460:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	78fa      	ldrb	r2, [r7, #3]
 8008468:	4611      	mov	r1, r2
 800846a:	4618      	mov	r0, r3
 800846c:	f00d f8d2 	bl	8015614 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008470:	78fb      	ldrb	r3, [r7, #3]
 8008472:	015a      	lsls	r2, r3, #5
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	4413      	add	r3, r2
 8008478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800847c:	461a      	mov	r2, r3
 800847e:	2340      	movs	r3, #64	@ 0x40
 8008480:	6093      	str	r3, [r2, #8]
 8008482:	e31f      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	78fa      	ldrb	r2, [r7, #3]
 800848a:	4611      	mov	r1, r2
 800848c:	4618      	mov	r0, r3
 800848e:	f00c fe65 	bl	801515c <USB_ReadChInterrupts>
 8008492:	4603      	mov	r3, r0
 8008494:	f003 0308 	and.w	r3, r3, #8
 8008498:	2b08      	cmp	r3, #8
 800849a:	d11a      	bne.n	80084d2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800849c:	78fb      	ldrb	r3, [r7, #3]
 800849e:	015a      	lsls	r2, r3, #5
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	4413      	add	r3, r2
 80084a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084a8:	461a      	mov	r2, r3
 80084aa:	2308      	movs	r3, #8
 80084ac:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80084ae:	78fa      	ldrb	r2, [r7, #3]
 80084b0:	6879      	ldr	r1, [r7, #4]
 80084b2:	4613      	mov	r3, r2
 80084b4:	011b      	lsls	r3, r3, #4
 80084b6:	1a9b      	subs	r3, r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	440b      	add	r3, r1
 80084bc:	334d      	adds	r3, #77	@ 0x4d
 80084be:	2206      	movs	r2, #6
 80084c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	78fa      	ldrb	r2, [r7, #3]
 80084c8:	4611      	mov	r1, r2
 80084ca:	4618      	mov	r0, r3
 80084cc:	f00d f8a2 	bl	8015614 <USB_HC_Halt>
 80084d0:	e2f8      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	78fa      	ldrb	r2, [r7, #3]
 80084d8:	4611      	mov	r1, r2
 80084da:	4618      	mov	r0, r3
 80084dc:	f00c fe3e 	bl	801515c <USB_ReadChInterrupts>
 80084e0:	4603      	mov	r3, r0
 80084e2:	f003 0310 	and.w	r3, r3, #16
 80084e6:	2b10      	cmp	r3, #16
 80084e8:	d144      	bne.n	8008574 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80084ea:	78fa      	ldrb	r2, [r7, #3]
 80084ec:	6879      	ldr	r1, [r7, #4]
 80084ee:	4613      	mov	r3, r2
 80084f0:	011b      	lsls	r3, r3, #4
 80084f2:	1a9b      	subs	r3, r3, r2
 80084f4:	009b      	lsls	r3, r3, #2
 80084f6:	440b      	add	r3, r1
 80084f8:	3344      	adds	r3, #68	@ 0x44
 80084fa:	2200      	movs	r2, #0
 80084fc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80084fe:	78fa      	ldrb	r2, [r7, #3]
 8008500:	6879      	ldr	r1, [r7, #4]
 8008502:	4613      	mov	r3, r2
 8008504:	011b      	lsls	r3, r3, #4
 8008506:	1a9b      	subs	r3, r3, r2
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	440b      	add	r3, r1
 800850c:	334d      	adds	r3, #77	@ 0x4d
 800850e:	2204      	movs	r2, #4
 8008510:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8008512:	78fa      	ldrb	r2, [r7, #3]
 8008514:	6879      	ldr	r1, [r7, #4]
 8008516:	4613      	mov	r3, r2
 8008518:	011b      	lsls	r3, r3, #4
 800851a:	1a9b      	subs	r3, r3, r2
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	440b      	add	r3, r1
 8008520:	3319      	adds	r3, #25
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d114      	bne.n	8008552 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8008528:	78fa      	ldrb	r2, [r7, #3]
 800852a:	6879      	ldr	r1, [r7, #4]
 800852c:	4613      	mov	r3, r2
 800852e:	011b      	lsls	r3, r3, #4
 8008530:	1a9b      	subs	r3, r3, r2
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	440b      	add	r3, r1
 8008536:	3318      	adds	r3, #24
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d109      	bne.n	8008552 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800853e:	78fa      	ldrb	r2, [r7, #3]
 8008540:	6879      	ldr	r1, [r7, #4]
 8008542:	4613      	mov	r3, r2
 8008544:	011b      	lsls	r3, r3, #4
 8008546:	1a9b      	subs	r3, r3, r2
 8008548:	009b      	lsls	r3, r3, #2
 800854a:	440b      	add	r3, r1
 800854c:	3319      	adds	r3, #25
 800854e:	2201      	movs	r2, #1
 8008550:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	78fa      	ldrb	r2, [r7, #3]
 8008558:	4611      	mov	r1, r2
 800855a:	4618      	mov	r0, r3
 800855c:	f00d f85a 	bl	8015614 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008560:	78fb      	ldrb	r3, [r7, #3]
 8008562:	015a      	lsls	r2, r3, #5
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	4413      	add	r3, r2
 8008568:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800856c:	461a      	mov	r2, r3
 800856e:	2310      	movs	r3, #16
 8008570:	6093      	str	r3, [r2, #8]
 8008572:	e2a7      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	78fa      	ldrb	r2, [r7, #3]
 800857a:	4611      	mov	r1, r2
 800857c:	4618      	mov	r0, r3
 800857e:	f00c fded 	bl	801515c <USB_ReadChInterrupts>
 8008582:	4603      	mov	r3, r0
 8008584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008588:	2b80      	cmp	r3, #128	@ 0x80
 800858a:	f040 8083 	bne.w	8008694 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	799b      	ldrb	r3, [r3, #6]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d111      	bne.n	80085ba <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8008596:	78fa      	ldrb	r2, [r7, #3]
 8008598:	6879      	ldr	r1, [r7, #4]
 800859a:	4613      	mov	r3, r2
 800859c:	011b      	lsls	r3, r3, #4
 800859e:	1a9b      	subs	r3, r3, r2
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	440b      	add	r3, r1
 80085a4:	334d      	adds	r3, #77	@ 0x4d
 80085a6:	2207      	movs	r2, #7
 80085a8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	78fa      	ldrb	r2, [r7, #3]
 80085b0:	4611      	mov	r1, r2
 80085b2:	4618      	mov	r0, r3
 80085b4:	f00d f82e 	bl	8015614 <USB_HC_Halt>
 80085b8:	e062      	b.n	8008680 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80085ba:	78fa      	ldrb	r2, [r7, #3]
 80085bc:	6879      	ldr	r1, [r7, #4]
 80085be:	4613      	mov	r3, r2
 80085c0:	011b      	lsls	r3, r3, #4
 80085c2:	1a9b      	subs	r3, r3, r2
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	440b      	add	r3, r1
 80085c8:	3344      	adds	r3, #68	@ 0x44
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	1c59      	adds	r1, r3, #1
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	4613      	mov	r3, r2
 80085d2:	011b      	lsls	r3, r3, #4
 80085d4:	1a9b      	subs	r3, r3, r2
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	4403      	add	r3, r0
 80085da:	3344      	adds	r3, #68	@ 0x44
 80085dc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80085de:	78fa      	ldrb	r2, [r7, #3]
 80085e0:	6879      	ldr	r1, [r7, #4]
 80085e2:	4613      	mov	r3, r2
 80085e4:	011b      	lsls	r3, r3, #4
 80085e6:	1a9b      	subs	r3, r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	440b      	add	r3, r1
 80085ec:	3344      	adds	r3, #68	@ 0x44
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	2b02      	cmp	r3, #2
 80085f2:	d922      	bls.n	800863a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80085f4:	78fa      	ldrb	r2, [r7, #3]
 80085f6:	6879      	ldr	r1, [r7, #4]
 80085f8:	4613      	mov	r3, r2
 80085fa:	011b      	lsls	r3, r3, #4
 80085fc:	1a9b      	subs	r3, r3, r2
 80085fe:	009b      	lsls	r3, r3, #2
 8008600:	440b      	add	r3, r1
 8008602:	3344      	adds	r3, #68	@ 0x44
 8008604:	2200      	movs	r2, #0
 8008606:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008608:	78fa      	ldrb	r2, [r7, #3]
 800860a:	6879      	ldr	r1, [r7, #4]
 800860c:	4613      	mov	r3, r2
 800860e:	011b      	lsls	r3, r3, #4
 8008610:	1a9b      	subs	r3, r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	440b      	add	r3, r1
 8008616:	334c      	adds	r3, #76	@ 0x4c
 8008618:	2204      	movs	r2, #4
 800861a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800861c:	78fa      	ldrb	r2, [r7, #3]
 800861e:	6879      	ldr	r1, [r7, #4]
 8008620:	4613      	mov	r3, r2
 8008622:	011b      	lsls	r3, r3, #4
 8008624:	1a9b      	subs	r3, r3, r2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	440b      	add	r3, r1
 800862a:	334c      	adds	r3, #76	@ 0x4c
 800862c:	781a      	ldrb	r2, [r3, #0]
 800862e:	78fb      	ldrb	r3, [r7, #3]
 8008630:	4619      	mov	r1, r3
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7fe ff13 	bl	800745e <HAL_HCD_HC_NotifyURBChange_Callback>
 8008638:	e022      	b.n	8008680 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800863a:	78fa      	ldrb	r2, [r7, #3]
 800863c:	6879      	ldr	r1, [r7, #4]
 800863e:	4613      	mov	r3, r2
 8008640:	011b      	lsls	r3, r3, #4
 8008642:	1a9b      	subs	r3, r3, r2
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	440b      	add	r3, r1
 8008648:	334c      	adds	r3, #76	@ 0x4c
 800864a:	2202      	movs	r2, #2
 800864c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800864e:	78fb      	ldrb	r3, [r7, #3]
 8008650:	015a      	lsls	r2, r3, #5
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	4413      	add	r3, r2
 8008656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008664:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800866c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800866e:	78fb      	ldrb	r3, [r7, #3]
 8008670:	015a      	lsls	r2, r3, #5
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	4413      	add	r3, r2
 8008676:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800867a:	461a      	mov	r2, r3
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008680:	78fb      	ldrb	r3, [r7, #3]
 8008682:	015a      	lsls	r2, r3, #5
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	4413      	add	r3, r2
 8008688:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800868c:	461a      	mov	r2, r3
 800868e:	2380      	movs	r3, #128	@ 0x80
 8008690:	6093      	str	r3, [r2, #8]
 8008692:	e217      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	78fa      	ldrb	r2, [r7, #3]
 800869a:	4611      	mov	r1, r2
 800869c:	4618      	mov	r0, r3
 800869e:	f00c fd5d 	bl	801515c <USB_ReadChInterrupts>
 80086a2:	4603      	mov	r3, r0
 80086a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086ac:	d11b      	bne.n	80086e6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80086ae:	78fa      	ldrb	r2, [r7, #3]
 80086b0:	6879      	ldr	r1, [r7, #4]
 80086b2:	4613      	mov	r3, r2
 80086b4:	011b      	lsls	r3, r3, #4
 80086b6:	1a9b      	subs	r3, r3, r2
 80086b8:	009b      	lsls	r3, r3, #2
 80086ba:	440b      	add	r3, r1
 80086bc:	334d      	adds	r3, #77	@ 0x4d
 80086be:	2209      	movs	r2, #9
 80086c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	78fa      	ldrb	r2, [r7, #3]
 80086c8:	4611      	mov	r1, r2
 80086ca:	4618      	mov	r0, r3
 80086cc:	f00c ffa2 	bl	8015614 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80086d0:	78fb      	ldrb	r3, [r7, #3]
 80086d2:	015a      	lsls	r2, r3, #5
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	4413      	add	r3, r2
 80086d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086dc:	461a      	mov	r2, r3
 80086de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086e2:	6093      	str	r3, [r2, #8]
 80086e4:	e1ee      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	78fa      	ldrb	r2, [r7, #3]
 80086ec:	4611      	mov	r1, r2
 80086ee:	4618      	mov	r0, r3
 80086f0:	f00c fd34 	bl	801515c <USB_ReadChInterrupts>
 80086f4:	4603      	mov	r3, r0
 80086f6:	f003 0302 	and.w	r3, r3, #2
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	f040 81df 	bne.w	8008abe <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008700:	78fb      	ldrb	r3, [r7, #3]
 8008702:	015a      	lsls	r2, r3, #5
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	4413      	add	r3, r2
 8008708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800870c:	461a      	mov	r2, r3
 800870e:	2302      	movs	r3, #2
 8008710:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008712:	78fa      	ldrb	r2, [r7, #3]
 8008714:	6879      	ldr	r1, [r7, #4]
 8008716:	4613      	mov	r3, r2
 8008718:	011b      	lsls	r3, r3, #4
 800871a:	1a9b      	subs	r3, r3, r2
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	440b      	add	r3, r1
 8008720:	334d      	adds	r3, #77	@ 0x4d
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	2b01      	cmp	r3, #1
 8008726:	f040 8093 	bne.w	8008850 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800872a:	78fa      	ldrb	r2, [r7, #3]
 800872c:	6879      	ldr	r1, [r7, #4]
 800872e:	4613      	mov	r3, r2
 8008730:	011b      	lsls	r3, r3, #4
 8008732:	1a9b      	subs	r3, r3, r2
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	440b      	add	r3, r1
 8008738:	334d      	adds	r3, #77	@ 0x4d
 800873a:	2202      	movs	r2, #2
 800873c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800873e:	78fa      	ldrb	r2, [r7, #3]
 8008740:	6879      	ldr	r1, [r7, #4]
 8008742:	4613      	mov	r3, r2
 8008744:	011b      	lsls	r3, r3, #4
 8008746:	1a9b      	subs	r3, r3, r2
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	440b      	add	r3, r1
 800874c:	334c      	adds	r3, #76	@ 0x4c
 800874e:	2201      	movs	r2, #1
 8008750:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8008752:	78fa      	ldrb	r2, [r7, #3]
 8008754:	6879      	ldr	r1, [r7, #4]
 8008756:	4613      	mov	r3, r2
 8008758:	011b      	lsls	r3, r3, #4
 800875a:	1a9b      	subs	r3, r3, r2
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	440b      	add	r3, r1
 8008760:	3326      	adds	r3, #38	@ 0x26
 8008762:	781b      	ldrb	r3, [r3, #0]
 8008764:	2b02      	cmp	r3, #2
 8008766:	d00b      	beq.n	8008780 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8008768:	78fa      	ldrb	r2, [r7, #3]
 800876a:	6879      	ldr	r1, [r7, #4]
 800876c:	4613      	mov	r3, r2
 800876e:	011b      	lsls	r3, r3, #4
 8008770:	1a9b      	subs	r3, r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	440b      	add	r3, r1
 8008776:	3326      	adds	r3, #38	@ 0x26
 8008778:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800877a:	2b03      	cmp	r3, #3
 800877c:	f040 8190 	bne.w	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	799b      	ldrb	r3, [r3, #6]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d115      	bne.n	80087b4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8008788:	78fa      	ldrb	r2, [r7, #3]
 800878a:	6879      	ldr	r1, [r7, #4]
 800878c:	4613      	mov	r3, r2
 800878e:	011b      	lsls	r3, r3, #4
 8008790:	1a9b      	subs	r3, r3, r2
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	440b      	add	r3, r1
 8008796:	333d      	adds	r3, #61	@ 0x3d
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	78fa      	ldrb	r2, [r7, #3]
 800879c:	f083 0301 	eor.w	r3, r3, #1
 80087a0:	b2d8      	uxtb	r0, r3
 80087a2:	6879      	ldr	r1, [r7, #4]
 80087a4:	4613      	mov	r3, r2
 80087a6:	011b      	lsls	r3, r3, #4
 80087a8:	1a9b      	subs	r3, r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	440b      	add	r3, r1
 80087ae:	333d      	adds	r3, #61	@ 0x3d
 80087b0:	4602      	mov	r2, r0
 80087b2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	799b      	ldrb	r3, [r3, #6]
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	f040 8171 	bne.w	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
 80087be:	78fa      	ldrb	r2, [r7, #3]
 80087c0:	6879      	ldr	r1, [r7, #4]
 80087c2:	4613      	mov	r3, r2
 80087c4:	011b      	lsls	r3, r3, #4
 80087c6:	1a9b      	subs	r3, r3, r2
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	440b      	add	r3, r1
 80087cc:	3334      	adds	r3, #52	@ 0x34
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f000 8165 	beq.w	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80087d6:	78fa      	ldrb	r2, [r7, #3]
 80087d8:	6879      	ldr	r1, [r7, #4]
 80087da:	4613      	mov	r3, r2
 80087dc:	011b      	lsls	r3, r3, #4
 80087de:	1a9b      	subs	r3, r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	440b      	add	r3, r1
 80087e4:	3334      	adds	r3, #52	@ 0x34
 80087e6:	6819      	ldr	r1, [r3, #0]
 80087e8:	78fa      	ldrb	r2, [r7, #3]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	4613      	mov	r3, r2
 80087ee:	011b      	lsls	r3, r3, #4
 80087f0:	1a9b      	subs	r3, r3, r2
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	4403      	add	r3, r0
 80087f6:	3328      	adds	r3, #40	@ 0x28
 80087f8:	881b      	ldrh	r3, [r3, #0]
 80087fa:	440b      	add	r3, r1
 80087fc:	1e59      	subs	r1, r3, #1
 80087fe:	78fa      	ldrb	r2, [r7, #3]
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	1a9b      	subs	r3, r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4403      	add	r3, r0
 800880c:	3328      	adds	r3, #40	@ 0x28
 800880e:	881b      	ldrh	r3, [r3, #0]
 8008810:	fbb1 f3f3 	udiv	r3, r1, r3
 8008814:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	f003 0301 	and.w	r3, r3, #1
 800881c:	2b00      	cmp	r3, #0
 800881e:	f000 813f 	beq.w	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8008822:	78fa      	ldrb	r2, [r7, #3]
 8008824:	6879      	ldr	r1, [r7, #4]
 8008826:	4613      	mov	r3, r2
 8008828:	011b      	lsls	r3, r3, #4
 800882a:	1a9b      	subs	r3, r3, r2
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	440b      	add	r3, r1
 8008830:	333d      	adds	r3, #61	@ 0x3d
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	78fa      	ldrb	r2, [r7, #3]
 8008836:	f083 0301 	eor.w	r3, r3, #1
 800883a:	b2d8      	uxtb	r0, r3
 800883c:	6879      	ldr	r1, [r7, #4]
 800883e:	4613      	mov	r3, r2
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	1a9b      	subs	r3, r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	440b      	add	r3, r1
 8008848:	333d      	adds	r3, #61	@ 0x3d
 800884a:	4602      	mov	r2, r0
 800884c:	701a      	strb	r2, [r3, #0]
 800884e:	e127      	b.n	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008850:	78fa      	ldrb	r2, [r7, #3]
 8008852:	6879      	ldr	r1, [r7, #4]
 8008854:	4613      	mov	r3, r2
 8008856:	011b      	lsls	r3, r3, #4
 8008858:	1a9b      	subs	r3, r3, r2
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	440b      	add	r3, r1
 800885e:	334d      	adds	r3, #77	@ 0x4d
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	2b03      	cmp	r3, #3
 8008864:	d120      	bne.n	80088a8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008866:	78fa      	ldrb	r2, [r7, #3]
 8008868:	6879      	ldr	r1, [r7, #4]
 800886a:	4613      	mov	r3, r2
 800886c:	011b      	lsls	r3, r3, #4
 800886e:	1a9b      	subs	r3, r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	334d      	adds	r3, #77	@ 0x4d
 8008876:	2202      	movs	r2, #2
 8008878:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800887a:	78fa      	ldrb	r2, [r7, #3]
 800887c:	6879      	ldr	r1, [r7, #4]
 800887e:	4613      	mov	r3, r2
 8008880:	011b      	lsls	r3, r3, #4
 8008882:	1a9b      	subs	r3, r3, r2
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	440b      	add	r3, r1
 8008888:	331b      	adds	r3, #27
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	2b01      	cmp	r3, #1
 800888e:	f040 8107 	bne.w	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008892:	78fa      	ldrb	r2, [r7, #3]
 8008894:	6879      	ldr	r1, [r7, #4]
 8008896:	4613      	mov	r3, r2
 8008898:	011b      	lsls	r3, r3, #4
 800889a:	1a9b      	subs	r3, r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	440b      	add	r3, r1
 80088a0:	334c      	adds	r3, #76	@ 0x4c
 80088a2:	2202      	movs	r2, #2
 80088a4:	701a      	strb	r2, [r3, #0]
 80088a6:	e0fb      	b.n	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80088a8:	78fa      	ldrb	r2, [r7, #3]
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	4613      	mov	r3, r2
 80088ae:	011b      	lsls	r3, r3, #4
 80088b0:	1a9b      	subs	r3, r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	440b      	add	r3, r1
 80088b6:	334d      	adds	r3, #77	@ 0x4d
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	2b04      	cmp	r3, #4
 80088bc:	d13a      	bne.n	8008934 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80088be:	78fa      	ldrb	r2, [r7, #3]
 80088c0:	6879      	ldr	r1, [r7, #4]
 80088c2:	4613      	mov	r3, r2
 80088c4:	011b      	lsls	r3, r3, #4
 80088c6:	1a9b      	subs	r3, r3, r2
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	440b      	add	r3, r1
 80088cc:	334d      	adds	r3, #77	@ 0x4d
 80088ce:	2202      	movs	r2, #2
 80088d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80088d2:	78fa      	ldrb	r2, [r7, #3]
 80088d4:	6879      	ldr	r1, [r7, #4]
 80088d6:	4613      	mov	r3, r2
 80088d8:	011b      	lsls	r3, r3, #4
 80088da:	1a9b      	subs	r3, r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	440b      	add	r3, r1
 80088e0:	334c      	adds	r3, #76	@ 0x4c
 80088e2:	2202      	movs	r2, #2
 80088e4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80088e6:	78fa      	ldrb	r2, [r7, #3]
 80088e8:	6879      	ldr	r1, [r7, #4]
 80088ea:	4613      	mov	r3, r2
 80088ec:	011b      	lsls	r3, r3, #4
 80088ee:	1a9b      	subs	r3, r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	440b      	add	r3, r1
 80088f4:	331b      	adds	r3, #27
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	f040 80d1 	bne.w	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80088fe:	78fa      	ldrb	r2, [r7, #3]
 8008900:	6879      	ldr	r1, [r7, #4]
 8008902:	4613      	mov	r3, r2
 8008904:	011b      	lsls	r3, r3, #4
 8008906:	1a9b      	subs	r3, r3, r2
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	440b      	add	r3, r1
 800890c:	331b      	adds	r3, #27
 800890e:	2200      	movs	r2, #0
 8008910:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008912:	78fb      	ldrb	r3, [r7, #3]
 8008914:	015a      	lsls	r2, r3, #5
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	4413      	add	r3, r2
 800891a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	78fa      	ldrb	r2, [r7, #3]
 8008922:	0151      	lsls	r1, r2, #5
 8008924:	693a      	ldr	r2, [r7, #16]
 8008926:	440a      	add	r2, r1
 8008928:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800892c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008930:	6053      	str	r3, [r2, #4]
 8008932:	e0b5      	b.n	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008934:	78fa      	ldrb	r2, [r7, #3]
 8008936:	6879      	ldr	r1, [r7, #4]
 8008938:	4613      	mov	r3, r2
 800893a:	011b      	lsls	r3, r3, #4
 800893c:	1a9b      	subs	r3, r3, r2
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	440b      	add	r3, r1
 8008942:	334d      	adds	r3, #77	@ 0x4d
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	2b05      	cmp	r3, #5
 8008948:	d114      	bne.n	8008974 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800894a:	78fa      	ldrb	r2, [r7, #3]
 800894c:	6879      	ldr	r1, [r7, #4]
 800894e:	4613      	mov	r3, r2
 8008950:	011b      	lsls	r3, r3, #4
 8008952:	1a9b      	subs	r3, r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	440b      	add	r3, r1
 8008958:	334d      	adds	r3, #77	@ 0x4d
 800895a:	2202      	movs	r2, #2
 800895c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800895e:	78fa      	ldrb	r2, [r7, #3]
 8008960:	6879      	ldr	r1, [r7, #4]
 8008962:	4613      	mov	r3, r2
 8008964:	011b      	lsls	r3, r3, #4
 8008966:	1a9b      	subs	r3, r3, r2
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	440b      	add	r3, r1
 800896c:	334c      	adds	r3, #76	@ 0x4c
 800896e:	2202      	movs	r2, #2
 8008970:	701a      	strb	r2, [r3, #0]
 8008972:	e095      	b.n	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008974:	78fa      	ldrb	r2, [r7, #3]
 8008976:	6879      	ldr	r1, [r7, #4]
 8008978:	4613      	mov	r3, r2
 800897a:	011b      	lsls	r3, r3, #4
 800897c:	1a9b      	subs	r3, r3, r2
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	440b      	add	r3, r1
 8008982:	334d      	adds	r3, #77	@ 0x4d
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	2b06      	cmp	r3, #6
 8008988:	d114      	bne.n	80089b4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800898a:	78fa      	ldrb	r2, [r7, #3]
 800898c:	6879      	ldr	r1, [r7, #4]
 800898e:	4613      	mov	r3, r2
 8008990:	011b      	lsls	r3, r3, #4
 8008992:	1a9b      	subs	r3, r3, r2
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	440b      	add	r3, r1
 8008998:	334d      	adds	r3, #77	@ 0x4d
 800899a:	2202      	movs	r2, #2
 800899c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800899e:	78fa      	ldrb	r2, [r7, #3]
 80089a0:	6879      	ldr	r1, [r7, #4]
 80089a2:	4613      	mov	r3, r2
 80089a4:	011b      	lsls	r3, r3, #4
 80089a6:	1a9b      	subs	r3, r3, r2
 80089a8:	009b      	lsls	r3, r3, #2
 80089aa:	440b      	add	r3, r1
 80089ac:	334c      	adds	r3, #76	@ 0x4c
 80089ae:	2205      	movs	r2, #5
 80089b0:	701a      	strb	r2, [r3, #0]
 80089b2:	e075      	b.n	8008aa0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80089b4:	78fa      	ldrb	r2, [r7, #3]
 80089b6:	6879      	ldr	r1, [r7, #4]
 80089b8:	4613      	mov	r3, r2
 80089ba:	011b      	lsls	r3, r3, #4
 80089bc:	1a9b      	subs	r3, r3, r2
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	440b      	add	r3, r1
 80089c2:	334d      	adds	r3, #77	@ 0x4d
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	2b07      	cmp	r3, #7
 80089c8:	d00a      	beq.n	80089e0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80089ca:	78fa      	ldrb	r2, [r7, #3]
 80089cc:	6879      	ldr	r1, [r7, #4]
 80089ce:	4613      	mov	r3, r2
 80089d0:	011b      	lsls	r3, r3, #4
 80089d2:	1a9b      	subs	r3, r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	440b      	add	r3, r1
 80089d8:	334d      	adds	r3, #77	@ 0x4d
 80089da:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80089dc:	2b09      	cmp	r3, #9
 80089de:	d170      	bne.n	8008ac2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80089e0:	78fa      	ldrb	r2, [r7, #3]
 80089e2:	6879      	ldr	r1, [r7, #4]
 80089e4:	4613      	mov	r3, r2
 80089e6:	011b      	lsls	r3, r3, #4
 80089e8:	1a9b      	subs	r3, r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	440b      	add	r3, r1
 80089ee:	334d      	adds	r3, #77	@ 0x4d
 80089f0:	2202      	movs	r2, #2
 80089f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80089f4:	78fa      	ldrb	r2, [r7, #3]
 80089f6:	6879      	ldr	r1, [r7, #4]
 80089f8:	4613      	mov	r3, r2
 80089fa:	011b      	lsls	r3, r3, #4
 80089fc:	1a9b      	subs	r3, r3, r2
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	440b      	add	r3, r1
 8008a02:	3344      	adds	r3, #68	@ 0x44
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	1c59      	adds	r1, r3, #1
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	011b      	lsls	r3, r3, #4
 8008a0e:	1a9b      	subs	r3, r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4403      	add	r3, r0
 8008a14:	3344      	adds	r3, #68	@ 0x44
 8008a16:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008a18:	78fa      	ldrb	r2, [r7, #3]
 8008a1a:	6879      	ldr	r1, [r7, #4]
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	011b      	lsls	r3, r3, #4
 8008a20:	1a9b      	subs	r3, r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	440b      	add	r3, r1
 8008a26:	3344      	adds	r3, #68	@ 0x44
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	d914      	bls.n	8008a58 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008a2e:	78fa      	ldrb	r2, [r7, #3]
 8008a30:	6879      	ldr	r1, [r7, #4]
 8008a32:	4613      	mov	r3, r2
 8008a34:	011b      	lsls	r3, r3, #4
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	440b      	add	r3, r1
 8008a3c:	3344      	adds	r3, #68	@ 0x44
 8008a3e:	2200      	movs	r2, #0
 8008a40:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008a42:	78fa      	ldrb	r2, [r7, #3]
 8008a44:	6879      	ldr	r1, [r7, #4]
 8008a46:	4613      	mov	r3, r2
 8008a48:	011b      	lsls	r3, r3, #4
 8008a4a:	1a9b      	subs	r3, r3, r2
 8008a4c:	009b      	lsls	r3, r3, #2
 8008a4e:	440b      	add	r3, r1
 8008a50:	334c      	adds	r3, #76	@ 0x4c
 8008a52:	2204      	movs	r2, #4
 8008a54:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008a56:	e022      	b.n	8008a9e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a58:	78fa      	ldrb	r2, [r7, #3]
 8008a5a:	6879      	ldr	r1, [r7, #4]
 8008a5c:	4613      	mov	r3, r2
 8008a5e:	011b      	lsls	r3, r3, #4
 8008a60:	1a9b      	subs	r3, r3, r2
 8008a62:	009b      	lsls	r3, r3, #2
 8008a64:	440b      	add	r3, r1
 8008a66:	334c      	adds	r3, #76	@ 0x4c
 8008a68:	2202      	movs	r2, #2
 8008a6a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a6c:	78fb      	ldrb	r3, [r7, #3]
 8008a6e:	015a      	lsls	r2, r3, #5
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	4413      	add	r3, r2
 8008a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a82:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a8a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008a8c:	78fb      	ldrb	r3, [r7, #3]
 8008a8e:	015a      	lsls	r2, r3, #5
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	4413      	add	r3, r2
 8008a94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a98:	461a      	mov	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008a9e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008aa0:	78fa      	ldrb	r2, [r7, #3]
 8008aa2:	6879      	ldr	r1, [r7, #4]
 8008aa4:	4613      	mov	r3, r2
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	1a9b      	subs	r3, r3, r2
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	440b      	add	r3, r1
 8008aae:	334c      	adds	r3, #76	@ 0x4c
 8008ab0:	781a      	ldrb	r2, [r3, #0]
 8008ab2:	78fb      	ldrb	r3, [r7, #3]
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f7fe fcd1 	bl	800745e <HAL_HCD_HC_NotifyURBChange_Callback>
 8008abc:	e002      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8008abe:	bf00      	nop
 8008ac0:	e000      	b.n	8008ac4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8008ac2:	bf00      	nop
  }
}
 8008ac4:	3718      	adds	r7, #24
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008aca:	b580      	push	{r7, lr}
 8008acc:	b08a      	sub	sp, #40	@ 0x28
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	6a1b      	ldr	r3, [r3, #32]
 8008ae2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	f003 030f 	and.w	r3, r3, #15
 8008aea:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	0c5b      	lsrs	r3, r3, #17
 8008af0:	f003 030f 	and.w	r3, r3, #15
 8008af4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	091b      	lsrs	r3, r3, #4
 8008afa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008afe:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	d004      	beq.n	8008b10 <HCD_RXQLVL_IRQHandler+0x46>
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	2b05      	cmp	r3, #5
 8008b0a:	f000 80b6 	beq.w	8008c7a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8008b0e:	e0b7      	b.n	8008c80 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f000 80b3 	beq.w	8008c7e <HCD_RXQLVL_IRQHandler+0x1b4>
 8008b18:	6879      	ldr	r1, [r7, #4]
 8008b1a:	69ba      	ldr	r2, [r7, #24]
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	011b      	lsls	r3, r3, #4
 8008b20:	1a9b      	subs	r3, r3, r2
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	440b      	add	r3, r1
 8008b26:	332c      	adds	r3, #44	@ 0x2c
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	f000 80a7 	beq.w	8008c7e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8008b30:	6879      	ldr	r1, [r7, #4]
 8008b32:	69ba      	ldr	r2, [r7, #24]
 8008b34:	4613      	mov	r3, r2
 8008b36:	011b      	lsls	r3, r3, #4
 8008b38:	1a9b      	subs	r3, r3, r2
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	440b      	add	r3, r1
 8008b3e:	3338      	adds	r3, #56	@ 0x38
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	18d1      	adds	r1, r2, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	69ba      	ldr	r2, [r7, #24]
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	011b      	lsls	r3, r3, #4
 8008b4e:	1a9b      	subs	r3, r3, r2
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	4403      	add	r3, r0
 8008b54:	3334      	adds	r3, #52	@ 0x34
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4299      	cmp	r1, r3
 8008b5a:	f200 8083 	bhi.w	8008c64 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6818      	ldr	r0, [r3, #0]
 8008b62:	6879      	ldr	r1, [r7, #4]
 8008b64:	69ba      	ldr	r2, [r7, #24]
 8008b66:	4613      	mov	r3, r2
 8008b68:	011b      	lsls	r3, r3, #4
 8008b6a:	1a9b      	subs	r3, r3, r2
 8008b6c:	009b      	lsls	r3, r3, #2
 8008b6e:	440b      	add	r3, r1
 8008b70:	332c      	adds	r3, #44	@ 0x2c
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	693a      	ldr	r2, [r7, #16]
 8008b76:	b292      	uxth	r2, r2
 8008b78:	4619      	mov	r1, r3
 8008b7a:	f00c fa63 	bl	8015044 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8008b7e:	6879      	ldr	r1, [r7, #4]
 8008b80:	69ba      	ldr	r2, [r7, #24]
 8008b82:	4613      	mov	r3, r2
 8008b84:	011b      	lsls	r3, r3, #4
 8008b86:	1a9b      	subs	r3, r3, r2
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	440b      	add	r3, r1
 8008b8c:	332c      	adds	r3, #44	@ 0x2c
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	18d1      	adds	r1, r2, r3
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	69ba      	ldr	r2, [r7, #24]
 8008b98:	4613      	mov	r3, r2
 8008b9a:	011b      	lsls	r3, r3, #4
 8008b9c:	1a9b      	subs	r3, r3, r2
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4403      	add	r3, r0
 8008ba2:	332c      	adds	r3, #44	@ 0x2c
 8008ba4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8008ba6:	6879      	ldr	r1, [r7, #4]
 8008ba8:	69ba      	ldr	r2, [r7, #24]
 8008baa:	4613      	mov	r3, r2
 8008bac:	011b      	lsls	r3, r3, #4
 8008bae:	1a9b      	subs	r3, r3, r2
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	440b      	add	r3, r1
 8008bb4:	3338      	adds	r3, #56	@ 0x38
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	18d1      	adds	r1, r2, r3
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	69ba      	ldr	r2, [r7, #24]
 8008bc0:	4613      	mov	r3, r2
 8008bc2:	011b      	lsls	r3, r3, #4
 8008bc4:	1a9b      	subs	r3, r3, r2
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	4403      	add	r3, r0
 8008bca:	3338      	adds	r3, #56	@ 0x38
 8008bcc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8008bce:	69bb      	ldr	r3, [r7, #24]
 8008bd0:	015a      	lsls	r2, r3, #5
 8008bd2:	6a3b      	ldr	r3, [r7, #32]
 8008bd4:	4413      	add	r3, r2
 8008bd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bda:	691b      	ldr	r3, [r3, #16]
 8008bdc:	0cdb      	lsrs	r3, r3, #19
 8008bde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008be2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8008be4:	6879      	ldr	r1, [r7, #4]
 8008be6:	69ba      	ldr	r2, [r7, #24]
 8008be8:	4613      	mov	r3, r2
 8008bea:	011b      	lsls	r3, r3, #4
 8008bec:	1a9b      	subs	r3, r3, r2
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	440b      	add	r3, r1
 8008bf2:	3328      	adds	r3, #40	@ 0x28
 8008bf4:	881b      	ldrh	r3, [r3, #0]
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d13f      	bne.n	8008c7e <HCD_RXQLVL_IRQHandler+0x1b4>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d03c      	beq.n	8008c7e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8008c04:	69bb      	ldr	r3, [r7, #24]
 8008c06:	015a      	lsls	r2, r3, #5
 8008c08:	6a3b      	ldr	r3, [r7, #32]
 8008c0a:	4413      	add	r3, r2
 8008c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c1a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c22:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	015a      	lsls	r2, r3, #5
 8008c28:	6a3b      	ldr	r3, [r7, #32]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c30:	461a      	mov	r2, r3
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8008c36:	6879      	ldr	r1, [r7, #4]
 8008c38:	69ba      	ldr	r2, [r7, #24]
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	011b      	lsls	r3, r3, #4
 8008c3e:	1a9b      	subs	r3, r3, r2
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	440b      	add	r3, r1
 8008c44:	333c      	adds	r3, #60	@ 0x3c
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	f083 0301 	eor.w	r3, r3, #1
 8008c4c:	b2d8      	uxtb	r0, r3
 8008c4e:	6879      	ldr	r1, [r7, #4]
 8008c50:	69ba      	ldr	r2, [r7, #24]
 8008c52:	4613      	mov	r3, r2
 8008c54:	011b      	lsls	r3, r3, #4
 8008c56:	1a9b      	subs	r3, r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	440b      	add	r3, r1
 8008c5c:	333c      	adds	r3, #60	@ 0x3c
 8008c5e:	4602      	mov	r2, r0
 8008c60:	701a      	strb	r2, [r3, #0]
      break;
 8008c62:	e00c      	b.n	8008c7e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8008c64:	6879      	ldr	r1, [r7, #4]
 8008c66:	69ba      	ldr	r2, [r7, #24]
 8008c68:	4613      	mov	r3, r2
 8008c6a:	011b      	lsls	r3, r3, #4
 8008c6c:	1a9b      	subs	r3, r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	440b      	add	r3, r1
 8008c72:	334c      	adds	r3, #76	@ 0x4c
 8008c74:	2204      	movs	r2, #4
 8008c76:	701a      	strb	r2, [r3, #0]
      break;
 8008c78:	e001      	b.n	8008c7e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8008c7a:	bf00      	nop
 8008c7c:	e000      	b.n	8008c80 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8008c7e:	bf00      	nop
  }
}
 8008c80:	bf00      	nop
 8008c82:	3728      	adds	r7, #40	@ 0x28
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008cb4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f003 0302 	and.w	r3, r3, #2
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d10b      	bne.n	8008cd8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f003 0301 	and.w	r3, r3, #1
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d102      	bne.n	8008cd0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7fe fb9f 	bl	800740e <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	f043 0302 	orr.w	r3, r3, #2
 8008cd6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f003 0308 	and.w	r3, r3, #8
 8008cde:	2b08      	cmp	r3, #8
 8008ce0:	d132      	bne.n	8008d48 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	f043 0308 	orr.w	r3, r3, #8
 8008ce8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f003 0304 	and.w	r3, r3, #4
 8008cf0:	2b04      	cmp	r3, #4
 8008cf2:	d126      	bne.n	8008d42 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	7a5b      	ldrb	r3, [r3, #9]
 8008cf8:	2b02      	cmp	r3, #2
 8008cfa:	d113      	bne.n	8008d24 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8008d02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008d06:	d106      	bne.n	8008d16 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2102      	movs	r1, #2
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f00c fc32 	bl	8015578 <USB_InitFSLSPClkSel>
 8008d14:	e011      	b.n	8008d3a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2101      	movs	r1, #1
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f00c fc2b 	bl	8015578 <USB_InitFSLSPClkSel>
 8008d22:	e00a      	b.n	8008d3a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	79db      	ldrb	r3, [r3, #7]
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d106      	bne.n	8008d3a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d32:	461a      	mov	r2, r3
 8008d34:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8008d38:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f7fe fb7b 	bl	8007436 <HAL_HCD_PortEnabled_Callback>
 8008d40:	e002      	b.n	8008d48 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f7fe fb81 	bl	800744a <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f003 0320 	and.w	r3, r3, #32
 8008d4e:	2b20      	cmp	r3, #32
 8008d50:	d103      	bne.n	8008d5a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	f043 0320 	orr.w	r3, r3, #32
 8008d58:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008d60:	461a      	mov	r2, r3
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	6013      	str	r3, [r2, #0]
}
 8008d66:	bf00      	nop
 8008d68:	3718      	adds	r7, #24
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
	...

08008d70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d101      	bne.n	8008d82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008d7e:	2301      	movs	r3, #1
 8008d80:	e08b      	b.n	8008e9a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d106      	bne.n	8008d9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f7f8 fd98 	bl	80018cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2224      	movs	r2, #36	@ 0x24
 8008da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f022 0201 	bic.w	r2, r2, #1
 8008db2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	685a      	ldr	r2, [r3, #4]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008dc0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	689a      	ldr	r2, [r3, #8]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008dd0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d107      	bne.n	8008dea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	689a      	ldr	r2, [r3, #8]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008de6:	609a      	str	r2, [r3, #8]
 8008de8:	e006      	b.n	8008df8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	689a      	ldr	r2, [r3, #8]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008df6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	68db      	ldr	r3, [r3, #12]
 8008dfc:	2b02      	cmp	r3, #2
 8008dfe:	d108      	bne.n	8008e12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	685a      	ldr	r2, [r3, #4]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e0e:	605a      	str	r2, [r3, #4]
 8008e10:	e007      	b.n	8008e22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	685a      	ldr	r2, [r3, #4]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008e20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	6859      	ldr	r1, [r3, #4]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8008ea4 <HAL_I2C_Init+0x134>)
 8008e2e:	430b      	orrs	r3, r1
 8008e30:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	68da      	ldr	r2, [r3, #12]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008e40:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	691a      	ldr	r2, [r3, #16]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	695b      	ldr	r3, [r3, #20]
 8008e4a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	699b      	ldr	r3, [r3, #24]
 8008e52:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	430a      	orrs	r2, r1
 8008e5a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	69d9      	ldr	r1, [r3, #28]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6a1a      	ldr	r2, [r3, #32]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	430a      	orrs	r2, r1
 8008e6a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f042 0201 	orr.w	r2, r2, #1
 8008e7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2220      	movs	r2, #32
 8008e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3708      	adds	r7, #8
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	02008000 	.word	0x02008000

08008ea8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b084      	sub	sp, #16
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	699b      	ldr	r3, [r3, #24]
 8008eb6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d005      	beq.n	8008ed4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	68f9      	ldr	r1, [r7, #12]
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	4798      	blx	r3
  }
}
 8008ed4:	bf00      	nop
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	699b      	ldr	r3, [r3, #24]
 8008eea:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	0a1b      	lsrs	r3, r3, #8
 8008ef8:	f003 0301 	and.w	r3, r3, #1
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d010      	beq.n	8008f22 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	09db      	lsrs	r3, r3, #7
 8008f04:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d00a      	beq.n	8008f22 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f10:	f043 0201 	orr.w	r2, r3, #1
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008f20:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	0a9b      	lsrs	r3, r3, #10
 8008f26:	f003 0301 	and.w	r3, r3, #1
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d010      	beq.n	8008f50 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	09db      	lsrs	r3, r3, #7
 8008f32:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d00a      	beq.n	8008f50 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f3e:	f043 0208 	orr.w	r2, r3, #8
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008f4e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	0a5b      	lsrs	r3, r3, #9
 8008f54:	f003 0301 	and.w	r3, r3, #1
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d010      	beq.n	8008f7e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	09db      	lsrs	r3, r3, #7
 8008f60:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00a      	beq.n	8008f7e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f6c:	f043 0202 	orr.w	r2, r3, #2
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f7c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f82:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f003 030b 	and.w	r3, r3, #11
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d003      	beq.n	8008f96 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8008f8e:	68f9      	ldr	r1, [r7, #12]
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f000 fcdb 	bl	800994c <I2C_ITError>
  }
}
 8008f96:	bf00      	nop
 8008f98:	3718      	adds	r7, #24
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f9e:	b480      	push	{r7}
 8008fa0:	b083      	sub	sp, #12
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008fa6:	bf00      	nop
 8008fa8:	370c      	adds	r7, #12
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr

08008fb2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008fb2:	b480      	push	{r7}
 8008fb4:	b083      	sub	sp, #12
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008fba:	bf00      	nop
 8008fbc:	370c      	adds	r7, #12
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr

08008fc6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b083      	sub	sp, #12
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
 8008fce:	460b      	mov	r3, r1
 8008fd0:	70fb      	strb	r3, [r7, #3]
 8008fd2:	4613      	mov	r3, r2
 8008fd4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008fd6:	bf00      	nop
 8008fd8:	370c      	adds	r7, #12
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr

08008fe2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008fe2:	b480      	push	{r7}
 8008fe4:	b083      	sub	sp, #12
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008fea:	bf00      	nop
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr

08008ff6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008ff6:	b480      	push	{r7}
 8008ff8:	b083      	sub	sp, #12
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8008ffe:	bf00      	nop
 8009000:	370c      	adds	r7, #12
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr

0800900a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800900a:	b480      	push	{r7}
 800900c:	b083      	sub	sp, #12
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009012:	bf00      	nop
 8009014:	370c      	adds	r7, #12
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr

0800901e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800901e:	b580      	push	{r7, lr}
 8009020:	b086      	sub	sp, #24
 8009022:	af00      	add	r7, sp, #0
 8009024:	60f8      	str	r0, [r7, #12]
 8009026:	60b9      	str	r1, [r7, #8]
 8009028:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800903a:	2b01      	cmp	r3, #1
 800903c:	d101      	bne.n	8009042 <I2C_Slave_ISR_IT+0x24>
 800903e:	2302      	movs	r3, #2
 8009040:	e0ed      	b.n	800921e <I2C_Slave_ISR_IT+0x200>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2201      	movs	r2, #1
 8009046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	095b      	lsrs	r3, r3, #5
 800904e:	f003 0301 	and.w	r3, r3, #1
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00a      	beq.n	800906c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	095b      	lsrs	r3, r3, #5
 800905a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800905e:	2b00      	cmp	r3, #0
 8009060:	d004      	beq.n	800906c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009062:	6939      	ldr	r1, [r7, #16]
 8009064:	68f8      	ldr	r0, [r7, #12]
 8009066:	f000 f9c1 	bl	80093ec <I2C_ITSlaveCplt>
 800906a:	e0d3      	b.n	8009214 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	091b      	lsrs	r3, r3, #4
 8009070:	f003 0301 	and.w	r3, r3, #1
 8009074:	2b00      	cmp	r3, #0
 8009076:	d04d      	beq.n	8009114 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	091b      	lsrs	r3, r3, #4
 800907c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009080:	2b00      	cmp	r3, #0
 8009082:	d047      	beq.n	8009114 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009088:	b29b      	uxth	r3, r3
 800908a:	2b00      	cmp	r3, #0
 800908c:	d128      	bne.n	80090e0 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009094:	b2db      	uxtb	r3, r3
 8009096:	2b28      	cmp	r3, #40	@ 0x28
 8009098:	d108      	bne.n	80090ac <I2C_Slave_ISR_IT+0x8e>
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090a0:	d104      	bne.n	80090ac <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80090a2:	6939      	ldr	r1, [r7, #16]
 80090a4:	68f8      	ldr	r0, [r7, #12]
 80090a6:	f000 fbfb 	bl	80098a0 <I2C_ITListenCplt>
 80090aa:	e032      	b.n	8009112 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	2b29      	cmp	r3, #41	@ 0x29
 80090b6:	d10e      	bne.n	80090d6 <I2C_Slave_ISR_IT+0xb8>
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80090be:	d00a      	beq.n	80090d6 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2210      	movs	r2, #16
 80090c6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80090c8:	68f8      	ldr	r0, [r7, #12]
 80090ca:	f000 fd56 	bl	8009b7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80090ce:	68f8      	ldr	r0, [r7, #12]
 80090d0:	f000 f92d 	bl	800932e <I2C_ITSlaveSeqCplt>
 80090d4:	e01d      	b.n	8009112 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2210      	movs	r2, #16
 80090dc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80090de:	e096      	b.n	800920e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2210      	movs	r2, #16
 80090e6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ec:	f043 0204 	orr.w	r2, r3, #4
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d004      	beq.n	8009104 <I2C_Slave_ISR_IT+0xe6>
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009100:	f040 8085 	bne.w	800920e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009108:	4619      	mov	r1, r3
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	f000 fc1e 	bl	800994c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009110:	e07d      	b.n	800920e <I2C_Slave_ISR_IT+0x1f0>
 8009112:	e07c      	b.n	800920e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	089b      	lsrs	r3, r3, #2
 8009118:	f003 0301 	and.w	r3, r3, #1
 800911c:	2b00      	cmp	r3, #0
 800911e:	d030      	beq.n	8009182 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	089b      	lsrs	r3, r3, #2
 8009124:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009128:	2b00      	cmp	r3, #0
 800912a:	d02a      	beq.n	8009182 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009130:	b29b      	uxth	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	d018      	beq.n	8009168 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009140:	b2d2      	uxtb	r2, r2
 8009142:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009148:	1c5a      	adds	r2, r3, #1
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009152:	3b01      	subs	r3, #1
 8009154:	b29a      	uxth	r2, r3
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800915e:	b29b      	uxth	r3, r3
 8009160:	3b01      	subs	r3, #1
 8009162:	b29a      	uxth	r2, r3
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800916c:	b29b      	uxth	r3, r3
 800916e:	2b00      	cmp	r3, #0
 8009170:	d14f      	bne.n	8009212 <I2C_Slave_ISR_IT+0x1f4>
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009178:	d04b      	beq.n	8009212 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800917a:	68f8      	ldr	r0, [r7, #12]
 800917c:	f000 f8d7 	bl	800932e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009180:	e047      	b.n	8009212 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	08db      	lsrs	r3, r3, #3
 8009186:	f003 0301 	and.w	r3, r3, #1
 800918a:	2b00      	cmp	r3, #0
 800918c:	d00a      	beq.n	80091a4 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	08db      	lsrs	r3, r3, #3
 8009192:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009196:	2b00      	cmp	r3, #0
 8009198:	d004      	beq.n	80091a4 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800919a:	6939      	ldr	r1, [r7, #16]
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f000 f842 	bl	8009226 <I2C_ITAddrCplt>
 80091a2:	e037      	b.n	8009214 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	085b      	lsrs	r3, r3, #1
 80091a8:	f003 0301 	and.w	r3, r3, #1
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d031      	beq.n	8009214 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	085b      	lsrs	r3, r3, #1
 80091b4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d02b      	beq.n	8009214 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d018      	beq.n	80091f8 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ca:	781a      	ldrb	r2, [r3, #0]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d6:	1c5a      	adds	r2, r3, #1
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091e0:	b29b      	uxth	r3, r3
 80091e2:	3b01      	subs	r3, #1
 80091e4:	b29a      	uxth	r2, r3
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091ee:	3b01      	subs	r3, #1
 80091f0:	b29a      	uxth	r2, r3
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	851a      	strh	r2, [r3, #40]	@ 0x28
 80091f6:	e00d      	b.n	8009214 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80091fe:	d002      	beq.n	8009206 <I2C_Slave_ISR_IT+0x1e8>
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d106      	bne.n	8009214 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009206:	68f8      	ldr	r0, [r7, #12]
 8009208:	f000 f891 	bl	800932e <I2C_ITSlaveSeqCplt>
 800920c:	e002      	b.n	8009214 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800920e:	bf00      	nop
 8009210:	e000      	b.n	8009214 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8009212:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2200      	movs	r2, #0
 8009218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800921c:	2300      	movs	r3, #0
}
 800921e:	4618      	mov	r0, r3
 8009220:	3718      	adds	r7, #24
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b084      	sub	sp, #16
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009236:	b2db      	uxtb	r3, r3
 8009238:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800923c:	2b28      	cmp	r3, #40	@ 0x28
 800923e:	d16a      	bne.n	8009316 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	699b      	ldr	r3, [r3, #24]
 8009246:	0c1b      	lsrs	r3, r3, #16
 8009248:	b2db      	uxtb	r3, r3
 800924a:	f003 0301 	and.w	r3, r3, #1
 800924e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	699b      	ldr	r3, [r3, #24]
 8009256:	0c1b      	lsrs	r3, r3, #16
 8009258:	b29b      	uxth	r3, r3
 800925a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800925e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	b29b      	uxth	r3, r3
 8009268:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800926c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	68db      	ldr	r3, [r3, #12]
 8009274:	b29b      	uxth	r3, r3
 8009276:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800927a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	68db      	ldr	r3, [r3, #12]
 8009280:	2b02      	cmp	r3, #2
 8009282:	d138      	bne.n	80092f6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8009284:	897b      	ldrh	r3, [r7, #10]
 8009286:	09db      	lsrs	r3, r3, #7
 8009288:	b29a      	uxth	r2, r3
 800928a:	89bb      	ldrh	r3, [r7, #12]
 800928c:	4053      	eors	r3, r2
 800928e:	b29b      	uxth	r3, r3
 8009290:	f003 0306 	and.w	r3, r3, #6
 8009294:	2b00      	cmp	r3, #0
 8009296:	d11c      	bne.n	80092d2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009298:	897b      	ldrh	r3, [r7, #10]
 800929a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092a0:	1c5a      	adds	r2, r3, #1
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092aa:	2b02      	cmp	r3, #2
 80092ac:	d13b      	bne.n	8009326 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2200      	movs	r2, #0
 80092b2:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2208      	movs	r2, #8
 80092ba:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80092c4:	89ba      	ldrh	r2, [r7, #12]
 80092c6:	7bfb      	ldrb	r3, [r7, #15]
 80092c8:	4619      	mov	r1, r3
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f7ff fe7b 	bl	8008fc6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80092d0:	e029      	b.n	8009326 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80092d2:	893b      	ldrh	r3, [r7, #8]
 80092d4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80092d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f000 fc8f 	bl	8009bfe <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80092e8:	89ba      	ldrh	r2, [r7, #12]
 80092ea:	7bfb      	ldrb	r3, [r7, #15]
 80092ec:	4619      	mov	r1, r3
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f7ff fe69 	bl	8008fc6 <HAL_I2C_AddrCallback>
}
 80092f4:	e017      	b.n	8009326 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80092f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 fc7f 	bl	8009bfe <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009308:	89ba      	ldrh	r2, [r7, #12]
 800930a:	7bfb      	ldrb	r3, [r7, #15]
 800930c:	4619      	mov	r1, r3
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f7ff fe59 	bl	8008fc6 <HAL_I2C_AddrCallback>
}
 8009314:	e007      	b.n	8009326 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	2208      	movs	r2, #8
 800931c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2200      	movs	r2, #0
 8009322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8009326:	bf00      	nop
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}

0800932e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800932e:	b580      	push	{r7, lr}
 8009330:	b084      	sub	sp, #16
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	0b9b      	lsrs	r3, r3, #14
 800934a:	f003 0301 	and.w	r3, r3, #1
 800934e:	2b00      	cmp	r3, #0
 8009350:	d008      	beq.n	8009364 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009360:	601a      	str	r2, [r3, #0]
 8009362:	e00d      	b.n	8009380 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	0bdb      	lsrs	r3, r3, #15
 8009368:	f003 0301 	and.w	r3, r3, #1
 800936c:	2b00      	cmp	r3, #0
 800936e:	d007      	beq.n	8009380 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800937e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009386:	b2db      	uxtb	r3, r3
 8009388:	2b29      	cmp	r3, #41	@ 0x29
 800938a:	d112      	bne.n	80093b2 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2228      	movs	r2, #40	@ 0x28
 8009390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2221      	movs	r2, #33	@ 0x21
 8009398:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800939a:	2101      	movs	r1, #1
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 fc2e 	bl	8009bfe <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f7ff fdf7 	bl	8008f9e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80093b0:	e017      	b.n	80093e2 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80093bc:	d111      	bne.n	80093e2 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2228      	movs	r2, #40	@ 0x28
 80093c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2222      	movs	r2, #34	@ 0x22
 80093ca:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80093cc:	2102      	movs	r1, #2
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 fc15 	bl	8009bfe <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f7ff fde8 	bl	8008fb2 <HAL_I2C_SlaveRxCpltCallback>
}
 80093e2:	bf00      	nop
 80093e4:	3710      	adds	r7, #16
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
	...

080093ec <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009406:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800940e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	2220      	movs	r2, #32
 8009416:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009418:	7afb      	ldrb	r3, [r7, #11]
 800941a:	2b21      	cmp	r3, #33	@ 0x21
 800941c:	d002      	beq.n	8009424 <I2C_ITSlaveCplt+0x38>
 800941e:	7afb      	ldrb	r3, [r7, #11]
 8009420:	2b29      	cmp	r3, #41	@ 0x29
 8009422:	d108      	bne.n	8009436 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009424:	f248 0101 	movw	r1, #32769	@ 0x8001
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fbe8 	bl	8009bfe <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2221      	movs	r2, #33	@ 0x21
 8009432:	631a      	str	r2, [r3, #48]	@ 0x30
 8009434:	e019      	b.n	800946a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009436:	7afb      	ldrb	r3, [r7, #11]
 8009438:	2b22      	cmp	r3, #34	@ 0x22
 800943a:	d002      	beq.n	8009442 <I2C_ITSlaveCplt+0x56>
 800943c:	7afb      	ldrb	r3, [r7, #11]
 800943e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009440:	d108      	bne.n	8009454 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009442:	f248 0102 	movw	r1, #32770	@ 0x8002
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 fbd9 	bl	8009bfe <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2222      	movs	r2, #34	@ 0x22
 8009450:	631a      	str	r2, [r3, #48]	@ 0x30
 8009452:	e00a      	b.n	800946a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8009454:	7afb      	ldrb	r3, [r7, #11]
 8009456:	2b28      	cmp	r3, #40	@ 0x28
 8009458:	d107      	bne.n	800946a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800945a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 fbcd 	bl	8009bfe <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2200      	movs	r2, #0
 8009468:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	685a      	ldr	r2, [r3, #4]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009478:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6859      	ldr	r1, [r3, #4]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681a      	ldr	r2, [r3, #0]
 8009484:	4b80      	ldr	r3, [pc, #512]	@ (8009688 <I2C_ITSlaveCplt+0x29c>)
 8009486:	400b      	ands	r3, r1
 8009488:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 fb75 	bl	8009b7a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	0b9b      	lsrs	r3, r3, #14
 8009494:	f003 0301 	and.w	r3, r3, #1
 8009498:	2b00      	cmp	r3, #0
 800949a:	d07a      	beq.n	8009592 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80094aa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	f000 8112 	beq.w	80096da <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a73      	ldr	r2, [pc, #460]	@ (800968c <I2C_ITSlaveCplt+0x2a0>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d059      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a71      	ldr	r2, [pc, #452]	@ (8009690 <I2C_ITSlaveCplt+0x2a4>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d053      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a6f      	ldr	r2, [pc, #444]	@ (8009694 <I2C_ITSlaveCplt+0x2a8>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d04d      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a6d      	ldr	r2, [pc, #436]	@ (8009698 <I2C_ITSlaveCplt+0x2ac>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d047      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a6b      	ldr	r2, [pc, #428]	@ (800969c <I2C_ITSlaveCplt+0x2b0>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d041      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a69      	ldr	r2, [pc, #420]	@ (80096a0 <I2C_ITSlaveCplt+0x2b4>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d03b      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a67      	ldr	r2, [pc, #412]	@ (80096a4 <I2C_ITSlaveCplt+0x2b8>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d035      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a65      	ldr	r2, [pc, #404]	@ (80096a8 <I2C_ITSlaveCplt+0x2bc>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d02f      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a63      	ldr	r2, [pc, #396]	@ (80096ac <I2C_ITSlaveCplt+0x2c0>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d029      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a61      	ldr	r2, [pc, #388]	@ (80096b0 <I2C_ITSlaveCplt+0x2c4>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d023      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a5f      	ldr	r2, [pc, #380]	@ (80096b4 <I2C_ITSlaveCplt+0x2c8>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d01d      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a5d      	ldr	r2, [pc, #372]	@ (80096b8 <I2C_ITSlaveCplt+0x2cc>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d017      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a5b      	ldr	r2, [pc, #364]	@ (80096bc <I2C_ITSlaveCplt+0x2d0>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d011      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a59      	ldr	r2, [pc, #356]	@ (80096c0 <I2C_ITSlaveCplt+0x2d4>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d00b      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a57      	ldr	r2, [pc, #348]	@ (80096c4 <I2C_ITSlaveCplt+0x2d8>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d005      	beq.n	8009576 <I2C_ITSlaveCplt+0x18a>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a55      	ldr	r2, [pc, #340]	@ (80096c8 <I2C_ITSlaveCplt+0x2dc>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d105      	bne.n	8009582 <I2C_ITSlaveCplt+0x196>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	b29b      	uxth	r3, r3
 8009580:	e004      	b.n	800958c <I2C_ITSlaveCplt+0x1a0>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	b29b      	uxth	r3, r3
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8009590:	e0a3      	b.n	80096da <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	0bdb      	lsrs	r3, r3, #15
 8009596:	f003 0301 	and.w	r3, r3, #1
 800959a:	2b00      	cmp	r3, #0
 800959c:	f000 809d 	beq.w	80096da <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80095ae:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	f000 8090 	beq.w	80096da <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a32      	ldr	r2, [pc, #200]	@ (800968c <I2C_ITSlaveCplt+0x2a0>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d059      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a30      	ldr	r2, [pc, #192]	@ (8009690 <I2C_ITSlaveCplt+0x2a4>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d053      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a2e      	ldr	r2, [pc, #184]	@ (8009694 <I2C_ITSlaveCplt+0x2a8>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d04d      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a2c      	ldr	r2, [pc, #176]	@ (8009698 <I2C_ITSlaveCplt+0x2ac>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d047      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a2a      	ldr	r2, [pc, #168]	@ (800969c <I2C_ITSlaveCplt+0x2b0>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d041      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a28      	ldr	r2, [pc, #160]	@ (80096a0 <I2C_ITSlaveCplt+0x2b4>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d03b      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a26      	ldr	r2, [pc, #152]	@ (80096a4 <I2C_ITSlaveCplt+0x2b8>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d035      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a24      	ldr	r2, [pc, #144]	@ (80096a8 <I2C_ITSlaveCplt+0x2bc>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d02f      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a22      	ldr	r2, [pc, #136]	@ (80096ac <I2C_ITSlaveCplt+0x2c0>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d029      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4a20      	ldr	r2, [pc, #128]	@ (80096b0 <I2C_ITSlaveCplt+0x2c4>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d023      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a1e      	ldr	r2, [pc, #120]	@ (80096b4 <I2C_ITSlaveCplt+0x2c8>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d01d      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a1c      	ldr	r2, [pc, #112]	@ (80096b8 <I2C_ITSlaveCplt+0x2cc>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d017      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a1a      	ldr	r2, [pc, #104]	@ (80096bc <I2C_ITSlaveCplt+0x2d0>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d011      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a18      	ldr	r2, [pc, #96]	@ (80096c0 <I2C_ITSlaveCplt+0x2d4>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d00b      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a16      	ldr	r2, [pc, #88]	@ (80096c4 <I2C_ITSlaveCplt+0x2d8>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d005      	beq.n	800967a <I2C_ITSlaveCplt+0x28e>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a14      	ldr	r2, [pc, #80]	@ (80096c8 <I2C_ITSlaveCplt+0x2dc>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d128      	bne.n	80096cc <I2C_ITSlaveCplt+0x2e0>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	685b      	ldr	r3, [r3, #4]
 8009682:	b29b      	uxth	r3, r3
 8009684:	e027      	b.n	80096d6 <I2C_ITSlaveCplt+0x2ea>
 8009686:	bf00      	nop
 8009688:	fe00e800 	.word	0xfe00e800
 800968c:	40020010 	.word	0x40020010
 8009690:	40020028 	.word	0x40020028
 8009694:	40020040 	.word	0x40020040
 8009698:	40020058 	.word	0x40020058
 800969c:	40020070 	.word	0x40020070
 80096a0:	40020088 	.word	0x40020088
 80096a4:	400200a0 	.word	0x400200a0
 80096a8:	400200b8 	.word	0x400200b8
 80096ac:	40020410 	.word	0x40020410
 80096b0:	40020428 	.word	0x40020428
 80096b4:	40020440 	.word	0x40020440
 80096b8:	40020458 	.word	0x40020458
 80096bc:	40020470 	.word	0x40020470
 80096c0:	40020488 	.word	0x40020488
 80096c4:	400204a0 	.word	0x400204a0
 80096c8:	400204b8 	.word	0x400204b8
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	089b      	lsrs	r3, r3, #2
 80096de:	f003 0301 	and.w	r3, r3, #1
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d020      	beq.n	8009728 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	f023 0304 	bic.w	r3, r3, #4
 80096ec:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f8:	b2d2      	uxtb	r2, r2
 80096fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009700:	1c5a      	adds	r2, r3, #1
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00c      	beq.n	8009728 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009712:	3b01      	subs	r3, #1
 8009714:	b29a      	uxth	r2, r3
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800971e:	b29b      	uxth	r3, r3
 8009720:	3b01      	subs	r3, #1
 8009722:	b29a      	uxth	r2, r3
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800972c:	b29b      	uxth	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d005      	beq.n	800973e <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009736:	f043 0204 	orr.w	r2, r3, #4
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	091b      	lsrs	r3, r3, #4
 8009742:	f003 0301 	and.w	r3, r3, #1
 8009746:	2b00      	cmp	r3, #0
 8009748:	d04a      	beq.n	80097e0 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	091b      	lsrs	r3, r3, #4
 800974e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009752:	2b00      	cmp	r3, #0
 8009754:	d044      	beq.n	80097e0 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800975a:	b29b      	uxth	r3, r3
 800975c:	2b00      	cmp	r3, #0
 800975e:	d128      	bne.n	80097b2 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009766:	b2db      	uxtb	r3, r3
 8009768:	2b28      	cmp	r3, #40	@ 0x28
 800976a:	d108      	bne.n	800977e <I2C_ITSlaveCplt+0x392>
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009772:	d104      	bne.n	800977e <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009774:	6979      	ldr	r1, [r7, #20]
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 f892 	bl	80098a0 <I2C_ITListenCplt>
 800977c:	e030      	b.n	80097e0 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009784:	b2db      	uxtb	r3, r3
 8009786:	2b29      	cmp	r3, #41	@ 0x29
 8009788:	d10e      	bne.n	80097a8 <I2C_ITSlaveCplt+0x3bc>
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009790:	d00a      	beq.n	80097a8 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2210      	movs	r2, #16
 8009798:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 f9ed 	bl	8009b7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f7ff fdc4 	bl	800932e <I2C_ITSlaveSeqCplt>
 80097a6:	e01b      	b.n	80097e0 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2210      	movs	r2, #16
 80097ae:	61da      	str	r2, [r3, #28]
 80097b0:	e016      	b.n	80097e0 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	2210      	movs	r2, #16
 80097b8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097be:	f043 0204 	orr.w	r2, r3, #4
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d003      	beq.n	80097d4 <I2C_ITSlaveCplt+0x3e8>
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097d2:	d105      	bne.n	80097e0 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f8b6 	bl	800994c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2200      	movs	r2, #0
 80097e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2200      	movs	r2, #0
 80097ec:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d010      	beq.n	8009818 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097fa:	4619      	mov	r1, r3
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f000 f8a5 	bl	800994c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009808:	b2db      	uxtb	r3, r3
 800980a:	2b28      	cmp	r3, #40	@ 0x28
 800980c:	d141      	bne.n	8009892 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800980e:	6979      	ldr	r1, [r7, #20]
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f000 f845 	bl	80098a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009816:	e03c      	b.n	8009892 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800981c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009820:	d014      	beq.n	800984c <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f7ff fd83 	bl	800932e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a1c      	ldr	r2, [pc, #112]	@ (800989c <I2C_ITSlaveCplt+0x4b0>)
 800982c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2220      	movs	r2, #32
 8009832:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2200      	movs	r2, #0
 800983a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2200      	movs	r2, #0
 8009840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f7ff fbcc 	bl	8008fe2 <HAL_I2C_ListenCpltCallback>
}
 800984a:	e022      	b.n	8009892 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009852:	b2db      	uxtb	r3, r3
 8009854:	2b22      	cmp	r3, #34	@ 0x22
 8009856:	d10e      	bne.n	8009876 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2220      	movs	r2, #32
 800985c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f7ff fb9f 	bl	8008fb2 <HAL_I2C_SlaveRxCpltCallback>
}
 8009874:	e00d      	b.n	8009892 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2220      	movs	r2, #32
 800987a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f7ff fb86 	bl	8008f9e <HAL_I2C_SlaveTxCpltCallback>
}
 8009892:	bf00      	nop
 8009894:	3718      	adds	r7, #24
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
 800989a:	bf00      	nop
 800989c:	ffff0000 	.word	0xffff0000

080098a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b082      	sub	sp, #8
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a26      	ldr	r2, [pc, #152]	@ (8009948 <I2C_ITListenCplt+0xa8>)
 80098ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2200      	movs	r2, #0
 80098b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2220      	movs	r2, #32
 80098ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	089b      	lsrs	r3, r3, #2
 80098d0:	f003 0301 	and.w	r3, r3, #1
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d022      	beq.n	800991e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098e2:	b2d2      	uxtb	r2, r2
 80098e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ea:	1c5a      	adds	r2, r3, #1
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d012      	beq.n	800991e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098fc:	3b01      	subs	r3, #1
 80098fe:	b29a      	uxth	r2, r3
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009908:	b29b      	uxth	r3, r3
 800990a:	3b01      	subs	r3, #1
 800990c:	b29a      	uxth	r2, r3
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009916:	f043 0204 	orr.w	r2, r3, #4
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800991e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 f96b 	bl	8009bfe <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	2210      	movs	r2, #16
 800992e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f7ff fb52 	bl	8008fe2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800993e:	bf00      	nop
 8009940:	3708      	adds	r7, #8
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	ffff0000 	.word	0xffff0000

0800994c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b084      	sub	sp, #16
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800995c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2200      	movs	r2, #0
 8009962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	4a6d      	ldr	r2, [pc, #436]	@ (8009b20 <I2C_ITError+0x1d4>)
 800996a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2200      	movs	r2, #0
 8009970:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	431a      	orrs	r2, r3
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800997e:	7bfb      	ldrb	r3, [r7, #15]
 8009980:	2b28      	cmp	r3, #40	@ 0x28
 8009982:	d005      	beq.n	8009990 <I2C_ITError+0x44>
 8009984:	7bfb      	ldrb	r3, [r7, #15]
 8009986:	2b29      	cmp	r3, #41	@ 0x29
 8009988:	d002      	beq.n	8009990 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800998a:	7bfb      	ldrb	r3, [r7, #15]
 800998c:	2b2a      	cmp	r3, #42	@ 0x2a
 800998e:	d10b      	bne.n	80099a8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009990:	2103      	movs	r1, #3
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f933 	bl	8009bfe <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2228      	movs	r2, #40	@ 0x28
 800999c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	4a60      	ldr	r2, [pc, #384]	@ (8009b24 <I2C_ITError+0x1d8>)
 80099a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80099a6:	e030      	b.n	8009a0a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80099a8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f000 f926 	bl	8009bfe <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 f8e1 	bl	8009b7a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099be:	b2db      	uxtb	r3, r3
 80099c0:	2b60      	cmp	r3, #96	@ 0x60
 80099c2:	d01f      	beq.n	8009a04 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2220      	movs	r2, #32
 80099c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	699b      	ldr	r3, [r3, #24]
 80099d2:	f003 0320 	and.w	r3, r3, #32
 80099d6:	2b20      	cmp	r3, #32
 80099d8:	d114      	bne.n	8009a04 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	699b      	ldr	r3, [r3, #24]
 80099e0:	f003 0310 	and.w	r3, r3, #16
 80099e4:	2b10      	cmp	r3, #16
 80099e6:	d109      	bne.n	80099fc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	2210      	movs	r2, #16
 80099ee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099f4:	f043 0204 	orr.w	r2, r3, #4
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	2220      	movs	r2, #32
 8009a02:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a0e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d039      	beq.n	8009a8c <I2C_ITError+0x140>
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	2b11      	cmp	r3, #17
 8009a1c:	d002      	beq.n	8009a24 <I2C_ITError+0xd8>
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	2b21      	cmp	r3, #33	@ 0x21
 8009a22:	d133      	bne.n	8009a8c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a32:	d107      	bne.n	8009a44 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009a42:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f7fc fd79 	bl	8006540 <HAL_DMA_GetState>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d017      	beq.n	8009a84 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a58:	4a33      	ldr	r2, [pc, #204]	@ (8009b28 <I2C_ITError+0x1dc>)
 8009a5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7fb fbf9 	bl	8005260 <HAL_DMA_Abort_IT>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d04d      	beq.n	8009b10 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009a7e:	4610      	mov	r0, r2
 8009a80:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009a82:	e045      	b.n	8009b10 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 f851 	bl	8009b2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009a8a:	e041      	b.n	8009b10 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d039      	beq.n	8009b08 <I2C_ITError+0x1bc>
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	2b12      	cmp	r3, #18
 8009a98:	d002      	beq.n	8009aa0 <I2C_ITError+0x154>
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	2b22      	cmp	r3, #34	@ 0x22
 8009a9e:	d133      	bne.n	8009b08 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009aaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009aae:	d107      	bne.n	8009ac0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	681a      	ldr	r2, [r3, #0]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009abe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f7fc fd3b 	bl	8006540 <HAL_DMA_GetState>
 8009aca:	4603      	mov	r3, r0
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d017      	beq.n	8009b00 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ad4:	4a14      	ldr	r2, [pc, #80]	@ (8009b28 <I2C_ITError+0x1dc>)
 8009ad6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2200      	movs	r2, #0
 8009adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7fb fbbb 	bl	8005260 <HAL_DMA_Abort_IT>
 8009aea:	4603      	mov	r3, r0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d011      	beq.n	8009b14 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009afa:	4610      	mov	r0, r2
 8009afc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009afe:	e009      	b.n	8009b14 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 f813 	bl	8009b2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009b06:	e005      	b.n	8009b14 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f000 f80f 	bl	8009b2c <I2C_TreatErrorCallback>
  }
}
 8009b0e:	e002      	b.n	8009b16 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009b10:	bf00      	nop
 8009b12:	e000      	b.n	8009b16 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009b14:	bf00      	nop
}
 8009b16:	bf00      	nop
 8009b18:	3710      	adds	r7, #16
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	ffff0000 	.word	0xffff0000
 8009b24:	0800901f 	.word	0x0800901f
 8009b28:	08009bc3 	.word	0x08009bc3

08009b2c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	2b60      	cmp	r3, #96	@ 0x60
 8009b3e:	d10e      	bne.n	8009b5e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2220      	movs	r2, #32
 8009b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2200      	movs	r2, #0
 8009b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f7ff fa57 	bl	800900a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009b5c:	e009      	b.n	8009b72 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2200      	movs	r2, #0
 8009b62:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f7ff fa42 	bl	8008ff6 <HAL_I2C_ErrorCallback>
}
 8009b72:	bf00      	nop
 8009b74:	3708      	adds	r7, #8
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}

08009b7a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009b7a:	b480      	push	{r7}
 8009b7c:	b083      	sub	sp, #12
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	699b      	ldr	r3, [r3, #24]
 8009b88:	f003 0302 	and.w	r3, r3, #2
 8009b8c:	2b02      	cmp	r3, #2
 8009b8e:	d103      	bne.n	8009b98 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2200      	movs	r2, #0
 8009b96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	699b      	ldr	r3, [r3, #24]
 8009b9e:	f003 0301 	and.w	r3, r3, #1
 8009ba2:	2b01      	cmp	r3, #1
 8009ba4:	d007      	beq.n	8009bb6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	699a      	ldr	r2, [r3, #24]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f042 0201 	orr.w	r2, r2, #1
 8009bb4:	619a      	str	r2, [r3, #24]
  }
}
 8009bb6:	bf00      	nop
 8009bb8:	370c      	adds	r7, #12
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc0:	4770      	bx	lr

08009bc2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b084      	sub	sp, #16
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d003      	beq.n	8009be0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bdc:	2200      	movs	r2, #0
 8009bde:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d003      	beq.n	8009bf0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bec:	2200      	movs	r2, #0
 8009bee:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	f7ff ff9b 	bl	8009b2c <I2C_TreatErrorCallback>
}
 8009bf6:	bf00      	nop
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}

08009bfe <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009bfe:	b480      	push	{r7}
 8009c00:	b085      	sub	sp, #20
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
 8009c06:	460b      	mov	r3, r1
 8009c08:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009c0e:	887b      	ldrh	r3, [r7, #2]
 8009c10:	f003 0301 	and.w	r3, r3, #1
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d00f      	beq.n	8009c38 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8009c1e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009c2c:	2b28      	cmp	r3, #40	@ 0x28
 8009c2e:	d003      	beq.n	8009c38 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8009c36:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009c38:	887b      	ldrh	r3, [r7, #2]
 8009c3a:	f003 0302 	and.w	r3, r3, #2
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d00f      	beq.n	8009c62 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8009c48:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c50:	b2db      	uxtb	r3, r3
 8009c52:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009c56:	2b28      	cmp	r3, #40	@ 0x28
 8009c58:	d003      	beq.n	8009c62 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8009c60:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009c62:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	da03      	bge.n	8009c72 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009c70:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009c72:	887b      	ldrh	r3, [r7, #2]
 8009c74:	2b10      	cmp	r3, #16
 8009c76:	d103      	bne.n	8009c80 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009c7e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009c80:	887b      	ldrh	r3, [r7, #2]
 8009c82:	2b20      	cmp	r3, #32
 8009c84:	d103      	bne.n	8009c8e <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f043 0320 	orr.w	r3, r3, #32
 8009c8c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009c8e:	887b      	ldrh	r3, [r7, #2]
 8009c90:	2b40      	cmp	r3, #64	@ 0x40
 8009c92:	d103      	bne.n	8009c9c <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	6819      	ldr	r1, [r3, #0]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	43da      	mvns	r2, r3
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	400a      	ands	r2, r1
 8009cac:	601a      	str	r2, [r3, #0]
}
 8009cae:	bf00      	nop
 8009cb0:	3714      	adds	r7, #20
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr

08009cba <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009cba:	b480      	push	{r7}
 8009cbc:	b083      	sub	sp, #12
 8009cbe:	af00      	add	r7, sp, #0
 8009cc0:	6078      	str	r0, [r7, #4]
 8009cc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	2b20      	cmp	r3, #32
 8009cce:	d138      	bne.n	8009d42 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d101      	bne.n	8009cde <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009cda:	2302      	movs	r3, #2
 8009cdc:	e032      	b.n	8009d44 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2201      	movs	r2, #1
 8009ce2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2224      	movs	r2, #36	@ 0x24
 8009cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f022 0201 	bic.w	r2, r2, #1
 8009cfc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009d0c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	6819      	ldr	r1, [r3, #0]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	683a      	ldr	r2, [r7, #0]
 8009d1a:	430a      	orrs	r2, r1
 8009d1c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f042 0201 	orr.w	r2, r2, #1
 8009d2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2220      	movs	r2, #32
 8009d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	e000      	b.n	8009d44 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009d42:	2302      	movs	r3, #2
  }
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	2b20      	cmp	r3, #32
 8009d64:	d139      	bne.n	8009dda <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d6c:	2b01      	cmp	r3, #1
 8009d6e:	d101      	bne.n	8009d74 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009d70:	2302      	movs	r3, #2
 8009d72:	e033      	b.n	8009ddc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2201      	movs	r2, #1
 8009d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2224      	movs	r2, #36	@ 0x24
 8009d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	681a      	ldr	r2, [r3, #0]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f022 0201 	bic.w	r2, r2, #1
 8009d92:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009da2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	021b      	lsls	r3, r3, #8
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	4313      	orrs	r3, r2
 8009dac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	68fa      	ldr	r2, [r7, #12]
 8009db4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f042 0201 	orr.w	r2, r2, #1
 8009dc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2220      	movs	r2, #32
 8009dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	e000      	b.n	8009ddc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009dda:	2302      	movs	r3, #2
  }
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3714      	adds	r7, #20
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr

08009de8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b086      	sub	sp, #24
 8009dec:	af02      	add	r7, sp, #8
 8009dee:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d101      	bne.n	8009dfa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009df6:	2301      	movs	r3, #1
 8009df8:	e0fe      	b.n	8009ff8 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d106      	bne.n	8009e14 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f7f8 fccc 	bl	80027ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2203      	movs	r2, #3
 8009e18:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4618      	mov	r0, r3
 8009e22:	f00a fdcd 	bl	80149c0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6818      	ldr	r0, [r3, #0]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	7c1a      	ldrb	r2, [r3, #16]
 8009e2e:	f88d 2000 	strb.w	r2, [sp]
 8009e32:	3304      	adds	r3, #4
 8009e34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009e36:	f00a fcaf 	bl	8014798 <USB_CoreInit>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d005      	beq.n	8009e4c <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2202      	movs	r2, #2
 8009e44:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e0d5      	b.n	8009ff8 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2100      	movs	r1, #0
 8009e52:	4618      	mov	r0, r3
 8009e54:	f00a fdc5 	bl	80149e2 <USB_SetCurrentMode>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d005      	beq.n	8009e6a <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2202      	movs	r2, #2
 8009e62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009e66:	2301      	movs	r3, #1
 8009e68:	e0c6      	b.n	8009ff8 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	73fb      	strb	r3, [r7, #15]
 8009e6e:	e04a      	b.n	8009f06 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009e70:	7bfa      	ldrb	r2, [r7, #15]
 8009e72:	6879      	ldr	r1, [r7, #4]
 8009e74:	4613      	mov	r3, r2
 8009e76:	00db      	lsls	r3, r3, #3
 8009e78:	4413      	add	r3, r2
 8009e7a:	009b      	lsls	r3, r3, #2
 8009e7c:	440b      	add	r3, r1
 8009e7e:	3315      	adds	r3, #21
 8009e80:	2201      	movs	r2, #1
 8009e82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009e84:	7bfa      	ldrb	r2, [r7, #15]
 8009e86:	6879      	ldr	r1, [r7, #4]
 8009e88:	4613      	mov	r3, r2
 8009e8a:	00db      	lsls	r3, r3, #3
 8009e8c:	4413      	add	r3, r2
 8009e8e:	009b      	lsls	r3, r3, #2
 8009e90:	440b      	add	r3, r1
 8009e92:	3314      	adds	r3, #20
 8009e94:	7bfa      	ldrb	r2, [r7, #15]
 8009e96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009e98:	7bfa      	ldrb	r2, [r7, #15]
 8009e9a:	7bfb      	ldrb	r3, [r7, #15]
 8009e9c:	b298      	uxth	r0, r3
 8009e9e:	6879      	ldr	r1, [r7, #4]
 8009ea0:	4613      	mov	r3, r2
 8009ea2:	00db      	lsls	r3, r3, #3
 8009ea4:	4413      	add	r3, r2
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	440b      	add	r3, r1
 8009eaa:	332e      	adds	r3, #46	@ 0x2e
 8009eac:	4602      	mov	r2, r0
 8009eae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009eb0:	7bfa      	ldrb	r2, [r7, #15]
 8009eb2:	6879      	ldr	r1, [r7, #4]
 8009eb4:	4613      	mov	r3, r2
 8009eb6:	00db      	lsls	r3, r3, #3
 8009eb8:	4413      	add	r3, r2
 8009eba:	009b      	lsls	r3, r3, #2
 8009ebc:	440b      	add	r3, r1
 8009ebe:	3318      	adds	r3, #24
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009ec4:	7bfa      	ldrb	r2, [r7, #15]
 8009ec6:	6879      	ldr	r1, [r7, #4]
 8009ec8:	4613      	mov	r3, r2
 8009eca:	00db      	lsls	r3, r3, #3
 8009ecc:	4413      	add	r3, r2
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	440b      	add	r3, r1
 8009ed2:	331c      	adds	r3, #28
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009ed8:	7bfa      	ldrb	r2, [r7, #15]
 8009eda:	6879      	ldr	r1, [r7, #4]
 8009edc:	4613      	mov	r3, r2
 8009ede:	00db      	lsls	r3, r3, #3
 8009ee0:	4413      	add	r3, r2
 8009ee2:	009b      	lsls	r3, r3, #2
 8009ee4:	440b      	add	r3, r1
 8009ee6:	3320      	adds	r3, #32
 8009ee8:	2200      	movs	r2, #0
 8009eea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009eec:	7bfa      	ldrb	r2, [r7, #15]
 8009eee:	6879      	ldr	r1, [r7, #4]
 8009ef0:	4613      	mov	r3, r2
 8009ef2:	00db      	lsls	r3, r3, #3
 8009ef4:	4413      	add	r3, r2
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	440b      	add	r3, r1
 8009efa:	3324      	adds	r3, #36	@ 0x24
 8009efc:	2200      	movs	r2, #0
 8009efe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f00:	7bfb      	ldrb	r3, [r7, #15]
 8009f02:	3301      	adds	r3, #1
 8009f04:	73fb      	strb	r3, [r7, #15]
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	791b      	ldrb	r3, [r3, #4]
 8009f0a:	7bfa      	ldrb	r2, [r7, #15]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d3af      	bcc.n	8009e70 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f10:	2300      	movs	r3, #0
 8009f12:	73fb      	strb	r3, [r7, #15]
 8009f14:	e044      	b.n	8009fa0 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009f16:	7bfa      	ldrb	r2, [r7, #15]
 8009f18:	6879      	ldr	r1, [r7, #4]
 8009f1a:	4613      	mov	r3, r2
 8009f1c:	00db      	lsls	r3, r3, #3
 8009f1e:	4413      	add	r3, r2
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	440b      	add	r3, r1
 8009f24:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8009f28:	2200      	movs	r2, #0
 8009f2a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009f2c:	7bfa      	ldrb	r2, [r7, #15]
 8009f2e:	6879      	ldr	r1, [r7, #4]
 8009f30:	4613      	mov	r3, r2
 8009f32:	00db      	lsls	r3, r3, #3
 8009f34:	4413      	add	r3, r2
 8009f36:	009b      	lsls	r3, r3, #2
 8009f38:	440b      	add	r3, r1
 8009f3a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8009f3e:	7bfa      	ldrb	r2, [r7, #15]
 8009f40:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009f42:	7bfa      	ldrb	r2, [r7, #15]
 8009f44:	6879      	ldr	r1, [r7, #4]
 8009f46:	4613      	mov	r3, r2
 8009f48:	00db      	lsls	r3, r3, #3
 8009f4a:	4413      	add	r3, r2
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	440b      	add	r3, r1
 8009f50:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009f54:	2200      	movs	r2, #0
 8009f56:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009f58:	7bfa      	ldrb	r2, [r7, #15]
 8009f5a:	6879      	ldr	r1, [r7, #4]
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	00db      	lsls	r3, r3, #3
 8009f60:	4413      	add	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	440b      	add	r3, r1
 8009f66:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009f6e:	7bfa      	ldrb	r2, [r7, #15]
 8009f70:	6879      	ldr	r1, [r7, #4]
 8009f72:	4613      	mov	r3, r2
 8009f74:	00db      	lsls	r3, r3, #3
 8009f76:	4413      	add	r3, r2
 8009f78:	009b      	lsls	r3, r3, #2
 8009f7a:	440b      	add	r3, r1
 8009f7c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009f80:	2200      	movs	r2, #0
 8009f82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009f84:	7bfa      	ldrb	r2, [r7, #15]
 8009f86:	6879      	ldr	r1, [r7, #4]
 8009f88:	4613      	mov	r3, r2
 8009f8a:	00db      	lsls	r3, r3, #3
 8009f8c:	4413      	add	r3, r2
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	440b      	add	r3, r1
 8009f92:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009f96:	2200      	movs	r2, #0
 8009f98:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f9a:	7bfb      	ldrb	r3, [r7, #15]
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	73fb      	strb	r3, [r7, #15]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	791b      	ldrb	r3, [r3, #4]
 8009fa4:	7bfa      	ldrb	r2, [r7, #15]
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d3b5      	bcc.n	8009f16 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6818      	ldr	r0, [r3, #0]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	7c1a      	ldrb	r2, [r3, #16]
 8009fb2:	f88d 2000 	strb.w	r2, [sp]
 8009fb6:	3304      	adds	r3, #4
 8009fb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009fba:	f00a fd5f 	bl	8014a7c <USB_DevInit>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d005      	beq.n	8009fd0 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2202      	movs	r2, #2
 8009fc8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e013      	b.n	8009ff8 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	7b1b      	ldrb	r3, [r3, #12]
 8009fe2:	2b01      	cmp	r3, #1
 8009fe4:	d102      	bne.n	8009fec <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 ff3a 	bl	800ae60 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f00b f87f 	bl	80150f4 <USB_DevDisconnect>

  return HAL_OK;
 8009ff6:	2300      	movs	r3, #0
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3710      	adds	r7, #16
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a000:	b590      	push	{r4, r7, lr}
 800a002:	b08d      	sub	sp, #52	@ 0x34
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a00e:	6a3b      	ldr	r3, [r7, #32]
 800a010:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	4618      	mov	r0, r3
 800a018:	f00b f941 	bl	801529e <USB_GetMode>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	f040 84b9 	bne.w	800a996 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4618      	mov	r0, r3
 800a02a:	f00b f884 	bl	8015136 <USB_ReadInterrupts>
 800a02e:	4603      	mov	r3, r0
 800a030:	2b00      	cmp	r3, #0
 800a032:	f000 84af 	beq.w	800a994 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a036:	69fb      	ldr	r3, [r7, #28]
 800a038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a03c:	689b      	ldr	r3, [r3, #8]
 800a03e:	0a1b      	lsrs	r3, r3, #8
 800a040:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4618      	mov	r0, r3
 800a050:	f00b f871 	bl	8015136 <USB_ReadInterrupts>
 800a054:	4603      	mov	r3, r0
 800a056:	f003 0302 	and.w	r3, r3, #2
 800a05a:	2b02      	cmp	r3, #2
 800a05c:	d107      	bne.n	800a06e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	695a      	ldr	r2, [r3, #20]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f002 0202 	and.w	r2, r2, #2
 800a06c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4618      	mov	r0, r3
 800a074:	f00b f85f 	bl	8015136 <USB_ReadInterrupts>
 800a078:	4603      	mov	r3, r0
 800a07a:	f003 0310 	and.w	r3, r3, #16
 800a07e:	2b10      	cmp	r3, #16
 800a080:	d161      	bne.n	800a146 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	699a      	ldr	r2, [r3, #24]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f022 0210 	bic.w	r2, r2, #16
 800a090:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800a092:	6a3b      	ldr	r3, [r7, #32]
 800a094:	6a1b      	ldr	r3, [r3, #32]
 800a096:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	f003 020f 	and.w	r2, r3, #15
 800a09e:	4613      	mov	r3, r2
 800a0a0:	00db      	lsls	r3, r3, #3
 800a0a2:	4413      	add	r3, r2
 800a0a4:	009b      	lsls	r3, r3, #2
 800a0a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	4413      	add	r3, r2
 800a0ae:	3304      	adds	r3, #4
 800a0b0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a0b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a0bc:	d124      	bne.n	800a108 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a0be:	69ba      	ldr	r2, [r7, #24]
 800a0c0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800a0c4:	4013      	ands	r3, r2
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d035      	beq.n	800a136 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	091b      	lsrs	r3, r3, #4
 800a0d2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a0d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	461a      	mov	r2, r3
 800a0dc:	6a38      	ldr	r0, [r7, #32]
 800a0de:	f00a ffb1 	bl	8015044 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	68da      	ldr	r2, [r3, #12]
 800a0e6:	69bb      	ldr	r3, [r7, #24]
 800a0e8:	091b      	lsrs	r3, r3, #4
 800a0ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a0ee:	441a      	add	r2, r3
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	695a      	ldr	r2, [r3, #20]
 800a0f8:	69bb      	ldr	r3, [r7, #24]
 800a0fa:	091b      	lsrs	r3, r3, #4
 800a0fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a100:	441a      	add	r2, r3
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	615a      	str	r2, [r3, #20]
 800a106:	e016      	b.n	800a136 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a10e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a112:	d110      	bne.n	800a136 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a11a:	2208      	movs	r2, #8
 800a11c:	4619      	mov	r1, r3
 800a11e:	6a38      	ldr	r0, [r7, #32]
 800a120:	f00a ff90 	bl	8015044 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	695a      	ldr	r2, [r3, #20]
 800a128:	69bb      	ldr	r3, [r7, #24]
 800a12a:	091b      	lsrs	r3, r3, #4
 800a12c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a130:	441a      	add	r2, r3
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	699a      	ldr	r2, [r3, #24]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f042 0210 	orr.w	r2, r2, #16
 800a144:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4618      	mov	r0, r3
 800a14c:	f00a fff3 	bl	8015136 <USB_ReadInterrupts>
 800a150:	4603      	mov	r3, r0
 800a152:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a156:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a15a:	f040 80a7 	bne.w	800a2ac <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a15e:	2300      	movs	r3, #0
 800a160:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4618      	mov	r0, r3
 800a168:	f00b f819 	bl	801519e <USB_ReadDevAllOutEpInterrupt>
 800a16c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800a16e:	e099      	b.n	800a2a4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a172:	f003 0301 	and.w	r3, r3, #1
 800a176:	2b00      	cmp	r3, #0
 800a178:	f000 808e 	beq.w	800a298 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a182:	b2d2      	uxtb	r2, r2
 800a184:	4611      	mov	r1, r2
 800a186:	4618      	mov	r0, r3
 800a188:	f00b f83d 	bl	8015206 <USB_ReadDevOutEPInterrupt>
 800a18c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	f003 0301 	and.w	r3, r3, #1
 800a194:	2b00      	cmp	r3, #0
 800a196:	d00c      	beq.n	800a1b2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19a:	015a      	lsls	r2, r3, #5
 800a19c:	69fb      	ldr	r3, [r7, #28]
 800a19e:	4413      	add	r3, r2
 800a1a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a1aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f000 fd29 	bl	800ac04 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	f003 0308 	and.w	r3, r3, #8
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d00c      	beq.n	800a1d6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1be:	015a      	lsls	r2, r3, #5
 800a1c0:	69fb      	ldr	r3, [r7, #28]
 800a1c2:	4413      	add	r3, r2
 800a1c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	2308      	movs	r3, #8
 800a1cc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a1ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 fdff 	bl	800add4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	f003 0310 	and.w	r3, r3, #16
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d008      	beq.n	800a1f2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e2:	015a      	lsls	r2, r3, #5
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	4413      	add	r3, r2
 800a1e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	2310      	movs	r3, #16
 800a1f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	f003 0302 	and.w	r3, r3, #2
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d030      	beq.n	800a25e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a1fc:	6a3b      	ldr	r3, [r7, #32]
 800a1fe:	695b      	ldr	r3, [r3, #20]
 800a200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a204:	2b80      	cmp	r3, #128	@ 0x80
 800a206:	d109      	bne.n	800a21c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a208:	69fb      	ldr	r3, [r7, #28]
 800a20a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	69fa      	ldr	r2, [r7, #28]
 800a212:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a216:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a21a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a21c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a21e:	4613      	mov	r3, r2
 800a220:	00db      	lsls	r3, r3, #3
 800a222:	4413      	add	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a22a:	687a      	ldr	r2, [r7, #4]
 800a22c:	4413      	add	r3, r2
 800a22e:	3304      	adds	r3, #4
 800a230:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	78db      	ldrb	r3, [r3, #3]
 800a236:	2b01      	cmp	r3, #1
 800a238:	d108      	bne.n	800a24c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	2200      	movs	r2, #0
 800a23e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a242:	b2db      	uxtb	r3, r3
 800a244:	4619      	mov	r1, r3
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f000 fbf2 	bl	800aa30 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a24e:	015a      	lsls	r2, r3, #5
 800a250:	69fb      	ldr	r3, [r7, #28]
 800a252:	4413      	add	r3, r2
 800a254:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a258:	461a      	mov	r2, r3
 800a25a:	2302      	movs	r3, #2
 800a25c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	f003 0320 	and.w	r3, r3, #32
 800a264:	2b00      	cmp	r3, #0
 800a266:	d008      	beq.n	800a27a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26a:	015a      	lsls	r2, r3, #5
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	4413      	add	r3, r2
 800a270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a274:	461a      	mov	r2, r3
 800a276:	2320      	movs	r3, #32
 800a278:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a280:	2b00      	cmp	r3, #0
 800a282:	d009      	beq.n	800a298 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a286:	015a      	lsls	r2, r3, #5
 800a288:	69fb      	ldr	r3, [r7, #28]
 800a28a:	4413      	add	r3, r2
 800a28c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a290:	461a      	mov	r2, r3
 800a292:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a296:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a29a:	3301      	adds	r3, #1
 800a29c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a29e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a0:	085b      	lsrs	r3, r3, #1
 800a2a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a2a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	f47f af62 	bne.w	800a170 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	f00a ff40 	bl	8015136 <USB_ReadInterrupts>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a2bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a2c0:	f040 80db 	bne.w	800a47a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f00a ff82 	bl	80151d2 <USB_ReadDevAllInEpInterrupt>
 800a2ce:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800a2d4:	e0cd      	b.n	800a472 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a2d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d8:	f003 0301 	and.w	r3, r3, #1
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	f000 80c2 	beq.w	800a466 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2e8:	b2d2      	uxtb	r2, r2
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f00a ffa8 	bl	8015242 <USB_ReadDevInEPInterrupt>
 800a2f2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	f003 0301 	and.w	r3, r3, #1
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d057      	beq.n	800a3ae <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a300:	f003 030f 	and.w	r3, r3, #15
 800a304:	2201      	movs	r2, #1
 800a306:	fa02 f303 	lsl.w	r3, r2, r3
 800a30a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a312:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	43db      	mvns	r3, r3
 800a318:	69f9      	ldr	r1, [r7, #28]
 800a31a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a31e:	4013      	ands	r3, r2
 800a320:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a324:	015a      	lsls	r2, r3, #5
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	4413      	add	r3, r2
 800a32a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a32e:	461a      	mov	r2, r3
 800a330:	2301      	movs	r3, #1
 800a332:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	799b      	ldrb	r3, [r3, #6]
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d132      	bne.n	800a3a2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a33c:	6879      	ldr	r1, [r7, #4]
 800a33e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a340:	4613      	mov	r3, r2
 800a342:	00db      	lsls	r3, r3, #3
 800a344:	4413      	add	r3, r2
 800a346:	009b      	lsls	r3, r3, #2
 800a348:	440b      	add	r3, r1
 800a34a:	3320      	adds	r3, #32
 800a34c:	6819      	ldr	r1, [r3, #0]
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a352:	4613      	mov	r3, r2
 800a354:	00db      	lsls	r3, r3, #3
 800a356:	4413      	add	r3, r2
 800a358:	009b      	lsls	r3, r3, #2
 800a35a:	4403      	add	r3, r0
 800a35c:	331c      	adds	r3, #28
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	4419      	add	r1, r3
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a366:	4613      	mov	r3, r2
 800a368:	00db      	lsls	r3, r3, #3
 800a36a:	4413      	add	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4403      	add	r3, r0
 800a370:	3320      	adds	r3, #32
 800a372:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a376:	2b00      	cmp	r3, #0
 800a378:	d113      	bne.n	800a3a2 <HAL_PCD_IRQHandler+0x3a2>
 800a37a:	6879      	ldr	r1, [r7, #4]
 800a37c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a37e:	4613      	mov	r3, r2
 800a380:	00db      	lsls	r3, r3, #3
 800a382:	4413      	add	r3, r2
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	440b      	add	r3, r1
 800a388:	3324      	adds	r3, #36	@ 0x24
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d108      	bne.n	800a3a2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6818      	ldr	r0, [r3, #0]
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a39a:	461a      	mov	r2, r3
 800a39c:	2101      	movs	r1, #1
 800a39e:	f00a ffb1 	bl	8015304 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a4:	b2db      	uxtb	r3, r3
 800a3a6:	4619      	mov	r1, r3
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f000 fb03 	bl	800a9b4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	f003 0308 	and.w	r3, r3, #8
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d008      	beq.n	800a3ca <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a3b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ba:	015a      	lsls	r2, r3, #5
 800a3bc:	69fb      	ldr	r3, [r7, #28]
 800a3be:	4413      	add	r3, r2
 800a3c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	2308      	movs	r3, #8
 800a3c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	f003 0310 	and.w	r3, r3, #16
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d008      	beq.n	800a3e6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d6:	015a      	lsls	r2, r3, #5
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	4413      	add	r3, r2
 800a3dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	2310      	movs	r3, #16
 800a3e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d008      	beq.n	800a402 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a3f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3f2:	015a      	lsls	r2, r3, #5
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3fc:	461a      	mov	r2, r3
 800a3fe:	2340      	movs	r3, #64	@ 0x40
 800a400:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	f003 0302 	and.w	r3, r3, #2
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d023      	beq.n	800a454 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a40c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a40e:	6a38      	ldr	r0, [r7, #32]
 800a410:	f00a fc92 	bl	8014d38 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a416:	4613      	mov	r3, r2
 800a418:	00db      	lsls	r3, r3, #3
 800a41a:	4413      	add	r3, r2
 800a41c:	009b      	lsls	r3, r3, #2
 800a41e:	3310      	adds	r3, #16
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	4413      	add	r3, r2
 800a424:	3304      	adds	r3, #4
 800a426:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	78db      	ldrb	r3, [r3, #3]
 800a42c:	2b01      	cmp	r3, #1
 800a42e:	d108      	bne.n	800a442 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	2200      	movs	r2, #0
 800a434:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a438:	b2db      	uxtb	r3, r3
 800a43a:	4619      	mov	r1, r3
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f000 fb03 	bl	800aa48 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a444:	015a      	lsls	r2, r3, #5
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	4413      	add	r3, r2
 800a44a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a44e:	461a      	mov	r2, r3
 800a450:	2302      	movs	r3, #2
 800a452:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a45e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 fb42 	bl	800aaea <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a468:	3301      	adds	r3, #1
 800a46a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a46e:	085b      	lsrs	r3, r3, #1
 800a470:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a474:	2b00      	cmp	r3, #0
 800a476:	f47f af2e 	bne.w	800a2d6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4618      	mov	r0, r3
 800a480:	f00a fe59 	bl	8015136 <USB_ReadInterrupts>
 800a484:	4603      	mov	r3, r0
 800a486:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a48a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a48e:	d122      	bne.n	800a4d6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a490:	69fb      	ldr	r3, [r7, #28]
 800a492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a496:	685b      	ldr	r3, [r3, #4]
 800a498:	69fa      	ldr	r2, [r7, #28]
 800a49a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a49e:	f023 0301 	bic.w	r3, r3, #1
 800a4a2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a4aa:	2b01      	cmp	r3, #1
 800a4ac:	d108      	bne.n	800a4c0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a4b6:	2100      	movs	r1, #0
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 fcf5 	bl	800aea8 <HAL_PCDEx_LPM_Callback>
 800a4be:	e002      	b.n	800a4c6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 faab 	bl	800aa1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	695a      	ldr	r2, [r3, #20]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800a4d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f00a fe2b 	bl	8015136 <USB_ReadInterrupts>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a4e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a4ea:	d112      	bne.n	800a512 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a4ec:	69fb      	ldr	r3, [r7, #28]
 800a4ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	f003 0301 	and.w	r3, r3, #1
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	d102      	bne.n	800a502 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f000 fa83 	bl	800aa08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	695a      	ldr	r2, [r3, #20]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800a510:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4618      	mov	r0, r3
 800a518:	f00a fe0d 	bl	8015136 <USB_ReadInterrupts>
 800a51c:	4603      	mov	r3, r0
 800a51e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a522:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a526:	d121      	bne.n	800a56c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	695a      	ldr	r2, [r3, #20]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800a536:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d111      	bne.n	800a566 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2201      	movs	r2, #1
 800a546:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a550:	089b      	lsrs	r3, r3, #2
 800a552:	f003 020f 	and.w	r2, r3, #15
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a55c:	2101      	movs	r1, #1
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 fca2 	bl	800aea8 <HAL_PCDEx_LPM_Callback>
 800a564:	e002      	b.n	800a56c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f000 fa4e 	bl	800aa08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4618      	mov	r0, r3
 800a572:	f00a fde0 	bl	8015136 <USB_ReadInterrupts>
 800a576:	4603      	mov	r3, r0
 800a578:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a57c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a580:	f040 80b7 	bne.w	800a6f2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a584:	69fb      	ldr	r3, [r7, #28]
 800a586:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	69fa      	ldr	r2, [r7, #28]
 800a58e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a592:	f023 0301 	bic.w	r3, r3, #1
 800a596:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	2110      	movs	r1, #16
 800a59e:	4618      	mov	r0, r3
 800a5a0:	f00a fbca 	bl	8014d38 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a5a8:	e046      	b.n	800a638 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a5aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ac:	015a      	lsls	r2, r3, #5
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	4413      	add	r3, r2
 800a5b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a5bc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a5be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5c0:	015a      	lsls	r2, r3, #5
 800a5c2:	69fb      	ldr	r3, [r7, #28]
 800a5c4:	4413      	add	r3, r2
 800a5c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5ce:	0151      	lsls	r1, r2, #5
 800a5d0:	69fa      	ldr	r2, [r7, #28]
 800a5d2:	440a      	add	r2, r1
 800a5d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a5dc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e0:	015a      	lsls	r2, r3, #5
 800a5e2:	69fb      	ldr	r3, [r7, #28]
 800a5e4:	4413      	add	r3, r2
 800a5e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a5f0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f4:	015a      	lsls	r2, r3, #5
 800a5f6:	69fb      	ldr	r3, [r7, #28]
 800a5f8:	4413      	add	r3, r2
 800a5fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a602:	0151      	lsls	r1, r2, #5
 800a604:	69fa      	ldr	r2, [r7, #28]
 800a606:	440a      	add	r2, r1
 800a608:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a60c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a610:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a614:	015a      	lsls	r2, r3, #5
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	4413      	add	r3, r2
 800a61a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a622:	0151      	lsls	r1, r2, #5
 800a624:	69fa      	ldr	r2, [r7, #28]
 800a626:	440a      	add	r2, r1
 800a628:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a62c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a630:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a634:	3301      	adds	r3, #1
 800a636:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	791b      	ldrb	r3, [r3, #4]
 800a63c:	461a      	mov	r2, r3
 800a63e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a640:	4293      	cmp	r3, r2
 800a642:	d3b2      	bcc.n	800a5aa <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a644:	69fb      	ldr	r3, [r7, #28]
 800a646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a64a:	69db      	ldr	r3, [r3, #28]
 800a64c:	69fa      	ldr	r2, [r7, #28]
 800a64e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a652:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800a656:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	7bdb      	ldrb	r3, [r3, #15]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d016      	beq.n	800a68e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a660:	69fb      	ldr	r3, [r7, #28]
 800a662:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a66a:	69fa      	ldr	r2, [r7, #28]
 800a66c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a670:	f043 030b 	orr.w	r3, r3, #11
 800a674:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a67e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a680:	69fa      	ldr	r2, [r7, #28]
 800a682:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a686:	f043 030b 	orr.w	r3, r3, #11
 800a68a:	6453      	str	r3, [r2, #68]	@ 0x44
 800a68c:	e015      	b.n	800a6ba <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a68e:	69fb      	ldr	r3, [r7, #28]
 800a690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a694:	695a      	ldr	r2, [r3, #20]
 800a696:	69fb      	ldr	r3, [r7, #28]
 800a698:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a69c:	4619      	mov	r1, r3
 800a69e:	f242 032b 	movw	r3, #8235	@ 0x202b
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a6a6:	69fb      	ldr	r3, [r7, #28]
 800a6a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6ac:	691b      	ldr	r3, [r3, #16]
 800a6ae:	69fa      	ldr	r2, [r7, #28]
 800a6b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6b4:	f043 030b 	orr.w	r3, r3, #11
 800a6b8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a6ba:	69fb      	ldr	r3, [r7, #28]
 800a6bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	69fa      	ldr	r2, [r7, #28]
 800a6c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6c8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a6cc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6818      	ldr	r0, [r3, #0]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a6dc:	461a      	mov	r2, r3
 800a6de:	f00a fe11 	bl	8015304 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	695a      	ldr	r2, [r3, #20]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800a6f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f00a fd1d 	bl	8015136 <USB_ReadInterrupts>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a702:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a706:	d123      	bne.n	800a750 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	4618      	mov	r0, r3
 800a70e:	f00a fdd5 	bl	80152bc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	4618      	mov	r0, r3
 800a718:	f00a fb87 	bl	8014e2a <USB_GetDevSpeed>
 800a71c:	4603      	mov	r3, r0
 800a71e:	461a      	mov	r2, r3
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681c      	ldr	r4, [r3, #0]
 800a728:	f001 fb9e 	bl	800be68 <HAL_RCC_GetHCLKFreq>
 800a72c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a732:	461a      	mov	r2, r3
 800a734:	4620      	mov	r0, r4
 800a736:	f00a f8a1 	bl	801487c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f000 f95a 	bl	800a9f4 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	695a      	ldr	r2, [r3, #20]
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800a74e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4618      	mov	r0, r3
 800a756:	f00a fcee 	bl	8015136 <USB_ReadInterrupts>
 800a75a:	4603      	mov	r3, r0
 800a75c:	f003 0308 	and.w	r3, r3, #8
 800a760:	2b08      	cmp	r3, #8
 800a762:	d10a      	bne.n	800a77a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f000 f93b 	bl	800a9e0 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	695a      	ldr	r2, [r3, #20]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f002 0208 	and.w	r2, r2, #8
 800a778:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4618      	mov	r0, r3
 800a780:	f00a fcd9 	bl	8015136 <USB_ReadInterrupts>
 800a784:	4603      	mov	r3, r0
 800a786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a78a:	2b80      	cmp	r3, #128	@ 0x80
 800a78c:	d123      	bne.n	800a7d6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a78e:	6a3b      	ldr	r3, [r7, #32]
 800a790:	699b      	ldr	r3, [r3, #24]
 800a792:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a796:	6a3b      	ldr	r3, [r7, #32]
 800a798:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a79a:	2301      	movs	r3, #1
 800a79c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a79e:	e014      	b.n	800a7ca <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a7a0:	6879      	ldr	r1, [r7, #4]
 800a7a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7a4:	4613      	mov	r3, r2
 800a7a6:	00db      	lsls	r3, r3, #3
 800a7a8:	4413      	add	r3, r2
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	440b      	add	r3, r1
 800a7ae:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d105      	bne.n	800a7c4 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800a7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	4619      	mov	r1, r3
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 f962 	bl	800aa88 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a7c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c6:	3301      	adds	r3, #1
 800a7c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	791b      	ldrb	r3, [r3, #4]
 800a7ce:	461a      	mov	r2, r3
 800a7d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d3e4      	bcc.n	800a7a0 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f00a fcab 	bl	8015136 <USB_ReadInterrupts>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7ea:	d13c      	bne.n	800a866 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7f0:	e02b      	b.n	800a84a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f4:	015a      	lsls	r2, r3, #5
 800a7f6:	69fb      	ldr	r3, [r7, #28]
 800a7f8:	4413      	add	r3, r2
 800a7fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a802:	6879      	ldr	r1, [r7, #4]
 800a804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a806:	4613      	mov	r3, r2
 800a808:	00db      	lsls	r3, r3, #3
 800a80a:	4413      	add	r3, r2
 800a80c:	009b      	lsls	r3, r3, #2
 800a80e:	440b      	add	r3, r1
 800a810:	3318      	adds	r3, #24
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	2b01      	cmp	r3, #1
 800a816:	d115      	bne.n	800a844 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800a818:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	da12      	bge.n	800a844 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a81e:	6879      	ldr	r1, [r7, #4]
 800a820:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a822:	4613      	mov	r3, r2
 800a824:	00db      	lsls	r3, r3, #3
 800a826:	4413      	add	r3, r2
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	440b      	add	r3, r1
 800a82c:	3317      	adds	r3, #23
 800a82e:	2201      	movs	r2, #1
 800a830:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800a832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a834:	b2db      	uxtb	r3, r3
 800a836:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a83a:	b2db      	uxtb	r3, r3
 800a83c:	4619      	mov	r1, r3
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 f922 	bl	800aa88 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a846:	3301      	adds	r3, #1
 800a848:	627b      	str	r3, [r7, #36]	@ 0x24
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	791b      	ldrb	r3, [r3, #4]
 800a84e:	461a      	mov	r2, r3
 800a850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a852:	4293      	cmp	r3, r2
 800a854:	d3cd      	bcc.n	800a7f2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	695a      	ldr	r2, [r3, #20]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800a864:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4618      	mov	r0, r3
 800a86c:	f00a fc63 	bl	8015136 <USB_ReadInterrupts>
 800a870:	4603      	mov	r3, r0
 800a872:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a876:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a87a:	d156      	bne.n	800a92a <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a87c:	2301      	movs	r3, #1
 800a87e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a880:	e045      	b.n	800a90e <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a884:	015a      	lsls	r2, r3, #5
 800a886:	69fb      	ldr	r3, [r7, #28]
 800a888:	4413      	add	r3, r2
 800a88a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a892:	6879      	ldr	r1, [r7, #4]
 800a894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a896:	4613      	mov	r3, r2
 800a898:	00db      	lsls	r3, r3, #3
 800a89a:	4413      	add	r3, r2
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	440b      	add	r3, r1
 800a8a0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a8a4:	781b      	ldrb	r3, [r3, #0]
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	d12e      	bne.n	800a908 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a8aa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	da2b      	bge.n	800a908 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	0c1a      	lsrs	r2, r3, #16
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800a8ba:	4053      	eors	r3, r2
 800a8bc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d121      	bne.n	800a908 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a8c4:	6879      	ldr	r1, [r7, #4]
 800a8c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8c8:	4613      	mov	r3, r2
 800a8ca:	00db      	lsls	r3, r3, #3
 800a8cc:	4413      	add	r3, r2
 800a8ce:	009b      	lsls	r3, r3, #2
 800a8d0:	440b      	add	r3, r1
 800a8d2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a8da:	6a3b      	ldr	r3, [r7, #32]
 800a8dc:	699b      	ldr	r3, [r3, #24]
 800a8de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a8e2:	6a3b      	ldr	r3, [r7, #32]
 800a8e4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a8e6:	6a3b      	ldr	r3, [r7, #32]
 800a8e8:	695b      	ldr	r3, [r3, #20]
 800a8ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d10a      	bne.n	800a908 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a8f2:	69fb      	ldr	r3, [r7, #28]
 800a8f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8f8:	685b      	ldr	r3, [r3, #4]
 800a8fa:	69fa      	ldr	r2, [r7, #28]
 800a8fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a900:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a904:	6053      	str	r3, [r2, #4]
            break;
 800a906:	e008      	b.n	800a91a <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90a:	3301      	adds	r3, #1
 800a90c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	791b      	ldrb	r3, [r3, #4]
 800a912:	461a      	mov	r2, r3
 800a914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a916:	4293      	cmp	r3, r2
 800a918:	d3b3      	bcc.n	800a882 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	695a      	ldr	r2, [r3, #20]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800a928:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4618      	mov	r0, r3
 800a930:	f00a fc01 	bl	8015136 <USB_ReadInterrupts>
 800a934:	4603      	mov	r3, r0
 800a936:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a93a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a93e:	d10a      	bne.n	800a956 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f000 f88d 	bl	800aa60 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	695a      	ldr	r2, [r3, #20]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a954:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4618      	mov	r0, r3
 800a95c:	f00a fbeb 	bl	8015136 <USB_ReadInterrupts>
 800a960:	4603      	mov	r3, r0
 800a962:	f003 0304 	and.w	r3, r3, #4
 800a966:	2b04      	cmp	r3, #4
 800a968:	d115      	bne.n	800a996 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	f003 0304 	and.w	r3, r3, #4
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d002      	beq.n	800a982 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 f879 	bl	800aa74 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	6859      	ldr	r1, [r3, #4]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	69ba      	ldr	r2, [r7, #24]
 800a98e:	430a      	orrs	r2, r1
 800a990:	605a      	str	r2, [r3, #4]
 800a992:	e000      	b.n	800a996 <HAL_PCD_IRQHandler+0x996>
      return;
 800a994:	bf00      	nop
    }
  }
}
 800a996:	3734      	adds	r7, #52	@ 0x34
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd90      	pop	{r4, r7, pc}

0800a99c <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800a99c:	b480      	push	{r7}
 800a99e:	b083      	sub	sp, #12
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
 800a9a4:	460b      	mov	r3, r1
 800a9a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 800a9a8:	bf00      	nop
 800a9aa:	370c      	adds	r7, #12
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b2:	4770      	bx	lr

0800a9b4 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	b083      	sub	sp, #12
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	460b      	mov	r3, r1
 800a9be:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 800a9c0:	bf00      	nop
 800a9c2:	370c      	adds	r7, #12
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ca:	4770      	bx	lr

0800a9cc <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b083      	sub	sp, #12
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 800a9d4:	bf00      	nop
 800a9d6:	370c      	adds	r7, #12
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr

0800a9e0 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b083      	sub	sp, #12
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 800a9e8:	bf00      	nop
 800a9ea:	370c      	adds	r7, #12
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f2:	4770      	bx	lr

0800a9f4 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b083      	sub	sp, #12
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 800a9fc:	bf00      	nop
 800a9fe:	370c      	adds	r7, #12
 800aa00:	46bd      	mov	sp, r7
 800aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa06:	4770      	bx	lr

0800aa08 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b083      	sub	sp, #12
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 800aa10:	bf00      	nop
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr

0800aa1c <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 800aa24:	bf00      	nop
 800aa26:	370c      	adds	r7, #12
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr

0800aa30 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	460b      	mov	r3, r1
 800aa3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 800aa3c:	bf00      	nop
 800aa3e:	370c      	adds	r7, #12
 800aa40:	46bd      	mov	sp, r7
 800aa42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa46:	4770      	bx	lr

0800aa48 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800aa48:	b480      	push	{r7}
 800aa4a:	b083      	sub	sp, #12
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	460b      	mov	r3, r1
 800aa52:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 800aa54:	bf00      	nop
 800aa56:	370c      	adds	r7, #12
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b083      	sub	sp, #12
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 800aa68:	bf00      	nop
 800aa6a:	370c      	adds	r7, #12
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa72:	4770      	bx	lr

0800aa74 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 800aa74:	b480      	push	{r7}
 800aa76:	b083      	sub	sp, #12
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 800aa7c:	bf00      	nop
 800aa7e:	370c      	adds	r7, #12
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	4770      	bx	lr

0800aa88 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b084      	sub	sp, #16
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
 800aa90:	460b      	mov	r3, r1
 800aa92:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800aa94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	da0c      	bge.n	800aab6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aa9c:	78fb      	ldrb	r3, [r7, #3]
 800aa9e:	f003 020f 	and.w	r2, r3, #15
 800aaa2:	4613      	mov	r3, r2
 800aaa4:	00db      	lsls	r3, r3, #3
 800aaa6:	4413      	add	r3, r2
 800aaa8:	009b      	lsls	r3, r3, #2
 800aaaa:	3310      	adds	r3, #16
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	4413      	add	r3, r2
 800aab0:	3304      	adds	r3, #4
 800aab2:	60fb      	str	r3, [r7, #12]
 800aab4:	e00c      	b.n	800aad0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aab6:	78fb      	ldrb	r3, [r7, #3]
 800aab8:	f003 020f 	and.w	r2, r3, #15
 800aabc:	4613      	mov	r3, r2
 800aabe:	00db      	lsls	r3, r3, #3
 800aac0:	4413      	add	r3, r2
 800aac2:	009b      	lsls	r3, r3, #2
 800aac4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800aac8:	687a      	ldr	r2, [r7, #4]
 800aaca:	4413      	add	r3, r2
 800aacc:	3304      	adds	r3, #4
 800aace:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	68f9      	ldr	r1, [r7, #12]
 800aad6:	4618      	mov	r0, r3
 800aad8:	f00a f9cc 	bl	8014e74 <USB_EPStopXfer>
 800aadc:	4603      	mov	r3, r0
 800aade:	72fb      	strb	r3, [r7, #11]

  return ret;
 800aae0:	7afb      	ldrb	r3, [r7, #11]
}
 800aae2:	4618      	mov	r0, r3
 800aae4:	3710      	adds	r7, #16
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}

0800aaea <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800aaea:	b580      	push	{r7, lr}
 800aaec:	b08a      	sub	sp, #40	@ 0x28
 800aaee:	af02      	add	r7, sp, #8
 800aaf0:	6078      	str	r0, [r7, #4]
 800aaf2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800aafe:	683a      	ldr	r2, [r7, #0]
 800ab00:	4613      	mov	r3, r2
 800ab02:	00db      	lsls	r3, r3, #3
 800ab04:	4413      	add	r3, r2
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	3310      	adds	r3, #16
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	3304      	adds	r3, #4
 800ab10:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	695a      	ldr	r2, [r3, #20]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	691b      	ldr	r3, [r3, #16]
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d901      	bls.n	800ab22 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e06b      	b.n	800abfa <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	691a      	ldr	r2, [r3, #16]
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	695b      	ldr	r3, [r3, #20]
 800ab2a:	1ad3      	subs	r3, r2, r3
 800ab2c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	689b      	ldr	r3, [r3, #8]
 800ab32:	69fa      	ldr	r2, [r7, #28]
 800ab34:	429a      	cmp	r2, r3
 800ab36:	d902      	bls.n	800ab3e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	689b      	ldr	r3, [r3, #8]
 800ab3c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800ab3e:	69fb      	ldr	r3, [r7, #28]
 800ab40:	3303      	adds	r3, #3
 800ab42:	089b      	lsrs	r3, r3, #2
 800ab44:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ab46:	e02a      	b.n	800ab9e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	691a      	ldr	r2, [r3, #16]
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	695b      	ldr	r3, [r3, #20]
 800ab50:	1ad3      	subs	r3, r2, r3
 800ab52:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	689b      	ldr	r3, [r3, #8]
 800ab58:	69fa      	ldr	r2, [r7, #28]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d902      	bls.n	800ab64 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	689b      	ldr	r3, [r3, #8]
 800ab62:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800ab64:	69fb      	ldr	r3, [r7, #28]
 800ab66:	3303      	adds	r3, #3
 800ab68:	089b      	lsrs	r3, r3, #2
 800ab6a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	68d9      	ldr	r1, [r3, #12]
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	b2da      	uxtb	r2, r3
 800ab74:	69fb      	ldr	r3, [r7, #28]
 800ab76:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800ab7c:	9300      	str	r3, [sp, #0]
 800ab7e:	4603      	mov	r3, r0
 800ab80:	6978      	ldr	r0, [r7, #20]
 800ab82:	f00a fa21 	bl	8014fc8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	68da      	ldr	r2, [r3, #12]
 800ab8a:	69fb      	ldr	r3, [r7, #28]
 800ab8c:	441a      	add	r2, r3
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	695a      	ldr	r2, [r3, #20]
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	441a      	add	r2, r3
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	015a      	lsls	r2, r3, #5
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	4413      	add	r3, r2
 800aba6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abaa:	699b      	ldr	r3, [r3, #24]
 800abac:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800abae:	69ba      	ldr	r2, [r7, #24]
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d809      	bhi.n	800abc8 <PCD_WriteEmptyTxFifo+0xde>
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	695a      	ldr	r2, [r3, #20]
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800abbc:	429a      	cmp	r2, r3
 800abbe:	d203      	bcs.n	800abc8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	691b      	ldr	r3, [r3, #16]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d1bf      	bne.n	800ab48 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	691a      	ldr	r2, [r3, #16]
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	695b      	ldr	r3, [r3, #20]
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d811      	bhi.n	800abf8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	f003 030f 	and.w	r3, r3, #15
 800abda:	2201      	movs	r2, #1
 800abdc:	fa02 f303 	lsl.w	r3, r2, r3
 800abe0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abe8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	43db      	mvns	r3, r3
 800abee:	6939      	ldr	r1, [r7, #16]
 800abf0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800abf4:	4013      	ands	r3, r2
 800abf6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800abf8:	2300      	movs	r3, #0
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3720      	adds	r7, #32
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}
	...

0800ac04 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b088      	sub	sp, #32
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac14:	69fb      	ldr	r3, [r7, #28]
 800ac16:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ac18:	69fb      	ldr	r3, [r7, #28]
 800ac1a:	333c      	adds	r3, #60	@ 0x3c
 800ac1c:	3304      	adds	r3, #4
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	015a      	lsls	r2, r3, #5
 800ac26:	69bb      	ldr	r3, [r7, #24]
 800ac28:	4413      	add	r3, r2
 800ac2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac2e:	689b      	ldr	r3, [r3, #8]
 800ac30:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	799b      	ldrb	r3, [r3, #6]
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d17b      	bne.n	800ad32 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	f003 0308 	and.w	r3, r3, #8
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d015      	beq.n	800ac70 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	4a61      	ldr	r2, [pc, #388]	@ (800adcc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800ac48:	4293      	cmp	r3, r2
 800ac4a:	f240 80b9 	bls.w	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	f000 80b3 	beq.w	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	015a      	lsls	r2, r3, #5
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	4413      	add	r3, r2
 800ac62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac66:	461a      	mov	r2, r3
 800ac68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac6c:	6093      	str	r3, [r2, #8]
 800ac6e:	e0a7      	b.n	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	f003 0320 	and.w	r3, r3, #32
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d009      	beq.n	800ac8e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	015a      	lsls	r2, r3, #5
 800ac7e:	69bb      	ldr	r3, [r7, #24]
 800ac80:	4413      	add	r3, r2
 800ac82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac86:	461a      	mov	r2, r3
 800ac88:	2320      	movs	r3, #32
 800ac8a:	6093      	str	r3, [r2, #8]
 800ac8c:	e098      	b.n	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f040 8093 	bne.w	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	4a4b      	ldr	r2, [pc, #300]	@ (800adcc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800ac9e:	4293      	cmp	r3, r2
 800aca0:	d90f      	bls.n	800acc2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d00a      	beq.n	800acc2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	015a      	lsls	r2, r3, #5
 800acb0:	69bb      	ldr	r3, [r7, #24]
 800acb2:	4413      	add	r3, r2
 800acb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acb8:	461a      	mov	r2, r3
 800acba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800acbe:	6093      	str	r3, [r2, #8]
 800acc0:	e07e      	b.n	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800acc2:	683a      	ldr	r2, [r7, #0]
 800acc4:	4613      	mov	r3, r2
 800acc6:	00db      	lsls	r3, r3, #3
 800acc8:	4413      	add	r3, r2
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800acd0:	687a      	ldr	r2, [r7, #4]
 800acd2:	4413      	add	r3, r2
 800acd4:	3304      	adds	r3, #4
 800acd6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	6a1a      	ldr	r2, [r3, #32]
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	0159      	lsls	r1, r3, #5
 800ace0:	69bb      	ldr	r3, [r7, #24]
 800ace2:	440b      	add	r3, r1
 800ace4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ace8:	691b      	ldr	r3, [r3, #16]
 800acea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acee:	1ad2      	subs	r2, r2, r3
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d114      	bne.n	800ad24 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	691b      	ldr	r3, [r3, #16]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d109      	bne.n	800ad16 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6818      	ldr	r0, [r3, #0]
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ad0c:	461a      	mov	r2, r3
 800ad0e:	2101      	movs	r1, #1
 800ad10:	f00a faf8 	bl	8015304 <USB_EP0_OutStart>
 800ad14:	e006      	b.n	800ad24 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	68da      	ldr	r2, [r3, #12]
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	695b      	ldr	r3, [r3, #20]
 800ad1e:	441a      	add	r2, r3
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	4619      	mov	r1, r3
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f7ff fe36 	bl	800a99c <HAL_PCD_DataOutStageCallback>
 800ad30:	e046      	b.n	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	4a26      	ldr	r2, [pc, #152]	@ (800add0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d124      	bne.n	800ad84 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d00a      	beq.n	800ad5a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	015a      	lsls	r2, r3, #5
 800ad48:	69bb      	ldr	r3, [r7, #24]
 800ad4a:	4413      	add	r3, r2
 800ad4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad50:	461a      	mov	r2, r3
 800ad52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad56:	6093      	str	r3, [r2, #8]
 800ad58:	e032      	b.n	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	f003 0320 	and.w	r3, r3, #32
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d008      	beq.n	800ad76 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	015a      	lsls	r2, r3, #5
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	4413      	add	r3, r2
 800ad6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad70:	461a      	mov	r2, r3
 800ad72:	2320      	movs	r3, #32
 800ad74:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	b2db      	uxtb	r3, r3
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f7ff fe0d 	bl	800a99c <HAL_PCD_DataOutStageCallback>
 800ad82:	e01d      	b.n	800adc0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d114      	bne.n	800adb4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800ad8a:	6879      	ldr	r1, [r7, #4]
 800ad8c:	683a      	ldr	r2, [r7, #0]
 800ad8e:	4613      	mov	r3, r2
 800ad90:	00db      	lsls	r3, r3, #3
 800ad92:	4413      	add	r3, r2
 800ad94:	009b      	lsls	r3, r3, #2
 800ad96:	440b      	add	r3, r1
 800ad98:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d108      	bne.n	800adb4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6818      	ldr	r0, [r3, #0]
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800adac:	461a      	mov	r2, r3
 800adae:	2100      	movs	r1, #0
 800adb0:	f00a faa8 	bl	8015304 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	b2db      	uxtb	r3, r3
 800adb8:	4619      	mov	r1, r3
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f7ff fdee 	bl	800a99c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800adc0:	2300      	movs	r3, #0
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3720      	adds	r7, #32
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	4f54300a 	.word	0x4f54300a
 800add0:	4f54310a 	.word	0x4f54310a

0800add4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b086      	sub	sp, #24
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	333c      	adds	r3, #60	@ 0x3c
 800adec:	3304      	adds	r3, #4
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	015a      	lsls	r2, r3, #5
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	4413      	add	r3, r2
 800adfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	4a15      	ldr	r2, [pc, #84]	@ (800ae5c <PCD_EP_OutSetupPacket_int+0x88>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d90e      	bls.n	800ae28 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d009      	beq.n	800ae28 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	015a      	lsls	r2, r3, #5
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	4413      	add	r3, r2
 800ae1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae20:	461a      	mov	r2, r3
 800ae22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae26:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f7ff fdcf 	bl	800a9cc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	4a0a      	ldr	r2, [pc, #40]	@ (800ae5c <PCD_EP_OutSetupPacket_int+0x88>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d90c      	bls.n	800ae50 <PCD_EP_OutSetupPacket_int+0x7c>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	799b      	ldrb	r3, [r3, #6]
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d108      	bne.n	800ae50 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6818      	ldr	r0, [r3, #0]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ae48:	461a      	mov	r2, r3
 800ae4a:	2101      	movs	r1, #1
 800ae4c:	f00a fa5a 	bl	8015304 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800ae50:	2300      	movs	r3, #0
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3718      	adds	r7, #24
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	bf00      	nop
 800ae5c:	4f54300a 	.word	0x4f54300a

0800ae60 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2201      	movs	r2, #1
 800ae72:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	699b      	ldr	r3, [r3, #24]
 800ae82:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ae8e:	4b05      	ldr	r3, [pc, #20]	@ (800aea4 <HAL_PCDEx_ActivateLPM+0x44>)
 800ae90:	4313      	orrs	r3, r2
 800ae92:	68fa      	ldr	r2, [r7, #12]
 800ae94:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800ae96:	2300      	movs	r3, #0
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3714      	adds	r7, #20
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr
 800aea4:	10000003 	.word	0x10000003

0800aea8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b083      	sub	sp, #12
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800aeb4:	bf00      	nop
 800aeb6:	370c      	adds	r7, #12
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebe:	4770      	bx	lr

0800aec0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b084      	sub	sp, #16
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800aec8:	4b19      	ldr	r3, [pc, #100]	@ (800af30 <HAL_PWREx_ConfigSupply+0x70>)
 800aeca:	68db      	ldr	r3, [r3, #12]
 800aecc:	f003 0304 	and.w	r3, r3, #4
 800aed0:	2b04      	cmp	r3, #4
 800aed2:	d00a      	beq.n	800aeea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800aed4:	4b16      	ldr	r3, [pc, #88]	@ (800af30 <HAL_PWREx_ConfigSupply+0x70>)
 800aed6:	68db      	ldr	r3, [r3, #12]
 800aed8:	f003 0307 	and.w	r3, r3, #7
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	429a      	cmp	r2, r3
 800aee0:	d001      	beq.n	800aee6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	e01f      	b.n	800af26 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800aee6:	2300      	movs	r3, #0
 800aee8:	e01d      	b.n	800af26 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800aeea:	4b11      	ldr	r3, [pc, #68]	@ (800af30 <HAL_PWREx_ConfigSupply+0x70>)
 800aeec:	68db      	ldr	r3, [r3, #12]
 800aeee:	f023 0207 	bic.w	r2, r3, #7
 800aef2:	490f      	ldr	r1, [pc, #60]	@ (800af30 <HAL_PWREx_ConfigSupply+0x70>)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	4313      	orrs	r3, r2
 800aef8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800aefa:	f7f7 fea9 	bl	8002c50 <HAL_GetTick>
 800aefe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800af00:	e009      	b.n	800af16 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800af02:	f7f7 fea5 	bl	8002c50 <HAL_GetTick>
 800af06:	4602      	mov	r2, r0
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	1ad3      	subs	r3, r2, r3
 800af0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af10:	d901      	bls.n	800af16 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800af12:	2301      	movs	r3, #1
 800af14:	e007      	b.n	800af26 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800af16:	4b06      	ldr	r3, [pc, #24]	@ (800af30 <HAL_PWREx_ConfigSupply+0x70>)
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800af1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af22:	d1ee      	bne.n	800af02 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800af24:	2300      	movs	r3, #0
}
 800af26:	4618      	mov	r0, r3
 800af28:	3710      	adds	r7, #16
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
 800af2e:	bf00      	nop
 800af30:	58024800 	.word	0x58024800

0800af34 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800af34:	b480      	push	{r7}
 800af36:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800af38:	4b05      	ldr	r3, [pc, #20]	@ (800af50 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800af3a:	68db      	ldr	r3, [r3, #12]
 800af3c:	4a04      	ldr	r2, [pc, #16]	@ (800af50 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800af3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800af42:	60d3      	str	r3, [r2, #12]
}
 800af44:	bf00      	nop
 800af46:	46bd      	mov	sp, r7
 800af48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4c:	4770      	bx	lr
 800af4e:	bf00      	nop
 800af50:	58024800 	.word	0x58024800

0800af54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b08c      	sub	sp, #48	@ 0x30
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d102      	bne.n	800af68 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800af62:	2301      	movs	r3, #1
 800af64:	f000 bc48 	b.w	800b7f8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f003 0301 	and.w	r3, r3, #1
 800af70:	2b00      	cmp	r3, #0
 800af72:	f000 8088 	beq.w	800b086 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800af76:	4b99      	ldr	r3, [pc, #612]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800af78:	691b      	ldr	r3, [r3, #16]
 800af7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800af7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800af80:	4b96      	ldr	r3, [pc, #600]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800af82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af84:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800af86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af88:	2b10      	cmp	r3, #16
 800af8a:	d007      	beq.n	800af9c <HAL_RCC_OscConfig+0x48>
 800af8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af8e:	2b18      	cmp	r3, #24
 800af90:	d111      	bne.n	800afb6 <HAL_RCC_OscConfig+0x62>
 800af92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af94:	f003 0303 	and.w	r3, r3, #3
 800af98:	2b02      	cmp	r3, #2
 800af9a:	d10c      	bne.n	800afb6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af9c:	4b8f      	ldr	r3, [pc, #572]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d06d      	beq.n	800b084 <HAL_RCC_OscConfig+0x130>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d169      	bne.n	800b084 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800afb0:	2301      	movs	r3, #1
 800afb2:	f000 bc21 	b.w	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800afbe:	d106      	bne.n	800afce <HAL_RCC_OscConfig+0x7a>
 800afc0:	4b86      	ldr	r3, [pc, #536]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	4a85      	ldr	r2, [pc, #532]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800afc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800afca:	6013      	str	r3, [r2, #0]
 800afcc:	e02e      	b.n	800b02c <HAL_RCC_OscConfig+0xd8>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d10c      	bne.n	800aff0 <HAL_RCC_OscConfig+0x9c>
 800afd6:	4b81      	ldr	r3, [pc, #516]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4a80      	ldr	r2, [pc, #512]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800afdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800afe0:	6013      	str	r3, [r2, #0]
 800afe2:	4b7e      	ldr	r3, [pc, #504]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a7d      	ldr	r2, [pc, #500]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800afe8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800afec:	6013      	str	r3, [r2, #0]
 800afee:	e01d      	b.n	800b02c <HAL_RCC_OscConfig+0xd8>
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aff8:	d10c      	bne.n	800b014 <HAL_RCC_OscConfig+0xc0>
 800affa:	4b78      	ldr	r3, [pc, #480]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4a77      	ldr	r2, [pc, #476]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b004:	6013      	str	r3, [r2, #0]
 800b006:	4b75      	ldr	r3, [pc, #468]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4a74      	ldr	r2, [pc, #464]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b00c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b010:	6013      	str	r3, [r2, #0]
 800b012:	e00b      	b.n	800b02c <HAL_RCC_OscConfig+0xd8>
 800b014:	4b71      	ldr	r3, [pc, #452]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	4a70      	ldr	r2, [pc, #448]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b01a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b01e:	6013      	str	r3, [r2, #0]
 800b020:	4b6e      	ldr	r3, [pc, #440]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	4a6d      	ldr	r2, [pc, #436]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b02a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d013      	beq.n	800b05c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b034:	f7f7 fe0c 	bl	8002c50 <HAL_GetTick>
 800b038:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b03a:	e008      	b.n	800b04e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b03c:	f7f7 fe08 	bl	8002c50 <HAL_GetTick>
 800b040:	4602      	mov	r2, r0
 800b042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b044:	1ad3      	subs	r3, r2, r3
 800b046:	2b64      	cmp	r3, #100	@ 0x64
 800b048:	d901      	bls.n	800b04e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b04a:	2303      	movs	r3, #3
 800b04c:	e3d4      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b04e:	4b63      	ldr	r3, [pc, #396]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b056:	2b00      	cmp	r3, #0
 800b058:	d0f0      	beq.n	800b03c <HAL_RCC_OscConfig+0xe8>
 800b05a:	e014      	b.n	800b086 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b05c:	f7f7 fdf8 	bl	8002c50 <HAL_GetTick>
 800b060:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b062:	e008      	b.n	800b076 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b064:	f7f7 fdf4 	bl	8002c50 <HAL_GetTick>
 800b068:	4602      	mov	r2, r0
 800b06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b06c:	1ad3      	subs	r3, r2, r3
 800b06e:	2b64      	cmp	r3, #100	@ 0x64
 800b070:	d901      	bls.n	800b076 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b072:	2303      	movs	r3, #3
 800b074:	e3c0      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b076:	4b59      	ldr	r3, [pc, #356]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d1f0      	bne.n	800b064 <HAL_RCC_OscConfig+0x110>
 800b082:	e000      	b.n	800b086 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f003 0302 	and.w	r3, r3, #2
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f000 80ca 	beq.w	800b228 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b094:	4b51      	ldr	r3, [pc, #324]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b096:	691b      	ldr	r3, [r3, #16]
 800b098:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b09c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b09e:	4b4f      	ldr	r3, [pc, #316]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b0a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0a2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b0a4:	6a3b      	ldr	r3, [r7, #32]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d007      	beq.n	800b0ba <HAL_RCC_OscConfig+0x166>
 800b0aa:	6a3b      	ldr	r3, [r7, #32]
 800b0ac:	2b18      	cmp	r3, #24
 800b0ae:	d156      	bne.n	800b15e <HAL_RCC_OscConfig+0x20a>
 800b0b0:	69fb      	ldr	r3, [r7, #28]
 800b0b2:	f003 0303 	and.w	r3, r3, #3
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d151      	bne.n	800b15e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b0ba:	4b48      	ldr	r3, [pc, #288]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f003 0304 	and.w	r3, r3, #4
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d005      	beq.n	800b0d2 <HAL_RCC_OscConfig+0x17e>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	68db      	ldr	r3, [r3, #12]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d101      	bne.n	800b0d2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	e392      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b0d2:	4b42      	ldr	r3, [pc, #264]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f023 0219 	bic.w	r2, r3, #25
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	493f      	ldr	r1, [pc, #252]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b0e0:	4313      	orrs	r3, r2
 800b0e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0e4:	f7f7 fdb4 	bl	8002c50 <HAL_GetTick>
 800b0e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b0ea:	e008      	b.n	800b0fe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b0ec:	f7f7 fdb0 	bl	8002c50 <HAL_GetTick>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f4:	1ad3      	subs	r3, r2, r3
 800b0f6:	2b02      	cmp	r3, #2
 800b0f8:	d901      	bls.n	800b0fe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b0fa:	2303      	movs	r3, #3
 800b0fc:	e37c      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b0fe:	4b37      	ldr	r3, [pc, #220]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 0304 	and.w	r3, r3, #4
 800b106:	2b00      	cmp	r3, #0
 800b108:	d0f0      	beq.n	800b0ec <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b10a:	f7f7 fdd1 	bl	8002cb0 <HAL_GetREVID>
 800b10e:	4603      	mov	r3, r0
 800b110:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b114:	4293      	cmp	r3, r2
 800b116:	d817      	bhi.n	800b148 <HAL_RCC_OscConfig+0x1f4>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	691b      	ldr	r3, [r3, #16]
 800b11c:	2b40      	cmp	r3, #64	@ 0x40
 800b11e:	d108      	bne.n	800b132 <HAL_RCC_OscConfig+0x1de>
 800b120:	4b2e      	ldr	r3, [pc, #184]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b128:	4a2c      	ldr	r2, [pc, #176]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b12a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b12e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b130:	e07a      	b.n	800b228 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b132:	4b2a      	ldr	r3, [pc, #168]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	691b      	ldr	r3, [r3, #16]
 800b13e:	031b      	lsls	r3, r3, #12
 800b140:	4926      	ldr	r1, [pc, #152]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b142:	4313      	orrs	r3, r2
 800b144:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b146:	e06f      	b.n	800b228 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b148:	4b24      	ldr	r3, [pc, #144]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b14a:	685b      	ldr	r3, [r3, #4]
 800b14c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	691b      	ldr	r3, [r3, #16]
 800b154:	061b      	lsls	r3, r3, #24
 800b156:	4921      	ldr	r1, [pc, #132]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b158:	4313      	orrs	r3, r2
 800b15a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b15c:	e064      	b.n	800b228 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	68db      	ldr	r3, [r3, #12]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d047      	beq.n	800b1f6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b166:	4b1d      	ldr	r3, [pc, #116]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f023 0219 	bic.w	r2, r3, #25
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	68db      	ldr	r3, [r3, #12]
 800b172:	491a      	ldr	r1, [pc, #104]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b174:	4313      	orrs	r3, r2
 800b176:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b178:	f7f7 fd6a 	bl	8002c50 <HAL_GetTick>
 800b17c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b17e:	e008      	b.n	800b192 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b180:	f7f7 fd66 	bl	8002c50 <HAL_GetTick>
 800b184:	4602      	mov	r2, r0
 800b186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b188:	1ad3      	subs	r3, r2, r3
 800b18a:	2b02      	cmp	r3, #2
 800b18c:	d901      	bls.n	800b192 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800b18e:	2303      	movs	r3, #3
 800b190:	e332      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b192:	4b12      	ldr	r3, [pc, #72]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f003 0304 	and.w	r3, r3, #4
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d0f0      	beq.n	800b180 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b19e:	f7f7 fd87 	bl	8002cb0 <HAL_GetREVID>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d819      	bhi.n	800b1e0 <HAL_RCC_OscConfig+0x28c>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	2b40      	cmp	r3, #64	@ 0x40
 800b1b2:	d108      	bne.n	800b1c6 <HAL_RCC_OscConfig+0x272>
 800b1b4:	4b09      	ldr	r3, [pc, #36]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b1bc:	4a07      	ldr	r2, [pc, #28]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b1be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b1c2:	6053      	str	r3, [r2, #4]
 800b1c4:	e030      	b.n	800b228 <HAL_RCC_OscConfig+0x2d4>
 800b1c6:	4b05      	ldr	r3, [pc, #20]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	691b      	ldr	r3, [r3, #16]
 800b1d2:	031b      	lsls	r3, r3, #12
 800b1d4:	4901      	ldr	r1, [pc, #4]	@ (800b1dc <HAL_RCC_OscConfig+0x288>)
 800b1d6:	4313      	orrs	r3, r2
 800b1d8:	604b      	str	r3, [r1, #4]
 800b1da:	e025      	b.n	800b228 <HAL_RCC_OscConfig+0x2d4>
 800b1dc:	58024400 	.word	0x58024400
 800b1e0:	4b9a      	ldr	r3, [pc, #616]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	691b      	ldr	r3, [r3, #16]
 800b1ec:	061b      	lsls	r3, r3, #24
 800b1ee:	4997      	ldr	r1, [pc, #604]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b1f0:	4313      	orrs	r3, r2
 800b1f2:	604b      	str	r3, [r1, #4]
 800b1f4:	e018      	b.n	800b228 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b1f6:	4b95      	ldr	r3, [pc, #596]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	4a94      	ldr	r2, [pc, #592]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b1fc:	f023 0301 	bic.w	r3, r3, #1
 800b200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b202:	f7f7 fd25 	bl	8002c50 <HAL_GetTick>
 800b206:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b208:	e008      	b.n	800b21c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b20a:	f7f7 fd21 	bl	8002c50 <HAL_GetTick>
 800b20e:	4602      	mov	r2, r0
 800b210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b212:	1ad3      	subs	r3, r2, r3
 800b214:	2b02      	cmp	r3, #2
 800b216:	d901      	bls.n	800b21c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800b218:	2303      	movs	r3, #3
 800b21a:	e2ed      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b21c:	4b8b      	ldr	r3, [pc, #556]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f003 0304 	and.w	r3, r3, #4
 800b224:	2b00      	cmp	r3, #0
 800b226:	d1f0      	bne.n	800b20a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f003 0310 	and.w	r3, r3, #16
 800b230:	2b00      	cmp	r3, #0
 800b232:	f000 80a9 	beq.w	800b388 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b236:	4b85      	ldr	r3, [pc, #532]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b238:	691b      	ldr	r3, [r3, #16]
 800b23a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b23e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b240:	4b82      	ldr	r3, [pc, #520]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b244:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	2b08      	cmp	r3, #8
 800b24a:	d007      	beq.n	800b25c <HAL_RCC_OscConfig+0x308>
 800b24c:	69bb      	ldr	r3, [r7, #24]
 800b24e:	2b18      	cmp	r3, #24
 800b250:	d13a      	bne.n	800b2c8 <HAL_RCC_OscConfig+0x374>
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	f003 0303 	and.w	r3, r3, #3
 800b258:	2b01      	cmp	r3, #1
 800b25a:	d135      	bne.n	800b2c8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b25c:	4b7b      	ldr	r3, [pc, #492]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b264:	2b00      	cmp	r3, #0
 800b266:	d005      	beq.n	800b274 <HAL_RCC_OscConfig+0x320>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	69db      	ldr	r3, [r3, #28]
 800b26c:	2b80      	cmp	r3, #128	@ 0x80
 800b26e:	d001      	beq.n	800b274 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800b270:	2301      	movs	r3, #1
 800b272:	e2c1      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b274:	f7f7 fd1c 	bl	8002cb0 <HAL_GetREVID>
 800b278:	4603      	mov	r3, r0
 800b27a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b27e:	4293      	cmp	r3, r2
 800b280:	d817      	bhi.n	800b2b2 <HAL_RCC_OscConfig+0x35e>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6a1b      	ldr	r3, [r3, #32]
 800b286:	2b20      	cmp	r3, #32
 800b288:	d108      	bne.n	800b29c <HAL_RCC_OscConfig+0x348>
 800b28a:	4b70      	ldr	r3, [pc, #448]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b292:	4a6e      	ldr	r2, [pc, #440]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b294:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b298:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b29a:	e075      	b.n	800b388 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b29c:	4b6b      	ldr	r3, [pc, #428]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6a1b      	ldr	r3, [r3, #32]
 800b2a8:	069b      	lsls	r3, r3, #26
 800b2aa:	4968      	ldr	r1, [pc, #416]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b2b0:	e06a      	b.n	800b388 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b2b2:	4b66      	ldr	r3, [pc, #408]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b2b4:	68db      	ldr	r3, [r3, #12]
 800b2b6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6a1b      	ldr	r3, [r3, #32]
 800b2be:	061b      	lsls	r3, r3, #24
 800b2c0:	4962      	ldr	r1, [pc, #392]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b2c6:	e05f      	b.n	800b388 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	69db      	ldr	r3, [r3, #28]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d042      	beq.n	800b356 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b2d0:	4b5e      	ldr	r3, [pc, #376]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	4a5d      	ldr	r2, [pc, #372]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b2d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2dc:	f7f7 fcb8 	bl	8002c50 <HAL_GetTick>
 800b2e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b2e2:	e008      	b.n	800b2f6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b2e4:	f7f7 fcb4 	bl	8002c50 <HAL_GetTick>
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ec:	1ad3      	subs	r3, r2, r3
 800b2ee:	2b02      	cmp	r3, #2
 800b2f0:	d901      	bls.n	800b2f6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800b2f2:	2303      	movs	r3, #3
 800b2f4:	e280      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b2f6:	4b55      	ldr	r3, [pc, #340]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d0f0      	beq.n	800b2e4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b302:	f7f7 fcd5 	bl	8002cb0 <HAL_GetREVID>
 800b306:	4603      	mov	r3, r0
 800b308:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d817      	bhi.n	800b340 <HAL_RCC_OscConfig+0x3ec>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6a1b      	ldr	r3, [r3, #32]
 800b314:	2b20      	cmp	r3, #32
 800b316:	d108      	bne.n	800b32a <HAL_RCC_OscConfig+0x3d6>
 800b318:	4b4c      	ldr	r3, [pc, #304]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b320:	4a4a      	ldr	r2, [pc, #296]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b322:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b326:	6053      	str	r3, [r2, #4]
 800b328:	e02e      	b.n	800b388 <HAL_RCC_OscConfig+0x434>
 800b32a:	4b48      	ldr	r3, [pc, #288]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b32c:	685b      	ldr	r3, [r3, #4]
 800b32e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	069b      	lsls	r3, r3, #26
 800b338:	4944      	ldr	r1, [pc, #272]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b33a:	4313      	orrs	r3, r2
 800b33c:	604b      	str	r3, [r1, #4]
 800b33e:	e023      	b.n	800b388 <HAL_RCC_OscConfig+0x434>
 800b340:	4b42      	ldr	r3, [pc, #264]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b342:	68db      	ldr	r3, [r3, #12]
 800b344:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6a1b      	ldr	r3, [r3, #32]
 800b34c:	061b      	lsls	r3, r3, #24
 800b34e:	493f      	ldr	r1, [pc, #252]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b350:	4313      	orrs	r3, r2
 800b352:	60cb      	str	r3, [r1, #12]
 800b354:	e018      	b.n	800b388 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b356:	4b3d      	ldr	r3, [pc, #244]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	4a3c      	ldr	r2, [pc, #240]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b35c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b362:	f7f7 fc75 	bl	8002c50 <HAL_GetTick>
 800b366:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b368:	e008      	b.n	800b37c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b36a:	f7f7 fc71 	bl	8002c50 <HAL_GetTick>
 800b36e:	4602      	mov	r2, r0
 800b370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b372:	1ad3      	subs	r3, r2, r3
 800b374:	2b02      	cmp	r3, #2
 800b376:	d901      	bls.n	800b37c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b378:	2303      	movs	r3, #3
 800b37a:	e23d      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b37c:	4b33      	ldr	r3, [pc, #204]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b384:	2b00      	cmp	r3, #0
 800b386:	d1f0      	bne.n	800b36a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f003 0308 	and.w	r3, r3, #8
 800b390:	2b00      	cmp	r3, #0
 800b392:	d036      	beq.n	800b402 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	695b      	ldr	r3, [r3, #20]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d019      	beq.n	800b3d0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b39c:	4b2b      	ldr	r3, [pc, #172]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b39e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3a0:	4a2a      	ldr	r2, [pc, #168]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b3a2:	f043 0301 	orr.w	r3, r3, #1
 800b3a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3a8:	f7f7 fc52 	bl	8002c50 <HAL_GetTick>
 800b3ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b3ae:	e008      	b.n	800b3c2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b3b0:	f7f7 fc4e 	bl	8002c50 <HAL_GetTick>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3b8:	1ad3      	subs	r3, r2, r3
 800b3ba:	2b02      	cmp	r3, #2
 800b3bc:	d901      	bls.n	800b3c2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800b3be:	2303      	movs	r3, #3
 800b3c0:	e21a      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b3c2:	4b22      	ldr	r3, [pc, #136]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b3c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3c6:	f003 0302 	and.w	r3, r3, #2
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d0f0      	beq.n	800b3b0 <HAL_RCC_OscConfig+0x45c>
 800b3ce:	e018      	b.n	800b402 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b3d0:	4b1e      	ldr	r3, [pc, #120]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b3d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3d4:	4a1d      	ldr	r2, [pc, #116]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b3d6:	f023 0301 	bic.w	r3, r3, #1
 800b3da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3dc:	f7f7 fc38 	bl	8002c50 <HAL_GetTick>
 800b3e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b3e2:	e008      	b.n	800b3f6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b3e4:	f7f7 fc34 	bl	8002c50 <HAL_GetTick>
 800b3e8:	4602      	mov	r2, r0
 800b3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ec:	1ad3      	subs	r3, r2, r3
 800b3ee:	2b02      	cmp	r3, #2
 800b3f0:	d901      	bls.n	800b3f6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800b3f2:	2303      	movs	r3, #3
 800b3f4:	e200      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b3f6:	4b15      	ldr	r3, [pc, #84]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b3f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3fa:	f003 0302 	and.w	r3, r3, #2
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d1f0      	bne.n	800b3e4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f003 0320 	and.w	r3, r3, #32
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d039      	beq.n	800b482 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	699b      	ldr	r3, [r3, #24]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d01c      	beq.n	800b450 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b416:	4b0d      	ldr	r3, [pc, #52]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	4a0c      	ldr	r2, [pc, #48]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b41c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b420:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b422:	f7f7 fc15 	bl	8002c50 <HAL_GetTick>
 800b426:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b428:	e008      	b.n	800b43c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b42a:	f7f7 fc11 	bl	8002c50 <HAL_GetTick>
 800b42e:	4602      	mov	r2, r0
 800b430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b432:	1ad3      	subs	r3, r2, r3
 800b434:	2b02      	cmp	r3, #2
 800b436:	d901      	bls.n	800b43c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800b438:	2303      	movs	r3, #3
 800b43a:	e1dd      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b43c:	4b03      	ldr	r3, [pc, #12]	@ (800b44c <HAL_RCC_OscConfig+0x4f8>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b444:	2b00      	cmp	r3, #0
 800b446:	d0f0      	beq.n	800b42a <HAL_RCC_OscConfig+0x4d6>
 800b448:	e01b      	b.n	800b482 <HAL_RCC_OscConfig+0x52e>
 800b44a:	bf00      	nop
 800b44c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b450:	4b9b      	ldr	r3, [pc, #620]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a9a      	ldr	r2, [pc, #616]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b456:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b45a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b45c:	f7f7 fbf8 	bl	8002c50 <HAL_GetTick>
 800b460:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b462:	e008      	b.n	800b476 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b464:	f7f7 fbf4 	bl	8002c50 <HAL_GetTick>
 800b468:	4602      	mov	r2, r0
 800b46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b46c:	1ad3      	subs	r3, r2, r3
 800b46e:	2b02      	cmp	r3, #2
 800b470:	d901      	bls.n	800b476 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800b472:	2303      	movs	r3, #3
 800b474:	e1c0      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b476:	4b92      	ldr	r3, [pc, #584]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d1f0      	bne.n	800b464 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f003 0304 	and.w	r3, r3, #4
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	f000 8081 	beq.w	800b592 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b490:	4b8c      	ldr	r3, [pc, #560]	@ (800b6c4 <HAL_RCC_OscConfig+0x770>)
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4a8b      	ldr	r2, [pc, #556]	@ (800b6c4 <HAL_RCC_OscConfig+0x770>)
 800b496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b49a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b49c:	f7f7 fbd8 	bl	8002c50 <HAL_GetTick>
 800b4a0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b4a2:	e008      	b.n	800b4b6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b4a4:	f7f7 fbd4 	bl	8002c50 <HAL_GetTick>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ac:	1ad3      	subs	r3, r2, r3
 800b4ae:	2b64      	cmp	r3, #100	@ 0x64
 800b4b0:	d901      	bls.n	800b4b6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800b4b2:	2303      	movs	r3, #3
 800b4b4:	e1a0      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b4b6:	4b83      	ldr	r3, [pc, #524]	@ (800b6c4 <HAL_RCC_OscConfig+0x770>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d0f0      	beq.n	800b4a4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	689b      	ldr	r3, [r3, #8]
 800b4c6:	2b01      	cmp	r3, #1
 800b4c8:	d106      	bne.n	800b4d8 <HAL_RCC_OscConfig+0x584>
 800b4ca:	4b7d      	ldr	r3, [pc, #500]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b4cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4ce:	4a7c      	ldr	r2, [pc, #496]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b4d0:	f043 0301 	orr.w	r3, r3, #1
 800b4d4:	6713      	str	r3, [r2, #112]	@ 0x70
 800b4d6:	e02d      	b.n	800b534 <HAL_RCC_OscConfig+0x5e0>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d10c      	bne.n	800b4fa <HAL_RCC_OscConfig+0x5a6>
 800b4e0:	4b77      	ldr	r3, [pc, #476]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b4e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4e4:	4a76      	ldr	r2, [pc, #472]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b4e6:	f023 0301 	bic.w	r3, r3, #1
 800b4ea:	6713      	str	r3, [r2, #112]	@ 0x70
 800b4ec:	4b74      	ldr	r3, [pc, #464]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b4ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4f0:	4a73      	ldr	r2, [pc, #460]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b4f2:	f023 0304 	bic.w	r3, r3, #4
 800b4f6:	6713      	str	r3, [r2, #112]	@ 0x70
 800b4f8:	e01c      	b.n	800b534 <HAL_RCC_OscConfig+0x5e0>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	689b      	ldr	r3, [r3, #8]
 800b4fe:	2b05      	cmp	r3, #5
 800b500:	d10c      	bne.n	800b51c <HAL_RCC_OscConfig+0x5c8>
 800b502:	4b6f      	ldr	r3, [pc, #444]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b506:	4a6e      	ldr	r2, [pc, #440]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b508:	f043 0304 	orr.w	r3, r3, #4
 800b50c:	6713      	str	r3, [r2, #112]	@ 0x70
 800b50e:	4b6c      	ldr	r3, [pc, #432]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b512:	4a6b      	ldr	r2, [pc, #428]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b514:	f043 0301 	orr.w	r3, r3, #1
 800b518:	6713      	str	r3, [r2, #112]	@ 0x70
 800b51a:	e00b      	b.n	800b534 <HAL_RCC_OscConfig+0x5e0>
 800b51c:	4b68      	ldr	r3, [pc, #416]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b51e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b520:	4a67      	ldr	r2, [pc, #412]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b522:	f023 0301 	bic.w	r3, r3, #1
 800b526:	6713      	str	r3, [r2, #112]	@ 0x70
 800b528:	4b65      	ldr	r3, [pc, #404]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b52a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b52c:	4a64      	ldr	r2, [pc, #400]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b52e:	f023 0304 	bic.w	r3, r3, #4
 800b532:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	689b      	ldr	r3, [r3, #8]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d015      	beq.n	800b568 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b53c:	f7f7 fb88 	bl	8002c50 <HAL_GetTick>
 800b540:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b542:	e00a      	b.n	800b55a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b544:	f7f7 fb84 	bl	8002c50 <HAL_GetTick>
 800b548:	4602      	mov	r2, r0
 800b54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b54c:	1ad3      	subs	r3, r2, r3
 800b54e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b552:	4293      	cmp	r3, r2
 800b554:	d901      	bls.n	800b55a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800b556:	2303      	movs	r3, #3
 800b558:	e14e      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b55a:	4b59      	ldr	r3, [pc, #356]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b55c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b55e:	f003 0302 	and.w	r3, r3, #2
 800b562:	2b00      	cmp	r3, #0
 800b564:	d0ee      	beq.n	800b544 <HAL_RCC_OscConfig+0x5f0>
 800b566:	e014      	b.n	800b592 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b568:	f7f7 fb72 	bl	8002c50 <HAL_GetTick>
 800b56c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b56e:	e00a      	b.n	800b586 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b570:	f7f7 fb6e 	bl	8002c50 <HAL_GetTick>
 800b574:	4602      	mov	r2, r0
 800b576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b578:	1ad3      	subs	r3, r2, r3
 800b57a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b57e:	4293      	cmp	r3, r2
 800b580:	d901      	bls.n	800b586 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800b582:	2303      	movs	r3, #3
 800b584:	e138      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b586:	4b4e      	ldr	r3, [pc, #312]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b58a:	f003 0302 	and.w	r3, r3, #2
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d1ee      	bne.n	800b570 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b596:	2b00      	cmp	r3, #0
 800b598:	f000 812d 	beq.w	800b7f6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b59c:	4b48      	ldr	r3, [pc, #288]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b59e:	691b      	ldr	r3, [r3, #16]
 800b5a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b5a4:	2b18      	cmp	r3, #24
 800b5a6:	f000 80bd 	beq.w	800b724 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ae:	2b02      	cmp	r3, #2
 800b5b0:	f040 809e 	bne.w	800b6f0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b5b4:	4b42      	ldr	r3, [pc, #264]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	4a41      	ldr	r2, [pc, #260]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b5ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b5be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5c0:	f7f7 fb46 	bl	8002c50 <HAL_GetTick>
 800b5c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b5c6:	e008      	b.n	800b5da <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b5c8:	f7f7 fb42 	bl	8002c50 <HAL_GetTick>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d0:	1ad3      	subs	r3, r2, r3
 800b5d2:	2b02      	cmp	r3, #2
 800b5d4:	d901      	bls.n	800b5da <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800b5d6:	2303      	movs	r3, #3
 800b5d8:	e10e      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b5da:	4b39      	ldr	r3, [pc, #228]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d1f0      	bne.n	800b5c8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b5e6:	4b36      	ldr	r3, [pc, #216]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b5e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b5ea:	4b37      	ldr	r3, [pc, #220]	@ (800b6c8 <HAL_RCC_OscConfig+0x774>)
 800b5ec:	4013      	ands	r3, r2
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b5f6:	0112      	lsls	r2, r2, #4
 800b5f8:	430a      	orrs	r2, r1
 800b5fa:	4931      	ldr	r1, [pc, #196]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b5fc:	4313      	orrs	r3, r2
 800b5fe:	628b      	str	r3, [r1, #40]	@ 0x28
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b604:	3b01      	subs	r3, #1
 800b606:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b60e:	3b01      	subs	r3, #1
 800b610:	025b      	lsls	r3, r3, #9
 800b612:	b29b      	uxth	r3, r3
 800b614:	431a      	orrs	r2, r3
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b61a:	3b01      	subs	r3, #1
 800b61c:	041b      	lsls	r3, r3, #16
 800b61e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b622:	431a      	orrs	r2, r3
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b628:	3b01      	subs	r3, #1
 800b62a:	061b      	lsls	r3, r3, #24
 800b62c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b630:	4923      	ldr	r1, [pc, #140]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b632:	4313      	orrs	r3, r2
 800b634:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800b636:	4b22      	ldr	r3, [pc, #136]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b63a:	4a21      	ldr	r2, [pc, #132]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b63c:	f023 0301 	bic.w	r3, r3, #1
 800b640:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b642:	4b1f      	ldr	r3, [pc, #124]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b644:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b646:	4b21      	ldr	r3, [pc, #132]	@ (800b6cc <HAL_RCC_OscConfig+0x778>)
 800b648:	4013      	ands	r3, r2
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b64e:	00d2      	lsls	r2, r2, #3
 800b650:	491b      	ldr	r1, [pc, #108]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b652:	4313      	orrs	r3, r2
 800b654:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b656:	4b1a      	ldr	r3, [pc, #104]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b65a:	f023 020c 	bic.w	r2, r3, #12
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b662:	4917      	ldr	r1, [pc, #92]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b664:	4313      	orrs	r3, r2
 800b666:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b668:	4b15      	ldr	r3, [pc, #84]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b66a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b66c:	f023 0202 	bic.w	r2, r3, #2
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b674:	4912      	ldr	r1, [pc, #72]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b676:	4313      	orrs	r3, r2
 800b678:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b67a:	4b11      	ldr	r3, [pc, #68]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b67c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b67e:	4a10      	ldr	r2, [pc, #64]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b684:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b686:	4b0e      	ldr	r3, [pc, #56]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b68a:	4a0d      	ldr	r2, [pc, #52]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b68c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b690:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b692:	4b0b      	ldr	r3, [pc, #44]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b696:	4a0a      	ldr	r2, [pc, #40]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b698:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b69c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800b69e:	4b08      	ldr	r3, [pc, #32]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b6a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6a2:	4a07      	ldr	r2, [pc, #28]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b6a4:	f043 0301 	orr.w	r3, r3, #1
 800b6a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b6aa:	4b05      	ldr	r3, [pc, #20]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	4a04      	ldr	r2, [pc, #16]	@ (800b6c0 <HAL_RCC_OscConfig+0x76c>)
 800b6b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b6b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6b6:	f7f7 facb 	bl	8002c50 <HAL_GetTick>
 800b6ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b6bc:	e011      	b.n	800b6e2 <HAL_RCC_OscConfig+0x78e>
 800b6be:	bf00      	nop
 800b6c0:	58024400 	.word	0x58024400
 800b6c4:	58024800 	.word	0x58024800
 800b6c8:	fffffc0c 	.word	0xfffffc0c
 800b6cc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b6d0:	f7f7 fabe 	bl	8002c50 <HAL_GetTick>
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6d8:	1ad3      	subs	r3, r2, r3
 800b6da:	2b02      	cmp	r3, #2
 800b6dc:	d901      	bls.n	800b6e2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800b6de:	2303      	movs	r3, #3
 800b6e0:	e08a      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b6e2:	4b47      	ldr	r3, [pc, #284]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d0f0      	beq.n	800b6d0 <HAL_RCC_OscConfig+0x77c>
 800b6ee:	e082      	b.n	800b7f6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b6f0:	4b43      	ldr	r3, [pc, #268]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4a42      	ldr	r2, [pc, #264]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b6f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b6fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6fc:	f7f7 faa8 	bl	8002c50 <HAL_GetTick>
 800b700:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b702:	e008      	b.n	800b716 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b704:	f7f7 faa4 	bl	8002c50 <HAL_GetTick>
 800b708:	4602      	mov	r2, r0
 800b70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b70c:	1ad3      	subs	r3, r2, r3
 800b70e:	2b02      	cmp	r3, #2
 800b710:	d901      	bls.n	800b716 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800b712:	2303      	movs	r3, #3
 800b714:	e070      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b716:	4b3a      	ldr	r3, [pc, #232]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d1f0      	bne.n	800b704 <HAL_RCC_OscConfig+0x7b0>
 800b722:	e068      	b.n	800b7f6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800b724:	4b36      	ldr	r3, [pc, #216]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b728:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800b72a:	4b35      	ldr	r3, [pc, #212]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b72c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b72e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b734:	2b01      	cmp	r3, #1
 800b736:	d031      	beq.n	800b79c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b738:	693b      	ldr	r3, [r7, #16]
 800b73a:	f003 0203 	and.w	r2, r3, #3
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b742:	429a      	cmp	r2, r3
 800b744:	d12a      	bne.n	800b79c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	091b      	lsrs	r3, r3, #4
 800b74a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b752:	429a      	cmp	r2, r3
 800b754:	d122      	bne.n	800b79c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b760:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b762:	429a      	cmp	r2, r3
 800b764:	d11a      	bne.n	800b79c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	0a5b      	lsrs	r3, r3, #9
 800b76a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b772:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b774:	429a      	cmp	r2, r3
 800b776:	d111      	bne.n	800b79c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	0c1b      	lsrs	r3, r3, #16
 800b77c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b784:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b786:	429a      	cmp	r2, r3
 800b788:	d108      	bne.n	800b79c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	0e1b      	lsrs	r3, r3, #24
 800b78e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b796:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b798:	429a      	cmp	r2, r3
 800b79a:	d001      	beq.n	800b7a0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800b79c:	2301      	movs	r3, #1
 800b79e:	e02b      	b.n	800b7f8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800b7a0:	4b17      	ldr	r3, [pc, #92]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b7a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7a4:	08db      	lsrs	r3, r3, #3
 800b7a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b7aa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b7b0:	693a      	ldr	r2, [r7, #16]
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d01f      	beq.n	800b7f6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800b7b6:	4b12      	ldr	r3, [pc, #72]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b7b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ba:	4a11      	ldr	r2, [pc, #68]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b7bc:	f023 0301 	bic.w	r3, r3, #1
 800b7c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b7c2:	f7f7 fa45 	bl	8002c50 <HAL_GetTick>
 800b7c6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800b7c8:	bf00      	nop
 800b7ca:	f7f7 fa41 	bl	8002c50 <HAL_GetTick>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d0f9      	beq.n	800b7ca <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b7d6:	4b0a      	ldr	r3, [pc, #40]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b7d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b7da:	4b0a      	ldr	r3, [pc, #40]	@ (800b804 <HAL_RCC_OscConfig+0x8b0>)
 800b7dc:	4013      	ands	r3, r2
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b7e2:	00d2      	lsls	r2, r2, #3
 800b7e4:	4906      	ldr	r1, [pc, #24]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b7e6:	4313      	orrs	r3, r2
 800b7e8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800b7ea:	4b05      	ldr	r3, [pc, #20]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b7ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ee:	4a04      	ldr	r2, [pc, #16]	@ (800b800 <HAL_RCC_OscConfig+0x8ac>)
 800b7f0:	f043 0301 	orr.w	r3, r3, #1
 800b7f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800b7f6:	2300      	movs	r3, #0
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3730      	adds	r7, #48	@ 0x30
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}
 800b800:	58024400 	.word	0x58024400
 800b804:	ffff0007 	.word	0xffff0007

0800b808 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b086      	sub	sp, #24
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d101      	bne.n	800b81c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b818:	2301      	movs	r3, #1
 800b81a:	e19c      	b.n	800bb56 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b81c:	4b8a      	ldr	r3, [pc, #552]	@ (800ba48 <HAL_RCC_ClockConfig+0x240>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f003 030f 	and.w	r3, r3, #15
 800b824:	683a      	ldr	r2, [r7, #0]
 800b826:	429a      	cmp	r2, r3
 800b828:	d910      	bls.n	800b84c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b82a:	4b87      	ldr	r3, [pc, #540]	@ (800ba48 <HAL_RCC_ClockConfig+0x240>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f023 020f 	bic.w	r2, r3, #15
 800b832:	4985      	ldr	r1, [pc, #532]	@ (800ba48 <HAL_RCC_ClockConfig+0x240>)
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	4313      	orrs	r3, r2
 800b838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b83a:	4b83      	ldr	r3, [pc, #524]	@ (800ba48 <HAL_RCC_ClockConfig+0x240>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f003 030f 	and.w	r3, r3, #15
 800b842:	683a      	ldr	r2, [r7, #0]
 800b844:	429a      	cmp	r2, r3
 800b846:	d001      	beq.n	800b84c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b848:	2301      	movs	r3, #1
 800b84a:	e184      	b.n	800bb56 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f003 0304 	and.w	r3, r3, #4
 800b854:	2b00      	cmp	r3, #0
 800b856:	d010      	beq.n	800b87a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	691a      	ldr	r2, [r3, #16]
 800b85c:	4b7b      	ldr	r3, [pc, #492]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b85e:	699b      	ldr	r3, [r3, #24]
 800b860:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b864:	429a      	cmp	r2, r3
 800b866:	d908      	bls.n	800b87a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b868:	4b78      	ldr	r3, [pc, #480]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b86a:	699b      	ldr	r3, [r3, #24]
 800b86c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	691b      	ldr	r3, [r3, #16]
 800b874:	4975      	ldr	r1, [pc, #468]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b876:	4313      	orrs	r3, r2
 800b878:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f003 0308 	and.w	r3, r3, #8
 800b882:	2b00      	cmp	r3, #0
 800b884:	d010      	beq.n	800b8a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	695a      	ldr	r2, [r3, #20]
 800b88a:	4b70      	ldr	r3, [pc, #448]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b88c:	69db      	ldr	r3, [r3, #28]
 800b88e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b892:	429a      	cmp	r2, r3
 800b894:	d908      	bls.n	800b8a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b896:	4b6d      	ldr	r3, [pc, #436]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b898:	69db      	ldr	r3, [r3, #28]
 800b89a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	695b      	ldr	r3, [r3, #20]
 800b8a2:	496a      	ldr	r1, [pc, #424]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f003 0310 	and.w	r3, r3, #16
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d010      	beq.n	800b8d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	699a      	ldr	r2, [r3, #24]
 800b8b8:	4b64      	ldr	r3, [pc, #400]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b8ba:	69db      	ldr	r3, [r3, #28]
 800b8bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d908      	bls.n	800b8d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b8c4:	4b61      	ldr	r3, [pc, #388]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b8c6:	69db      	ldr	r3, [r3, #28]
 800b8c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	699b      	ldr	r3, [r3, #24]
 800b8d0:	495e      	ldr	r1, [pc, #376]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f003 0320 	and.w	r3, r3, #32
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d010      	beq.n	800b904 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	69da      	ldr	r2, [r3, #28]
 800b8e6:	4b59      	ldr	r3, [pc, #356]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b8e8:	6a1b      	ldr	r3, [r3, #32]
 800b8ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b8ee:	429a      	cmp	r2, r3
 800b8f0:	d908      	bls.n	800b904 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b8f2:	4b56      	ldr	r3, [pc, #344]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b8f4:	6a1b      	ldr	r3, [r3, #32]
 800b8f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	69db      	ldr	r3, [r3, #28]
 800b8fe:	4953      	ldr	r1, [pc, #332]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b900:	4313      	orrs	r3, r2
 800b902:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f003 0302 	and.w	r3, r3, #2
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d010      	beq.n	800b932 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	68da      	ldr	r2, [r3, #12]
 800b914:	4b4d      	ldr	r3, [pc, #308]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b916:	699b      	ldr	r3, [r3, #24]
 800b918:	f003 030f 	and.w	r3, r3, #15
 800b91c:	429a      	cmp	r2, r3
 800b91e:	d908      	bls.n	800b932 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b920:	4b4a      	ldr	r3, [pc, #296]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b922:	699b      	ldr	r3, [r3, #24]
 800b924:	f023 020f 	bic.w	r2, r3, #15
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	68db      	ldr	r3, [r3, #12]
 800b92c:	4947      	ldr	r1, [pc, #284]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b92e:	4313      	orrs	r3, r2
 800b930:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f003 0301 	and.w	r3, r3, #1
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d055      	beq.n	800b9ea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b93e:	4b43      	ldr	r3, [pc, #268]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b940:	699b      	ldr	r3, [r3, #24]
 800b942:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	4940      	ldr	r1, [pc, #256]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b94c:	4313      	orrs	r3, r2
 800b94e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	685b      	ldr	r3, [r3, #4]
 800b954:	2b02      	cmp	r3, #2
 800b956:	d107      	bne.n	800b968 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b958:	4b3c      	ldr	r3, [pc, #240]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b960:	2b00      	cmp	r3, #0
 800b962:	d121      	bne.n	800b9a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b964:	2301      	movs	r3, #1
 800b966:	e0f6      	b.n	800bb56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	685b      	ldr	r3, [r3, #4]
 800b96c:	2b03      	cmp	r3, #3
 800b96e:	d107      	bne.n	800b980 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b970:	4b36      	ldr	r3, [pc, #216]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d115      	bne.n	800b9a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b97c:	2301      	movs	r3, #1
 800b97e:	e0ea      	b.n	800bb56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	685b      	ldr	r3, [r3, #4]
 800b984:	2b01      	cmp	r3, #1
 800b986:	d107      	bne.n	800b998 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b988:	4b30      	ldr	r3, [pc, #192]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b990:	2b00      	cmp	r3, #0
 800b992:	d109      	bne.n	800b9a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b994:	2301      	movs	r3, #1
 800b996:	e0de      	b.n	800bb56 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b998:	4b2c      	ldr	r3, [pc, #176]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	f003 0304 	and.w	r3, r3, #4
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	e0d6      	b.n	800bb56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b9a8:	4b28      	ldr	r3, [pc, #160]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b9aa:	691b      	ldr	r3, [r3, #16]
 800b9ac:	f023 0207 	bic.w	r2, r3, #7
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	685b      	ldr	r3, [r3, #4]
 800b9b4:	4925      	ldr	r1, [pc, #148]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b9b6:	4313      	orrs	r3, r2
 800b9b8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b9ba:	f7f7 f949 	bl	8002c50 <HAL_GetTick>
 800b9be:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b9c0:	e00a      	b.n	800b9d8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b9c2:	f7f7 f945 	bl	8002c50 <HAL_GetTick>
 800b9c6:	4602      	mov	r2, r0
 800b9c8:	697b      	ldr	r3, [r7, #20]
 800b9ca:	1ad3      	subs	r3, r2, r3
 800b9cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	d901      	bls.n	800b9d8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b9d4:	2303      	movs	r3, #3
 800b9d6:	e0be      	b.n	800bb56 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b9d8:	4b1c      	ldr	r3, [pc, #112]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b9da:	691b      	ldr	r3, [r3, #16]
 800b9dc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	685b      	ldr	r3, [r3, #4]
 800b9e4:	00db      	lsls	r3, r3, #3
 800b9e6:	429a      	cmp	r2, r3
 800b9e8:	d1eb      	bne.n	800b9c2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f003 0302 	and.w	r3, r3, #2
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d010      	beq.n	800ba18 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	68da      	ldr	r2, [r3, #12]
 800b9fa:	4b14      	ldr	r3, [pc, #80]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800b9fc:	699b      	ldr	r3, [r3, #24]
 800b9fe:	f003 030f 	and.w	r3, r3, #15
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d208      	bcs.n	800ba18 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ba06:	4b11      	ldr	r3, [pc, #68]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800ba08:	699b      	ldr	r3, [r3, #24]
 800ba0a:	f023 020f 	bic.w	r2, r3, #15
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	68db      	ldr	r3, [r3, #12]
 800ba12:	490e      	ldr	r1, [pc, #56]	@ (800ba4c <HAL_RCC_ClockConfig+0x244>)
 800ba14:	4313      	orrs	r3, r2
 800ba16:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ba18:	4b0b      	ldr	r3, [pc, #44]	@ (800ba48 <HAL_RCC_ClockConfig+0x240>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f003 030f 	and.w	r3, r3, #15
 800ba20:	683a      	ldr	r2, [r7, #0]
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d214      	bcs.n	800ba50 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ba26:	4b08      	ldr	r3, [pc, #32]	@ (800ba48 <HAL_RCC_ClockConfig+0x240>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f023 020f 	bic.w	r2, r3, #15
 800ba2e:	4906      	ldr	r1, [pc, #24]	@ (800ba48 <HAL_RCC_ClockConfig+0x240>)
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	4313      	orrs	r3, r2
 800ba34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ba36:	4b04      	ldr	r3, [pc, #16]	@ (800ba48 <HAL_RCC_ClockConfig+0x240>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	f003 030f 	and.w	r3, r3, #15
 800ba3e:	683a      	ldr	r2, [r7, #0]
 800ba40:	429a      	cmp	r2, r3
 800ba42:	d005      	beq.n	800ba50 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ba44:	2301      	movs	r3, #1
 800ba46:	e086      	b.n	800bb56 <HAL_RCC_ClockConfig+0x34e>
 800ba48:	52002000 	.word	0x52002000
 800ba4c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f003 0304 	and.w	r3, r3, #4
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d010      	beq.n	800ba7e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	691a      	ldr	r2, [r3, #16]
 800ba60:	4b3f      	ldr	r3, [pc, #252]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800ba62:	699b      	ldr	r3, [r3, #24]
 800ba64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	d208      	bcs.n	800ba7e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ba6c:	4b3c      	ldr	r3, [pc, #240]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800ba6e:	699b      	ldr	r3, [r3, #24]
 800ba70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	691b      	ldr	r3, [r3, #16]
 800ba78:	4939      	ldr	r1, [pc, #228]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f003 0308 	and.w	r3, r3, #8
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d010      	beq.n	800baac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	695a      	ldr	r2, [r3, #20]
 800ba8e:	4b34      	ldr	r3, [pc, #208]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800ba90:	69db      	ldr	r3, [r3, #28]
 800ba92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d208      	bcs.n	800baac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ba9a:	4b31      	ldr	r3, [pc, #196]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800ba9c:	69db      	ldr	r3, [r3, #28]
 800ba9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	695b      	ldr	r3, [r3, #20]
 800baa6:	492e      	ldr	r1, [pc, #184]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800baa8:	4313      	orrs	r3, r2
 800baaa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f003 0310 	and.w	r3, r3, #16
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d010      	beq.n	800bada <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	699a      	ldr	r2, [r3, #24]
 800babc:	4b28      	ldr	r3, [pc, #160]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800babe:	69db      	ldr	r3, [r3, #28]
 800bac0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d208      	bcs.n	800bada <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bac8:	4b25      	ldr	r3, [pc, #148]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800baca:	69db      	ldr	r3, [r3, #28]
 800bacc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	699b      	ldr	r3, [r3, #24]
 800bad4:	4922      	ldr	r1, [pc, #136]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800bad6:	4313      	orrs	r3, r2
 800bad8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f003 0320 	and.w	r3, r3, #32
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d010      	beq.n	800bb08 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	69da      	ldr	r2, [r3, #28]
 800baea:	4b1d      	ldr	r3, [pc, #116]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800baec:	6a1b      	ldr	r3, [r3, #32]
 800baee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d208      	bcs.n	800bb08 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800baf6:	4b1a      	ldr	r3, [pc, #104]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800baf8:	6a1b      	ldr	r3, [r3, #32]
 800bafa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	69db      	ldr	r3, [r3, #28]
 800bb02:	4917      	ldr	r1, [pc, #92]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800bb04:	4313      	orrs	r3, r2
 800bb06:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bb08:	f000 f834 	bl	800bb74 <HAL_RCC_GetSysClockFreq>
 800bb0c:	4602      	mov	r2, r0
 800bb0e:	4b14      	ldr	r3, [pc, #80]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800bb10:	699b      	ldr	r3, [r3, #24]
 800bb12:	0a1b      	lsrs	r3, r3, #8
 800bb14:	f003 030f 	and.w	r3, r3, #15
 800bb18:	4912      	ldr	r1, [pc, #72]	@ (800bb64 <HAL_RCC_ClockConfig+0x35c>)
 800bb1a:	5ccb      	ldrb	r3, [r1, r3]
 800bb1c:	f003 031f 	and.w	r3, r3, #31
 800bb20:	fa22 f303 	lsr.w	r3, r2, r3
 800bb24:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bb26:	4b0e      	ldr	r3, [pc, #56]	@ (800bb60 <HAL_RCC_ClockConfig+0x358>)
 800bb28:	699b      	ldr	r3, [r3, #24]
 800bb2a:	f003 030f 	and.w	r3, r3, #15
 800bb2e:	4a0d      	ldr	r2, [pc, #52]	@ (800bb64 <HAL_RCC_ClockConfig+0x35c>)
 800bb30:	5cd3      	ldrb	r3, [r2, r3]
 800bb32:	f003 031f 	and.w	r3, r3, #31
 800bb36:	693a      	ldr	r2, [r7, #16]
 800bb38:	fa22 f303 	lsr.w	r3, r2, r3
 800bb3c:	4a0a      	ldr	r2, [pc, #40]	@ (800bb68 <HAL_RCC_ClockConfig+0x360>)
 800bb3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bb40:	4a0a      	ldr	r2, [pc, #40]	@ (800bb6c <HAL_RCC_ClockConfig+0x364>)
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800bb46:	4b0a      	ldr	r3, [pc, #40]	@ (800bb70 <HAL_RCC_ClockConfig+0x368>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	f7f7 f836 	bl	8002bbc <HAL_InitTick>
 800bb50:	4603      	mov	r3, r0
 800bb52:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800bb54:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb56:	4618      	mov	r0, r3
 800bb58:	3718      	adds	r7, #24
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	bd80      	pop	{r7, pc}
 800bb5e:	bf00      	nop
 800bb60:	58024400 	.word	0x58024400
 800bb64:	08015a98 	.word	0x08015a98
 800bb68:	24000004 	.word	0x24000004
 800bb6c:	24000000 	.word	0x24000000
 800bb70:	24000008 	.word	0x24000008

0800bb74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b089      	sub	sp, #36	@ 0x24
 800bb78:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bb7a:	4bb3      	ldr	r3, [pc, #716]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb7c:	691b      	ldr	r3, [r3, #16]
 800bb7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bb82:	2b18      	cmp	r3, #24
 800bb84:	f200 8155 	bhi.w	800be32 <HAL_RCC_GetSysClockFreq+0x2be>
 800bb88:	a201      	add	r2, pc, #4	@ (adr r2, 800bb90 <HAL_RCC_GetSysClockFreq+0x1c>)
 800bb8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb8e:	bf00      	nop
 800bb90:	0800bbf5 	.word	0x0800bbf5
 800bb94:	0800be33 	.word	0x0800be33
 800bb98:	0800be33 	.word	0x0800be33
 800bb9c:	0800be33 	.word	0x0800be33
 800bba0:	0800be33 	.word	0x0800be33
 800bba4:	0800be33 	.word	0x0800be33
 800bba8:	0800be33 	.word	0x0800be33
 800bbac:	0800be33 	.word	0x0800be33
 800bbb0:	0800bc1b 	.word	0x0800bc1b
 800bbb4:	0800be33 	.word	0x0800be33
 800bbb8:	0800be33 	.word	0x0800be33
 800bbbc:	0800be33 	.word	0x0800be33
 800bbc0:	0800be33 	.word	0x0800be33
 800bbc4:	0800be33 	.word	0x0800be33
 800bbc8:	0800be33 	.word	0x0800be33
 800bbcc:	0800be33 	.word	0x0800be33
 800bbd0:	0800bc21 	.word	0x0800bc21
 800bbd4:	0800be33 	.word	0x0800be33
 800bbd8:	0800be33 	.word	0x0800be33
 800bbdc:	0800be33 	.word	0x0800be33
 800bbe0:	0800be33 	.word	0x0800be33
 800bbe4:	0800be33 	.word	0x0800be33
 800bbe8:	0800be33 	.word	0x0800be33
 800bbec:	0800be33 	.word	0x0800be33
 800bbf0:	0800bc27 	.word	0x0800bc27
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bbf4:	4b94      	ldr	r3, [pc, #592]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f003 0320 	and.w	r3, r3, #32
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d009      	beq.n	800bc14 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc00:	4b91      	ldr	r3, [pc, #580]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	08db      	lsrs	r3, r3, #3
 800bc06:	f003 0303 	and.w	r3, r3, #3
 800bc0a:	4a90      	ldr	r2, [pc, #576]	@ (800be4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bc0c:	fa22 f303 	lsr.w	r3, r2, r3
 800bc10:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800bc12:	e111      	b.n	800be38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800bc14:	4b8d      	ldr	r3, [pc, #564]	@ (800be4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bc16:	61bb      	str	r3, [r7, #24]
      break;
 800bc18:	e10e      	b.n	800be38 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800bc1a:	4b8d      	ldr	r3, [pc, #564]	@ (800be50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bc1c:	61bb      	str	r3, [r7, #24]
      break;
 800bc1e:	e10b      	b.n	800be38 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800bc20:	4b8c      	ldr	r3, [pc, #560]	@ (800be54 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800bc22:	61bb      	str	r3, [r7, #24]
      break;
 800bc24:	e108      	b.n	800be38 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bc26:	4b88      	ldr	r3, [pc, #544]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc2a:	f003 0303 	and.w	r3, r3, #3
 800bc2e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800bc30:	4b85      	ldr	r3, [pc, #532]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc34:	091b      	lsrs	r3, r3, #4
 800bc36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bc3a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800bc3c:	4b82      	ldr	r3, [pc, #520]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc40:	f003 0301 	and.w	r3, r3, #1
 800bc44:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bc46:	4b80      	ldr	r3, [pc, #512]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc4a:	08db      	lsrs	r3, r3, #3
 800bc4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bc50:	68fa      	ldr	r2, [r7, #12]
 800bc52:	fb02 f303 	mul.w	r3, r2, r3
 800bc56:	ee07 3a90 	vmov	s15, r3
 800bc5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc5e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	f000 80e1 	beq.w	800be2c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	2b02      	cmp	r3, #2
 800bc6e:	f000 8083 	beq.w	800bd78 <HAL_RCC_GetSysClockFreq+0x204>
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	2b02      	cmp	r3, #2
 800bc76:	f200 80a1 	bhi.w	800bdbc <HAL_RCC_GetSysClockFreq+0x248>
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d003      	beq.n	800bc88 <HAL_RCC_GetSysClockFreq+0x114>
 800bc80:	697b      	ldr	r3, [r7, #20]
 800bc82:	2b01      	cmp	r3, #1
 800bc84:	d056      	beq.n	800bd34 <HAL_RCC_GetSysClockFreq+0x1c0>
 800bc86:	e099      	b.n	800bdbc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc88:	4b6f      	ldr	r3, [pc, #444]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	f003 0320 	and.w	r3, r3, #32
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d02d      	beq.n	800bcf0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc94:	4b6c      	ldr	r3, [pc, #432]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	08db      	lsrs	r3, r3, #3
 800bc9a:	f003 0303 	and.w	r3, r3, #3
 800bc9e:	4a6b      	ldr	r2, [pc, #428]	@ (800be4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bca0:	fa22 f303 	lsr.w	r3, r2, r3
 800bca4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	ee07 3a90 	vmov	s15, r3
 800bcac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcb0:	693b      	ldr	r3, [r7, #16]
 800bcb2:	ee07 3a90 	vmov	s15, r3
 800bcb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bcbe:	4b62      	ldr	r3, [pc, #392]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bcc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcc6:	ee07 3a90 	vmov	s15, r3
 800bcca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcce:	ed97 6a02 	vldr	s12, [r7, #8]
 800bcd2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800be58 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bcd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800bcee:	e087      	b.n	800be00 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	ee07 3a90 	vmov	s15, r3
 800bcf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcfa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800be5c <HAL_RCC_GetSysClockFreq+0x2e8>
 800bcfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd02:	4b51      	ldr	r3, [pc, #324]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd0a:	ee07 3a90 	vmov	s15, r3
 800bd0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd12:	ed97 6a02 	vldr	s12, [r7, #8]
 800bd16:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800be58 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bd1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bd26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800bd32:	e065      	b.n	800be00 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	ee07 3a90 	vmov	s15, r3
 800bd3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd3e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800be60 <HAL_RCC_GetSysClockFreq+0x2ec>
 800bd42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd46:	4b40      	ldr	r3, [pc, #256]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd4e:	ee07 3a90 	vmov	s15, r3
 800bd52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd56:	ed97 6a02 	vldr	s12, [r7, #8]
 800bd5a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800be58 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bd5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bd6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800bd76:	e043      	b.n	800be00 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	ee07 3a90 	vmov	s15, r3
 800bd7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd82:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800be64 <HAL_RCC_GetSysClockFreq+0x2f0>
 800bd86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd8a:	4b2f      	ldr	r3, [pc, #188]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd92:	ee07 3a90 	vmov	s15, r3
 800bd96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd9a:	ed97 6a02 	vldr	s12, [r7, #8]
 800bd9e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800be58 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bda2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bda6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bdaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bdae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bdb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdb6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800bdba:	e021      	b.n	800be00 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	ee07 3a90 	vmov	s15, r3
 800bdc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bdc6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800be60 <HAL_RCC_GetSysClockFreq+0x2ec>
 800bdca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bdce:	4b1e      	ldr	r3, [pc, #120]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bdd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdd6:	ee07 3a90 	vmov	s15, r3
 800bdda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdde:	ed97 6a02 	vldr	s12, [r7, #8]
 800bde2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800be58 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bde6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bdea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bdee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bdf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bdf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdfa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800bdfe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800be00:	4b11      	ldr	r3, [pc, #68]	@ (800be48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be04:	0a5b      	lsrs	r3, r3, #9
 800be06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800be0a:	3301      	adds	r3, #1
 800be0c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	ee07 3a90 	vmov	s15, r3
 800be14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800be18:	edd7 6a07 	vldr	s13, [r7, #28]
 800be1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be24:	ee17 3a90 	vmov	r3, s15
 800be28:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800be2a:	e005      	b.n	800be38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800be2c:	2300      	movs	r3, #0
 800be2e:	61bb      	str	r3, [r7, #24]
      break;
 800be30:	e002      	b.n	800be38 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800be32:	4b07      	ldr	r3, [pc, #28]	@ (800be50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800be34:	61bb      	str	r3, [r7, #24]
      break;
 800be36:	bf00      	nop
  }

  return sysclockfreq;
 800be38:	69bb      	ldr	r3, [r7, #24]
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3724      	adds	r7, #36	@ 0x24
 800be3e:	46bd      	mov	sp, r7
 800be40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be44:	4770      	bx	lr
 800be46:	bf00      	nop
 800be48:	58024400 	.word	0x58024400
 800be4c:	03d09000 	.word	0x03d09000
 800be50:	003d0900 	.word	0x003d0900
 800be54:	017d7840 	.word	0x017d7840
 800be58:	46000000 	.word	0x46000000
 800be5c:	4c742400 	.word	0x4c742400
 800be60:	4a742400 	.word	0x4a742400
 800be64:	4bbebc20 	.word	0x4bbebc20

0800be68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b082      	sub	sp, #8
 800be6c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800be6e:	f7ff fe81 	bl	800bb74 <HAL_RCC_GetSysClockFreq>
 800be72:	4602      	mov	r2, r0
 800be74:	4b10      	ldr	r3, [pc, #64]	@ (800beb8 <HAL_RCC_GetHCLKFreq+0x50>)
 800be76:	699b      	ldr	r3, [r3, #24]
 800be78:	0a1b      	lsrs	r3, r3, #8
 800be7a:	f003 030f 	and.w	r3, r3, #15
 800be7e:	490f      	ldr	r1, [pc, #60]	@ (800bebc <HAL_RCC_GetHCLKFreq+0x54>)
 800be80:	5ccb      	ldrb	r3, [r1, r3]
 800be82:	f003 031f 	and.w	r3, r3, #31
 800be86:	fa22 f303 	lsr.w	r3, r2, r3
 800be8a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800be8c:	4b0a      	ldr	r3, [pc, #40]	@ (800beb8 <HAL_RCC_GetHCLKFreq+0x50>)
 800be8e:	699b      	ldr	r3, [r3, #24]
 800be90:	f003 030f 	and.w	r3, r3, #15
 800be94:	4a09      	ldr	r2, [pc, #36]	@ (800bebc <HAL_RCC_GetHCLKFreq+0x54>)
 800be96:	5cd3      	ldrb	r3, [r2, r3]
 800be98:	f003 031f 	and.w	r3, r3, #31
 800be9c:	687a      	ldr	r2, [r7, #4]
 800be9e:	fa22 f303 	lsr.w	r3, r2, r3
 800bea2:	4a07      	ldr	r2, [pc, #28]	@ (800bec0 <HAL_RCC_GetHCLKFreq+0x58>)
 800bea4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bea6:	4a07      	ldr	r2, [pc, #28]	@ (800bec4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800beac:	4b04      	ldr	r3, [pc, #16]	@ (800bec0 <HAL_RCC_GetHCLKFreq+0x58>)
 800beae:	681b      	ldr	r3, [r3, #0]
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3708      	adds	r7, #8
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}
 800beb8:	58024400 	.word	0x58024400
 800bebc:	08015a98 	.word	0x08015a98
 800bec0:	24000004 	.word	0x24000004
 800bec4:	24000000 	.word	0x24000000

0800bec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800becc:	f7ff ffcc 	bl	800be68 <HAL_RCC_GetHCLKFreq>
 800bed0:	4602      	mov	r2, r0
 800bed2:	4b06      	ldr	r3, [pc, #24]	@ (800beec <HAL_RCC_GetPCLK1Freq+0x24>)
 800bed4:	69db      	ldr	r3, [r3, #28]
 800bed6:	091b      	lsrs	r3, r3, #4
 800bed8:	f003 0307 	and.w	r3, r3, #7
 800bedc:	4904      	ldr	r1, [pc, #16]	@ (800bef0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bede:	5ccb      	ldrb	r3, [r1, r3]
 800bee0:	f003 031f 	and.w	r3, r3, #31
 800bee4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800bee8:	4618      	mov	r0, r3
 800beea:	bd80      	pop	{r7, pc}
 800beec:	58024400 	.word	0x58024400
 800bef0:	08015a98 	.word	0x08015a98

0800bef4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800bef8:	f7ff ffb6 	bl	800be68 <HAL_RCC_GetHCLKFreq>
 800befc:	4602      	mov	r2, r0
 800befe:	4b06      	ldr	r3, [pc, #24]	@ (800bf18 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bf00:	69db      	ldr	r3, [r3, #28]
 800bf02:	0a1b      	lsrs	r3, r3, #8
 800bf04:	f003 0307 	and.w	r3, r3, #7
 800bf08:	4904      	ldr	r1, [pc, #16]	@ (800bf1c <HAL_RCC_GetPCLK2Freq+0x28>)
 800bf0a:	5ccb      	ldrb	r3, [r1, r3]
 800bf0c:	f003 031f 	and.w	r3, r3, #31
 800bf10:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	bd80      	pop	{r7, pc}
 800bf18:	58024400 	.word	0x58024400
 800bf1c:	08015a98 	.word	0x08015a98

0800bf20 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bf20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bf24:	b0ca      	sub	sp, #296	@ 0x128
 800bf26:	af00      	add	r7, sp, #0
 800bf28:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bf32:	2300      	movs	r3, #0
 800bf34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bf38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf40:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800bf44:	2500      	movs	r5, #0
 800bf46:	ea54 0305 	orrs.w	r3, r4, r5
 800bf4a:	d049      	beq.n	800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800bf4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bf52:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bf56:	d02f      	beq.n	800bfb8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800bf58:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bf5c:	d828      	bhi.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800bf5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf62:	d01a      	beq.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800bf64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf68:	d822      	bhi.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d003      	beq.n	800bf76 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800bf6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf72:	d007      	beq.n	800bf84 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800bf74:	e01c      	b.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf76:	4bb8      	ldr	r3, [pc, #736]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bf78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf7a:	4ab7      	ldr	r2, [pc, #732]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bf7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800bf82:	e01a      	b.n	800bfba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bf84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf88:	3308      	adds	r3, #8
 800bf8a:	2102      	movs	r1, #2
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f002 fb61 	bl	800e654 <RCCEx_PLL2_Config>
 800bf92:	4603      	mov	r3, r0
 800bf94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800bf98:	e00f      	b.n	800bfba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bf9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf9e:	3328      	adds	r3, #40	@ 0x28
 800bfa0:	2102      	movs	r1, #2
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	f002 fc08 	bl	800e7b8 <RCCEx_PLL3_Config>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800bfae:	e004      	b.n	800bfba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bfb6:	e000      	b.n	800bfba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800bfb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bfba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d10a      	bne.n	800bfd8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800bfc2:	4ba5      	ldr	r3, [pc, #660]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bfc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfc6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800bfca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bfd0:	4aa1      	ldr	r2, [pc, #644]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800bfd2:	430b      	orrs	r3, r1
 800bfd4:	6513      	str	r3, [r2, #80]	@ 0x50
 800bfd6:	e003      	b.n	800bfe0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bfe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800bfec:	f04f 0900 	mov.w	r9, #0
 800bff0:	ea58 0309 	orrs.w	r3, r8, r9
 800bff4:	d047      	beq.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800bff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bffc:	2b04      	cmp	r3, #4
 800bffe:	d82a      	bhi.n	800c056 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c000:	a201      	add	r2, pc, #4	@ (adr r2, 800c008 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c006:	bf00      	nop
 800c008:	0800c01d 	.word	0x0800c01d
 800c00c:	0800c02b 	.word	0x0800c02b
 800c010:	0800c041 	.word	0x0800c041
 800c014:	0800c05f 	.word	0x0800c05f
 800c018:	0800c05f 	.word	0x0800c05f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c01c:	4b8e      	ldr	r3, [pc, #568]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c01e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c020:	4a8d      	ldr	r2, [pc, #564]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c022:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c026:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c028:	e01a      	b.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c02e:	3308      	adds	r3, #8
 800c030:	2100      	movs	r1, #0
 800c032:	4618      	mov	r0, r3
 800c034:	f002 fb0e 	bl	800e654 <RCCEx_PLL2_Config>
 800c038:	4603      	mov	r3, r0
 800c03a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c03e:	e00f      	b.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c044:	3328      	adds	r3, #40	@ 0x28
 800c046:	2100      	movs	r1, #0
 800c048:	4618      	mov	r0, r3
 800c04a:	f002 fbb5 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c04e:	4603      	mov	r3, r0
 800c050:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c054:	e004      	b.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c056:	2301      	movs	r3, #1
 800c058:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c05c:	e000      	b.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c05e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c064:	2b00      	cmp	r3, #0
 800c066:	d10a      	bne.n	800c07e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c068:	4b7b      	ldr	r3, [pc, #492]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c06a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c06c:	f023 0107 	bic.w	r1, r3, #7
 800c070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c076:	4a78      	ldr	r2, [pc, #480]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c078:	430b      	orrs	r3, r1
 800c07a:	6513      	str	r3, [r2, #80]	@ 0x50
 800c07c:	e003      	b.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c07e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c082:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c08e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800c092:	f04f 0b00 	mov.w	fp, #0
 800c096:	ea5a 030b 	orrs.w	r3, sl, fp
 800c09a:	d04c      	beq.n	800c136 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800c09c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c0a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c0a6:	d030      	beq.n	800c10a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800c0a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c0ac:	d829      	bhi.n	800c102 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c0ae:	2bc0      	cmp	r3, #192	@ 0xc0
 800c0b0:	d02d      	beq.n	800c10e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800c0b2:	2bc0      	cmp	r3, #192	@ 0xc0
 800c0b4:	d825      	bhi.n	800c102 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c0b6:	2b80      	cmp	r3, #128	@ 0x80
 800c0b8:	d018      	beq.n	800c0ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800c0ba:	2b80      	cmp	r3, #128	@ 0x80
 800c0bc:	d821      	bhi.n	800c102 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d002      	beq.n	800c0c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800c0c2:	2b40      	cmp	r3, #64	@ 0x40
 800c0c4:	d007      	beq.n	800c0d6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800c0c6:	e01c      	b.n	800c102 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c0c8:	4b63      	ldr	r3, [pc, #396]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c0ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0cc:	4a62      	ldr	r2, [pc, #392]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c0ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c0d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c0d4:	e01c      	b.n	800c110 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c0d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0da:	3308      	adds	r3, #8
 800c0dc:	2100      	movs	r1, #0
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f002 fab8 	bl	800e654 <RCCEx_PLL2_Config>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c0ea:	e011      	b.n	800c110 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c0ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0f0:	3328      	adds	r3, #40	@ 0x28
 800c0f2:	2100      	movs	r1, #0
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f002 fb5f 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c100:	e006      	b.n	800c110 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c102:	2301      	movs	r3, #1
 800c104:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c108:	e002      	b.n	800c110 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c10a:	bf00      	nop
 800c10c:	e000      	b.n	800c110 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c10e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c110:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c114:	2b00      	cmp	r3, #0
 800c116:	d10a      	bne.n	800c12e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c118:	4b4f      	ldr	r3, [pc, #316]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c11a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c11c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c126:	4a4c      	ldr	r2, [pc, #304]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c128:	430b      	orrs	r3, r1
 800c12a:	6513      	str	r3, [r2, #80]	@ 0x50
 800c12c:	e003      	b.n	800c136 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c12e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c132:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800c142:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800c146:	2300      	movs	r3, #0
 800c148:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800c14c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800c150:	460b      	mov	r3, r1
 800c152:	4313      	orrs	r3, r2
 800c154:	d053      	beq.n	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c15a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c15e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c162:	d035      	beq.n	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800c164:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c168:	d82e      	bhi.n	800c1c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c16a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c16e:	d031      	beq.n	800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800c170:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c174:	d828      	bhi.n	800c1c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c176:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c17a:	d01a      	beq.n	800c1b2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800c17c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c180:	d822      	bhi.n	800c1c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c182:	2b00      	cmp	r3, #0
 800c184:	d003      	beq.n	800c18e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800c186:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c18a:	d007      	beq.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800c18c:	e01c      	b.n	800c1c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c18e:	4b32      	ldr	r3, [pc, #200]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c192:	4a31      	ldr	r2, [pc, #196]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c198:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c19a:	e01c      	b.n	800c1d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c19c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1a0:	3308      	adds	r3, #8
 800c1a2:	2100      	movs	r1, #0
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	f002 fa55 	bl	800e654 <RCCEx_PLL2_Config>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c1b0:	e011      	b.n	800c1d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c1b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1b6:	3328      	adds	r3, #40	@ 0x28
 800c1b8:	2100      	movs	r1, #0
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f002 fafc 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c1c6:	e006      	b.n	800c1d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c1ce:	e002      	b.n	800c1d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c1d0:	bf00      	nop
 800c1d2:	e000      	b.n	800c1d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c1d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d10b      	bne.n	800c1f6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c1de:	4b1e      	ldr	r3, [pc, #120]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c1e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1e2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800c1e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c1ee:	4a1a      	ldr	r2, [pc, #104]	@ (800c258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c1f0:	430b      	orrs	r3, r1
 800c1f2:	6593      	str	r3, [r2, #88]	@ 0x58
 800c1f4:	e003      	b.n	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c1fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c206:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800c20a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c20e:	2300      	movs	r3, #0
 800c210:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800c214:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800c218:	460b      	mov	r3, r1
 800c21a:	4313      	orrs	r3, r2
 800c21c:	d056      	beq.n	800c2cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800c21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c222:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c226:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c22a:	d038      	beq.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800c22c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c230:	d831      	bhi.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c232:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c236:	d034      	beq.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800c238:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c23c:	d82b      	bhi.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c23e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c242:	d01d      	beq.n	800c280 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800c244:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c248:	d825      	bhi.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d006      	beq.n	800c25c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800c24e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c252:	d00a      	beq.n	800c26a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c254:	e01f      	b.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c256:	bf00      	nop
 800c258:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c25c:	4ba2      	ldr	r3, [pc, #648]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c25e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c260:	4aa1      	ldr	r2, [pc, #644]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c262:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c266:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c268:	e01c      	b.n	800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c26a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c26e:	3308      	adds	r3, #8
 800c270:	2100      	movs	r1, #0
 800c272:	4618      	mov	r0, r3
 800c274:	f002 f9ee 	bl	800e654 <RCCEx_PLL2_Config>
 800c278:	4603      	mov	r3, r0
 800c27a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c27e:	e011      	b.n	800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c284:	3328      	adds	r3, #40	@ 0x28
 800c286:	2100      	movs	r1, #0
 800c288:	4618      	mov	r0, r3
 800c28a:	f002 fa95 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c28e:	4603      	mov	r3, r0
 800c290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c294:	e006      	b.n	800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c296:	2301      	movs	r3, #1
 800c298:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c29c:	e002      	b.n	800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800c29e:	bf00      	nop
 800c2a0:	e000      	b.n	800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800c2a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d10b      	bne.n	800c2c4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c2ac:	4b8e      	ldr	r3, [pc, #568]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c2ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2b0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800c2b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2b8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c2bc:	4a8a      	ldr	r2, [pc, #552]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c2be:	430b      	orrs	r3, r1
 800c2c0:	6593      	str	r3, [r2, #88]	@ 0x58
 800c2c2:	e003      	b.n	800c2cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c2cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800c2d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800c2dc:	2300      	movs	r3, #0
 800c2de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800c2e2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800c2e6:	460b      	mov	r3, r1
 800c2e8:	4313      	orrs	r3, r2
 800c2ea:	d03a      	beq.n	800c362 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800c2ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c2f2:	2b30      	cmp	r3, #48	@ 0x30
 800c2f4:	d01f      	beq.n	800c336 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800c2f6:	2b30      	cmp	r3, #48	@ 0x30
 800c2f8:	d819      	bhi.n	800c32e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800c2fa:	2b20      	cmp	r3, #32
 800c2fc:	d00c      	beq.n	800c318 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800c2fe:	2b20      	cmp	r3, #32
 800c300:	d815      	bhi.n	800c32e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800c302:	2b00      	cmp	r3, #0
 800c304:	d019      	beq.n	800c33a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800c306:	2b10      	cmp	r3, #16
 800c308:	d111      	bne.n	800c32e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c30a:	4b77      	ldr	r3, [pc, #476]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c30c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c30e:	4a76      	ldr	r2, [pc, #472]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c310:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c314:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c316:	e011      	b.n	800c33c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c31c:	3308      	adds	r3, #8
 800c31e:	2102      	movs	r1, #2
 800c320:	4618      	mov	r0, r3
 800c322:	f002 f997 	bl	800e654 <RCCEx_PLL2_Config>
 800c326:	4603      	mov	r3, r0
 800c328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c32c:	e006      	b.n	800c33c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c32e:	2301      	movs	r3, #1
 800c330:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c334:	e002      	b.n	800c33c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c336:	bf00      	nop
 800c338:	e000      	b.n	800c33c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c33a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c33c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c340:	2b00      	cmp	r3, #0
 800c342:	d10a      	bne.n	800c35a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c344:	4b68      	ldr	r3, [pc, #416]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c348:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800c34c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c352:	4a65      	ldr	r2, [pc, #404]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c354:	430b      	orrs	r3, r1
 800c356:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c358:	e003      	b.n	800c362 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c35a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c35e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c36a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800c36e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800c372:	2300      	movs	r3, #0
 800c374:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800c378:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800c37c:	460b      	mov	r3, r1
 800c37e:	4313      	orrs	r3, r2
 800c380:	d051      	beq.n	800c426 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800c382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c388:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c38c:	d035      	beq.n	800c3fa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800c38e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c392:	d82e      	bhi.n	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c394:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c398:	d031      	beq.n	800c3fe <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800c39a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c39e:	d828      	bhi.n	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c3a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c3a4:	d01a      	beq.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800c3a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c3aa:	d822      	bhi.n	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d003      	beq.n	800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800c3b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3b4:	d007      	beq.n	800c3c6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800c3b6:	e01c      	b.n	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3b8:	4b4b      	ldr	r3, [pc, #300]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c3ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3bc:	4a4a      	ldr	r2, [pc, #296]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c3be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c3c4:	e01c      	b.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c3c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3ca:	3308      	adds	r3, #8
 800c3cc:	2100      	movs	r1, #0
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f002 f940 	bl	800e654 <RCCEx_PLL2_Config>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c3da:	e011      	b.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c3dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3e0:	3328      	adds	r3, #40	@ 0x28
 800c3e2:	2100      	movs	r1, #0
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f002 f9e7 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c3f0:	e006      	b.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c3f8:	e002      	b.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c3fa:	bf00      	nop
 800c3fc:	e000      	b.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c3fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c400:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c404:	2b00      	cmp	r3, #0
 800c406:	d10a      	bne.n	800c41e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c408:	4b37      	ldr	r3, [pc, #220]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c40a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c40c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800c410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c414:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c416:	4a34      	ldr	r2, [pc, #208]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c418:	430b      	orrs	r3, r1
 800c41a:	6513      	str	r3, [r2, #80]	@ 0x50
 800c41c:	e003      	b.n	800c426 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c41e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c422:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800c432:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c436:	2300      	movs	r3, #0
 800c438:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800c43c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800c440:	460b      	mov	r3, r1
 800c442:	4313      	orrs	r3, r2
 800c444:	d056      	beq.n	800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800c446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c44a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c44c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c450:	d033      	beq.n	800c4ba <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800c452:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c456:	d82c      	bhi.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c458:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c45c:	d02f      	beq.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800c45e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c462:	d826      	bhi.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c464:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c468:	d02b      	beq.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800c46a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c46e:	d820      	bhi.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c470:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c474:	d012      	beq.n	800c49c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800c476:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c47a:	d81a      	bhi.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d022      	beq.n	800c4c6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800c480:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c484:	d115      	bne.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c48a:	3308      	adds	r3, #8
 800c48c:	2101      	movs	r1, #1
 800c48e:	4618      	mov	r0, r3
 800c490:	f002 f8e0 	bl	800e654 <RCCEx_PLL2_Config>
 800c494:	4603      	mov	r3, r0
 800c496:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c49a:	e015      	b.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c49c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4a0:	3328      	adds	r3, #40	@ 0x28
 800c4a2:	2101      	movs	r1, #1
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	f002 f987 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c4b0:	e00a      	b.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c4b8:	e006      	b.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c4ba:	bf00      	nop
 800c4bc:	e004      	b.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c4be:	bf00      	nop
 800c4c0:	e002      	b.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c4c2:	bf00      	nop
 800c4c4:	e000      	b.n	800c4c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c4c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c4c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d10d      	bne.n	800c4ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c4d0:	4b05      	ldr	r3, [pc, #20]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c4d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4d4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800c4d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c4de:	4a02      	ldr	r2, [pc, #8]	@ (800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c4e0:	430b      	orrs	r3, r1
 800c4e2:	6513      	str	r3, [r2, #80]	@ 0x50
 800c4e4:	e006      	b.n	800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800c4e6:	bf00      	nop
 800c4e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c4f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800c500:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c504:	2300      	movs	r3, #0
 800c506:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c50a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800c50e:	460b      	mov	r3, r1
 800c510:	4313      	orrs	r3, r2
 800c512:	d055      	beq.n	800c5c0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800c514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c518:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c51c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c520:	d033      	beq.n	800c58a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800c522:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c526:	d82c      	bhi.n	800c582 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c52c:	d02f      	beq.n	800c58e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800c52e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c532:	d826      	bhi.n	800c582 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c534:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c538:	d02b      	beq.n	800c592 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800c53a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c53e:	d820      	bhi.n	800c582 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c540:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c544:	d012      	beq.n	800c56c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800c546:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c54a:	d81a      	bhi.n	800c582 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d022      	beq.n	800c596 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800c550:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c554:	d115      	bne.n	800c582 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c55a:	3308      	adds	r3, #8
 800c55c:	2101      	movs	r1, #1
 800c55e:	4618      	mov	r0, r3
 800c560:	f002 f878 	bl	800e654 <RCCEx_PLL2_Config>
 800c564:	4603      	mov	r3, r0
 800c566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c56a:	e015      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c56c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c570:	3328      	adds	r3, #40	@ 0x28
 800c572:	2101      	movs	r1, #1
 800c574:	4618      	mov	r0, r3
 800c576:	f002 f91f 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c57a:	4603      	mov	r3, r0
 800c57c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c580:	e00a      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800c582:	2301      	movs	r3, #1
 800c584:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c588:	e006      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c58a:	bf00      	nop
 800c58c:	e004      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c58e:	bf00      	nop
 800c590:	e002      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c592:	bf00      	nop
 800c594:	e000      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c596:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d10b      	bne.n	800c5b8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c5a0:	4ba3      	ldr	r3, [pc, #652]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c5a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5a4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c5a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c5b0:	4a9f      	ldr	r2, [pc, #636]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c5b2:	430b      	orrs	r3, r1
 800c5b4:	6593      	str	r3, [r2, #88]	@ 0x58
 800c5b6:	e003      	b.n	800c5c0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c5c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800c5cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800c5d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c5da:	460b      	mov	r3, r1
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	d037      	beq.n	800c650 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800c5e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c5ea:	d00e      	beq.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800c5ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c5f0:	d816      	bhi.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d018      	beq.n	800c628 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800c5f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c5fa:	d111      	bne.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c5fc:	4b8c      	ldr	r3, [pc, #560]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c5fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c600:	4a8b      	ldr	r2, [pc, #556]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c602:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c606:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c608:	e00f      	b.n	800c62a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c60a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c60e:	3308      	adds	r3, #8
 800c610:	2101      	movs	r1, #1
 800c612:	4618      	mov	r0, r3
 800c614:	f002 f81e 	bl	800e654 <RCCEx_PLL2_Config>
 800c618:	4603      	mov	r3, r0
 800c61a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c61e:	e004      	b.n	800c62a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c620:	2301      	movs	r3, #1
 800c622:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c626:	e000      	b.n	800c62a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800c628:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c62a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d10a      	bne.n	800c648 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c632:	4b7f      	ldr	r3, [pc, #508]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c636:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c63a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c63e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c640:	4a7b      	ldr	r2, [pc, #492]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c642:	430b      	orrs	r3, r1
 800c644:	6513      	str	r3, [r2, #80]	@ 0x50
 800c646:	e003      	b.n	800c650 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c648:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c64c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c654:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c658:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800c65c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c660:	2300      	movs	r3, #0
 800c662:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800c666:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800c66a:	460b      	mov	r3, r1
 800c66c:	4313      	orrs	r3, r2
 800c66e:	d039      	beq.n	800c6e4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800c670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c674:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c676:	2b03      	cmp	r3, #3
 800c678:	d81c      	bhi.n	800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800c67a:	a201      	add	r2, pc, #4	@ (adr r2, 800c680 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800c67c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c680:	0800c6bd 	.word	0x0800c6bd
 800c684:	0800c691 	.word	0x0800c691
 800c688:	0800c69f 	.word	0x0800c69f
 800c68c:	0800c6bd 	.word	0x0800c6bd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c690:	4b67      	ldr	r3, [pc, #412]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c694:	4a66      	ldr	r2, [pc, #408]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c696:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c69a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c69c:	e00f      	b.n	800c6be <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c69e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6a2:	3308      	adds	r3, #8
 800c6a4:	2102      	movs	r1, #2
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f001 ffd4 	bl	800e654 <RCCEx_PLL2_Config>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c6b2:	e004      	b.n	800c6be <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c6ba:	e000      	b.n	800c6be <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800c6bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c6be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d10a      	bne.n	800c6dc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c6c6:	4b5a      	ldr	r3, [pc, #360]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c6c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c6ca:	f023 0103 	bic.w	r1, r3, #3
 800c6ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c6d4:	4a56      	ldr	r2, [pc, #344]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c6d6:	430b      	orrs	r3, r1
 800c6d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c6da:	e003      	b.n	800c6e4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c6e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800c6f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c6fa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800c6fe:	460b      	mov	r3, r1
 800c700:	4313      	orrs	r3, r2
 800c702:	f000 809f 	beq.w	800c844 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c706:	4b4b      	ldr	r3, [pc, #300]	@ (800c834 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a4a      	ldr	r2, [pc, #296]	@ (800c834 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c70c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c710:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c712:	f7f6 fa9d 	bl	8002c50 <HAL_GetTick>
 800c716:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c71a:	e00b      	b.n	800c734 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c71c:	f7f6 fa98 	bl	8002c50 <HAL_GetTick>
 800c720:	4602      	mov	r2, r0
 800c722:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c726:	1ad3      	subs	r3, r2, r3
 800c728:	2b64      	cmp	r3, #100	@ 0x64
 800c72a:	d903      	bls.n	800c734 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800c72c:	2303      	movs	r3, #3
 800c72e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c732:	e005      	b.n	800c740 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c734:	4b3f      	ldr	r3, [pc, #252]	@ (800c834 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d0ed      	beq.n	800c71c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800c740:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c744:	2b00      	cmp	r3, #0
 800c746:	d179      	bne.n	800c83c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c748:	4b39      	ldr	r3, [pc, #228]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c74a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c74c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c750:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c754:	4053      	eors	r3, r2
 800c756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d015      	beq.n	800c78a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c75e:	4b34      	ldr	r3, [pc, #208]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c762:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c766:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c76a:	4b31      	ldr	r3, [pc, #196]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c76c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c76e:	4a30      	ldr	r2, [pc, #192]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c770:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c774:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c776:	4b2e      	ldr	r3, [pc, #184]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c77a:	4a2d      	ldr	r2, [pc, #180]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c77c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c780:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c782:	4a2b      	ldr	r2, [pc, #172]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c784:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800c788:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c78e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c792:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c796:	d118      	bne.n	800c7ca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c798:	f7f6 fa5a 	bl	8002c50 <HAL_GetTick>
 800c79c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c7a0:	e00d      	b.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c7a2:	f7f6 fa55 	bl	8002c50 <HAL_GetTick>
 800c7a6:	4602      	mov	r2, r0
 800c7a8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c7ac:	1ad2      	subs	r2, r2, r3
 800c7ae:	f241 3388 	movw	r3, #5000	@ 0x1388
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d903      	bls.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800c7b6:	2303      	movs	r3, #3
 800c7b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800c7bc:	e005      	b.n	800c7ca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c7be:	4b1c      	ldr	r3, [pc, #112]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c7c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c7c2:	f003 0302 	and.w	r3, r3, #2
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d0eb      	beq.n	800c7a2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800c7ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d129      	bne.n	800c826 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c7d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c7da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c7de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c7e2:	d10e      	bne.n	800c802 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800c7e4:	4b12      	ldr	r3, [pc, #72]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c7e6:	691b      	ldr	r3, [r3, #16]
 800c7e8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800c7ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c7f4:	091a      	lsrs	r2, r3, #4
 800c7f6:	4b10      	ldr	r3, [pc, #64]	@ (800c838 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800c7f8:	4013      	ands	r3, r2
 800c7fa:	4a0d      	ldr	r2, [pc, #52]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c7fc:	430b      	orrs	r3, r1
 800c7fe:	6113      	str	r3, [r2, #16]
 800c800:	e005      	b.n	800c80e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800c802:	4b0b      	ldr	r3, [pc, #44]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c804:	691b      	ldr	r3, [r3, #16]
 800c806:	4a0a      	ldr	r2, [pc, #40]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c808:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c80c:	6113      	str	r3, [r2, #16]
 800c80e:	4b08      	ldr	r3, [pc, #32]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c810:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800c812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c816:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c81a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c81e:	4a04      	ldr	r2, [pc, #16]	@ (800c830 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c820:	430b      	orrs	r3, r1
 800c822:	6713      	str	r3, [r2, #112]	@ 0x70
 800c824:	e00e      	b.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c82a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800c82e:	e009      	b.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800c830:	58024400 	.word	0x58024400
 800c834:	58024800 	.word	0x58024800
 800c838:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c83c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c840:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84c:	f002 0301 	and.w	r3, r2, #1
 800c850:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c854:	2300      	movs	r3, #0
 800c856:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c85a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c85e:	460b      	mov	r3, r1
 800c860:	4313      	orrs	r3, r2
 800c862:	f000 8089 	beq.w	800c978 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800c866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c86a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c86c:	2b28      	cmp	r3, #40	@ 0x28
 800c86e:	d86b      	bhi.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800c870:	a201      	add	r2, pc, #4	@ (adr r2, 800c878 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c876:	bf00      	nop
 800c878:	0800c951 	.word	0x0800c951
 800c87c:	0800c949 	.word	0x0800c949
 800c880:	0800c949 	.word	0x0800c949
 800c884:	0800c949 	.word	0x0800c949
 800c888:	0800c949 	.word	0x0800c949
 800c88c:	0800c949 	.word	0x0800c949
 800c890:	0800c949 	.word	0x0800c949
 800c894:	0800c949 	.word	0x0800c949
 800c898:	0800c91d 	.word	0x0800c91d
 800c89c:	0800c949 	.word	0x0800c949
 800c8a0:	0800c949 	.word	0x0800c949
 800c8a4:	0800c949 	.word	0x0800c949
 800c8a8:	0800c949 	.word	0x0800c949
 800c8ac:	0800c949 	.word	0x0800c949
 800c8b0:	0800c949 	.word	0x0800c949
 800c8b4:	0800c949 	.word	0x0800c949
 800c8b8:	0800c933 	.word	0x0800c933
 800c8bc:	0800c949 	.word	0x0800c949
 800c8c0:	0800c949 	.word	0x0800c949
 800c8c4:	0800c949 	.word	0x0800c949
 800c8c8:	0800c949 	.word	0x0800c949
 800c8cc:	0800c949 	.word	0x0800c949
 800c8d0:	0800c949 	.word	0x0800c949
 800c8d4:	0800c949 	.word	0x0800c949
 800c8d8:	0800c951 	.word	0x0800c951
 800c8dc:	0800c949 	.word	0x0800c949
 800c8e0:	0800c949 	.word	0x0800c949
 800c8e4:	0800c949 	.word	0x0800c949
 800c8e8:	0800c949 	.word	0x0800c949
 800c8ec:	0800c949 	.word	0x0800c949
 800c8f0:	0800c949 	.word	0x0800c949
 800c8f4:	0800c949 	.word	0x0800c949
 800c8f8:	0800c951 	.word	0x0800c951
 800c8fc:	0800c949 	.word	0x0800c949
 800c900:	0800c949 	.word	0x0800c949
 800c904:	0800c949 	.word	0x0800c949
 800c908:	0800c949 	.word	0x0800c949
 800c90c:	0800c949 	.word	0x0800c949
 800c910:	0800c949 	.word	0x0800c949
 800c914:	0800c949 	.word	0x0800c949
 800c918:	0800c951 	.word	0x0800c951
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c91c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c920:	3308      	adds	r3, #8
 800c922:	2101      	movs	r1, #1
 800c924:	4618      	mov	r0, r3
 800c926:	f001 fe95 	bl	800e654 <RCCEx_PLL2_Config>
 800c92a:	4603      	mov	r3, r0
 800c92c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c930:	e00f      	b.n	800c952 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c936:	3328      	adds	r3, #40	@ 0x28
 800c938:	2101      	movs	r1, #1
 800c93a:	4618      	mov	r0, r3
 800c93c:	f001 ff3c 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c940:	4603      	mov	r3, r0
 800c942:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c946:	e004      	b.n	800c952 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c948:	2301      	movs	r3, #1
 800c94a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c94e:	e000      	b.n	800c952 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800c950:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c956:	2b00      	cmp	r3, #0
 800c958:	d10a      	bne.n	800c970 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c95a:	4bbf      	ldr	r3, [pc, #764]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c95c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c95e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800c962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c966:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c968:	4abb      	ldr	r2, [pc, #748]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c96a:	430b      	orrs	r3, r1
 800c96c:	6553      	str	r3, [r2, #84]	@ 0x54
 800c96e:	e003      	b.n	800c978 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c974:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c980:	f002 0302 	and.w	r3, r2, #2
 800c984:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c988:	2300      	movs	r3, #0
 800c98a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800c98e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800c992:	460b      	mov	r3, r1
 800c994:	4313      	orrs	r3, r2
 800c996:	d041      	beq.n	800ca1c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c99c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c99e:	2b05      	cmp	r3, #5
 800c9a0:	d824      	bhi.n	800c9ec <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800c9a2:	a201      	add	r2, pc, #4	@ (adr r2, 800c9a8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800c9a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9a8:	0800c9f5 	.word	0x0800c9f5
 800c9ac:	0800c9c1 	.word	0x0800c9c1
 800c9b0:	0800c9d7 	.word	0x0800c9d7
 800c9b4:	0800c9f5 	.word	0x0800c9f5
 800c9b8:	0800c9f5 	.word	0x0800c9f5
 800c9bc:	0800c9f5 	.word	0x0800c9f5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c9c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9c4:	3308      	adds	r3, #8
 800c9c6:	2101      	movs	r1, #1
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f001 fe43 	bl	800e654 <RCCEx_PLL2_Config>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c9d4:	e00f      	b.n	800c9f6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c9d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9da:	3328      	adds	r3, #40	@ 0x28
 800c9dc:	2101      	movs	r1, #1
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f001 feea 	bl	800e7b8 <RCCEx_PLL3_Config>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c9ea:	e004      	b.n	800c9f6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c9f2:	e000      	b.n	800c9f6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800c9f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c9f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d10a      	bne.n	800ca14 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c9fe:	4b96      	ldr	r3, [pc, #600]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ca00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca02:	f023 0107 	bic.w	r1, r3, #7
 800ca06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ca0c:	4a92      	ldr	r2, [pc, #584]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ca0e:	430b      	orrs	r3, r1
 800ca10:	6553      	str	r3, [r2, #84]	@ 0x54
 800ca12:	e003      	b.n	800ca1c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ca1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca24:	f002 0304 	and.w	r3, r2, #4
 800ca28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ca32:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ca36:	460b      	mov	r3, r1
 800ca38:	4313      	orrs	r3, r2
 800ca3a:	d044      	beq.n	800cac6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ca3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ca44:	2b05      	cmp	r3, #5
 800ca46:	d825      	bhi.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800ca48:	a201      	add	r2, pc, #4	@ (adr r2, 800ca50 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800ca4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca4e:	bf00      	nop
 800ca50:	0800ca9d 	.word	0x0800ca9d
 800ca54:	0800ca69 	.word	0x0800ca69
 800ca58:	0800ca7f 	.word	0x0800ca7f
 800ca5c:	0800ca9d 	.word	0x0800ca9d
 800ca60:	0800ca9d 	.word	0x0800ca9d
 800ca64:	0800ca9d 	.word	0x0800ca9d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ca68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca6c:	3308      	adds	r3, #8
 800ca6e:	2101      	movs	r1, #1
 800ca70:	4618      	mov	r0, r3
 800ca72:	f001 fdef 	bl	800e654 <RCCEx_PLL2_Config>
 800ca76:	4603      	mov	r3, r0
 800ca78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ca7c:	e00f      	b.n	800ca9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ca7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca82:	3328      	adds	r3, #40	@ 0x28
 800ca84:	2101      	movs	r1, #1
 800ca86:	4618      	mov	r0, r3
 800ca88:	f001 fe96 	bl	800e7b8 <RCCEx_PLL3_Config>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ca92:	e004      	b.n	800ca9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ca94:	2301      	movs	r3, #1
 800ca96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ca9a:	e000      	b.n	800ca9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800ca9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d10b      	bne.n	800cabe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800caa6:	4b6c      	ldr	r3, [pc, #432]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800caa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800caaa:	f023 0107 	bic.w	r1, r3, #7
 800caae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cab2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cab6:	4a68      	ldr	r2, [pc, #416]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cab8:	430b      	orrs	r3, r1
 800caba:	6593      	str	r3, [r2, #88]	@ 0x58
 800cabc:	e003      	b.n	800cac6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cabe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cace:	f002 0320 	and.w	r3, r2, #32
 800cad2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800cad6:	2300      	movs	r3, #0
 800cad8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cadc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800cae0:	460b      	mov	r3, r1
 800cae2:	4313      	orrs	r3, r2
 800cae4:	d055      	beq.n	800cb92 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800cae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800caee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800caf2:	d033      	beq.n	800cb5c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800caf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800caf8:	d82c      	bhi.n	800cb54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cafa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cafe:	d02f      	beq.n	800cb60 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800cb00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb04:	d826      	bhi.n	800cb54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cb06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cb0a:	d02b      	beq.n	800cb64 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800cb0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cb10:	d820      	bhi.n	800cb54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cb12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb16:	d012      	beq.n	800cb3e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800cb18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb1c:	d81a      	bhi.n	800cb54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d022      	beq.n	800cb68 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800cb22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb26:	d115      	bne.n	800cb54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cb28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb2c:	3308      	adds	r3, #8
 800cb2e:	2100      	movs	r1, #0
 800cb30:	4618      	mov	r0, r3
 800cb32:	f001 fd8f 	bl	800e654 <RCCEx_PLL2_Config>
 800cb36:	4603      	mov	r3, r0
 800cb38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cb3c:	e015      	b.n	800cb6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cb3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb42:	3328      	adds	r3, #40	@ 0x28
 800cb44:	2102      	movs	r1, #2
 800cb46:	4618      	mov	r0, r3
 800cb48:	f001 fe36 	bl	800e7b8 <RCCEx_PLL3_Config>
 800cb4c:	4603      	mov	r3, r0
 800cb4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cb52:	e00a      	b.n	800cb6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cb54:	2301      	movs	r3, #1
 800cb56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cb5a:	e006      	b.n	800cb6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cb5c:	bf00      	nop
 800cb5e:	e004      	b.n	800cb6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cb60:	bf00      	nop
 800cb62:	e002      	b.n	800cb6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cb64:	bf00      	nop
 800cb66:	e000      	b.n	800cb6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cb68:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d10b      	bne.n	800cb8a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cb72:	4b39      	ldr	r3, [pc, #228]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cb74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb76:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cb7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb82:	4a35      	ldr	r2, [pc, #212]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cb84:	430b      	orrs	r3, r1
 800cb86:	6553      	str	r3, [r2, #84]	@ 0x54
 800cb88:	e003      	b.n	800cb92 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cb92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb9a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800cb9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800cba2:	2300      	movs	r3, #0
 800cba4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cba8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800cbac:	460b      	mov	r3, r1
 800cbae:	4313      	orrs	r3, r2
 800cbb0:	d058      	beq.n	800cc64 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800cbb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cbba:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800cbbe:	d033      	beq.n	800cc28 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800cbc0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800cbc4:	d82c      	bhi.n	800cc20 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800cbc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cbca:	d02f      	beq.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800cbcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cbd0:	d826      	bhi.n	800cc20 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800cbd2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cbd6:	d02b      	beq.n	800cc30 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800cbd8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cbdc:	d820      	bhi.n	800cc20 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800cbde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cbe2:	d012      	beq.n	800cc0a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800cbe4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cbe8:	d81a      	bhi.n	800cc20 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d022      	beq.n	800cc34 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800cbee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cbf2:	d115      	bne.n	800cc20 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cbf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbf8:	3308      	adds	r3, #8
 800cbfa:	2100      	movs	r1, #0
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f001 fd29 	bl	800e654 <RCCEx_PLL2_Config>
 800cc02:	4603      	mov	r3, r0
 800cc04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800cc08:	e015      	b.n	800cc36 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cc0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc0e:	3328      	adds	r3, #40	@ 0x28
 800cc10:	2102      	movs	r1, #2
 800cc12:	4618      	mov	r0, r3
 800cc14:	f001 fdd0 	bl	800e7b8 <RCCEx_PLL3_Config>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800cc1e:	e00a      	b.n	800cc36 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc20:	2301      	movs	r3, #1
 800cc22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cc26:	e006      	b.n	800cc36 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cc28:	bf00      	nop
 800cc2a:	e004      	b.n	800cc36 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cc2c:	bf00      	nop
 800cc2e:	e002      	b.n	800cc36 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cc30:	bf00      	nop
 800cc32:	e000      	b.n	800cc36 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cc34:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d10e      	bne.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cc3e:	4b06      	ldr	r3, [pc, #24]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cc40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc42:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800cc46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cc4e:	4a02      	ldr	r2, [pc, #8]	@ (800cc58 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cc50:	430b      	orrs	r3, r1
 800cc52:	6593      	str	r3, [r2, #88]	@ 0x58
 800cc54:	e006      	b.n	800cc64 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800cc56:	bf00      	nop
 800cc58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800cc64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800cc70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cc74:	2300      	movs	r3, #0
 800cc76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cc7a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800cc7e:	460b      	mov	r3, r1
 800cc80:	4313      	orrs	r3, r2
 800cc82:	d055      	beq.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800cc84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc88:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cc8c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800cc90:	d033      	beq.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800cc92:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800cc96:	d82c      	bhi.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cc98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cc9c:	d02f      	beq.n	800ccfe <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800cc9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cca2:	d826      	bhi.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cca4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800cca8:	d02b      	beq.n	800cd02 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800ccaa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ccae:	d820      	bhi.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ccb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ccb4:	d012      	beq.n	800ccdc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800ccb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ccba:	d81a      	bhi.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d022      	beq.n	800cd06 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800ccc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ccc4:	d115      	bne.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ccc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccca:	3308      	adds	r3, #8
 800cccc:	2100      	movs	r1, #0
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f001 fcc0 	bl	800e654 <RCCEx_PLL2_Config>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ccda:	e015      	b.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ccdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cce0:	3328      	adds	r3, #40	@ 0x28
 800cce2:	2102      	movs	r1, #2
 800cce4:	4618      	mov	r0, r3
 800cce6:	f001 fd67 	bl	800e7b8 <RCCEx_PLL3_Config>
 800ccea:	4603      	mov	r3, r0
 800ccec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ccf0:	e00a      	b.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ccf2:	2301      	movs	r3, #1
 800ccf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ccf8:	e006      	b.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ccfa:	bf00      	nop
 800ccfc:	e004      	b.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ccfe:	bf00      	nop
 800cd00:	e002      	b.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800cd02:	bf00      	nop
 800cd04:	e000      	b.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800cd06:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d10b      	bne.n	800cd28 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800cd10:	4ba1      	ldr	r3, [pc, #644]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cd12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd14:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800cd18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cd20:	4a9d      	ldr	r2, [pc, #628]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cd22:	430b      	orrs	r3, r1
 800cd24:	6593      	str	r3, [r2, #88]	@ 0x58
 800cd26:	e003      	b.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800cd30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd38:	f002 0308 	and.w	r3, r2, #8
 800cd3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cd40:	2300      	movs	r3, #0
 800cd42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cd46:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800cd4a:	460b      	mov	r3, r1
 800cd4c:	4313      	orrs	r3, r2
 800cd4e:	d01e      	beq.n	800cd8e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800cd50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cd58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd5c:	d10c      	bne.n	800cd78 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cd5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd62:	3328      	adds	r3, #40	@ 0x28
 800cd64:	2102      	movs	r1, #2
 800cd66:	4618      	mov	r0, r3
 800cd68:	f001 fd26 	bl	800e7b8 <RCCEx_PLL3_Config>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d002      	beq.n	800cd78 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800cd72:	2301      	movs	r3, #1
 800cd74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800cd78:	4b87      	ldr	r3, [pc, #540]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cd7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd7c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cd80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cd88:	4a83      	ldr	r2, [pc, #524]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cd8a:	430b      	orrs	r3, r1
 800cd8c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cd8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd96:	f002 0310 	and.w	r3, r2, #16
 800cd9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cd9e:	2300      	movs	r3, #0
 800cda0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cda4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800cda8:	460b      	mov	r3, r1
 800cdaa:	4313      	orrs	r3, r2
 800cdac:	d01e      	beq.n	800cdec <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800cdae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cdb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cdba:	d10c      	bne.n	800cdd6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cdbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdc0:	3328      	adds	r3, #40	@ 0x28
 800cdc2:	2102      	movs	r1, #2
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f001 fcf7 	bl	800e7b8 <RCCEx_PLL3_Config>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d002      	beq.n	800cdd6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cdd6:	4b70      	ldr	r3, [pc, #448]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cdd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdda:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800cdde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cde2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cde6:	4a6c      	ldr	r2, [pc, #432]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cde8:	430b      	orrs	r3, r1
 800cdea:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cdec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800cdf8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ce02:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ce06:	460b      	mov	r3, r1
 800ce08:	4313      	orrs	r3, r2
 800ce0a:	d03e      	beq.n	800ce8a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ce0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce10:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ce14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce18:	d022      	beq.n	800ce60 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800ce1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce1e:	d81b      	bhi.n	800ce58 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d003      	beq.n	800ce2c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800ce24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce28:	d00b      	beq.n	800ce42 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800ce2a:	e015      	b.n	800ce58 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ce2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce30:	3308      	adds	r3, #8
 800ce32:	2100      	movs	r1, #0
 800ce34:	4618      	mov	r0, r3
 800ce36:	f001 fc0d 	bl	800e654 <RCCEx_PLL2_Config>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ce40:	e00f      	b.n	800ce62 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ce42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce46:	3328      	adds	r3, #40	@ 0x28
 800ce48:	2102      	movs	r1, #2
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	f001 fcb4 	bl	800e7b8 <RCCEx_PLL3_Config>
 800ce50:	4603      	mov	r3, r0
 800ce52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ce56:	e004      	b.n	800ce62 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ce58:	2301      	movs	r3, #1
 800ce5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce5e:	e000      	b.n	800ce62 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800ce60:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d10b      	bne.n	800ce82 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ce6a:	4b4b      	ldr	r3, [pc, #300]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce6e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ce72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce76:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ce7a:	4a47      	ldr	r2, [pc, #284]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce7c:	430b      	orrs	r3, r1
 800ce7e:	6593      	str	r3, [r2, #88]	@ 0x58
 800ce80:	e003      	b.n	800ce8a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ce8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce92:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800ce96:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ce98:	2300      	movs	r3, #0
 800ce9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce9c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800cea0:	460b      	mov	r3, r1
 800cea2:	4313      	orrs	r3, r2
 800cea4:	d03b      	beq.n	800cf1e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800cea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ceaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ceae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ceb2:	d01f      	beq.n	800cef4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800ceb4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ceb8:	d818      	bhi.n	800ceec <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800ceba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cebe:	d003      	beq.n	800cec8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800cec0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cec4:	d007      	beq.n	800ced6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800cec6:	e011      	b.n	800ceec <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cec8:	4b33      	ldr	r3, [pc, #204]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ceca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cecc:	4a32      	ldr	r2, [pc, #200]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ced2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ced4:	e00f      	b.n	800cef6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ced6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ceda:	3328      	adds	r3, #40	@ 0x28
 800cedc:	2101      	movs	r1, #1
 800cede:	4618      	mov	r0, r3
 800cee0:	f001 fc6a 	bl	800e7b8 <RCCEx_PLL3_Config>
 800cee4:	4603      	mov	r3, r0
 800cee6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800ceea:	e004      	b.n	800cef6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ceec:	2301      	movs	r3, #1
 800ceee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cef2:	e000      	b.n	800cef6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800cef4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d10b      	bne.n	800cf16 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cefe:	4b26      	ldr	r3, [pc, #152]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf02:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800cf06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf0e:	4a22      	ldr	r2, [pc, #136]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf10:	430b      	orrs	r3, r1
 800cf12:	6553      	str	r3, [r2, #84]	@ 0x54
 800cf14:	e003      	b.n	800cf1e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800cf1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf26:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800cf2a:	673b      	str	r3, [r7, #112]	@ 0x70
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	677b      	str	r3, [r7, #116]	@ 0x74
 800cf30:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800cf34:	460b      	mov	r3, r1
 800cf36:	4313      	orrs	r3, r2
 800cf38:	d034      	beq.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800cf3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d003      	beq.n	800cf4c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800cf44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf48:	d007      	beq.n	800cf5a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800cf4a:	e011      	b.n	800cf70 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cf4c:	4b12      	ldr	r3, [pc, #72]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf50:	4a11      	ldr	r2, [pc, #68]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cf56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800cf58:	e00e      	b.n	800cf78 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cf5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf5e:	3308      	adds	r3, #8
 800cf60:	2102      	movs	r1, #2
 800cf62:	4618      	mov	r0, r3
 800cf64:	f001 fb76 	bl	800e654 <RCCEx_PLL2_Config>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800cf6e:	e003      	b.n	800cf78 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800cf70:	2301      	movs	r3, #1
 800cf72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cf76:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d10d      	bne.n	800cf9c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800cf80:	4b05      	ldr	r3, [pc, #20]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cf84:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cf88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf8e:	4a02      	ldr	r2, [pc, #8]	@ (800cf98 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf90:	430b      	orrs	r3, r1
 800cf92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800cf94:	e006      	b.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800cf96:	bf00      	nop
 800cf98:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfa0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800cfa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfac:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800cfb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cfb6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800cfba:	460b      	mov	r3, r1
 800cfbc:	4313      	orrs	r3, r2
 800cfbe:	d00c      	beq.n	800cfda <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cfc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfc4:	3328      	adds	r3, #40	@ 0x28
 800cfc6:	2102      	movs	r1, #2
 800cfc8:	4618      	mov	r0, r3
 800cfca:	f001 fbf5 	bl	800e7b8 <RCCEx_PLL3_Config>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d002      	beq.n	800cfda <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800cfda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800cfe6:	663b      	str	r3, [r7, #96]	@ 0x60
 800cfe8:	2300      	movs	r3, #0
 800cfea:	667b      	str	r3, [r7, #100]	@ 0x64
 800cfec:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800cff0:	460b      	mov	r3, r1
 800cff2:	4313      	orrs	r3, r2
 800cff4:	d038      	beq.n	800d068 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800cff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cffe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d002:	d018      	beq.n	800d036 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800d004:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d008:	d811      	bhi.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d00a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d00e:	d014      	beq.n	800d03a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800d010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d014:	d80b      	bhi.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d016:	2b00      	cmp	r3, #0
 800d018:	d011      	beq.n	800d03e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800d01a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d01e:	d106      	bne.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d020:	4bc3      	ldr	r3, [pc, #780]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d024:	4ac2      	ldr	r2, [pc, #776]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d026:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d02a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d02c:	e008      	b.n	800d040 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d02e:	2301      	movs	r3, #1
 800d030:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d034:	e004      	b.n	800d040 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d036:	bf00      	nop
 800d038:	e002      	b.n	800d040 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d03a:	bf00      	nop
 800d03c:	e000      	b.n	800d040 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d03e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d040:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d044:	2b00      	cmp	r3, #0
 800d046:	d10b      	bne.n	800d060 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d048:	4bb9      	ldr	r3, [pc, #740]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d04a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d04c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d054:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d058:	4ab5      	ldr	r2, [pc, #724]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d05a:	430b      	orrs	r3, r1
 800d05c:	6553      	str	r3, [r2, #84]	@ 0x54
 800d05e:	e003      	b.n	800d068 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d064:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d070:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d074:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d076:	2300      	movs	r3, #0
 800d078:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d07a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800d07e:	460b      	mov	r3, r1
 800d080:	4313      	orrs	r3, r2
 800d082:	d009      	beq.n	800d098 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d084:	4baa      	ldr	r3, [pc, #680]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d086:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d088:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d08c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d090:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d092:	4aa7      	ldr	r2, [pc, #668]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d094:	430b      	orrs	r3, r1
 800d096:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800d098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800d0a4:	653b      	str	r3, [r7, #80]	@ 0x50
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	657b      	str	r3, [r7, #84]	@ 0x54
 800d0aa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800d0ae:	460b      	mov	r3, r1
 800d0b0:	4313      	orrs	r3, r2
 800d0b2:	d00a      	beq.n	800d0ca <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800d0b4:	4b9e      	ldr	r3, [pc, #632]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d0b6:	691b      	ldr	r3, [r3, #16]
 800d0b8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800d0bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0c0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d0c4:	4a9a      	ldr	r2, [pc, #616]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d0c6:	430b      	orrs	r3, r1
 800d0c8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d0d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d0d8:	2300      	movs	r3, #0
 800d0da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d0dc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800d0e0:	460b      	mov	r3, r1
 800d0e2:	4313      	orrs	r3, r2
 800d0e4:	d009      	beq.n	800d0fa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d0e6:	4b92      	ldr	r3, [pc, #584]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d0e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d0ea:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800d0ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d0f4:	4a8e      	ldr	r2, [pc, #568]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d0f6:	430b      	orrs	r3, r1
 800d0f8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d0fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d102:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800d106:	643b      	str	r3, [r7, #64]	@ 0x40
 800d108:	2300      	movs	r3, #0
 800d10a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d10c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d110:	460b      	mov	r3, r1
 800d112:	4313      	orrs	r3, r2
 800d114:	d00e      	beq.n	800d134 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d116:	4b86      	ldr	r3, [pc, #536]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d118:	691b      	ldr	r3, [r3, #16]
 800d11a:	4a85      	ldr	r2, [pc, #532]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d11c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d120:	6113      	str	r3, [r2, #16]
 800d122:	4b83      	ldr	r3, [pc, #524]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d124:	6919      	ldr	r1, [r3, #16]
 800d126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d12a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d12e:	4a80      	ldr	r2, [pc, #512]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d130:	430b      	orrs	r3, r1
 800d132:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d13c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800d140:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d142:	2300      	movs	r3, #0
 800d144:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d146:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d14a:	460b      	mov	r3, r1
 800d14c:	4313      	orrs	r3, r2
 800d14e:	d009      	beq.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d150:	4b77      	ldr	r3, [pc, #476]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d152:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d154:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d15c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d15e:	4a74      	ldr	r2, [pc, #464]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d160:	430b      	orrs	r3, r1
 800d162:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d16c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800d170:	633b      	str	r3, [r7, #48]	@ 0x30
 800d172:	2300      	movs	r3, #0
 800d174:	637b      	str	r3, [r7, #52]	@ 0x34
 800d176:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d17a:	460b      	mov	r3, r1
 800d17c:	4313      	orrs	r3, r2
 800d17e:	d00a      	beq.n	800d196 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d180:	4b6b      	ldr	r3, [pc, #428]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d184:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d18c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d190:	4a67      	ldr	r2, [pc, #412]	@ (800d330 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d192:	430b      	orrs	r3, r1
 800d194:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19e:	2100      	movs	r1, #0
 800d1a0:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d1a2:	f003 0301 	and.w	r3, r3, #1
 800d1a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d1a8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d1ac:	460b      	mov	r3, r1
 800d1ae:	4313      	orrs	r3, r2
 800d1b0:	d011      	beq.n	800d1d6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d1b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1b6:	3308      	adds	r3, #8
 800d1b8:	2100      	movs	r1, #0
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	f001 fa4a 	bl	800e654 <RCCEx_PLL2_Config>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d1c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d003      	beq.n	800d1d6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d1ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d1d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1de:	2100      	movs	r1, #0
 800d1e0:	6239      	str	r1, [r7, #32]
 800d1e2:	f003 0302 	and.w	r3, r3, #2
 800d1e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d1e8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d1ec:	460b      	mov	r3, r1
 800d1ee:	4313      	orrs	r3, r2
 800d1f0:	d011      	beq.n	800d216 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d1f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1f6:	3308      	adds	r3, #8
 800d1f8:	2101      	movs	r1, #1
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f001 fa2a 	bl	800e654 <RCCEx_PLL2_Config>
 800d200:	4603      	mov	r3, r0
 800d202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d003      	beq.n	800d216 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d20e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d212:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21e:	2100      	movs	r1, #0
 800d220:	61b9      	str	r1, [r7, #24]
 800d222:	f003 0304 	and.w	r3, r3, #4
 800d226:	61fb      	str	r3, [r7, #28]
 800d228:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d22c:	460b      	mov	r3, r1
 800d22e:	4313      	orrs	r3, r2
 800d230:	d011      	beq.n	800d256 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d236:	3308      	adds	r3, #8
 800d238:	2102      	movs	r1, #2
 800d23a:	4618      	mov	r0, r3
 800d23c:	f001 fa0a 	bl	800e654 <RCCEx_PLL2_Config>
 800d240:	4603      	mov	r3, r0
 800d242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d003      	beq.n	800d256 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d24e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d252:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25e:	2100      	movs	r1, #0
 800d260:	6139      	str	r1, [r7, #16]
 800d262:	f003 0308 	and.w	r3, r3, #8
 800d266:	617b      	str	r3, [r7, #20]
 800d268:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d26c:	460b      	mov	r3, r1
 800d26e:	4313      	orrs	r3, r2
 800d270:	d011      	beq.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d276:	3328      	adds	r3, #40	@ 0x28
 800d278:	2100      	movs	r1, #0
 800d27a:	4618      	mov	r0, r3
 800d27c:	f001 fa9c 	bl	800e7b8 <RCCEx_PLL3_Config>
 800d280:	4603      	mov	r3, r0
 800d282:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800d286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d003      	beq.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d28e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d292:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800d296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d29e:	2100      	movs	r1, #0
 800d2a0:	60b9      	str	r1, [r7, #8]
 800d2a2:	f003 0310 	and.w	r3, r3, #16
 800d2a6:	60fb      	str	r3, [r7, #12]
 800d2a8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d2ac:	460b      	mov	r3, r1
 800d2ae:	4313      	orrs	r3, r2
 800d2b0:	d011      	beq.n	800d2d6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d2b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2b6:	3328      	adds	r3, #40	@ 0x28
 800d2b8:	2101      	movs	r1, #1
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	f001 fa7c 	bl	800e7b8 <RCCEx_PLL3_Config>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d2c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d003      	beq.n	800d2d6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800d2d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2de:	2100      	movs	r1, #0
 800d2e0:	6039      	str	r1, [r7, #0]
 800d2e2:	f003 0320 	and.w	r3, r3, #32
 800d2e6:	607b      	str	r3, [r7, #4]
 800d2e8:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	4313      	orrs	r3, r2
 800d2f0:	d011      	beq.n	800d316 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d2f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2f6:	3328      	adds	r3, #40	@ 0x28
 800d2f8:	2102      	movs	r1, #2
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f001 fa5c 	bl	800e7b8 <RCCEx_PLL3_Config>
 800d300:	4603      	mov	r3, r0
 800d302:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d003      	beq.n	800d316 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d30e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d312:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800d316:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d101      	bne.n	800d322 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800d31e:	2300      	movs	r3, #0
 800d320:	e000      	b.n	800d324 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800d322:	2301      	movs	r3, #1
}
 800d324:	4618      	mov	r0, r3
 800d326:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800d32a:	46bd      	mov	sp, r7
 800d32c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d330:	58024400 	.word	0x58024400

0800d334 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b090      	sub	sp, #64	@ 0x40
 800d338:	af00      	add	r7, sp, #0
 800d33a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800d33e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d342:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800d346:	430b      	orrs	r3, r1
 800d348:	f040 8094 	bne.w	800d474 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800d34c:	4b9e      	ldr	r3, [pc, #632]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d34e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d350:	f003 0307 	and.w	r3, r3, #7
 800d354:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d358:	2b04      	cmp	r3, #4
 800d35a:	f200 8087 	bhi.w	800d46c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800d35e:	a201      	add	r2, pc, #4	@ (adr r2, 800d364 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800d360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d364:	0800d379 	.word	0x0800d379
 800d368:	0800d3a1 	.word	0x0800d3a1
 800d36c:	0800d3c9 	.word	0x0800d3c9
 800d370:	0800d465 	.word	0x0800d465
 800d374:	0800d3f1 	.word	0x0800d3f1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d378:	4b93      	ldr	r3, [pc, #588]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d380:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d384:	d108      	bne.n	800d398 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d386:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d38a:	4618      	mov	r0, r3
 800d38c:	f001 f810 	bl	800e3b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d394:	f000 bd45 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d398:	2300      	movs	r3, #0
 800d39a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d39c:	f000 bd41 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d3a0:	4b89      	ldr	r3, [pc, #548]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d3a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d3ac:	d108      	bne.n	800d3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d3ae:	f107 0318 	add.w	r3, r7, #24
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	f000 fd54 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d3b8:	69bb      	ldr	r3, [r7, #24]
 800d3ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3bc:	f000 bd31 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3c4:	f000 bd2d 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d3c8:	4b7f      	ldr	r3, [pc, #508]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d3d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3d4:	d108      	bne.n	800d3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d3d6:	f107 030c 	add.w	r3, r7, #12
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f000 fe94 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3e4:	f000 bd1d 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3ec:	f000 bd19 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d3f0:	4b75      	ldr	r3, [pc, #468]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d3f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d3f8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d3fa:	4b73      	ldr	r3, [pc, #460]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f003 0304 	and.w	r3, r3, #4
 800d402:	2b04      	cmp	r3, #4
 800d404:	d10c      	bne.n	800d420 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800d406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d109      	bne.n	800d420 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d40c:	4b6e      	ldr	r3, [pc, #440]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	08db      	lsrs	r3, r3, #3
 800d412:	f003 0303 	and.w	r3, r3, #3
 800d416:	4a6d      	ldr	r2, [pc, #436]	@ (800d5cc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800d418:	fa22 f303 	lsr.w	r3, r2, r3
 800d41c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d41e:	e01f      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d420:	4b69      	ldr	r3, [pc, #420]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d428:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d42c:	d106      	bne.n	800d43c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800d42e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d430:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d434:	d102      	bne.n	800d43c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d436:	4b66      	ldr	r3, [pc, #408]	@ (800d5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800d438:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d43a:	e011      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d43c:	4b62      	ldr	r3, [pc, #392]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d448:	d106      	bne.n	800d458 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800d44a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d44c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d450:	d102      	bne.n	800d458 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d452:	4b60      	ldr	r3, [pc, #384]	@ (800d5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800d454:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d456:	e003      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d458:	2300      	movs	r3, #0
 800d45a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d45c:	f000 bce1 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d460:	f000 bcdf 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d464:	4b5c      	ldr	r3, [pc, #368]	@ (800d5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800d466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d468:	f000 bcdb 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d46c:	2300      	movs	r3, #0
 800d46e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d470:	f000 bcd7 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800d474:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d478:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800d47c:	430b      	orrs	r3, r1
 800d47e:	f040 80ad 	bne.w	800d5dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800d482:	4b51      	ldr	r3, [pc, #324]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d486:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800d48a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d48e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d492:	d056      	beq.n	800d542 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800d494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d496:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d49a:	f200 8090 	bhi.w	800d5be <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4a0:	2bc0      	cmp	r3, #192	@ 0xc0
 800d4a2:	f000 8088 	beq.w	800d5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800d4a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4a8:	2bc0      	cmp	r3, #192	@ 0xc0
 800d4aa:	f200 8088 	bhi.w	800d5be <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4b0:	2b80      	cmp	r3, #128	@ 0x80
 800d4b2:	d032      	beq.n	800d51a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800d4b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4b6:	2b80      	cmp	r3, #128	@ 0x80
 800d4b8:	f200 8081 	bhi.w	800d5be <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800d4bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d003      	beq.n	800d4ca <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800d4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4c4:	2b40      	cmp	r3, #64	@ 0x40
 800d4c6:	d014      	beq.n	800d4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800d4c8:	e079      	b.n	800d5be <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d4ca:	4b3f      	ldr	r3, [pc, #252]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d4d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d4d6:	d108      	bne.n	800d4ea <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d4d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f000 ff67 	bl	800e3b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d4e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4e6:	f000 bc9c 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d4ee:	f000 bc98 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d4f2:	4b35      	ldr	r3, [pc, #212]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d4fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d4fe:	d108      	bne.n	800d512 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d500:	f107 0318 	add.w	r3, r7, #24
 800d504:	4618      	mov	r0, r3
 800d506:	f000 fcab 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d50e:	f000 bc88 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d512:	2300      	movs	r3, #0
 800d514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d516:	f000 bc84 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d51a:	4b2b      	ldr	r3, [pc, #172]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d522:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d526:	d108      	bne.n	800d53a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d528:	f107 030c 	add.w	r3, r7, #12
 800d52c:	4618      	mov	r0, r3
 800d52e:	f000 fdeb 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d536:	f000 bc74 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d53a:	2300      	movs	r3, #0
 800d53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d53e:	f000 bc70 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d542:	4b21      	ldr	r3, [pc, #132]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d546:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d54a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d54c:	4b1e      	ldr	r3, [pc, #120]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	f003 0304 	and.w	r3, r3, #4
 800d554:	2b04      	cmp	r3, #4
 800d556:	d10c      	bne.n	800d572 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800d558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d109      	bne.n	800d572 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d55e:	4b1a      	ldr	r3, [pc, #104]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	08db      	lsrs	r3, r3, #3
 800d564:	f003 0303 	and.w	r3, r3, #3
 800d568:	4a18      	ldr	r2, [pc, #96]	@ (800d5cc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800d56a:	fa22 f303 	lsr.w	r3, r2, r3
 800d56e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d570:	e01f      	b.n	800d5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d572:	4b15      	ldr	r3, [pc, #84]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d57a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d57e:	d106      	bne.n	800d58e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800d580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d582:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d586:	d102      	bne.n	800d58e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d588:	4b11      	ldr	r3, [pc, #68]	@ (800d5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800d58a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d58c:	e011      	b.n	800d5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d58e:	4b0e      	ldr	r3, [pc, #56]	@ (800d5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d596:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d59a:	d106      	bne.n	800d5aa <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800d59c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d59e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d5a2:	d102      	bne.n	800d5aa <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d5a4:	4b0b      	ldr	r3, [pc, #44]	@ (800d5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800d5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d5a8:	e003      	b.n	800d5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d5ae:	f000 bc38 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d5b2:	f000 bc36 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d5b6:	4b08      	ldr	r3, [pc, #32]	@ (800d5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800d5b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5ba:	f000 bc32 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d5be:	2300      	movs	r3, #0
 800d5c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5c2:	f000 bc2e 	b.w	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d5c6:	bf00      	nop
 800d5c8:	58024400 	.word	0x58024400
 800d5cc:	03d09000 	.word	0x03d09000
 800d5d0:	003d0900 	.word	0x003d0900
 800d5d4:	017d7840 	.word	0x017d7840
 800d5d8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800d5dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d5e0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800d5e4:	430b      	orrs	r3, r1
 800d5e6:	f040 809c 	bne.w	800d722 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800d5ea:	4b9e      	ldr	r3, [pc, #632]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d5ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5ee:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800d5f2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d5f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d5fa:	d054      	beq.n	800d6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800d5fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d602:	f200 808b 	bhi.w	800d71c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d608:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d60c:	f000 8083 	beq.w	800d716 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800d610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d612:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d616:	f200 8081 	bhi.w	800d71c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d61c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d620:	d02f      	beq.n	800d682 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800d622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d624:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d628:	d878      	bhi.n	800d71c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800d62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d004      	beq.n	800d63a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800d630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d632:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d636:	d012      	beq.n	800d65e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800d638:	e070      	b.n	800d71c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d63a:	4b8a      	ldr	r3, [pc, #552]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d642:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d646:	d107      	bne.n	800d658 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d648:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d64c:	4618      	mov	r0, r3
 800d64e:	f000 feaf 	bl	800e3b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d654:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d656:	e3e4      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d658:	2300      	movs	r3, #0
 800d65a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d65c:	e3e1      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d65e:	4b81      	ldr	r3, [pc, #516]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d666:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d66a:	d107      	bne.n	800d67c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d66c:	f107 0318 	add.w	r3, r7, #24
 800d670:	4618      	mov	r0, r3
 800d672:	f000 fbf5 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d676:	69bb      	ldr	r3, [r7, #24]
 800d678:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d67a:	e3d2      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d67c:	2300      	movs	r3, #0
 800d67e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d680:	e3cf      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d682:	4b78      	ldr	r3, [pc, #480]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d68a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d68e:	d107      	bne.n	800d6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d690:	f107 030c 	add.w	r3, r7, #12
 800d694:	4618      	mov	r0, r3
 800d696:	f000 fd37 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d69e:	e3c0      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6a4:	e3bd      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d6a6:	4b6f      	ldr	r3, [pc, #444]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d6a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d6aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d6ae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d6b0:	4b6c      	ldr	r3, [pc, #432]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	f003 0304 	and.w	r3, r3, #4
 800d6b8:	2b04      	cmp	r3, #4
 800d6ba:	d10c      	bne.n	800d6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800d6bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d109      	bne.n	800d6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d6c2:	4b68      	ldr	r3, [pc, #416]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	08db      	lsrs	r3, r3, #3
 800d6c8:	f003 0303 	and.w	r3, r3, #3
 800d6cc:	4a66      	ldr	r2, [pc, #408]	@ (800d868 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d6ce:	fa22 f303 	lsr.w	r3, r2, r3
 800d6d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d6d4:	e01e      	b.n	800d714 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d6d6:	4b63      	ldr	r3, [pc, #396]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d6e2:	d106      	bne.n	800d6f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800d6e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d6ea:	d102      	bne.n	800d6f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d6ec:	4b5f      	ldr	r3, [pc, #380]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800d6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d6f0:	e010      	b.n	800d714 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d6f2:	4b5c      	ldr	r3, [pc, #368]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d6fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d6fe:	d106      	bne.n	800d70e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800d700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d702:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d706:	d102      	bne.n	800d70e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d708:	4b59      	ldr	r3, [pc, #356]	@ (800d870 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800d70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d70c:	e002      	b.n	800d714 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d70e:	2300      	movs	r3, #0
 800d710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d712:	e386      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d714:	e385      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d716:	4b57      	ldr	r3, [pc, #348]	@ (800d874 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800d718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d71a:	e382      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d71c:	2300      	movs	r3, #0
 800d71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d720:	e37f      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800d722:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d726:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800d72a:	430b      	orrs	r3, r1
 800d72c:	f040 80a7 	bne.w	800d87e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800d730:	4b4c      	ldr	r3, [pc, #304]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d734:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800d738:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d73a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d73c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d740:	d055      	beq.n	800d7ee <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800d742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d744:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d748:	f200 8096 	bhi.w	800d878 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d74e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d752:	f000 8084 	beq.w	800d85e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800d756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d758:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d75c:	f200 808c 	bhi.w	800d878 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d762:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d766:	d030      	beq.n	800d7ca <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800d768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d76a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d76e:	f200 8083 	bhi.w	800d878 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800d772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d774:	2b00      	cmp	r3, #0
 800d776:	d004      	beq.n	800d782 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800d778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d77a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d77e:	d012      	beq.n	800d7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800d780:	e07a      	b.n	800d878 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d782:	4b38      	ldr	r3, [pc, #224]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d78a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d78e:	d107      	bne.n	800d7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d794:	4618      	mov	r0, r3
 800d796:	f000 fe0b 	bl	800e3b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d79c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d79e:	e340      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7a4:	e33d      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d7a6:	4b2f      	ldr	r3, [pc, #188]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d7ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d7b2:	d107      	bne.n	800d7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d7b4:	f107 0318 	add.w	r3, r7, #24
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	f000 fb51 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d7be:	69bb      	ldr	r3, [r7, #24]
 800d7c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d7c2:	e32e      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7c8:	e32b      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d7ca:	4b26      	ldr	r3, [pc, #152]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d7d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7d6:	d107      	bne.n	800d7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d7d8:	f107 030c 	add.w	r3, r7, #12
 800d7dc:	4618      	mov	r0, r3
 800d7de:	f000 fc93 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d7e6:	e31c      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7ec:	e319      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d7ee:	4b1d      	ldr	r3, [pc, #116]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d7f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d7f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d7f6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d7f8:	4b1a      	ldr	r3, [pc, #104]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	f003 0304 	and.w	r3, r3, #4
 800d800:	2b04      	cmp	r3, #4
 800d802:	d10c      	bne.n	800d81e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800d804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d806:	2b00      	cmp	r3, #0
 800d808:	d109      	bne.n	800d81e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d80a:	4b16      	ldr	r3, [pc, #88]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	08db      	lsrs	r3, r3, #3
 800d810:	f003 0303 	and.w	r3, r3, #3
 800d814:	4a14      	ldr	r2, [pc, #80]	@ (800d868 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d816:	fa22 f303 	lsr.w	r3, r2, r3
 800d81a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d81c:	e01e      	b.n	800d85c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d81e:	4b11      	ldr	r3, [pc, #68]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d82a:	d106      	bne.n	800d83a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800d82c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d82e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d832:	d102      	bne.n	800d83a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d834:	4b0d      	ldr	r3, [pc, #52]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800d836:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d838:	e010      	b.n	800d85c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d83a:	4b0a      	ldr	r3, [pc, #40]	@ (800d864 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d842:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d846:	d106      	bne.n	800d856 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800d848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d84a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d84e:	d102      	bne.n	800d856 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d850:	4b07      	ldr	r3, [pc, #28]	@ (800d870 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800d852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d854:	e002      	b.n	800d85c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d856:	2300      	movs	r3, #0
 800d858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d85a:	e2e2      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d85c:	e2e1      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d85e:	4b05      	ldr	r3, [pc, #20]	@ (800d874 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800d860:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d862:	e2de      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d864:	58024400 	.word	0x58024400
 800d868:	03d09000 	.word	0x03d09000
 800d86c:	003d0900 	.word	0x003d0900
 800d870:	017d7840 	.word	0x017d7840
 800d874:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800d878:	2300      	movs	r3, #0
 800d87a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d87c:	e2d1      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800d87e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d882:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800d886:	430b      	orrs	r3, r1
 800d888:	f040 809c 	bne.w	800d9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800d88c:	4b93      	ldr	r3, [pc, #588]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d88e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d890:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d894:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d898:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d89c:	d054      	beq.n	800d948 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800d89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d8a4:	f200 808b 	bhi.w	800d9be <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d8ae:	f000 8083 	beq.w	800d9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800d8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d8b8:	f200 8081 	bhi.w	800d9be <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d8bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d8c2:	d02f      	beq.n	800d924 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800d8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d8ca:	d878      	bhi.n	800d9be <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d8cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d004      	beq.n	800d8dc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800d8d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d8d8:	d012      	beq.n	800d900 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800d8da:	e070      	b.n	800d9be <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d8dc:	4b7f      	ldr	r3, [pc, #508]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d8e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d8e8:	d107      	bne.n	800d8fa <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d8ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f000 fd5e 	bl	800e3b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d8f8:	e293      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8fe:	e290      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d900:	4b76      	ldr	r3, [pc, #472]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d908:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d90c:	d107      	bne.n	800d91e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d90e:	f107 0318 	add.w	r3, r7, #24
 800d912:	4618      	mov	r0, r3
 800d914:	f000 faa4 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d918:	69bb      	ldr	r3, [r7, #24]
 800d91a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d91c:	e281      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d91e:	2300      	movs	r3, #0
 800d920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d922:	e27e      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d924:	4b6d      	ldr	r3, [pc, #436]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d92c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d930:	d107      	bne.n	800d942 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d932:	f107 030c 	add.w	r3, r7, #12
 800d936:	4618      	mov	r0, r3
 800d938:	f000 fbe6 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d940:	e26f      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d942:	2300      	movs	r3, #0
 800d944:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d946:	e26c      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d948:	4b64      	ldr	r3, [pc, #400]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d94a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d94c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d950:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d952:	4b62      	ldr	r3, [pc, #392]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f003 0304 	and.w	r3, r3, #4
 800d95a:	2b04      	cmp	r3, #4
 800d95c:	d10c      	bne.n	800d978 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800d95e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d960:	2b00      	cmp	r3, #0
 800d962:	d109      	bne.n	800d978 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d964:	4b5d      	ldr	r3, [pc, #372]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	08db      	lsrs	r3, r3, #3
 800d96a:	f003 0303 	and.w	r3, r3, #3
 800d96e:	4a5c      	ldr	r2, [pc, #368]	@ (800dae0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800d970:	fa22 f303 	lsr.w	r3, r2, r3
 800d974:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d976:	e01e      	b.n	800d9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d978:	4b58      	ldr	r3, [pc, #352]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d980:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d984:	d106      	bne.n	800d994 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800d986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d988:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d98c:	d102      	bne.n	800d994 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d98e:	4b55      	ldr	r3, [pc, #340]	@ (800dae4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800d990:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d992:	e010      	b.n	800d9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d994:	4b51      	ldr	r3, [pc, #324]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d99c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d9a0:	d106      	bne.n	800d9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800d9a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d9a8:	d102      	bne.n	800d9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d9aa:	4b4f      	ldr	r3, [pc, #316]	@ (800dae8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800d9ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d9ae:	e002      	b.n	800d9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d9b4:	e235      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d9b6:	e234      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d9b8:	4b4c      	ldr	r3, [pc, #304]	@ (800daec <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800d9ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9bc:	e231      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d9be:	2300      	movs	r3, #0
 800d9c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9c2:	e22e      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d9c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d9c8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800d9cc:	430b      	orrs	r3, r1
 800d9ce:	f040 808f 	bne.w	800daf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d9d2:	4b42      	ldr	r3, [pc, #264]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d9d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d9d6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d9da:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800d9dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d9e2:	d06b      	beq.n	800dabc <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800d9e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d9ea:	d874      	bhi.n	800dad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d9ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d9f2:	d056      	beq.n	800daa2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800d9f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d9fa:	d86c      	bhi.n	800dad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d9fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9fe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800da02:	d03b      	beq.n	800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800da04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da06:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800da0a:	d864      	bhi.n	800dad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800da0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800da12:	d021      	beq.n	800da58 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800da14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800da1a:	d85c      	bhi.n	800dad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800da1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d004      	beq.n	800da2c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800da22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800da28:	d004      	beq.n	800da34 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800da2a:	e054      	b.n	800dad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800da2c:	f7fe fa4c 	bl	800bec8 <HAL_RCC_GetPCLK1Freq>
 800da30:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da32:	e1f6      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800da34:	4b29      	ldr	r3, [pc, #164]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800da3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800da40:	d107      	bne.n	800da52 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da42:	f107 0318 	add.w	r3, r7, #24
 800da46:	4618      	mov	r0, r3
 800da48:	f000 fa0a 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800da4c:	69fb      	ldr	r3, [r7, #28]
 800da4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da50:	e1e7      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800da52:	2300      	movs	r3, #0
 800da54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da56:	e1e4      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800da58:	4b20      	ldr	r3, [pc, #128]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800da60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da64:	d107      	bne.n	800da76 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800da66:	f107 030c 	add.w	r3, r7, #12
 800da6a:	4618      	mov	r0, r3
 800da6c:	f000 fb4c 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800da70:	693b      	ldr	r3, [r7, #16]
 800da72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da74:	e1d5      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800da76:	2300      	movs	r3, #0
 800da78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da7a:	e1d2      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800da7c:	4b17      	ldr	r3, [pc, #92]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f003 0304 	and.w	r3, r3, #4
 800da84:	2b04      	cmp	r3, #4
 800da86:	d109      	bne.n	800da9c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da88:	4b14      	ldr	r3, [pc, #80]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	08db      	lsrs	r3, r3, #3
 800da8e:	f003 0303 	and.w	r3, r3, #3
 800da92:	4a13      	ldr	r2, [pc, #76]	@ (800dae0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800da94:	fa22 f303 	lsr.w	r3, r2, r3
 800da98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800da9a:	e1c2      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800da9c:	2300      	movs	r3, #0
 800da9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800daa0:	e1bf      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800daa2:	4b0e      	ldr	r3, [pc, #56]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800daaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800daae:	d102      	bne.n	800dab6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800dab0:	4b0c      	ldr	r3, [pc, #48]	@ (800dae4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800dab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dab4:	e1b5      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dab6:	2300      	movs	r3, #0
 800dab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800daba:	e1b2      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800dabc:	4b07      	ldr	r3, [pc, #28]	@ (800dadc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dac8:	d102      	bne.n	800dad0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800daca:	4b07      	ldr	r3, [pc, #28]	@ (800dae8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800dacc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dace:	e1a8      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dad0:	2300      	movs	r3, #0
 800dad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dad4:	e1a5      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800dad6:	2300      	movs	r3, #0
 800dad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dada:	e1a2      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dadc:	58024400 	.word	0x58024400
 800dae0:	03d09000 	.word	0x03d09000
 800dae4:	003d0900 	.word	0x003d0900
 800dae8:	017d7840 	.word	0x017d7840
 800daec:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800daf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800daf4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800daf8:	430b      	orrs	r3, r1
 800dafa:	d173      	bne.n	800dbe4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800dafc:	4b9c      	ldr	r3, [pc, #624]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dafe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800db04:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800db06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800db0c:	d02f      	beq.n	800db6e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800db0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800db14:	d863      	bhi.n	800dbde <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800db16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d004      	beq.n	800db26 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800db1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db22:	d012      	beq.n	800db4a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800db24:	e05b      	b.n	800dbde <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800db26:	4b92      	ldr	r3, [pc, #584]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800db32:	d107      	bne.n	800db44 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db34:	f107 0318 	add.w	r3, r7, #24
 800db38:	4618      	mov	r0, r3
 800db3a:	f000 f991 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800db3e:	69bb      	ldr	r3, [r7, #24]
 800db40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db42:	e16e      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db44:	2300      	movs	r3, #0
 800db46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db48:	e16b      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800db4a:	4b89      	ldr	r3, [pc, #548]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db56:	d107      	bne.n	800db68 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db58:	f107 030c 	add.w	r3, r7, #12
 800db5c:	4618      	mov	r0, r3
 800db5e:	f000 fad3 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800db62:	697b      	ldr	r3, [r7, #20]
 800db64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db66:	e15c      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db68:	2300      	movs	r3, #0
 800db6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db6c:	e159      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800db6e:	4b80      	ldr	r3, [pc, #512]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800db70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800db72:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800db76:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800db78:	4b7d      	ldr	r3, [pc, #500]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	f003 0304 	and.w	r3, r3, #4
 800db80:	2b04      	cmp	r3, #4
 800db82:	d10c      	bne.n	800db9e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800db84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db86:	2b00      	cmp	r3, #0
 800db88:	d109      	bne.n	800db9e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800db8a:	4b79      	ldr	r3, [pc, #484]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	08db      	lsrs	r3, r3, #3
 800db90:	f003 0303 	and.w	r3, r3, #3
 800db94:	4a77      	ldr	r2, [pc, #476]	@ (800dd74 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800db96:	fa22 f303 	lsr.w	r3, r2, r3
 800db9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db9c:	e01e      	b.n	800dbdc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800db9e:	4b74      	ldr	r3, [pc, #464]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dbaa:	d106      	bne.n	800dbba <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800dbac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dbb2:	d102      	bne.n	800dbba <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dbb4:	4b70      	ldr	r3, [pc, #448]	@ (800dd78 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800dbb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbb8:	e010      	b.n	800dbdc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dbba:	4b6d      	ldr	r3, [pc, #436]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbc6:	d106      	bne.n	800dbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800dbc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dbce:	d102      	bne.n	800dbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dbd0:	4b6a      	ldr	r3, [pc, #424]	@ (800dd7c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800dbd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbd4:	e002      	b.n	800dbdc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dbda:	e122      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dbdc:	e121      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800dbde:	2300      	movs	r3, #0
 800dbe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbe2:	e11e      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800dbe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbe8:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800dbec:	430b      	orrs	r3, r1
 800dbee:	d133      	bne.n	800dc58 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800dbf0:	4b5f      	ldr	r3, [pc, #380]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dbf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dbf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dbf8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dbfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d004      	beq.n	800dc0a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800dc00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc06:	d012      	beq.n	800dc2e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800dc08:	e023      	b.n	800dc52 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dc0a:	4b59      	ldr	r3, [pc, #356]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dc16:	d107      	bne.n	800dc28 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dc18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	f000 fbc7 	bl	800e3b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dc22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc26:	e0fc      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc2c:	e0f9      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dc2e:	4b50      	ldr	r3, [pc, #320]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dc36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dc3a:	d107      	bne.n	800dc4c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dc3c:	f107 0318 	add.w	r3, r7, #24
 800dc40:	4618      	mov	r0, r3
 800dc42:	f000 f90d 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800dc46:	6a3b      	ldr	r3, [r7, #32]
 800dc48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc4a:	e0ea      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc50:	e0e7      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800dc52:	2300      	movs	r3, #0
 800dc54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc56:	e0e4      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800dc58:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc5c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800dc60:	430b      	orrs	r3, r1
 800dc62:	f040 808d 	bne.w	800dd80 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800dc66:	4b42      	ldr	r3, [pc, #264]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dc68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc6a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800dc6e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dc70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dc76:	d06b      	beq.n	800dd50 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800dc78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dc7e:	d874      	bhi.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800dc80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc86:	d056      	beq.n	800dd36 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800dc88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc8e:	d86c      	bhi.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800dc90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dc96:	d03b      	beq.n	800dd10 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800dc98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dc9e:	d864      	bhi.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800dca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dca2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dca6:	d021      	beq.n	800dcec <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800dca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dcae:	d85c      	bhi.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800dcb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d004      	beq.n	800dcc0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800dcb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dcbc:	d004      	beq.n	800dcc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800dcbe:	e054      	b.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800dcc0:	f000 f8b8 	bl	800de34 <HAL_RCCEx_GetD3PCLK1Freq>
 800dcc4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dcc6:	e0ac      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dcc8:	4b29      	ldr	r3, [pc, #164]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dcd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dcd4:	d107      	bne.n	800dce6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dcd6:	f107 0318 	add.w	r3, r7, #24
 800dcda:	4618      	mov	r0, r3
 800dcdc:	f000 f8c0 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800dce0:	69fb      	ldr	r3, [r7, #28]
 800dce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dce4:	e09d      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dce6:	2300      	movs	r3, #0
 800dce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dcea:	e09a      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dcec:	4b20      	ldr	r3, [pc, #128]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dcf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dcf8:	d107      	bne.n	800dd0a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dcfa:	f107 030c 	add.w	r3, r7, #12
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f000 fa02 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800dd04:	693b      	ldr	r3, [r7, #16]
 800dd06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd08:	e08b      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd0e:	e088      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800dd10:	4b17      	ldr	r3, [pc, #92]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	f003 0304 	and.w	r3, r3, #4
 800dd18:	2b04      	cmp	r3, #4
 800dd1a:	d109      	bne.n	800dd30 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd1c:	4b14      	ldr	r3, [pc, #80]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	08db      	lsrs	r3, r3, #3
 800dd22:	f003 0303 	and.w	r3, r3, #3
 800dd26:	4a13      	ldr	r2, [pc, #76]	@ (800dd74 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800dd28:	fa22 f303 	lsr.w	r3, r2, r3
 800dd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd2e:	e078      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd30:	2300      	movs	r3, #0
 800dd32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd34:	e075      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800dd36:	4b0e      	ldr	r3, [pc, #56]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd42:	d102      	bne.n	800dd4a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800dd44:	4b0c      	ldr	r3, [pc, #48]	@ (800dd78 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800dd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd48:	e06b      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd4e:	e068      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800dd50:	4b07      	ldr	r3, [pc, #28]	@ (800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dd5c:	d102      	bne.n	800dd64 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800dd5e:	4b07      	ldr	r3, [pc, #28]	@ (800dd7c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800dd60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd62:	e05e      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd64:	2300      	movs	r3, #0
 800dd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd68:	e05b      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd6e:	e058      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dd70:	58024400 	.word	0x58024400
 800dd74:	03d09000 	.word	0x03d09000
 800dd78:	003d0900 	.word	0x003d0900
 800dd7c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800dd80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd84:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800dd88:	430b      	orrs	r3, r1
 800dd8a:	d148      	bne.n	800de1e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800dd8c:	4b27      	ldr	r3, [pc, #156]	@ (800de2c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800dd8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd90:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dd94:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dd96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd9c:	d02a      	beq.n	800ddf4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800dd9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dda0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dda4:	d838      	bhi.n	800de18 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800dda6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d004      	beq.n	800ddb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800ddac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ddb2:	d00d      	beq.n	800ddd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800ddb4:	e030      	b.n	800de18 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ddb6:	4b1d      	ldr	r3, [pc, #116]	@ (800de2c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ddbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ddc2:	d102      	bne.n	800ddca <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800ddc4:	4b1a      	ldr	r3, [pc, #104]	@ (800de30 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800ddc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddc8:	e02b      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddce:	e028      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ddd0:	4b16      	ldr	r3, [pc, #88]	@ (800de2c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ddd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dddc:	d107      	bne.n	800ddee <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ddde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dde2:	4618      	mov	r0, r3
 800dde4:	f000 fae4 	bl	800e3b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dde8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddec:	e019      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ddee:	2300      	movs	r3, #0
 800ddf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddf2:	e016      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ddf4:	4b0d      	ldr	r3, [pc, #52]	@ (800de2c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ddfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800de00:	d107      	bne.n	800de12 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de02:	f107 0318 	add.w	r3, r7, #24
 800de06:	4618      	mov	r0, r3
 800de08:	f000 f82a 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800de0c:	69fb      	ldr	r3, [r7, #28]
 800de0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de10:	e007      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de12:	2300      	movs	r3, #0
 800de14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de16:	e004      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800de18:	2300      	movs	r3, #0
 800de1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de1c:	e001      	b.n	800de22 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800de1e:	2300      	movs	r3, #0
 800de20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800de22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800de24:	4618      	mov	r0, r3
 800de26:	3740      	adds	r7, #64	@ 0x40
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}
 800de2c:	58024400 	.word	0x58024400
 800de30:	017d7840 	.word	0x017d7840

0800de34 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800de38:	f7fe f816 	bl	800be68 <HAL_RCC_GetHCLKFreq>
 800de3c:	4602      	mov	r2, r0
 800de3e:	4b06      	ldr	r3, [pc, #24]	@ (800de58 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800de40:	6a1b      	ldr	r3, [r3, #32]
 800de42:	091b      	lsrs	r3, r3, #4
 800de44:	f003 0307 	and.w	r3, r3, #7
 800de48:	4904      	ldr	r1, [pc, #16]	@ (800de5c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800de4a:	5ccb      	ldrb	r3, [r1, r3]
 800de4c:	f003 031f 	and.w	r3, r3, #31
 800de50:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800de54:	4618      	mov	r0, r3
 800de56:	bd80      	pop	{r7, pc}
 800de58:	58024400 	.word	0x58024400
 800de5c:	08015a98 	.word	0x08015a98

0800de60 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800de60:	b480      	push	{r7}
 800de62:	b089      	sub	sp, #36	@ 0x24
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800de68:	4ba1      	ldr	r3, [pc, #644]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800de6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de6c:	f003 0303 	and.w	r3, r3, #3
 800de70:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800de72:	4b9f      	ldr	r3, [pc, #636]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800de74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de76:	0b1b      	lsrs	r3, r3, #12
 800de78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800de7c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800de7e:	4b9c      	ldr	r3, [pc, #624]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800de80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de82:	091b      	lsrs	r3, r3, #4
 800de84:	f003 0301 	and.w	r3, r3, #1
 800de88:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800de8a:	4b99      	ldr	r3, [pc, #612]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800de8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de8e:	08db      	lsrs	r3, r3, #3
 800de90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800de94:	693a      	ldr	r2, [r7, #16]
 800de96:	fb02 f303 	mul.w	r3, r2, r3
 800de9a:	ee07 3a90 	vmov	s15, r3
 800de9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dea2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	f000 8111 	beq.w	800e0d0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800deae:	69bb      	ldr	r3, [r7, #24]
 800deb0:	2b02      	cmp	r3, #2
 800deb2:	f000 8083 	beq.w	800dfbc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800deb6:	69bb      	ldr	r3, [r7, #24]
 800deb8:	2b02      	cmp	r3, #2
 800deba:	f200 80a1 	bhi.w	800e000 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800debe:	69bb      	ldr	r3, [r7, #24]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d003      	beq.n	800decc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800dec4:	69bb      	ldr	r3, [r7, #24]
 800dec6:	2b01      	cmp	r3, #1
 800dec8:	d056      	beq.n	800df78 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800deca:	e099      	b.n	800e000 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800decc:	4b88      	ldr	r3, [pc, #544]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	f003 0320 	and.w	r3, r3, #32
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d02d      	beq.n	800df34 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ded8:	4b85      	ldr	r3, [pc, #532]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	08db      	lsrs	r3, r3, #3
 800dede:	f003 0303 	and.w	r3, r3, #3
 800dee2:	4a84      	ldr	r2, [pc, #528]	@ (800e0f4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800dee4:	fa22 f303 	lsr.w	r3, r2, r3
 800dee8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	ee07 3a90 	vmov	s15, r3
 800def0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800def4:	697b      	ldr	r3, [r7, #20]
 800def6:	ee07 3a90 	vmov	s15, r3
 800defa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800defe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df02:	4b7b      	ldr	r3, [pc, #492]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df0a:	ee07 3a90 	vmov	s15, r3
 800df0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df12:	ed97 6a03 	vldr	s12, [r7, #12]
 800df16:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e0f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800df1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800df32:	e087      	b.n	800e044 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800df34:	697b      	ldr	r3, [r7, #20]
 800df36:	ee07 3a90 	vmov	s15, r3
 800df3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df3e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e0fc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800df42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df46:	4b6a      	ldr	r3, [pc, #424]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df4e:	ee07 3a90 	vmov	s15, r3
 800df52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df56:	ed97 6a03 	vldr	s12, [r7, #12]
 800df5a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e0f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800df5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800df76:	e065      	b.n	800e044 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800df78:	697b      	ldr	r3, [r7, #20]
 800df7a:	ee07 3a90 	vmov	s15, r3
 800df7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df82:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e100 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800df86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df8a:	4b59      	ldr	r3, [pc, #356]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df92:	ee07 3a90 	vmov	s15, r3
 800df96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df9a:	ed97 6a03 	vldr	s12, [r7, #12]
 800df9e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e0f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800dfa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dfa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dfaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dfae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dfb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dfb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dfba:	e043      	b.n	800e044 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dfbc:	697b      	ldr	r3, [r7, #20]
 800dfbe:	ee07 3a90 	vmov	s15, r3
 800dfc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dfc6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e104 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800dfca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dfce:	4b48      	ldr	r3, [pc, #288]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dfd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dfd6:	ee07 3a90 	vmov	s15, r3
 800dfda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dfde:	ed97 6a03 	vldr	s12, [r7, #12]
 800dfe2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e0f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800dfe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dfea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dfee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dffa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dffe:	e021      	b.n	800e044 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	ee07 3a90 	vmov	s15, r3
 800e006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e00a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e100 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e00e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e012:	4b37      	ldr	r3, [pc, #220]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e01a:	ee07 3a90 	vmov	s15, r3
 800e01e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e022:	ed97 6a03 	vldr	s12, [r7, #12]
 800e026:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e0f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e02a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e02e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e032:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e03a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e03e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e042:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e044:	4b2a      	ldr	r3, [pc, #168]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e048:	0a5b      	lsrs	r3, r3, #9
 800e04a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e04e:	ee07 3a90 	vmov	s15, r3
 800e052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e056:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e05a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e05e:	edd7 6a07 	vldr	s13, [r7, #28]
 800e062:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e066:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e06a:	ee17 2a90 	vmov	r2, s15
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e072:	4b1f      	ldr	r3, [pc, #124]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e076:	0c1b      	lsrs	r3, r3, #16
 800e078:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e07c:	ee07 3a90 	vmov	s15, r3
 800e080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e084:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e088:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e08c:	edd7 6a07 	vldr	s13, [r7, #28]
 800e090:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e094:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e098:	ee17 2a90 	vmov	r2, s15
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e0a0:	4b13      	ldr	r3, [pc, #76]	@ (800e0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e0a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0a4:	0e1b      	lsrs	r3, r3, #24
 800e0a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e0aa:	ee07 3a90 	vmov	s15, r3
 800e0ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e0b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e0b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e0ba:	edd7 6a07 	vldr	s13, [r7, #28]
 800e0be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e0c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e0c6:	ee17 2a90 	vmov	r2, s15
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e0ce:	e008      	b.n	800e0e2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	2200      	movs	r2, #0
 800e0da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2200      	movs	r2, #0
 800e0e0:	609a      	str	r2, [r3, #8]
}
 800e0e2:	bf00      	nop
 800e0e4:	3724      	adds	r7, #36	@ 0x24
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ec:	4770      	bx	lr
 800e0ee:	bf00      	nop
 800e0f0:	58024400 	.word	0x58024400
 800e0f4:	03d09000 	.word	0x03d09000
 800e0f8:	46000000 	.word	0x46000000
 800e0fc:	4c742400 	.word	0x4c742400
 800e100:	4a742400 	.word	0x4a742400
 800e104:	4bbebc20 	.word	0x4bbebc20

0800e108 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e108:	b480      	push	{r7}
 800e10a:	b089      	sub	sp, #36	@ 0x24
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e110:	4ba1      	ldr	r3, [pc, #644]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e114:	f003 0303 	and.w	r3, r3, #3
 800e118:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e11a:	4b9f      	ldr	r3, [pc, #636]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e11c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e11e:	0d1b      	lsrs	r3, r3, #20
 800e120:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e124:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e126:	4b9c      	ldr	r3, [pc, #624]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e12a:	0a1b      	lsrs	r3, r3, #8
 800e12c:	f003 0301 	and.w	r3, r3, #1
 800e130:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e132:	4b99      	ldr	r3, [pc, #612]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e136:	08db      	lsrs	r3, r3, #3
 800e138:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e13c:	693a      	ldr	r2, [r7, #16]
 800e13e:	fb02 f303 	mul.w	r3, r2, r3
 800e142:	ee07 3a90 	vmov	s15, r3
 800e146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e14a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	2b00      	cmp	r3, #0
 800e152:	f000 8111 	beq.w	800e378 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e156:	69bb      	ldr	r3, [r7, #24]
 800e158:	2b02      	cmp	r3, #2
 800e15a:	f000 8083 	beq.w	800e264 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e15e:	69bb      	ldr	r3, [r7, #24]
 800e160:	2b02      	cmp	r3, #2
 800e162:	f200 80a1 	bhi.w	800e2a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e166:	69bb      	ldr	r3, [r7, #24]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d003      	beq.n	800e174 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e16c:	69bb      	ldr	r3, [r7, #24]
 800e16e:	2b01      	cmp	r3, #1
 800e170:	d056      	beq.n	800e220 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e172:	e099      	b.n	800e2a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e174:	4b88      	ldr	r3, [pc, #544]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	f003 0320 	and.w	r3, r3, #32
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d02d      	beq.n	800e1dc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e180:	4b85      	ldr	r3, [pc, #532]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	08db      	lsrs	r3, r3, #3
 800e186:	f003 0303 	and.w	r3, r3, #3
 800e18a:	4a84      	ldr	r2, [pc, #528]	@ (800e39c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e18c:	fa22 f303 	lsr.w	r3, r2, r3
 800e190:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e192:	68bb      	ldr	r3, [r7, #8]
 800e194:	ee07 3a90 	vmov	s15, r3
 800e198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e19c:	697b      	ldr	r3, [r7, #20]
 800e19e:	ee07 3a90 	vmov	s15, r3
 800e1a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e1a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e1aa:	4b7b      	ldr	r3, [pc, #492]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e1ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1b2:	ee07 3a90 	vmov	s15, r3
 800e1b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e1ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800e1be:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e3a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e1c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e1c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e1ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e1ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e1d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e1d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e1da:	e087      	b.n	800e2ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e1dc:	697b      	ldr	r3, [r7, #20]
 800e1de:	ee07 3a90 	vmov	s15, r3
 800e1e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e1e6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e3a4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e1ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e1ee:	4b6a      	ldr	r3, [pc, #424]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e1f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1f6:	ee07 3a90 	vmov	s15, r3
 800e1fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e1fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800e202:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e3a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e20a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e20e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e21a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e21e:	e065      	b.n	800e2ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e220:	697b      	ldr	r3, [r7, #20]
 800e222:	ee07 3a90 	vmov	s15, r3
 800e226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e22a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e3a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e22e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e232:	4b59      	ldr	r3, [pc, #356]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e23a:	ee07 3a90 	vmov	s15, r3
 800e23e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e242:	ed97 6a03 	vldr	s12, [r7, #12]
 800e246:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e3a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e24a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e24e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e252:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e25a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e25e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e262:	e043      	b.n	800e2ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e264:	697b      	ldr	r3, [r7, #20]
 800e266:	ee07 3a90 	vmov	s15, r3
 800e26a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e26e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e3ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800e272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e276:	4b48      	ldr	r3, [pc, #288]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e27a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e27e:	ee07 3a90 	vmov	s15, r3
 800e282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e286:	ed97 6a03 	vldr	s12, [r7, #12]
 800e28a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e3a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e28e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e29a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e29e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e2a6:	e021      	b.n	800e2ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e2a8:	697b      	ldr	r3, [r7, #20]
 800e2aa:	ee07 3a90 	vmov	s15, r3
 800e2ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2b2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e3a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e2b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e2ba:	4b37      	ldr	r3, [pc, #220]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e2bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2c2:	ee07 3a90 	vmov	s15, r3
 800e2c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e2ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800e2ce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e3a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e2d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e2d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e2da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e2de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e2e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e2ea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800e2ec:	4b2a      	ldr	r3, [pc, #168]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e2ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2f0:	0a5b      	lsrs	r3, r3, #9
 800e2f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e2f6:	ee07 3a90 	vmov	s15, r3
 800e2fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e302:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e306:	edd7 6a07 	vldr	s13, [r7, #28]
 800e30a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e30e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e312:	ee17 2a90 	vmov	r2, s15
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800e31a:	4b1f      	ldr	r3, [pc, #124]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e31c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e31e:	0c1b      	lsrs	r3, r3, #16
 800e320:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e324:	ee07 3a90 	vmov	s15, r3
 800e328:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e32c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e330:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e334:	edd7 6a07 	vldr	s13, [r7, #28]
 800e338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e33c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e340:	ee17 2a90 	vmov	r2, s15
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800e348:	4b13      	ldr	r3, [pc, #76]	@ (800e398 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e34c:	0e1b      	lsrs	r3, r3, #24
 800e34e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e352:	ee07 3a90 	vmov	s15, r3
 800e356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e35a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e35e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e362:	edd7 6a07 	vldr	s13, [r7, #28]
 800e366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e36a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e36e:	ee17 2a90 	vmov	r2, s15
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800e376:	e008      	b.n	800e38a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2200      	movs	r2, #0
 800e37c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	2200      	movs	r2, #0
 800e382:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	2200      	movs	r2, #0
 800e388:	609a      	str	r2, [r3, #8]
}
 800e38a:	bf00      	nop
 800e38c:	3724      	adds	r7, #36	@ 0x24
 800e38e:	46bd      	mov	sp, r7
 800e390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e394:	4770      	bx	lr
 800e396:	bf00      	nop
 800e398:	58024400 	.word	0x58024400
 800e39c:	03d09000 	.word	0x03d09000
 800e3a0:	46000000 	.word	0x46000000
 800e3a4:	4c742400 	.word	0x4c742400
 800e3a8:	4a742400 	.word	0x4a742400
 800e3ac:	4bbebc20 	.word	0x4bbebc20

0800e3b0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800e3b0:	b480      	push	{r7}
 800e3b2:	b089      	sub	sp, #36	@ 0x24
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e3b8:	4ba0      	ldr	r3, [pc, #640]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e3ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3bc:	f003 0303 	and.w	r3, r3, #3
 800e3c0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800e3c2:	4b9e      	ldr	r3, [pc, #632]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e3c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3c6:	091b      	lsrs	r3, r3, #4
 800e3c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e3cc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800e3ce:	4b9b      	ldr	r3, [pc, #620]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3d2:	f003 0301 	and.w	r3, r3, #1
 800e3d6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e3d8:	4b98      	ldr	r3, [pc, #608]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e3da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3dc:	08db      	lsrs	r3, r3, #3
 800e3de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e3e2:	693a      	ldr	r2, [r7, #16]
 800e3e4:	fb02 f303 	mul.w	r3, r2, r3
 800e3e8:	ee07 3a90 	vmov	s15, r3
 800e3ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e3f0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800e3f4:	697b      	ldr	r3, [r7, #20]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	f000 8111 	beq.w	800e61e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800e3fc:	69bb      	ldr	r3, [r7, #24]
 800e3fe:	2b02      	cmp	r3, #2
 800e400:	f000 8083 	beq.w	800e50a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800e404:	69bb      	ldr	r3, [r7, #24]
 800e406:	2b02      	cmp	r3, #2
 800e408:	f200 80a1 	bhi.w	800e54e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800e40c:	69bb      	ldr	r3, [r7, #24]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d003      	beq.n	800e41a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800e412:	69bb      	ldr	r3, [r7, #24]
 800e414:	2b01      	cmp	r3, #1
 800e416:	d056      	beq.n	800e4c6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800e418:	e099      	b.n	800e54e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e41a:	4b88      	ldr	r3, [pc, #544]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	f003 0320 	and.w	r3, r3, #32
 800e422:	2b00      	cmp	r3, #0
 800e424:	d02d      	beq.n	800e482 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e426:	4b85      	ldr	r3, [pc, #532]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	08db      	lsrs	r3, r3, #3
 800e42c:	f003 0303 	and.w	r3, r3, #3
 800e430:	4a83      	ldr	r2, [pc, #524]	@ (800e640 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800e432:	fa22 f303 	lsr.w	r3, r2, r3
 800e436:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e438:	68bb      	ldr	r3, [r7, #8]
 800e43a:	ee07 3a90 	vmov	s15, r3
 800e43e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e442:	697b      	ldr	r3, [r7, #20]
 800e444:	ee07 3a90 	vmov	s15, r3
 800e448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e44c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e450:	4b7a      	ldr	r3, [pc, #488]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e454:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e458:	ee07 3a90 	vmov	s15, r3
 800e45c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e460:	ed97 6a03 	vldr	s12, [r7, #12]
 800e464:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800e644 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e468:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e46c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e470:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e474:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e47c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e480:	e087      	b.n	800e592 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e482:	697b      	ldr	r3, [r7, #20]
 800e484:	ee07 3a90 	vmov	s15, r3
 800e488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e48c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800e648 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800e490:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e494:	4b69      	ldr	r3, [pc, #420]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e498:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e49c:	ee07 3a90 	vmov	s15, r3
 800e4a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e4a4:	ed97 6a03 	vldr	s12, [r7, #12]
 800e4a8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800e644 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e4ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e4b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e4b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e4b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e4bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e4c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e4c4:	e065      	b.n	800e592 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e4c6:	697b      	ldr	r3, [r7, #20]
 800e4c8:	ee07 3a90 	vmov	s15, r3
 800e4cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4d0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800e64c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800e4d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e4d8:	4b58      	ldr	r3, [pc, #352]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e4da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4e0:	ee07 3a90 	vmov	s15, r3
 800e4e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e4e8:	ed97 6a03 	vldr	s12, [r7, #12]
 800e4ec:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800e644 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e4f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e4f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e4f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e4fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e500:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e504:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e508:	e043      	b.n	800e592 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	ee07 3a90 	vmov	s15, r3
 800e510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e514:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800e650 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800e518:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e51c:	4b47      	ldr	r3, [pc, #284]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e51e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e520:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e524:	ee07 3a90 	vmov	s15, r3
 800e528:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e52c:	ed97 6a03 	vldr	s12, [r7, #12]
 800e530:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800e644 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e534:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e538:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e53c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e540:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e544:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e548:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e54c:	e021      	b.n	800e592 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e54e:	697b      	ldr	r3, [r7, #20]
 800e550:	ee07 3a90 	vmov	s15, r3
 800e554:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e558:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e648 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800e55c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e560:	4b36      	ldr	r3, [pc, #216]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e564:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e568:	ee07 3a90 	vmov	s15, r3
 800e56c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e570:	ed97 6a03 	vldr	s12, [r7, #12]
 800e574:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800e644 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e578:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e57c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e580:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e584:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e58c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e590:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800e592:	4b2a      	ldr	r3, [pc, #168]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e596:	0a5b      	lsrs	r3, r3, #9
 800e598:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e59c:	ee07 3a90 	vmov	s15, r3
 800e5a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e5a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e5ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800e5b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e5b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e5b8:	ee17 2a90 	vmov	r2, s15
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800e5c0:	4b1e      	ldr	r3, [pc, #120]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e5c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5c4:	0c1b      	lsrs	r3, r3, #16
 800e5c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e5ca:	ee07 3a90 	vmov	s15, r3
 800e5ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e5d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e5da:	edd7 6a07 	vldr	s13, [r7, #28]
 800e5de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e5e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e5e6:	ee17 2a90 	vmov	r2, s15
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800e5ee:	4b13      	ldr	r3, [pc, #76]	@ (800e63c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e5f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5f2:	0e1b      	lsrs	r3, r3, #24
 800e5f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e5f8:	ee07 3a90 	vmov	s15, r3
 800e5fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e600:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e604:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e608:	edd7 6a07 	vldr	s13, [r7, #28]
 800e60c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e610:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e614:	ee17 2a90 	vmov	r2, s15
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800e61c:	e008      	b.n	800e630 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	2200      	movs	r2, #0
 800e622:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2200      	movs	r2, #0
 800e628:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	2200      	movs	r2, #0
 800e62e:	609a      	str	r2, [r3, #8]
}
 800e630:	bf00      	nop
 800e632:	3724      	adds	r7, #36	@ 0x24
 800e634:	46bd      	mov	sp, r7
 800e636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e63a:	4770      	bx	lr
 800e63c:	58024400 	.word	0x58024400
 800e640:	03d09000 	.word	0x03d09000
 800e644:	46000000 	.word	0x46000000
 800e648:	4c742400 	.word	0x4c742400
 800e64c:	4a742400 	.word	0x4a742400
 800e650:	4bbebc20 	.word	0x4bbebc20

0800e654 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800e654:	b580      	push	{r7, lr}
 800e656:	b084      	sub	sp, #16
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e65e:	2300      	movs	r3, #0
 800e660:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e662:	4b53      	ldr	r3, [pc, #332]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e666:	f003 0303 	and.w	r3, r3, #3
 800e66a:	2b03      	cmp	r3, #3
 800e66c:	d101      	bne.n	800e672 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800e66e:	2301      	movs	r3, #1
 800e670:	e099      	b.n	800e7a6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800e672:	4b4f      	ldr	r3, [pc, #316]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	4a4e      	ldr	r2, [pc, #312]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e678:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e67c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e67e:	f7f4 fae7 	bl	8002c50 <HAL_GetTick>
 800e682:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e684:	e008      	b.n	800e698 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e686:	f7f4 fae3 	bl	8002c50 <HAL_GetTick>
 800e68a:	4602      	mov	r2, r0
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	1ad3      	subs	r3, r2, r3
 800e690:	2b02      	cmp	r3, #2
 800e692:	d901      	bls.n	800e698 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e694:	2303      	movs	r3, #3
 800e696:	e086      	b.n	800e7a6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e698:	4b45      	ldr	r3, [pc, #276]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d1f0      	bne.n	800e686 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800e6a4:	4b42      	ldr	r3, [pc, #264]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e6a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6a8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	031b      	lsls	r3, r3, #12
 800e6b2:	493f      	ldr	r1, [pc, #252]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e6b4:	4313      	orrs	r3, r2
 800e6b6:	628b      	str	r3, [r1, #40]	@ 0x28
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	685b      	ldr	r3, [r3, #4]
 800e6bc:	3b01      	subs	r3, #1
 800e6be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	689b      	ldr	r3, [r3, #8]
 800e6c6:	3b01      	subs	r3, #1
 800e6c8:	025b      	lsls	r3, r3, #9
 800e6ca:	b29b      	uxth	r3, r3
 800e6cc:	431a      	orrs	r2, r3
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	68db      	ldr	r3, [r3, #12]
 800e6d2:	3b01      	subs	r3, #1
 800e6d4:	041b      	lsls	r3, r3, #16
 800e6d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e6da:	431a      	orrs	r2, r3
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	691b      	ldr	r3, [r3, #16]
 800e6e0:	3b01      	subs	r3, #1
 800e6e2:	061b      	lsls	r3, r3, #24
 800e6e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e6e8:	4931      	ldr	r1, [pc, #196]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e6ea:	4313      	orrs	r3, r2
 800e6ec:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800e6ee:	4b30      	ldr	r3, [pc, #192]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e6f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	695b      	ldr	r3, [r3, #20]
 800e6fa:	492d      	ldr	r1, [pc, #180]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e6fc:	4313      	orrs	r3, r2
 800e6fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800e700:	4b2b      	ldr	r3, [pc, #172]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e704:	f023 0220 	bic.w	r2, r3, #32
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	699b      	ldr	r3, [r3, #24]
 800e70c:	4928      	ldr	r1, [pc, #160]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e70e:	4313      	orrs	r3, r2
 800e710:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800e712:	4b27      	ldr	r3, [pc, #156]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e716:	4a26      	ldr	r2, [pc, #152]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e718:	f023 0310 	bic.w	r3, r3, #16
 800e71c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800e71e:	4b24      	ldr	r3, [pc, #144]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e720:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e722:	4b24      	ldr	r3, [pc, #144]	@ (800e7b4 <RCCEx_PLL2_Config+0x160>)
 800e724:	4013      	ands	r3, r2
 800e726:	687a      	ldr	r2, [r7, #4]
 800e728:	69d2      	ldr	r2, [r2, #28]
 800e72a:	00d2      	lsls	r2, r2, #3
 800e72c:	4920      	ldr	r1, [pc, #128]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e72e:	4313      	orrs	r3, r2
 800e730:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800e732:	4b1f      	ldr	r3, [pc, #124]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e736:	4a1e      	ldr	r2, [pc, #120]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e738:	f043 0310 	orr.w	r3, r3, #16
 800e73c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d106      	bne.n	800e752 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800e744:	4b1a      	ldr	r3, [pc, #104]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e748:	4a19      	ldr	r2, [pc, #100]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e74a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e74e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e750:	e00f      	b.n	800e772 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	2b01      	cmp	r3, #1
 800e756:	d106      	bne.n	800e766 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800e758:	4b15      	ldr	r3, [pc, #84]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e75a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e75c:	4a14      	ldr	r2, [pc, #80]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e75e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e762:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e764:	e005      	b.n	800e772 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800e766:	4b12      	ldr	r3, [pc, #72]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e76a:	4a11      	ldr	r2, [pc, #68]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e76c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e770:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800e772:	4b0f      	ldr	r3, [pc, #60]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	4a0e      	ldr	r2, [pc, #56]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e778:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e77c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e77e:	f7f4 fa67 	bl	8002c50 <HAL_GetTick>
 800e782:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e784:	e008      	b.n	800e798 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e786:	f7f4 fa63 	bl	8002c50 <HAL_GetTick>
 800e78a:	4602      	mov	r2, r0
 800e78c:	68bb      	ldr	r3, [r7, #8]
 800e78e:	1ad3      	subs	r3, r2, r3
 800e790:	2b02      	cmp	r3, #2
 800e792:	d901      	bls.n	800e798 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e794:	2303      	movs	r3, #3
 800e796:	e006      	b.n	800e7a6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e798:	4b05      	ldr	r3, [pc, #20]	@ (800e7b0 <RCCEx_PLL2_Config+0x15c>)
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d0f0      	beq.n	800e786 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800e7a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	3710      	adds	r7, #16
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	bd80      	pop	{r7, pc}
 800e7ae:	bf00      	nop
 800e7b0:	58024400 	.word	0x58024400
 800e7b4:	ffff0007 	.word	0xffff0007

0800e7b8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b084      	sub	sp, #16
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
 800e7c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e7c6:	4b53      	ldr	r3, [pc, #332]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e7c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7ca:	f003 0303 	and.w	r3, r3, #3
 800e7ce:	2b03      	cmp	r3, #3
 800e7d0:	d101      	bne.n	800e7d6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800e7d2:	2301      	movs	r3, #1
 800e7d4:	e099      	b.n	800e90a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800e7d6:	4b4f      	ldr	r3, [pc, #316]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	4a4e      	ldr	r2, [pc, #312]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e7dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e7e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e7e2:	f7f4 fa35 	bl	8002c50 <HAL_GetTick>
 800e7e6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e7e8:	e008      	b.n	800e7fc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e7ea:	f7f4 fa31 	bl	8002c50 <HAL_GetTick>
 800e7ee:	4602      	mov	r2, r0
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	1ad3      	subs	r3, r2, r3
 800e7f4:	2b02      	cmp	r3, #2
 800e7f6:	d901      	bls.n	800e7fc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e7f8:	2303      	movs	r3, #3
 800e7fa:	e086      	b.n	800e90a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e7fc:	4b45      	ldr	r3, [pc, #276]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e804:	2b00      	cmp	r3, #0
 800e806:	d1f0      	bne.n	800e7ea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800e808:	4b42      	ldr	r3, [pc, #264]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e80a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e80c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	051b      	lsls	r3, r3, #20
 800e816:	493f      	ldr	r1, [pc, #252]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e818:	4313      	orrs	r3, r2
 800e81a:	628b      	str	r3, [r1, #40]	@ 0x28
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	685b      	ldr	r3, [r3, #4]
 800e820:	3b01      	subs	r3, #1
 800e822:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	689b      	ldr	r3, [r3, #8]
 800e82a:	3b01      	subs	r3, #1
 800e82c:	025b      	lsls	r3, r3, #9
 800e82e:	b29b      	uxth	r3, r3
 800e830:	431a      	orrs	r2, r3
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	68db      	ldr	r3, [r3, #12]
 800e836:	3b01      	subs	r3, #1
 800e838:	041b      	lsls	r3, r3, #16
 800e83a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e83e:	431a      	orrs	r2, r3
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	691b      	ldr	r3, [r3, #16]
 800e844:	3b01      	subs	r3, #1
 800e846:	061b      	lsls	r3, r3, #24
 800e848:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e84c:	4931      	ldr	r1, [pc, #196]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e84e:	4313      	orrs	r3, r2
 800e850:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800e852:	4b30      	ldr	r3, [pc, #192]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e856:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	695b      	ldr	r3, [r3, #20]
 800e85e:	492d      	ldr	r1, [pc, #180]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e860:	4313      	orrs	r3, r2
 800e862:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800e864:	4b2b      	ldr	r3, [pc, #172]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e868:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	699b      	ldr	r3, [r3, #24]
 800e870:	4928      	ldr	r1, [pc, #160]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e872:	4313      	orrs	r3, r2
 800e874:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800e876:	4b27      	ldr	r3, [pc, #156]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e87a:	4a26      	ldr	r2, [pc, #152]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e87c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e880:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800e882:	4b24      	ldr	r3, [pc, #144]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e884:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e886:	4b24      	ldr	r3, [pc, #144]	@ (800e918 <RCCEx_PLL3_Config+0x160>)
 800e888:	4013      	ands	r3, r2
 800e88a:	687a      	ldr	r2, [r7, #4]
 800e88c:	69d2      	ldr	r2, [r2, #28]
 800e88e:	00d2      	lsls	r2, r2, #3
 800e890:	4920      	ldr	r1, [pc, #128]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e892:	4313      	orrs	r3, r2
 800e894:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800e896:	4b1f      	ldr	r3, [pc, #124]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e89a:	4a1e      	ldr	r2, [pc, #120]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e89c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e8a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d106      	bne.n	800e8b6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e8a8:	4b1a      	ldr	r3, [pc, #104]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8ac:	4a19      	ldr	r2, [pc, #100]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e8b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e8b4:	e00f      	b.n	800e8d6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e8b6:	683b      	ldr	r3, [r7, #0]
 800e8b8:	2b01      	cmp	r3, #1
 800e8ba:	d106      	bne.n	800e8ca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e8bc:	4b15      	ldr	r3, [pc, #84]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8c0:	4a14      	ldr	r2, [pc, #80]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e8c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e8c8:	e005      	b.n	800e8d6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e8ca:	4b12      	ldr	r3, [pc, #72]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8ce:	4a11      	ldr	r2, [pc, #68]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e8d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e8d6:	4b0f      	ldr	r3, [pc, #60]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	4a0e      	ldr	r2, [pc, #56]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e8e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e8e2:	f7f4 f9b5 	bl	8002c50 <HAL_GetTick>
 800e8e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e8e8:	e008      	b.n	800e8fc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e8ea:	f7f4 f9b1 	bl	8002c50 <HAL_GetTick>
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	68bb      	ldr	r3, [r7, #8]
 800e8f2:	1ad3      	subs	r3, r2, r3
 800e8f4:	2b02      	cmp	r3, #2
 800e8f6:	d901      	bls.n	800e8fc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e8f8:	2303      	movs	r3, #3
 800e8fa:	e006      	b.n	800e90a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e8fc:	4b05      	ldr	r3, [pc, #20]	@ (800e914 <RCCEx_PLL3_Config+0x15c>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e904:	2b00      	cmp	r3, #0
 800e906:	d0f0      	beq.n	800e8ea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e908:	7bfb      	ldrb	r3, [r7, #15]
}
 800e90a:	4618      	mov	r0, r3
 800e90c:	3710      	adds	r7, #16
 800e90e:	46bd      	mov	sp, r7
 800e910:	bd80      	pop	{r7, pc}
 800e912:	bf00      	nop
 800e914:	58024400 	.word	0x58024400
 800e918:	ffff0007 	.word	0xffff0007

0800e91c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b086      	sub	sp, #24
 800e920:	af00      	add	r7, sp, #0
 800e922:	60f8      	str	r0, [r7, #12]
 800e924:	60b9      	str	r1, [r7, #8]
 800e926:	607a      	str	r2, [r7, #4]
 800e928:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800e92a:	68bb      	ldr	r3, [r7, #8]
 800e92c:	2b02      	cmp	r3, #2
 800e92e:	d904      	bls.n	800e93a <HAL_SAI_InitProtocol+0x1e>
 800e930:	68bb      	ldr	r3, [r7, #8]
 800e932:	3b03      	subs	r3, #3
 800e934:	2b01      	cmp	r3, #1
 800e936:	d812      	bhi.n	800e95e <HAL_SAI_InitProtocol+0x42>
 800e938:	e008      	b.n	800e94c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	687a      	ldr	r2, [r7, #4]
 800e93e:	68b9      	ldr	r1, [r7, #8]
 800e940:	68f8      	ldr	r0, [r7, #12]
 800e942:	f000 fdcf 	bl	800f4e4 <SAI_InitI2S>
 800e946:	4603      	mov	r3, r0
 800e948:	75fb      	strb	r3, [r7, #23]
      break;
 800e94a:	e00b      	b.n	800e964 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	687a      	ldr	r2, [r7, #4]
 800e950:	68b9      	ldr	r1, [r7, #8]
 800e952:	68f8      	ldr	r0, [r7, #12]
 800e954:	f000 fe78 	bl	800f648 <SAI_InitPCM>
 800e958:	4603      	mov	r3, r0
 800e95a:	75fb      	strb	r3, [r7, #23]
      break;
 800e95c:	e002      	b.n	800e964 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800e95e:	2301      	movs	r3, #1
 800e960:	75fb      	strb	r3, [r7, #23]
      break;
 800e962:	bf00      	nop
  }

  if (status == HAL_OK)
 800e964:	7dfb      	ldrb	r3, [r7, #23]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d104      	bne.n	800e974 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800e96a:	68f8      	ldr	r0, [r7, #12]
 800e96c:	f000 f808 	bl	800e980 <HAL_SAI_Init>
 800e970:	4603      	mov	r3, r0
 800e972:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800e974:	7dfb      	ldrb	r3, [r7, #23]
}
 800e976:	4618      	mov	r0, r3
 800e978:	3718      	adds	r7, #24
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd80      	pop	{r7, pc}
	...

0800e980 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b08a      	sub	sp, #40	@ 0x28
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d101      	bne.n	800e992 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800e98e:	2301      	movs	r3, #1
 800e990:	e28e      	b.n	800eeb0 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800e992:	f7f4 f98d 	bl	8002cb0 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e99c:	2b01      	cmp	r3, #1
 800e99e:	d113      	bne.n	800e9c8 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	4a96      	ldr	r2, [pc, #600]	@ (800ec00 <HAL_SAI_Init+0x280>)
 800e9a6:	4293      	cmp	r3, r2
 800e9a8:	d004      	beq.n	800e9b4 <HAL_SAI_Init+0x34>
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	4a95      	ldr	r2, [pc, #596]	@ (800ec04 <HAL_SAI_Init+0x284>)
 800e9b0:	4293      	cmp	r3, r2
 800e9b2:	d107      	bne.n	800e9c4 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800e9b8:	2b01      	cmp	r3, #1
 800e9ba:	d103      	bne.n	800e9c4 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d001      	beq.n	800e9c8 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800e9c4:	2301      	movs	r3, #1
 800e9c6:	e273      	b.n	800eeb0 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4a8c      	ldr	r2, [pc, #560]	@ (800ec00 <HAL_SAI_Init+0x280>)
 800e9ce:	4293      	cmp	r3, r2
 800e9d0:	d004      	beq.n	800e9dc <HAL_SAI_Init+0x5c>
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	4a8c      	ldr	r2, [pc, #560]	@ (800ec08 <HAL_SAI_Init+0x288>)
 800e9d8:	4293      	cmp	r3, r2
 800e9da:	d102      	bne.n	800e9e2 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800e9dc:	4b8b      	ldr	r3, [pc, #556]	@ (800ec0c <HAL_SAI_Init+0x28c>)
 800e9de:	61bb      	str	r3, [r7, #24]
 800e9e0:	e028      	b.n	800ea34 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	4a8a      	ldr	r2, [pc, #552]	@ (800ec10 <HAL_SAI_Init+0x290>)
 800e9e8:	4293      	cmp	r3, r2
 800e9ea:	d004      	beq.n	800e9f6 <HAL_SAI_Init+0x76>
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	4a88      	ldr	r2, [pc, #544]	@ (800ec14 <HAL_SAI_Init+0x294>)
 800e9f2:	4293      	cmp	r3, r2
 800e9f4:	d102      	bne.n	800e9fc <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800e9f6:	4b88      	ldr	r3, [pc, #544]	@ (800ec18 <HAL_SAI_Init+0x298>)
 800e9f8:	61bb      	str	r3, [r7, #24]
 800e9fa:	e01b      	b.n	800ea34 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	4a86      	ldr	r2, [pc, #536]	@ (800ec1c <HAL_SAI_Init+0x29c>)
 800ea02:	4293      	cmp	r3, r2
 800ea04:	d004      	beq.n	800ea10 <HAL_SAI_Init+0x90>
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	4a85      	ldr	r2, [pc, #532]	@ (800ec20 <HAL_SAI_Init+0x2a0>)
 800ea0c:	4293      	cmp	r3, r2
 800ea0e:	d102      	bne.n	800ea16 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800ea10:	4b84      	ldr	r3, [pc, #528]	@ (800ec24 <HAL_SAI_Init+0x2a4>)
 800ea12:	61bb      	str	r3, [r7, #24]
 800ea14:	e00e      	b.n	800ea34 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	4a7a      	ldr	r2, [pc, #488]	@ (800ec04 <HAL_SAI_Init+0x284>)
 800ea1c:	4293      	cmp	r3, r2
 800ea1e:	d004      	beq.n	800ea2a <HAL_SAI_Init+0xaa>
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	4a80      	ldr	r2, [pc, #512]	@ (800ec28 <HAL_SAI_Init+0x2a8>)
 800ea26:	4293      	cmp	r3, r2
 800ea28:	d102      	bne.n	800ea30 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800ea2a:	4b80      	ldr	r3, [pc, #512]	@ (800ec2c <HAL_SAI_Init+0x2ac>)
 800ea2c:	61bb      	str	r3, [r7, #24]
 800ea2e:	e001      	b.n	800ea34 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800ea30:	2301      	movs	r3, #1
 800ea32:	e23d      	b.n	800eeb0 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800ea3a:	b2db      	uxtb	r3, r3
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d106      	bne.n	800ea4e <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2200      	movs	r2, #0
 800ea44:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800ea48:	6878      	ldr	r0, [r7, #4]
 800ea4a:	f7f3 f909 	bl	8001c60 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f000 feb4 	bl	800f7bc <SAI_Disable>
 800ea54:	4603      	mov	r3, r0
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d001      	beq.n	800ea5e <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	e228      	b.n	800eeb0 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2202      	movs	r2, #2
 800ea62:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	68db      	ldr	r3, [r3, #12]
 800ea6a:	2b02      	cmp	r3, #2
 800ea6c:	d00c      	beq.n	800ea88 <HAL_SAI_Init+0x108>
 800ea6e:	2b02      	cmp	r3, #2
 800ea70:	d80d      	bhi.n	800ea8e <HAL_SAI_Init+0x10e>
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d002      	beq.n	800ea7c <HAL_SAI_Init+0xfc>
 800ea76:	2b01      	cmp	r3, #1
 800ea78:	d003      	beq.n	800ea82 <HAL_SAI_Init+0x102>
 800ea7a:	e008      	b.n	800ea8e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ea80:	e008      	b.n	800ea94 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ea82:	2310      	movs	r3, #16
 800ea84:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ea86:	e005      	b.n	800ea94 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ea88:	2320      	movs	r3, #32
 800ea8a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ea8c:	e002      	b.n	800ea94 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800ea8e:	2300      	movs	r3, #0
 800ea90:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ea92:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	689b      	ldr	r3, [r3, #8]
 800ea98:	2b05      	cmp	r3, #5
 800ea9a:	d832      	bhi.n	800eb02 <HAL_SAI_Init+0x182>
 800ea9c:	a201      	add	r2, pc, #4	@ (adr r2, 800eaa4 <HAL_SAI_Init+0x124>)
 800ea9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaa2:	bf00      	nop
 800eaa4:	0800eabd 	.word	0x0800eabd
 800eaa8:	0800eac3 	.word	0x0800eac3
 800eaac:	0800eacb 	.word	0x0800eacb
 800eab0:	0800ead3 	.word	0x0800ead3
 800eab4:	0800eae3 	.word	0x0800eae3
 800eab8:	0800eaf3 	.word	0x0800eaf3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800eabc:	2300      	movs	r3, #0
 800eabe:	61fb      	str	r3, [r7, #28]
      break;
 800eac0:	e022      	b.n	800eb08 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800eac2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eac6:	61fb      	str	r3, [r7, #28]
      break;
 800eac8:	e01e      	b.n	800eb08 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800eaca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eace:	61fb      	str	r3, [r7, #28]
      break;
 800ead0:	e01a      	b.n	800eb08 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ead2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ead6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ead8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eada:	f043 0301 	orr.w	r3, r3, #1
 800eade:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800eae0:	e012      	b.n	800eb08 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800eae2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eae6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800eae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaea:	f043 0302 	orr.w	r3, r3, #2
 800eaee:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800eaf0:	e00a      	b.n	800eb08 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800eaf2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eaf6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800eaf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eafa:	f043 0303 	orr.w	r3, r3, #3
 800eafe:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800eb00:	e002      	b.n	800eb08 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800eb02:	2300      	movs	r3, #0
 800eb04:	61fb      	str	r3, [r7, #28]
      break;
 800eb06:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800eb08:	69bb      	ldr	r3, [r7, #24]
 800eb0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb0c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	6a1b      	ldr	r3, [r3, #32]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	f000 80c5 	beq.w	800eca2 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800eb18:	2300      	movs	r3, #0
 800eb1a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	4a37      	ldr	r2, [pc, #220]	@ (800ec00 <HAL_SAI_Init+0x280>)
 800eb22:	4293      	cmp	r3, r2
 800eb24:	d004      	beq.n	800eb30 <HAL_SAI_Init+0x1b0>
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	4a37      	ldr	r2, [pc, #220]	@ (800ec08 <HAL_SAI_Init+0x288>)
 800eb2c:	4293      	cmp	r3, r2
 800eb2e:	d106      	bne.n	800eb3e <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800eb30:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800eb34:	f04f 0100 	mov.w	r1, #0
 800eb38:	f7fe fbfc 	bl	800d334 <HAL_RCCEx_GetPeriphCLKFreq>
 800eb3c:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	4a33      	ldr	r2, [pc, #204]	@ (800ec10 <HAL_SAI_Init+0x290>)
 800eb44:	4293      	cmp	r3, r2
 800eb46:	d004      	beq.n	800eb52 <HAL_SAI_Init+0x1d2>
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	4a31      	ldr	r2, [pc, #196]	@ (800ec14 <HAL_SAI_Init+0x294>)
 800eb4e:	4293      	cmp	r3, r2
 800eb50:	d106      	bne.n	800eb60 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800eb52:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800eb56:	f04f 0100 	mov.w	r1, #0
 800eb5a:	f7fe fbeb 	bl	800d334 <HAL_RCCEx_GetPeriphCLKFreq>
 800eb5e:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	4a2d      	ldr	r2, [pc, #180]	@ (800ec1c <HAL_SAI_Init+0x29c>)
 800eb66:	4293      	cmp	r3, r2
 800eb68:	d004      	beq.n	800eb74 <HAL_SAI_Init+0x1f4>
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	4a2c      	ldr	r2, [pc, #176]	@ (800ec20 <HAL_SAI_Init+0x2a0>)
 800eb70:	4293      	cmp	r3, r2
 800eb72:	d106      	bne.n	800eb82 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800eb74:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800eb78:	f04f 0100 	mov.w	r1, #0
 800eb7c:	f7fe fbda 	bl	800d334 <HAL_RCCEx_GetPeriphCLKFreq>
 800eb80:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	4a1f      	ldr	r2, [pc, #124]	@ (800ec04 <HAL_SAI_Init+0x284>)
 800eb88:	4293      	cmp	r3, r2
 800eb8a:	d106      	bne.n	800eb9a <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800eb8c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800eb90:	f04f 0100 	mov.w	r1, #0
 800eb94:	f7fe fbce 	bl	800d334 <HAL_RCCEx_GetPeriphCLKFreq>
 800eb98:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	4a22      	ldr	r2, [pc, #136]	@ (800ec28 <HAL_SAI_Init+0x2a8>)
 800eba0:	4293      	cmp	r3, r2
 800eba2:	d106      	bne.n	800ebb2 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800eba4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800eba8:	f04f 0100 	mov.w	r1, #0
 800ebac:	f7fe fbc2 	bl	800d334 <HAL_RCCEx_GetPeriphCLKFreq>
 800ebb0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	699b      	ldr	r3, [r3, #24]
 800ebb6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ebba:	d139      	bne.n	800ec30 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebc0:	2b04      	cmp	r3, #4
 800ebc2:	d102      	bne.n	800ebca <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800ebc4:	2340      	movs	r3, #64	@ 0x40
 800ebc6:	60fb      	str	r3, [r7, #12]
 800ebc8:	e00a      	b.n	800ebe0 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebce:	2b08      	cmp	r3, #8
 800ebd0:	d103      	bne.n	800ebda <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800ebd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ebd6:	60fb      	str	r3, [r7, #12]
 800ebd8:	e002      	b.n	800ebe0 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebde:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800ebe0:	697a      	ldr	r2, [r7, #20]
 800ebe2:	4613      	mov	r3, r2
 800ebe4:	009b      	lsls	r3, r3, #2
 800ebe6:	4413      	add	r3, r2
 800ebe8:	005b      	lsls	r3, r3, #1
 800ebea:	4619      	mov	r1, r3
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	6a1b      	ldr	r3, [r3, #32]
 800ebf0:	68fa      	ldr	r2, [r7, #12]
 800ebf2:	fb02 f303 	mul.w	r3, r2, r3
 800ebf6:	fbb1 f3f3 	udiv	r3, r1, r3
 800ebfa:	613b      	str	r3, [r7, #16]
 800ebfc:	e030      	b.n	800ec60 <HAL_SAI_Init+0x2e0>
 800ebfe:	bf00      	nop
 800ec00:	40015804 	.word	0x40015804
 800ec04:	58005404 	.word	0x58005404
 800ec08:	40015824 	.word	0x40015824
 800ec0c:	40015800 	.word	0x40015800
 800ec10:	40015c04 	.word	0x40015c04
 800ec14:	40015c24 	.word	0x40015c24
 800ec18:	40015c00 	.word	0x40015c00
 800ec1c:	40016004 	.word	0x40016004
 800ec20:	40016024 	.word	0x40016024
 800ec24:	40016000 	.word	0x40016000
 800ec28:	58005424 	.word	0x58005424
 800ec2c:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ec38:	d101      	bne.n	800ec3e <HAL_SAI_Init+0x2be>
 800ec3a:	2302      	movs	r3, #2
 800ec3c:	e000      	b.n	800ec40 <HAL_SAI_Init+0x2c0>
 800ec3e:	2301      	movs	r3, #1
 800ec40:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800ec42:	697a      	ldr	r2, [r7, #20]
 800ec44:	4613      	mov	r3, r2
 800ec46:	009b      	lsls	r3, r3, #2
 800ec48:	4413      	add	r3, r2
 800ec4a:	005b      	lsls	r3, r3, #1
 800ec4c:	4619      	mov	r1, r3
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	6a1b      	ldr	r3, [r3, #32]
 800ec52:	68ba      	ldr	r2, [r7, #8]
 800ec54:	fb02 f303 	mul.w	r3, r2, r3
 800ec58:	021b      	lsls	r3, r3, #8
 800ec5a:	fbb1 f3f3 	udiv	r3, r1, r3
 800ec5e:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800ec60:	693b      	ldr	r3, [r7, #16]
 800ec62:	4a95      	ldr	r2, [pc, #596]	@ (800eeb8 <HAL_SAI_Init+0x538>)
 800ec64:	fba2 2303 	umull	r2, r3, r2, r3
 800ec68:	08da      	lsrs	r2, r3, #3
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800ec6e:	6939      	ldr	r1, [r7, #16]
 800ec70:	4b91      	ldr	r3, [pc, #580]	@ (800eeb8 <HAL_SAI_Init+0x538>)
 800ec72:	fba3 2301 	umull	r2, r3, r3, r1
 800ec76:	08da      	lsrs	r2, r3, #3
 800ec78:	4613      	mov	r3, r2
 800ec7a:	009b      	lsls	r3, r3, #2
 800ec7c:	4413      	add	r3, r2
 800ec7e:	005b      	lsls	r3, r3, #1
 800ec80:	1aca      	subs	r2, r1, r3
 800ec82:	2a08      	cmp	r2, #8
 800ec84:	d904      	bls.n	800ec90 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec8a:	1c5a      	adds	r2, r3, #1
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ec94:	2b04      	cmp	r3, #4
 800ec96:	d104      	bne.n	800eca2 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec9c:	085a      	lsrs	r2, r3, #1
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	685b      	ldr	r3, [r3, #4]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d003      	beq.n	800ecb2 <HAL_SAI_Init+0x332>
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	685b      	ldr	r3, [r3, #4]
 800ecae:	2b02      	cmp	r3, #2
 800ecb0:	d109      	bne.n	800ecc6 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ecb6:	2b01      	cmp	r3, #1
 800ecb8:	d101      	bne.n	800ecbe <HAL_SAI_Init+0x33e>
 800ecba:	2300      	movs	r3, #0
 800ecbc:	e001      	b.n	800ecc2 <HAL_SAI_Init+0x342>
 800ecbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ecc2:	623b      	str	r3, [r7, #32]
 800ecc4:	e008      	b.n	800ecd8 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ecca:	2b01      	cmp	r3, #1
 800eccc:	d102      	bne.n	800ecd4 <HAL_SAI_Init+0x354>
 800ecce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ecd2:	e000      	b.n	800ecd6 <HAL_SAI_Init+0x356>
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800ecd8:	f7f3 ffea 	bl	8002cb0 <HAL_GetREVID>
 800ecdc:	4603      	mov	r3, r0
 800ecde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ece2:	d331      	bcc.n	800ed48 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	6819      	ldr	r1, [r3, #0]
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681a      	ldr	r2, [r3, #0]
 800ecee:	4b73      	ldr	r3, [pc, #460]	@ (800eebc <HAL_SAI_Init+0x53c>)
 800ecf0:	400b      	ands	r3, r1
 800ecf2:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	6819      	ldr	r1, [r3, #0]
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	685a      	ldr	r2, [r3, #4]
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ed02:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ed08:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ed0e:	431a      	orrs	r2, r3
 800ed10:	6a3b      	ldr	r3, [r7, #32]
 800ed12:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800ed14:	69fb      	ldr	r3, [r7, #28]
 800ed16:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800ed1c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	695b      	ldr	r3, [r3, #20]
 800ed22:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ed28:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed2e:	051b      	lsls	r3, r3, #20
 800ed30:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ed36:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	691b      	ldr	r3, [r3, #16]
 800ed3c:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	430a      	orrs	r2, r1
 800ed44:	601a      	str	r2, [r3, #0]
 800ed46:	e02d      	b.n	800eda4 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	6819      	ldr	r1, [r3, #0]
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	681a      	ldr	r2, [r3, #0]
 800ed52:	4b5b      	ldr	r3, [pc, #364]	@ (800eec0 <HAL_SAI_Init+0x540>)
 800ed54:	400b      	ands	r3, r1
 800ed56:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	6819      	ldr	r1, [r3, #0]
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	685a      	ldr	r2, [r3, #4]
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ed66:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ed6c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ed72:	431a      	orrs	r2, r3
 800ed74:	6a3b      	ldr	r3, [r7, #32]
 800ed76:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800ed78:	69fb      	ldr	r3, [r7, #28]
 800ed7a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800ed80:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	695b      	ldr	r3, [r3, #20]
 800ed86:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ed8c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed92:	051b      	lsls	r3, r3, #20
 800ed94:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ed9a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	430a      	orrs	r2, r1
 800eda2:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	6859      	ldr	r1, [r3, #4]
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681a      	ldr	r2, [r3, #0]
 800edae:	4b45      	ldr	r3, [pc, #276]	@ (800eec4 <HAL_SAI_Init+0x544>)
 800edb0:	400b      	ands	r3, r1
 800edb2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	6859      	ldr	r1, [r3, #4]
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	69da      	ldr	r2, [r3, #28]
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800edc2:	431a      	orrs	r2, r3
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800edc8:	431a      	orrs	r2, r3
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	430a      	orrs	r2, r1
 800edd0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	6899      	ldr	r1, [r3, #8]
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	681a      	ldr	r2, [r3, #0]
 800eddc:	4b3a      	ldr	r3, [pc, #232]	@ (800eec8 <HAL_SAI_Init+0x548>)
 800edde:	400b      	ands	r3, r1
 800ede0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	6899      	ldr	r1, [r3, #8]
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edec:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800edf2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800edf8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800edfe:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee04:	3b01      	subs	r3, #1
 800ee06:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800ee08:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	430a      	orrs	r2, r1
 800ee10:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	68d9      	ldr	r1, [r3, #12]
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681a      	ldr	r2, [r3, #0]
 800ee1c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800ee20:	400b      	ands	r3, r1
 800ee22:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	68d9      	ldr	r1, [r3, #12]
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee32:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ee38:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800ee3a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ee40:	3b01      	subs	r3, #1
 800ee42:	021b      	lsls	r3, r3, #8
 800ee44:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	430a      	orrs	r2, r1
 800ee4c:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	4a1e      	ldr	r2, [pc, #120]	@ (800eecc <HAL_SAI_Init+0x54c>)
 800ee54:	4293      	cmp	r3, r2
 800ee56:	d004      	beq.n	800ee62 <HAL_SAI_Init+0x4e2>
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	4a1c      	ldr	r2, [pc, #112]	@ (800eed0 <HAL_SAI_Init+0x550>)
 800ee5e:	4293      	cmp	r3, r2
 800ee60:	d119      	bne.n	800ee96 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800ee62:	69bb      	ldr	r3, [r7, #24]
 800ee64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee66:	f023 0201 	bic.w	r2, r3, #1
 800ee6a:	69bb      	ldr	r3, [r7, #24]
 800ee6c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ee74:	2b01      	cmp	r3, #1
 800ee76:	d10e      	bne.n	800ee96 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee80:	3b01      	subs	r3, #1
 800ee82:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800ee84:	431a      	orrs	r2, r3
 800ee86:	69bb      	ldr	r3, [r7, #24]
 800ee88:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800ee8a:	69bb      	ldr	r3, [r7, #24]
 800ee8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee8e:	f043 0201 	orr.w	r2, r3, #1
 800ee92:	69bb      	ldr	r3, [r7, #24]
 800ee94:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	2200      	movs	r2, #0
 800ee9a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	2201      	movs	r2, #1
 800eea2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2200      	movs	r2, #0
 800eeaa:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800eeae:	2300      	movs	r3, #0
}
 800eeb0:	4618      	mov	r0, r3
 800eeb2:	3728      	adds	r7, #40	@ 0x28
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	bd80      	pop	{r7, pc}
 800eeb8:	cccccccd 	.word	0xcccccccd
 800eebc:	f005c010 	.word	0xf005c010
 800eec0:	f805c010 	.word	0xf805c010
 800eec4:	ffff1ff0 	.word	0xffff1ff0
 800eec8:	fff88000 	.word	0xfff88000
 800eecc:	40015804 	.word	0x40015804
 800eed0:	58005404 	.word	0x58005404

0800eed4 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b084      	sub	sp, #16
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800eedc:	2300      	movs	r3, #0
 800eede:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800eee6:	2b01      	cmp	r3, #1
 800eee8:	d101      	bne.n	800eeee <HAL_SAI_Abort+0x1a>
 800eeea:	2302      	movs	r3, #2
 800eeec:	e07d      	b.n	800efea <HAL_SAI_Abort+0x116>
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	2201      	movs	r2, #1
 800eef2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800eef6:	6878      	ldr	r0, [r7, #4]
 800eef8:	f000 fc60 	bl	800f7bc <SAI_Disable>
 800eefc:	4603      	mov	r3, r0
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d001      	beq.n	800ef06 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800ef02:	2301      	movs	r3, #1
 800ef04:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ef10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ef14:	d14f      	bne.n	800efb6 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	681a      	ldr	r2, [r3, #0]
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ef24:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800ef2c:	b2db      	uxtb	r3, r3
 800ef2e:	2b12      	cmp	r3, #18
 800ef30:	d11d      	bne.n	800ef6e <HAL_SAI_Abort+0x9a>
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d018      	beq.n	800ef6e <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef42:	4618      	mov	r0, r3
 800ef44:	f7f5 fe6e 	bl	8004c24 <HAL_DMA_Abort>
 800ef48:	4603      	mov	r3, r0
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d00f      	beq.n	800ef6e <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef56:	2b80      	cmp	r3, #128	@ 0x80
 800ef58:	d009      	beq.n	800ef6e <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800ef5a:	2301      	movs	r3, #1
 800ef5c:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ef64:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800ef74:	b2db      	uxtb	r3, r3
 800ef76:	2b22      	cmp	r3, #34	@ 0x22
 800ef78:	d11d      	bne.n	800efb6 <HAL_SAI_Abort+0xe2>
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d018      	beq.n	800efb6 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	f7f5 fe4a 	bl	8004c24 <HAL_DMA_Abort>
 800ef90:	4603      	mov	r3, r0
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d00f      	beq.n	800efb6 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef9e:	2b80      	cmp	r3, #128	@ 0x80
 800efa0:	d009      	beq.n	800efb6 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800efa2:	2301      	movs	r3, #1
 800efa4:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800efac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	2200      	movs	r2, #0
 800efbc:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	f04f 32ff 	mov.w	r2, #4294967295
 800efc6:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	685a      	ldr	r2, [r3, #4]
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	f042 0208 	orr.w	r2, r2, #8
 800efd6:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2201      	movs	r2, #1
 800efdc:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	2200      	movs	r2, #0
 800efe4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800efe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800efea:	4618      	mov	r0, r3
 800efec:	3710      	adds	r7, #16
 800efee:	46bd      	mov	sp, r7
 800eff0:	bd80      	pop	{r7, pc}
	...

0800eff4 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800eff4:	b580      	push	{r7, lr}
 800eff6:	b086      	sub	sp, #24
 800eff8:	af00      	add	r7, sp, #0
 800effa:	60f8      	str	r0, [r7, #12]
 800effc:	60b9      	str	r1, [r7, #8]
 800effe:	4613      	mov	r3, r2
 800f000:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800f002:	f7f3 fe25 	bl	8002c50 <HAL_GetTick>
 800f006:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800f008:	68bb      	ldr	r3, [r7, #8]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d002      	beq.n	800f014 <HAL_SAI_Transmit_DMA+0x20>
 800f00e:	88fb      	ldrh	r3, [r7, #6]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d101      	bne.n	800f018 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800f014:	2301      	movs	r3, #1
 800f016:	e098      	b.n	800f14a <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f01e:	b2db      	uxtb	r3, r3
 800f020:	2b01      	cmp	r3, #1
 800f022:	f040 8091 	bne.w	800f148 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f02c:	2b01      	cmp	r3, #1
 800f02e:	d101      	bne.n	800f034 <HAL_SAI_Transmit_DMA+0x40>
 800f030:	2302      	movs	r3, #2
 800f032:	e08a      	b.n	800f14a <HAL_SAI_Transmit_DMA+0x156>
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	2201      	movs	r2, #1
 800f038:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	68ba      	ldr	r2, [r7, #8]
 800f040:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	88fa      	ldrh	r2, [r7, #6]
 800f046:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	88fa      	ldrh	r2, [r7, #6]
 800f04e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	2200      	movs	r2, #0
 800f056:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	2212      	movs	r2, #18
 800f05e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f068:	4a3a      	ldr	r2, [pc, #232]	@ (800f154 <HAL_SAI_Transmit_DMA+0x160>)
 800f06a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f072:	4a39      	ldr	r2, [pc, #228]	@ (800f158 <HAL_SAI_Transmit_DMA+0x164>)
 800f074:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f07c:	4a37      	ldr	r2, [pc, #220]	@ (800f15c <HAL_SAI_Transmit_DMA+0x168>)
 800f07e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f086:	2200      	movs	r2, #0
 800f088:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f094:	4619      	mov	r1, r3
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	331c      	adds	r3, #28
 800f09c:	461a      	mov	r2, r3
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800f0a4:	f7f5 fb54 	bl	8004750 <HAL_DMA_Start_IT>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d005      	beq.n	800f0ba <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800f0b6:	2301      	movs	r3, #1
 800f0b8:	e047      	b.n	800f14a <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f0ba:	2100      	movs	r1, #0
 800f0bc:	68f8      	ldr	r0, [r7, #12]
 800f0be:	f000 fb45 	bl	800f74c <SAI_InterruptFlag>
 800f0c2:	4601      	mov	r1, r0
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	691a      	ldr	r2, [r3, #16]
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	430a      	orrs	r2, r1
 800f0d0:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	681a      	ldr	r2, [r3, #0]
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f0e0:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f0e2:	e015      	b.n	800f110 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800f0e4:	f7f3 fdb4 	bl	8002c50 <HAL_GetTick>
 800f0e8:	4602      	mov	r2, r0
 800f0ea:	697b      	ldr	r3, [r7, #20]
 800f0ec:	1ad3      	subs	r3, r2, r3
 800f0ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f0f2:	d90d      	bls.n	800f110 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f0fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	2200      	movs	r2, #0
 800f108:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800f10c:	2303      	movs	r3, #3
 800f10e:	e01c      	b.n	800f14a <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	695b      	ldr	r3, [r3, #20]
 800f116:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d0e2      	beq.n	800f0e4 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d107      	bne.n	800f13c <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	681a      	ldr	r2, [r3, #0]
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f13a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	2200      	movs	r2, #0
 800f140:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800f144:	2300      	movs	r3, #0
 800f146:	e000      	b.n	800f14a <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800f148:	2302      	movs	r3, #2
  }
}
 800f14a:	4618      	mov	r0, r3
 800f14c:	3718      	adds	r7, #24
 800f14e:	46bd      	mov	sp, r7
 800f150:	bd80      	pop	{r7, pc}
 800f152:	bf00      	nop
 800f154:	0800f891 	.word	0x0800f891
 800f158:	0800f831 	.word	0x0800f831
 800f15c:	0800f8ad 	.word	0x0800f8ad

0800f160 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b086      	sub	sp, #24
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f16e:	b2db      	uxtb	r3, r3
 800f170:	2b00      	cmp	r3, #0
 800f172:	f000 81a7 	beq.w	800f4c4 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	695b      	ldr	r3, [r3, #20]
 800f17c:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	691b      	ldr	r3, [r3, #16]
 800f184:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800f18e:	697b      	ldr	r3, [r7, #20]
 800f190:	f003 0308 	and.w	r3, r3, #8
 800f194:	2b00      	cmp	r3, #0
 800f196:	d00a      	beq.n	800f1ae <HAL_SAI_IRQHandler+0x4e>
 800f198:	693b      	ldr	r3, [r7, #16]
 800f19a:	f003 0308 	and.w	r3, r3, #8
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d005      	beq.n	800f1ae <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	4798      	blx	r3
 800f1ac:	e18a      	b.n	800f4c4 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800f1ae:	697b      	ldr	r3, [r7, #20]
 800f1b0:	f003 0301 	and.w	r3, r3, #1
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d01e      	beq.n	800f1f6 <HAL_SAI_IRQHandler+0x96>
 800f1b8:	693b      	ldr	r3, [r7, #16]
 800f1ba:	f003 0301 	and.w	r3, r3, #1
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d019      	beq.n	800f1f6 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	2201      	movs	r2, #1
 800f1c8:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f1d0:	b2db      	uxtb	r3, r3
 800f1d2:	2b22      	cmp	r3, #34	@ 0x22
 800f1d4:	d101      	bne.n	800f1da <HAL_SAI_IRQHandler+0x7a>
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	e000      	b.n	800f1dc <HAL_SAI_IRQHandler+0x7c>
 800f1da:	2302      	movs	r3, #2
 800f1dc:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800f1e4:	68bb      	ldr	r3, [r7, #8]
 800f1e6:	431a      	orrs	r2, r3
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800f1ee:	6878      	ldr	r0, [r7, #4]
 800f1f0:	f000 f96e 	bl	800f4d0 <HAL_SAI_ErrorCallback>
 800f1f4:	e166      	b.n	800f4c4 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800f1f6:	697b      	ldr	r3, [r7, #20]
 800f1f8:	f003 0302 	and.w	r3, r3, #2
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d013      	beq.n	800f228 <HAL_SAI_IRQHandler+0xc8>
 800f200:	693b      	ldr	r3, [r7, #16]
 800f202:	f003 0302 	and.w	r3, r3, #2
 800f206:	2b00      	cmp	r3, #0
 800f208:	d00e      	beq.n	800f228 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	2202      	movs	r2, #2
 800f210:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f218:	2b00      	cmp	r3, #0
 800f21a:	f000 8153 	beq.w	800f4c4 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f224:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800f226:	e14d      	b.n	800f4c4 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800f228:	697b      	ldr	r3, [r7, #20]
 800f22a:	f003 0320 	and.w	r3, r3, #32
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d05b      	beq.n	800f2ea <HAL_SAI_IRQHandler+0x18a>
 800f232:	693b      	ldr	r3, [r7, #16]
 800f234:	f003 0320 	and.w	r3, r3, #32
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d056      	beq.n	800f2ea <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	2220      	movs	r2, #32
 800f242:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f24a:	f043 0204 	orr.w	r2, r3, #4
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d03e      	beq.n	800f2dc <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f264:	2b00      	cmp	r3, #0
 800f266:	d018      	beq.n	800f29a <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f26e:	4a97      	ldr	r2, [pc, #604]	@ (800f4cc <HAL_SAI_IRQHandler+0x36c>)
 800f270:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f278:	4618      	mov	r0, r3
 800f27a:	f7f5 fff1 	bl	8005260 <HAL_DMA_Abort_IT>
 800f27e:	4603      	mov	r3, r0
 800f280:	2b00      	cmp	r3, #0
 800f282:	d00a      	beq.n	800f29a <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f28a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800f294:	6878      	ldr	r0, [r7, #4]
 800f296:	f000 f91b 	bl	800f4d0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	f000 810a 	beq.w	800f4ba <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f2ac:	4a87      	ldr	r2, [pc, #540]	@ (800f4cc <HAL_SAI_IRQHandler+0x36c>)
 800f2ae:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	f7f5 ffd2 	bl	8005260 <HAL_DMA_Abort_IT>
 800f2bc:	4603      	mov	r3, r0
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	f000 80fb 	beq.w	800f4ba <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f2ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800f2d4:	6878      	ldr	r0, [r7, #4]
 800f2d6:	f000 f8fb 	bl	800f4d0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f2da:	e0ee      	b.n	800f4ba <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800f2dc:	6878      	ldr	r0, [r7, #4]
 800f2de:	f7ff fdf9 	bl	800eed4 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800f2e2:	6878      	ldr	r0, [r7, #4]
 800f2e4:	f000 f8f4 	bl	800f4d0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f2e8:	e0e7      	b.n	800f4ba <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d05b      	beq.n	800f3ac <HAL_SAI_IRQHandler+0x24c>
 800f2f4:	693b      	ldr	r3, [r7, #16]
 800f2f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d056      	beq.n	800f3ac <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	2240      	movs	r2, #64	@ 0x40
 800f304:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f30c:	f043 0208 	orr.w	r2, r3, #8
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d03e      	beq.n	800f39e <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f326:	2b00      	cmp	r3, #0
 800f328:	d018      	beq.n	800f35c <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f330:	4a66      	ldr	r2, [pc, #408]	@ (800f4cc <HAL_SAI_IRQHandler+0x36c>)
 800f332:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f33a:	4618      	mov	r0, r3
 800f33c:	f7f5 ff90 	bl	8005260 <HAL_DMA_Abort_IT>
 800f340:	4603      	mov	r3, r0
 800f342:	2b00      	cmp	r3, #0
 800f344:	d00a      	beq.n	800f35c <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f34c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800f356:	6878      	ldr	r0, [r7, #4]
 800f358:	f000 f8ba 	bl	800f4d0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f362:	2b00      	cmp	r3, #0
 800f364:	f000 80ab 	beq.w	800f4be <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f36e:	4a57      	ldr	r2, [pc, #348]	@ (800f4cc <HAL_SAI_IRQHandler+0x36c>)
 800f370:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f378:	4618      	mov	r0, r3
 800f37a:	f7f5 ff71 	bl	8005260 <HAL_DMA_Abort_IT>
 800f37e:	4603      	mov	r3, r0
 800f380:	2b00      	cmp	r3, #0
 800f382:	f000 809c 	beq.w	800f4be <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f38c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800f396:	6878      	ldr	r0, [r7, #4]
 800f398:	f000 f89a 	bl	800f4d0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f39c:	e08f      	b.n	800f4be <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800f39e:	6878      	ldr	r0, [r7, #4]
 800f3a0:	f7ff fd98 	bl	800eed4 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800f3a4:	6878      	ldr	r0, [r7, #4]
 800f3a6:	f000 f893 	bl	800f4d0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f3aa:	e088      	b.n	800f4be <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800f3ac:	697b      	ldr	r3, [r7, #20]
 800f3ae:	f003 0304 	and.w	r3, r3, #4
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d067      	beq.n	800f486 <HAL_SAI_IRQHandler+0x326>
 800f3b6:	693b      	ldr	r3, [r7, #16]
 800f3b8:	f003 0304 	and.w	r3, r3, #4
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d062      	beq.n	800f486 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	2204      	movs	r2, #4
 800f3c6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f3ce:	f043 0220 	orr.w	r2, r3, #32
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d03c      	beq.n	800f45c <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d018      	beq.n	800f41e <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3f2:	4a36      	ldr	r2, [pc, #216]	@ (800f4cc <HAL_SAI_IRQHandler+0x36c>)
 800f3f4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	f7f5 ff2f 	bl	8005260 <HAL_DMA_Abort_IT>
 800f402:	4603      	mov	r3, r0
 800f404:	2b00      	cmp	r3, #0
 800f406:	d00a      	beq.n	800f41e <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f40e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800f418:	6878      	ldr	r0, [r7, #4]
 800f41a:	f000 f859 	bl	800f4d0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f424:	2b00      	cmp	r3, #0
 800f426:	d04c      	beq.n	800f4c2 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f42e:	4a27      	ldr	r2, [pc, #156]	@ (800f4cc <HAL_SAI_IRQHandler+0x36c>)
 800f430:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f438:	4618      	mov	r0, r3
 800f43a:	f7f5 ff11 	bl	8005260 <HAL_DMA_Abort_IT>
 800f43e:	4603      	mov	r3, r0
 800f440:	2b00      	cmp	r3, #0
 800f442:	d03e      	beq.n	800f4c2 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f44a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800f454:	6878      	ldr	r0, [r7, #4]
 800f456:	f000 f83b 	bl	800f4d0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f45a:	e032      	b.n	800f4c2 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	2200      	movs	r2, #0
 800f462:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	f04f 32ff 	mov.w	r2, #4294967295
 800f46c:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2201      	movs	r2, #1
 800f472:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	2200      	movs	r2, #0
 800f47a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800f47e:	6878      	ldr	r0, [r7, #4]
 800f480:	f000 f826 	bl	800f4d0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f484:	e01d      	b.n	800f4c2 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800f486:	697b      	ldr	r3, [r7, #20]
 800f488:	f003 0310 	and.w	r3, r3, #16
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d019      	beq.n	800f4c4 <HAL_SAI_IRQHandler+0x364>
 800f490:	693b      	ldr	r3, [r7, #16]
 800f492:	f003 0310 	and.w	r3, r3, #16
 800f496:	2b00      	cmp	r3, #0
 800f498:	d014      	beq.n	800f4c4 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	2210      	movs	r2, #16
 800f4a0:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f4a8:	f043 0210 	orr.w	r2, r3, #16
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800f4b2:	6878      	ldr	r0, [r7, #4]
 800f4b4:	f000 f80c 	bl	800f4d0 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800f4b8:	e004      	b.n	800f4c4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f4ba:	bf00      	nop
 800f4bc:	e002      	b.n	800f4c4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f4be:	bf00      	nop
 800f4c0:	e000      	b.n	800f4c4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f4c2:	bf00      	nop
}
 800f4c4:	bf00      	nop
 800f4c6:	3718      	adds	r7, #24
 800f4c8:	46bd      	mov	sp, r7
 800f4ca:	bd80      	pop	{r7, pc}
 800f4cc:	0800f90b 	.word	0x0800f90b

0800f4d0 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800f4d0:	b480      	push	{r7}
 800f4d2:	b083      	sub	sp, #12
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800f4d8:	bf00      	nop
 800f4da:	370c      	adds	r7, #12
 800f4dc:	46bd      	mov	sp, r7
 800f4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e2:	4770      	bx	lr

0800f4e4 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800f4e4:	b480      	push	{r7}
 800f4e6:	b087      	sub	sp, #28
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	60f8      	str	r0, [r7, #12]
 800f4ec:	60b9      	str	r1, [r7, #8]
 800f4ee:	607a      	str	r2, [r7, #4]
 800f4f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	2200      	movs	r2, #0
 800f4fa:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	2200      	movs	r2, #0
 800f500:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	685b      	ldr	r3, [r3, #4]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d003      	beq.n	800f512 <SAI_InitI2S+0x2e>
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	685b      	ldr	r3, [r3, #4]
 800f50e:	2b02      	cmp	r3, #2
 800f510:	d103      	bne.n	800f51a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	2200      	movs	r2, #0
 800f516:	651a      	str	r2, [r3, #80]	@ 0x50
 800f518:	e002      	b.n	800f520 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	2201      	movs	r2, #1
 800f51e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800f526:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f52e:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	2200      	movs	r2, #0
 800f534:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	683a      	ldr	r2, [r7, #0]
 800f53a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	f003 0301 	and.w	r3, r3, #1
 800f542:	2b00      	cmp	r3, #0
 800f544:	d001      	beq.n	800f54a <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800f546:	2301      	movs	r3, #1
 800f548:	e077      	b.n	800f63a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800f54a:	68bb      	ldr	r3, [r7, #8]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d107      	bne.n	800f560 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	2200      	movs	r2, #0
 800f554:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800f55c:	665a      	str	r2, [r3, #100]	@ 0x64
 800f55e:	e006      	b.n	800f56e <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800f566:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	2200      	movs	r2, #0
 800f56c:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	2b03      	cmp	r3, #3
 800f572:	d84f      	bhi.n	800f614 <SAI_InitI2S+0x130>
 800f574:	a201      	add	r2, pc, #4	@ (adr r2, 800f57c <SAI_InitI2S+0x98>)
 800f576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f57a:	bf00      	nop
 800f57c:	0800f58d 	.word	0x0800f58d
 800f580:	0800f5af 	.word	0x0800f5af
 800f584:	0800f5d1 	.word	0x0800f5d1
 800f588:	0800f5f3 	.word	0x0800f5f3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	2280      	movs	r2, #128	@ 0x80
 800f590:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800f592:	683b      	ldr	r3, [r7, #0]
 800f594:	085b      	lsrs	r3, r3, #1
 800f596:	015a      	lsls	r2, r3, #5
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800f59c:	683b      	ldr	r3, [r7, #0]
 800f59e:	085b      	lsrs	r3, r3, #1
 800f5a0:	011a      	lsls	r2, r3, #4
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	2240      	movs	r2, #64	@ 0x40
 800f5aa:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800f5ac:	e035      	b.n	800f61a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	2280      	movs	r2, #128	@ 0x80
 800f5b2:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800f5b4:	683b      	ldr	r3, [r7, #0]
 800f5b6:	085b      	lsrs	r3, r3, #1
 800f5b8:	019a      	lsls	r2, r3, #6
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800f5be:	683b      	ldr	r3, [r7, #0]
 800f5c0:	085b      	lsrs	r3, r3, #1
 800f5c2:	015a      	lsls	r2, r3, #5
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	2280      	movs	r2, #128	@ 0x80
 800f5cc:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800f5ce:	e024      	b.n	800f61a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	22c0      	movs	r2, #192	@ 0xc0
 800f5d4:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	085b      	lsrs	r3, r3, #1
 800f5da:	019a      	lsls	r2, r3, #6
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	085b      	lsrs	r3, r3, #1
 800f5e4:	015a      	lsls	r2, r3, #5
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	2280      	movs	r2, #128	@ 0x80
 800f5ee:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800f5f0:	e013      	b.n	800f61a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	22e0      	movs	r2, #224	@ 0xe0
 800f5f6:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	085b      	lsrs	r3, r3, #1
 800f5fc:	019a      	lsls	r2, r3, #6
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	085b      	lsrs	r3, r3, #1
 800f606:	015a      	lsls	r2, r3, #5
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	2280      	movs	r2, #128	@ 0x80
 800f610:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800f612:	e002      	b.n	800f61a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 800f614:	2301      	movs	r3, #1
 800f616:	75fb      	strb	r3, [r7, #23]
      break;
 800f618:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800f61a:	68bb      	ldr	r3, [r7, #8]
 800f61c:	2b02      	cmp	r3, #2
 800f61e:	d10b      	bne.n	800f638 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2b01      	cmp	r3, #1
 800f624:	d102      	bne.n	800f62c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	2210      	movs	r2, #16
 800f62a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2b02      	cmp	r3, #2
 800f630:	d102      	bne.n	800f638 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	2208      	movs	r2, #8
 800f636:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 800f638:	7dfb      	ldrb	r3, [r7, #23]
}
 800f63a:	4618      	mov	r0, r3
 800f63c:	371c      	adds	r7, #28
 800f63e:	46bd      	mov	sp, r7
 800f640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f644:	4770      	bx	lr
 800f646:	bf00      	nop

0800f648 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800f648:	b480      	push	{r7}
 800f64a:	b087      	sub	sp, #28
 800f64c:	af00      	add	r7, sp, #0
 800f64e:	60f8      	str	r0, [r7, #12]
 800f650:	60b9      	str	r1, [r7, #8]
 800f652:	607a      	str	r2, [r7, #4]
 800f654:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f656:	2300      	movs	r3, #0
 800f658:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	2200      	movs	r2, #0
 800f65e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	2200      	movs	r2, #0
 800f664:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	685b      	ldr	r3, [r3, #4]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d003      	beq.n	800f676 <SAI_InitPCM+0x2e>
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	685b      	ldr	r3, [r3, #4]
 800f672:	2b02      	cmp	r3, #2
 800f674:	d103      	bne.n	800f67e <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	2201      	movs	r2, #1
 800f67a:	651a      	str	r2, [r3, #80]	@ 0x50
 800f67c:	e002      	b.n	800f684 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	2200      	movs	r2, #0
 800f682:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	2200      	movs	r2, #0
 800f688:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800f690:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800f698:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	2200      	movs	r2, #0
 800f69e:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	683a      	ldr	r2, [r7, #0]
 800f6a4:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f6ac:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	2b04      	cmp	r3, #4
 800f6b2:	d103      	bne.n	800f6bc <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	2201      	movs	r2, #1
 800f6b8:	659a      	str	r2, [r3, #88]	@ 0x58
 800f6ba:	e002      	b.n	800f6c2 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	220d      	movs	r2, #13
 800f6c0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2b03      	cmp	r3, #3
 800f6c6:	d837      	bhi.n	800f738 <SAI_InitPCM+0xf0>
 800f6c8:	a201      	add	r2, pc, #4	@ (adr r2, 800f6d0 <SAI_InitPCM+0x88>)
 800f6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6ce:	bf00      	nop
 800f6d0:	0800f6e1 	.word	0x0800f6e1
 800f6d4:	0800f6f7 	.word	0x0800f6f7
 800f6d8:	0800f70d 	.word	0x0800f70d
 800f6dc:	0800f723 	.word	0x0800f723
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	2280      	movs	r2, #128	@ 0x80
 800f6e4:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	011a      	lsls	r2, r3, #4
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	2240      	movs	r2, #64	@ 0x40
 800f6f2:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800f6f4:	e023      	b.n	800f73e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	2280      	movs	r2, #128	@ 0x80
 800f6fa:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800f6fc:	683b      	ldr	r3, [r7, #0]
 800f6fe:	015a      	lsls	r2, r3, #5
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	2280      	movs	r2, #128	@ 0x80
 800f708:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800f70a:	e018      	b.n	800f73e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	22c0      	movs	r2, #192	@ 0xc0
 800f710:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800f712:	683b      	ldr	r3, [r7, #0]
 800f714:	015a      	lsls	r2, r3, #5
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	2280      	movs	r2, #128	@ 0x80
 800f71e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800f720:	e00d      	b.n	800f73e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	22e0      	movs	r2, #224	@ 0xe0
 800f726:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800f728:	683b      	ldr	r3, [r7, #0]
 800f72a:	015a      	lsls	r2, r3, #5
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	2280      	movs	r2, #128	@ 0x80
 800f734:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800f736:	e002      	b.n	800f73e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800f738:	2301      	movs	r3, #1
 800f73a:	75fb      	strb	r3, [r7, #23]
      break;
 800f73c:	bf00      	nop
  }

  return status;
 800f73e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f740:	4618      	mov	r0, r3
 800f742:	371c      	adds	r7, #28
 800f744:	46bd      	mov	sp, r7
 800f746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74a:	4770      	bx	lr

0800f74c <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800f74c:	b480      	push	{r7}
 800f74e:	b085      	sub	sp, #20
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
 800f754:	460b      	mov	r3, r1
 800f756:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800f758:	2301      	movs	r3, #1
 800f75a:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800f75c:	78fb      	ldrb	r3, [r7, #3]
 800f75e:	2b01      	cmp	r3, #1
 800f760:	d103      	bne.n	800f76a <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	f043 0308 	orr.w	r3, r3, #8
 800f768:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f76e:	2b08      	cmp	r3, #8
 800f770:	d10b      	bne.n	800f78a <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800f776:	2b03      	cmp	r3, #3
 800f778:	d003      	beq.n	800f782 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	685b      	ldr	r3, [r3, #4]
 800f77e:	2b01      	cmp	r3, #1
 800f780:	d103      	bne.n	800f78a <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	f043 0310 	orr.w	r3, r3, #16
 800f788:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	685b      	ldr	r3, [r3, #4]
 800f78e:	2b03      	cmp	r3, #3
 800f790:	d003      	beq.n	800f79a <SAI_InterruptFlag+0x4e>
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	685b      	ldr	r3, [r3, #4]
 800f796:	2b02      	cmp	r3, #2
 800f798:	d104      	bne.n	800f7a4 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800f7a0:	60fb      	str	r3, [r7, #12]
 800f7a2:	e003      	b.n	800f7ac <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	f043 0304 	orr.w	r3, r3, #4
 800f7aa:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800f7ac:	68fb      	ldr	r3, [r7, #12]
}
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	3714      	adds	r7, #20
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b8:	4770      	bx	lr
	...

0800f7bc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800f7bc:	b480      	push	{r7}
 800f7be:	b085      	sub	sp, #20
 800f7c0:	af00      	add	r7, sp, #0
 800f7c2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800f7c4:	4b18      	ldr	r3, [pc, #96]	@ (800f828 <SAI_Disable+0x6c>)
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	4a18      	ldr	r2, [pc, #96]	@ (800f82c <SAI_Disable+0x70>)
 800f7ca:	fba2 2303 	umull	r2, r3, r2, r3
 800f7ce:	0b1b      	lsrs	r3, r3, #12
 800f7d0:	009b      	lsls	r3, r3, #2
 800f7d2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	681a      	ldr	r2, [r3, #0]
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800f7e6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d10a      	bne.n	800f804 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f7f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800f7fe:	2303      	movs	r3, #3
 800f800:	72fb      	strb	r3, [r7, #11]
      break;
 800f802:	e009      	b.n	800f818 <SAI_Disable+0x5c>
    }
    count--;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	3b01      	subs	r3, #1
 800f808:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f814:	2b00      	cmp	r3, #0
 800f816:	d1e7      	bne.n	800f7e8 <SAI_Disable+0x2c>

  return status;
 800f818:	7afb      	ldrb	r3, [r7, #11]
}
 800f81a:	4618      	mov	r0, r3
 800f81c:	3714      	adds	r7, #20
 800f81e:	46bd      	mov	sp, r7
 800f820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f824:	4770      	bx	lr
 800f826:	bf00      	nop
 800f828:	24000000 	.word	0x24000000
 800f82c:	95cbec1b 	.word	0x95cbec1b

0800f830 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b084      	sub	sp, #16
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f83c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	69db      	ldr	r3, [r3, #28]
 800f842:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f846:	d01c      	beq.n	800f882 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	2200      	movs	r2, #0
 800f84c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	681a      	ldr	r2, [r3, #0]
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f85e:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f860:	2100      	movs	r1, #0
 800f862:	68f8      	ldr	r0, [r7, #12]
 800f864:	f7ff ff72 	bl	800f74c <SAI_InterruptFlag>
 800f868:	4603      	mov	r3, r0
 800f86a:	43d9      	mvns	r1, r3
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	691a      	ldr	r2, [r3, #16]
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	400a      	ands	r2, r1
 800f878:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	2201      	movs	r2, #1
 800f87e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800f882:	68f8      	ldr	r0, [r7, #12]
 800f884:	f7f1 fc5e 	bl	8001144 <HAL_SAI_TxCpltCallback>
#endif
}
 800f888:	bf00      	nop
 800f88a:	3710      	adds	r7, #16
 800f88c:	46bd      	mov	sp, r7
 800f88e:	bd80      	pop	{r7, pc}

0800f890 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b084      	sub	sp, #16
 800f894:	af00      	add	r7, sp, #0
 800f896:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f89c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800f89e:	68f8      	ldr	r0, [r7, #12]
 800f8a0:	f7f1 fc3a 	bl	8001118 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800f8a4:	bf00      	nop
 800f8a6:	3710      	adds	r7, #16
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}

0800f8ac <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b084      	sub	sp, #16
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8b8:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800f8ba:	6878      	ldr	r0, [r7, #4]
 800f8bc:	f7f6 fe4e 	bl	800655c <HAL_DMA_GetError>
 800f8c0:	4603      	mov	r3, r0
 800f8c2:	2b02      	cmp	r3, #2
 800f8c4:	d01d      	beq.n	800f902 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f8cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	681a      	ldr	r2, [r3, #0]
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f8e4:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800f8e6:	68f8      	ldr	r0, [r7, #12]
 800f8e8:	f7ff ff68 	bl	800f7bc <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	2201      	movs	r2, #1
 800f8f0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800f8fc:	68f8      	ldr	r0, [r7, #12]
 800f8fe:	f7ff fde7 	bl	800f4d0 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800f902:	bf00      	nop
 800f904:	3710      	adds	r7, #16
 800f906:	46bd      	mov	sp, r7
 800f908:	bd80      	pop	{r7, pc}

0800f90a <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800f90a:	b580      	push	{r7, lr}
 800f90c:	b084      	sub	sp, #16
 800f90e:	af00      	add	r7, sp, #0
 800f910:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f916:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	681a      	ldr	r2, [r3, #0]
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f926:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	2200      	movs	r2, #0
 800f92e:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	f04f 32ff 	mov.w	r2, #4294967295
 800f938:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f940:	2b20      	cmp	r3, #32
 800f942:	d00a      	beq.n	800f95a <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800f944:	68f8      	ldr	r0, [r7, #12]
 800f946:	f7ff ff39 	bl	800f7bc <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	685a      	ldr	r2, [r3, #4]
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	f042 0208 	orr.w	r2, r2, #8
 800f958:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	2201      	movs	r2, #1
 800f95e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	2200      	movs	r2, #0
 800f966:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800f96a:	68f8      	ldr	r0, [r7, #12]
 800f96c:	f7ff fdb0 	bl	800f4d0 <HAL_SAI_ErrorCallback>
#endif
}
 800f970:	bf00      	nop
 800f972:	3710      	adds	r7, #16
 800f974:	46bd      	mov	sp, r7
 800f976:	bd80      	pop	{r7, pc}

0800f978 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800f978:	b580      	push	{r7, lr}
 800f97a:	b08a      	sub	sp, #40	@ 0x28
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d101      	bne.n	800f98a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800f986:	2301      	movs	r3, #1
 800f988:	e075      	b.n	800fa76 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f990:	b2db      	uxtb	r3, r3
 800f992:	2b00      	cmp	r3, #0
 800f994:	d105      	bne.n	800f9a2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2200      	movs	r2, #0
 800f99a:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800f99c:	6878      	ldr	r0, [r7, #4]
 800f99e:	f7f2 fa37 	bl	8001e10 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	2204      	movs	r2, #4
 800f9a6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800f9aa:	6878      	ldr	r0, [r7, #4]
 800f9ac:	f000 f868 	bl	800fa80 <HAL_SD_InitCard>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d001      	beq.n	800f9ba <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800f9b6:	2301      	movs	r3, #1
 800f9b8:	e05d      	b.n	800fa76 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800f9ba:	f107 0308 	add.w	r3, r7, #8
 800f9be:	4619      	mov	r1, r3
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 fa9d 	bl	800ff00 <HAL_SD_GetCardStatus>
 800f9c6:	4603      	mov	r3, r0
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d001      	beq.n	800f9d0 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800f9cc:	2301      	movs	r3, #1
 800f9ce:	e052      	b.n	800fa76 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800f9d0:	7e3b      	ldrb	r3, [r7, #24]
 800f9d2:	b2db      	uxtb	r3, r3
 800f9d4:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800f9d6:	7e7b      	ldrb	r3, [r7, #25]
 800f9d8:	b2db      	uxtb	r3, r3
 800f9da:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f9e0:	2b01      	cmp	r3, #1
 800f9e2:	d10a      	bne.n	800f9fa <HAL_SD_Init+0x82>
 800f9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d102      	bne.n	800f9f0 <HAL_SD_Init+0x78>
 800f9ea:	6a3b      	ldr	r3, [r7, #32]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d004      	beq.n	800f9fa <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f9f6:	659a      	str	r2, [r3, #88]	@ 0x58
 800f9f8:	e00b      	b.n	800fa12 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f9fe:	2b01      	cmp	r3, #1
 800fa00:	d104      	bne.n	800fa0c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fa08:	659a      	str	r2, [r3, #88]	@ 0x58
 800fa0a:	e002      	b.n	800fa12 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	2200      	movs	r2, #0
 800fa10:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	68db      	ldr	r3, [r3, #12]
 800fa16:	4619      	mov	r1, r3
 800fa18:	6878      	ldr	r0, [r7, #4]
 800fa1a:	f000 fb2f 	bl	801007c <HAL_SD_ConfigWideBusOperation>
 800fa1e:	4603      	mov	r3, r0
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d001      	beq.n	800fa28 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800fa24:	2301      	movs	r3, #1
 800fa26:	e026      	b.n	800fa76 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800fa28:	f7f3 f912 	bl	8002c50 <HAL_GetTick>
 800fa2c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800fa2e:	e011      	b.n	800fa54 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800fa30:	f7f3 f90e 	bl	8002c50 <HAL_GetTick>
 800fa34:	4602      	mov	r2, r0
 800fa36:	69fb      	ldr	r3, [r7, #28]
 800fa38:	1ad3      	subs	r3, r2, r3
 800fa3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa3e:	d109      	bne.n	800fa54 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fa46:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	2201      	movs	r2, #1
 800fa4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800fa50:	2303      	movs	r3, #3
 800fa52:	e010      	b.n	800fa76 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800fa54:	6878      	ldr	r0, [r7, #4]
 800fa56:	f000 fc23 	bl	80102a0 <HAL_SD_GetCardState>
 800fa5a:	4603      	mov	r3, r0
 800fa5c:	2b04      	cmp	r3, #4
 800fa5e:	d1e7      	bne.n	800fa30 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2200      	movs	r2, #0
 800fa64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	2200      	movs	r2, #0
 800fa6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	2201      	movs	r2, #1
 800fa70:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800fa74:	2300      	movs	r3, #0
}
 800fa76:	4618      	mov	r0, r3
 800fa78:	3728      	adds	r7, #40	@ 0x28
 800fa7a:	46bd      	mov	sp, r7
 800fa7c:	bd80      	pop	{r7, pc}
	...

0800fa80 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800fa80:	b590      	push	{r4, r7, lr}
 800fa82:	b08d      	sub	sp, #52	@ 0x34
 800fa84:	af02      	add	r7, sp, #8
 800fa86:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800fa88:	2300      	movs	r3, #0
 800fa8a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800fa90:	2300      	movs	r3, #0
 800fa92:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800fa94:	2300      	movs	r3, #0
 800fa96:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800fa98:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800fa9c:	f04f 0100 	mov.w	r1, #0
 800faa0:	f7fd fc48 	bl	800d334 <HAL_RCCEx_GetPeriphCLKFreq>
 800faa4:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800faa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d109      	bne.n	800fac0 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	2201      	movs	r2, #1
 800fab0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800faba:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800fabc:	2301      	movs	r3, #1
 800fabe:	e070      	b.n	800fba2 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800fac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fac2:	0a1b      	lsrs	r3, r3, #8
 800fac4:	4a39      	ldr	r2, [pc, #228]	@ (800fbac <HAL_SD_InitCard+0x12c>)
 800fac6:	fba2 2303 	umull	r2, r3, r2, r3
 800faca:	091b      	lsrs	r3, r3, #4
 800facc:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	681c      	ldr	r4, [r3, #0]
 800fad2:	466a      	mov	r2, sp
 800fad4:	f107 0318 	add.w	r3, r7, #24
 800fad8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800fadc:	e882 0003 	stmia.w	r2, {r0, r1}
 800fae0:	f107 030c 	add.w	r3, r7, #12
 800fae4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800fae6:	4620      	mov	r0, r4
 800fae8:	f004 f968 	bl	8013dbc <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	4618      	mov	r0, r3
 800faf2:	f004 f99a 	bl	8013e2a <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800faf6:	69fb      	ldr	r3, [r7, #28]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d005      	beq.n	800fb08 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800fafc:	69fb      	ldr	r3, [r7, #28]
 800fafe:	005b      	lsls	r3, r3, #1
 800fb00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fb02:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb06:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800fb08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d007      	beq.n	800fb1e <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800fb0e:	4a28      	ldr	r2, [pc, #160]	@ (800fbb0 <HAL_SD_InitCard+0x130>)
 800fb10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb12:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb16:	3301      	adds	r3, #1
 800fb18:	4618      	mov	r0, r3
 800fb1a:	f7f3 f8a5 	bl	8002c68 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800fb1e:	6878      	ldr	r0, [r7, #4]
 800fb20:	f000 fcac 	bl	801047c <SD_PowerON>
 800fb24:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800fb26:	6a3b      	ldr	r3, [r7, #32]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d00b      	beq.n	800fb44 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2201      	movs	r2, #1
 800fb30:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fb38:	6a3b      	ldr	r3, [r7, #32]
 800fb3a:	431a      	orrs	r2, r3
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800fb40:	2301      	movs	r3, #1
 800fb42:	e02e      	b.n	800fba2 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800fb44:	6878      	ldr	r0, [r7, #4]
 800fb46:	f000 fbcb 	bl	80102e0 <SD_InitCard>
 800fb4a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800fb4c:	6a3b      	ldr	r3, [r7, #32]
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d00b      	beq.n	800fb6a <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	2201      	movs	r2, #1
 800fb56:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fb5e:	6a3b      	ldr	r3, [r7, #32]
 800fb60:	431a      	orrs	r2, r3
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800fb66:	2301      	movs	r3, #1
 800fb68:	e01b      	b.n	800fba2 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800fb72:	4618      	mov	r0, r3
 800fb74:	f004 f9ee 	bl	8013f54 <SDMMC_CmdBlockLength>
 800fb78:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800fb7a:	6a3b      	ldr	r3, [r7, #32]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d00f      	beq.n	800fba0 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	4a0b      	ldr	r2, [pc, #44]	@ (800fbb4 <HAL_SD_InitCard+0x134>)
 800fb86:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fb8c:	6a3b      	ldr	r3, [r7, #32]
 800fb8e:	431a      	orrs	r2, r3
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	2201      	movs	r2, #1
 800fb98:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800fb9c:	2301      	movs	r3, #1
 800fb9e:	e000      	b.n	800fba2 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800fba0:	2300      	movs	r3, #0
}
 800fba2:	4618      	mov	r0, r3
 800fba4:	372c      	adds	r7, #44	@ 0x2c
 800fba6:	46bd      	mov	sp, r7
 800fba8:	bd90      	pop	{r4, r7, pc}
 800fbaa:	bf00      	nop
 800fbac:	014f8b59 	.word	0x014f8b59
 800fbb0:	00012110 	.word	0x00012110
 800fbb4:	1fe00fff 	.word	0x1fe00fff

0800fbb8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800fbb8:	b480      	push	{r7}
 800fbba:	b083      	sub	sp, #12
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
 800fbc0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fbc6:	0f9b      	lsrs	r3, r3, #30
 800fbc8:	b2da      	uxtb	r2, r3
 800fbca:	683b      	ldr	r3, [r7, #0]
 800fbcc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fbd2:	0e9b      	lsrs	r3, r3, #26
 800fbd4:	b2db      	uxtb	r3, r3
 800fbd6:	f003 030f 	and.w	r3, r3, #15
 800fbda:	b2da      	uxtb	r2, r3
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fbe4:	0e1b      	lsrs	r3, r3, #24
 800fbe6:	b2db      	uxtb	r3, r3
 800fbe8:	f003 0303 	and.w	r3, r3, #3
 800fbec:	b2da      	uxtb	r2, r3
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fbf6:	0c1b      	lsrs	r3, r3, #16
 800fbf8:	b2da      	uxtb	r2, r3
 800fbfa:	683b      	ldr	r3, [r7, #0]
 800fbfc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc02:	0a1b      	lsrs	r3, r3, #8
 800fc04:	b2da      	uxtb	r2, r3
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc0e:	b2da      	uxtb	r2, r3
 800fc10:	683b      	ldr	r3, [r7, #0]
 800fc12:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc18:	0d1b      	lsrs	r3, r3, #20
 800fc1a:	b29a      	uxth	r2, r3
 800fc1c:	683b      	ldr	r3, [r7, #0]
 800fc1e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc24:	0c1b      	lsrs	r3, r3, #16
 800fc26:	b2db      	uxtb	r3, r3
 800fc28:	f003 030f 	and.w	r3, r3, #15
 800fc2c:	b2da      	uxtb	r2, r3
 800fc2e:	683b      	ldr	r3, [r7, #0]
 800fc30:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc36:	0bdb      	lsrs	r3, r3, #15
 800fc38:	b2db      	uxtb	r3, r3
 800fc3a:	f003 0301 	and.w	r3, r3, #1
 800fc3e:	b2da      	uxtb	r2, r3
 800fc40:	683b      	ldr	r3, [r7, #0]
 800fc42:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc48:	0b9b      	lsrs	r3, r3, #14
 800fc4a:	b2db      	uxtb	r3, r3
 800fc4c:	f003 0301 	and.w	r3, r3, #1
 800fc50:	b2da      	uxtb	r2, r3
 800fc52:	683b      	ldr	r3, [r7, #0]
 800fc54:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc5a:	0b5b      	lsrs	r3, r3, #13
 800fc5c:	b2db      	uxtb	r3, r3
 800fc5e:	f003 0301 	and.w	r3, r3, #1
 800fc62:	b2da      	uxtb	r2, r3
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc6c:	0b1b      	lsrs	r3, r3, #12
 800fc6e:	b2db      	uxtb	r3, r3
 800fc70:	f003 0301 	and.w	r3, r3, #1
 800fc74:	b2da      	uxtb	r2, r3
 800fc76:	683b      	ldr	r3, [r7, #0]
 800fc78:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800fc7a:	683b      	ldr	r3, [r7, #0]
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d163      	bne.n	800fd50 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc8c:	009a      	lsls	r2, r3, #2
 800fc8e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800fc92:	4013      	ands	r3, r2
 800fc94:	687a      	ldr	r2, [r7, #4]
 800fc96:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800fc98:	0f92      	lsrs	r2, r2, #30
 800fc9a:	431a      	orrs	r2, r3
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fca4:	0edb      	lsrs	r3, r3, #27
 800fca6:	b2db      	uxtb	r3, r3
 800fca8:	f003 0307 	and.w	r3, r3, #7
 800fcac:	b2da      	uxtb	r2, r3
 800fcae:	683b      	ldr	r3, [r7, #0]
 800fcb0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fcb6:	0e1b      	lsrs	r3, r3, #24
 800fcb8:	b2db      	uxtb	r3, r3
 800fcba:	f003 0307 	and.w	r3, r3, #7
 800fcbe:	b2da      	uxtb	r2, r3
 800fcc0:	683b      	ldr	r3, [r7, #0]
 800fcc2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fcc8:	0d5b      	lsrs	r3, r3, #21
 800fcca:	b2db      	uxtb	r3, r3
 800fccc:	f003 0307 	and.w	r3, r3, #7
 800fcd0:	b2da      	uxtb	r2, r3
 800fcd2:	683b      	ldr	r3, [r7, #0]
 800fcd4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fcda:	0c9b      	lsrs	r3, r3, #18
 800fcdc:	b2db      	uxtb	r3, r3
 800fcde:	f003 0307 	and.w	r3, r3, #7
 800fce2:	b2da      	uxtb	r2, r3
 800fce4:	683b      	ldr	r3, [r7, #0]
 800fce6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fcec:	0bdb      	lsrs	r3, r3, #15
 800fcee:	b2db      	uxtb	r3, r3
 800fcf0:	f003 0307 	and.w	r3, r3, #7
 800fcf4:	b2da      	uxtb	r2, r3
 800fcf6:	683b      	ldr	r3, [r7, #0]
 800fcf8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800fcfa:	683b      	ldr	r3, [r7, #0]
 800fcfc:	691b      	ldr	r3, [r3, #16]
 800fcfe:	1c5a      	adds	r2, r3, #1
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	7e1b      	ldrb	r3, [r3, #24]
 800fd08:	b2db      	uxtb	r3, r3
 800fd0a:	f003 0307 	and.w	r3, r3, #7
 800fd0e:	3302      	adds	r3, #2
 800fd10:	2201      	movs	r2, #1
 800fd12:	fa02 f303 	lsl.w	r3, r2, r3
 800fd16:	687a      	ldr	r2, [r7, #4]
 800fd18:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800fd1a:	fb03 f202 	mul.w	r2, r3, r2
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800fd22:	683b      	ldr	r3, [r7, #0]
 800fd24:	7a1b      	ldrb	r3, [r3, #8]
 800fd26:	b2db      	uxtb	r3, r3
 800fd28:	f003 030f 	and.w	r3, r3, #15
 800fd2c:	2201      	movs	r2, #1
 800fd2e:	409a      	lsls	r2, r3
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fd38:	687a      	ldr	r2, [r7, #4]
 800fd3a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800fd3c:	0a52      	lsrs	r2, r2, #9
 800fd3e:	fb03 f202 	mul.w	r2, r3, r2
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd4c:	655a      	str	r2, [r3, #84]	@ 0x54
 800fd4e:	e031      	b.n	800fdb4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd54:	2b01      	cmp	r3, #1
 800fd56:	d11d      	bne.n	800fd94 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fd5c:	041b      	lsls	r3, r3, #16
 800fd5e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fd66:	0c1b      	lsrs	r3, r3, #16
 800fd68:	431a      	orrs	r2, r3
 800fd6a:	683b      	ldr	r3, [r7, #0]
 800fd6c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	691b      	ldr	r3, [r3, #16]
 800fd72:	3301      	adds	r3, #1
 800fd74:	029a      	lsls	r2, r3, #10
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd88:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	655a      	str	r2, [r3, #84]	@ 0x54
 800fd92:	e00f      	b.n	800fdb4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	4a58      	ldr	r2, [pc, #352]	@ (800fefc <HAL_SD_GetCardCSD+0x344>)
 800fd9a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fda0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	2201      	movs	r2, #1
 800fdac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800fdb0:	2301      	movs	r3, #1
 800fdb2:	e09d      	b.n	800fef0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fdb8:	0b9b      	lsrs	r3, r3, #14
 800fdba:	b2db      	uxtb	r3, r3
 800fdbc:	f003 0301 	and.w	r3, r3, #1
 800fdc0:	b2da      	uxtb	r2, r3
 800fdc2:	683b      	ldr	r3, [r7, #0]
 800fdc4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fdca:	09db      	lsrs	r3, r3, #7
 800fdcc:	b2db      	uxtb	r3, r3
 800fdce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fdd2:	b2da      	uxtb	r2, r3
 800fdd4:	683b      	ldr	r3, [r7, #0]
 800fdd6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fddc:	b2db      	uxtb	r3, r3
 800fdde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fde2:	b2da      	uxtb	r2, r3
 800fde4:	683b      	ldr	r3, [r7, #0]
 800fde6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fdec:	0fdb      	lsrs	r3, r3, #31
 800fdee:	b2da      	uxtb	r2, r3
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fdf8:	0f5b      	lsrs	r3, r3, #29
 800fdfa:	b2db      	uxtb	r3, r3
 800fdfc:	f003 0303 	and.w	r3, r3, #3
 800fe00:	b2da      	uxtb	r2, r3
 800fe02:	683b      	ldr	r3, [r7, #0]
 800fe04:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe0a:	0e9b      	lsrs	r3, r3, #26
 800fe0c:	b2db      	uxtb	r3, r3
 800fe0e:	f003 0307 	and.w	r3, r3, #7
 800fe12:	b2da      	uxtb	r2, r3
 800fe14:	683b      	ldr	r3, [r7, #0]
 800fe16:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe1c:	0d9b      	lsrs	r3, r3, #22
 800fe1e:	b2db      	uxtb	r3, r3
 800fe20:	f003 030f 	and.w	r3, r3, #15
 800fe24:	b2da      	uxtb	r2, r3
 800fe26:	683b      	ldr	r3, [r7, #0]
 800fe28:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe2e:	0d5b      	lsrs	r3, r3, #21
 800fe30:	b2db      	uxtb	r3, r3
 800fe32:	f003 0301 	and.w	r3, r3, #1
 800fe36:	b2da      	uxtb	r2, r3
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800fe3e:	683b      	ldr	r3, [r7, #0]
 800fe40:	2200      	movs	r2, #0
 800fe42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe4a:	0c1b      	lsrs	r3, r3, #16
 800fe4c:	b2db      	uxtb	r3, r3
 800fe4e:	f003 0301 	and.w	r3, r3, #1
 800fe52:	b2da      	uxtb	r2, r3
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe5e:	0bdb      	lsrs	r3, r3, #15
 800fe60:	b2db      	uxtb	r3, r3
 800fe62:	f003 0301 	and.w	r3, r3, #1
 800fe66:	b2da      	uxtb	r2, r3
 800fe68:	683b      	ldr	r3, [r7, #0]
 800fe6a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe72:	0b9b      	lsrs	r3, r3, #14
 800fe74:	b2db      	uxtb	r3, r3
 800fe76:	f003 0301 	and.w	r3, r3, #1
 800fe7a:	b2da      	uxtb	r2, r3
 800fe7c:	683b      	ldr	r3, [r7, #0]
 800fe7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe86:	0b5b      	lsrs	r3, r3, #13
 800fe88:	b2db      	uxtb	r3, r3
 800fe8a:	f003 0301 	and.w	r3, r3, #1
 800fe8e:	b2da      	uxtb	r2, r3
 800fe90:	683b      	ldr	r3, [r7, #0]
 800fe92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe9a:	0b1b      	lsrs	r3, r3, #12
 800fe9c:	b2db      	uxtb	r3, r3
 800fe9e:	f003 0301 	and.w	r3, r3, #1
 800fea2:	b2da      	uxtb	r2, r3
 800fea4:	683b      	ldr	r3, [r7, #0]
 800fea6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800feae:	0a9b      	lsrs	r3, r3, #10
 800feb0:	b2db      	uxtb	r3, r3
 800feb2:	f003 0303 	and.w	r3, r3, #3
 800feb6:	b2da      	uxtb	r2, r3
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fec2:	0a1b      	lsrs	r3, r3, #8
 800fec4:	b2db      	uxtb	r3, r3
 800fec6:	f003 0303 	and.w	r3, r3, #3
 800feca:	b2da      	uxtb	r2, r3
 800fecc:	683b      	ldr	r3, [r7, #0]
 800fece:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fed6:	085b      	lsrs	r3, r3, #1
 800fed8:	b2db      	uxtb	r3, r3
 800feda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fede:	b2da      	uxtb	r2, r3
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800fee6:	683b      	ldr	r3, [r7, #0]
 800fee8:	2201      	movs	r2, #1
 800feea:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800feee:	2300      	movs	r3, #0
}
 800fef0:	4618      	mov	r0, r3
 800fef2:	370c      	adds	r7, #12
 800fef4:	46bd      	mov	sp, r7
 800fef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefa:	4770      	bx	lr
 800fefc:	1fe00fff 	.word	0x1fe00fff

0800ff00 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	b094      	sub	sp, #80	@ 0x50
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
 800ff08:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800ff0a:	2300      	movs	r3, #0
 800ff0c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ff16:	b2db      	uxtb	r3, r3
 800ff18:	2b03      	cmp	r3, #3
 800ff1a:	d101      	bne.n	800ff20 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800ff1c:	2301      	movs	r3, #1
 800ff1e:	e0a7      	b.n	8010070 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800ff20:	f107 0308 	add.w	r3, r7, #8
 800ff24:	4619      	mov	r1, r3
 800ff26:	6878      	ldr	r0, [r7, #4]
 800ff28:	f000 fb36 	bl	8010598 <SD_SendSDStatus>
 800ff2c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800ff2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d011      	beq.n	800ff58 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	4a4f      	ldr	r2, [pc, #316]	@ (8010078 <HAL_SD_GetCardStatus+0x178>)
 800ff3a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ff40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff42:	431a      	orrs	r2, r3
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	2201      	movs	r2, #1
 800ff4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800ff50:	2301      	movs	r3, #1
 800ff52:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800ff56:	e070      	b.n	801003a <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	099b      	lsrs	r3, r3, #6
 800ff5c:	b2db      	uxtb	r3, r3
 800ff5e:	f003 0303 	and.w	r3, r3, #3
 800ff62:	b2da      	uxtb	r2, r3
 800ff64:	683b      	ldr	r3, [r7, #0]
 800ff66:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800ff68:	68bb      	ldr	r3, [r7, #8]
 800ff6a:	095b      	lsrs	r3, r3, #5
 800ff6c:	b2db      	uxtb	r3, r3
 800ff6e:	f003 0301 	and.w	r3, r3, #1
 800ff72:	b2da      	uxtb	r2, r3
 800ff74:	683b      	ldr	r3, [r7, #0]
 800ff76:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ff78:	68bb      	ldr	r3, [r7, #8]
 800ff7a:	0a1b      	lsrs	r3, r3, #8
 800ff7c:	b29b      	uxth	r3, r3
 800ff7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ff82:	b29a      	uxth	r2, r3
 800ff84:	68bb      	ldr	r3, [r7, #8]
 800ff86:	0e1b      	lsrs	r3, r3, #24
 800ff88:	b29b      	uxth	r3, r3
 800ff8a:	4313      	orrs	r3, r2
 800ff8c:	b29a      	uxth	r2, r3
 800ff8e:	683b      	ldr	r3, [r7, #0]
 800ff90:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	061a      	lsls	r2, r3, #24
 800ff96:	68fb      	ldr	r3, [r7, #12]
 800ff98:	021b      	lsls	r3, r3, #8
 800ff9a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ff9e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	0a1b      	lsrs	r3, r3, #8
 800ffa4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ffa8:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	0e1b      	lsrs	r3, r3, #24
 800ffae:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ffb0:	683b      	ldr	r3, [r7, #0]
 800ffb2:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800ffb4:	693b      	ldr	r3, [r7, #16]
 800ffb6:	b2da      	uxtb	r2, r3
 800ffb8:	683b      	ldr	r3, [r7, #0]
 800ffba:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800ffbc:	693b      	ldr	r3, [r7, #16]
 800ffbe:	0a1b      	lsrs	r3, r3, #8
 800ffc0:	b2da      	uxtb	r2, r3
 800ffc2:	683b      	ldr	r3, [r7, #0]
 800ffc4:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800ffc6:	693b      	ldr	r3, [r7, #16]
 800ffc8:	0d1b      	lsrs	r3, r3, #20
 800ffca:	b2db      	uxtb	r3, r3
 800ffcc:	f003 030f 	and.w	r3, r3, #15
 800ffd0:	b2da      	uxtb	r2, r3
 800ffd2:	683b      	ldr	r3, [r7, #0]
 800ffd4:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ffd6:	693b      	ldr	r3, [r7, #16]
 800ffd8:	0c1b      	lsrs	r3, r3, #16
 800ffda:	b29b      	uxth	r3, r3
 800ffdc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ffe0:	b29a      	uxth	r2, r3
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	b29b      	uxth	r3, r3
 800ffe6:	b2db      	uxtb	r3, r3
 800ffe8:	b29b      	uxth	r3, r3
 800ffea:	4313      	orrs	r3, r2
 800ffec:	b29a      	uxth	r2, r3
 800ffee:	683b      	ldr	r3, [r7, #0]
 800fff0:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800fff2:	697b      	ldr	r3, [r7, #20]
 800fff4:	0a9b      	lsrs	r3, r3, #10
 800fff6:	b2db      	uxtb	r3, r3
 800fff8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fffc:	b2da      	uxtb	r2, r3
 800fffe:	683b      	ldr	r3, [r7, #0]
 8010000:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8010002:	697b      	ldr	r3, [r7, #20]
 8010004:	0a1b      	lsrs	r3, r3, #8
 8010006:	b2db      	uxtb	r3, r3
 8010008:	f003 0303 	and.w	r3, r3, #3
 801000c:	b2da      	uxtb	r2, r3
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8010012:	697b      	ldr	r3, [r7, #20]
 8010014:	091b      	lsrs	r3, r3, #4
 8010016:	b2db      	uxtb	r3, r3
 8010018:	f003 030f 	and.w	r3, r3, #15
 801001c:	b2da      	uxtb	r2, r3
 801001e:	683b      	ldr	r3, [r7, #0]
 8010020:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8010022:	697b      	ldr	r3, [r7, #20]
 8010024:	b2db      	uxtb	r3, r3
 8010026:	f003 030f 	and.w	r3, r3, #15
 801002a:	b2da      	uxtb	r2, r3
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8010030:	69bb      	ldr	r3, [r7, #24]
 8010032:	0e1b      	lsrs	r3, r3, #24
 8010034:	b2da      	uxtb	r2, r3
 8010036:	683b      	ldr	r3, [r7, #0]
 8010038:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010042:	4618      	mov	r0, r3
 8010044:	f003 ff86 	bl	8013f54 <SDMMC_CmdBlockLength>
 8010048:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 801004a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801004c:	2b00      	cmp	r3, #0
 801004e:	d00d      	beq.n	801006c <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	4a08      	ldr	r2, [pc, #32]	@ (8010078 <HAL_SD_GetCardStatus+0x178>)
 8010056:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801005c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	2201      	movs	r2, #1
 8010062:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8010066:	2301      	movs	r3, #1
 8010068:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 801006c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8010070:	4618      	mov	r0, r3
 8010072:	3750      	adds	r7, #80	@ 0x50
 8010074:	46bd      	mov	sp, r7
 8010076:	bd80      	pop	{r7, pc}
 8010078:	1fe00fff 	.word	0x1fe00fff

0801007c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 801007c:	b590      	push	{r4, r7, lr}
 801007e:	b08d      	sub	sp, #52	@ 0x34
 8010080:	af02      	add	r7, sp, #8
 8010082:	6078      	str	r0, [r7, #4]
 8010084:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8010086:	2300      	movs	r3, #0
 8010088:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2203      	movs	r2, #3
 8010090:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010098:	2b03      	cmp	r3, #3
 801009a:	d02e      	beq.n	80100fa <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 801009c:	683b      	ldr	r3, [r7, #0]
 801009e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80100a2:	d106      	bne.n	80100b2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80100a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80100b0:	e029      	b.n	8010106 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 80100b2:	683b      	ldr	r3, [r7, #0]
 80100b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80100b8:	d10a      	bne.n	80100d0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80100ba:	6878      	ldr	r0, [r7, #4]
 80100bc:	f000 fb64 	bl	8010788 <SD_WideBus_Enable>
 80100c0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80100c6:	6a3b      	ldr	r3, [r7, #32]
 80100c8:	431a      	orrs	r2, r3
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80100ce:	e01a      	b.n	8010106 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 80100d0:	683b      	ldr	r3, [r7, #0]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d10a      	bne.n	80100ec <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80100d6:	6878      	ldr	r0, [r7, #4]
 80100d8:	f000 fba1 	bl	801081e <SD_WideBus_Disable>
 80100dc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80100e2:	6a3b      	ldr	r3, [r7, #32]
 80100e4:	431a      	orrs	r2, r3
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80100ea:	e00c      	b.n	8010106 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80100f0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80100f8:	e005      	b.n	8010106 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80100fe:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801010a:	2b00      	cmp	r3, #0
 801010c:	d007      	beq.n	801011e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	4a5f      	ldr	r2, [pc, #380]	@ (8010290 <HAL_SD_ConfigWideBusOperation+0x214>)
 8010114:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8010116:	2301      	movs	r3, #1
 8010118:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801011c:	e096      	b.n	801024c <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 801011e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8010122:	f04f 0100 	mov.w	r1, #0
 8010126:	f7fd f905 	bl	800d334 <HAL_RCCEx_GetPeriphCLKFreq>
 801012a:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 801012c:	69fb      	ldr	r3, [r7, #28]
 801012e:	2b00      	cmp	r3, #0
 8010130:	f000 8083 	beq.w	801023a <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	685b      	ldr	r3, [r3, #4]
 8010138:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	689b      	ldr	r3, [r3, #8]
 801013e:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	691b      	ldr	r3, [r3, #16]
 8010148:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	695a      	ldr	r2, [r3, #20]
 801014e:	69fb      	ldr	r3, [r7, #28]
 8010150:	4950      	ldr	r1, [pc, #320]	@ (8010294 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010152:	fba1 1303 	umull	r1, r3, r1, r3
 8010156:	0e1b      	lsrs	r3, r3, #24
 8010158:	429a      	cmp	r2, r3
 801015a:	d303      	bcc.n	8010164 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	695b      	ldr	r3, [r3, #20]
 8010160:	61bb      	str	r3, [r7, #24]
 8010162:	e05a      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801016c:	d103      	bne.n	8010176 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	695b      	ldr	r3, [r3, #20]
 8010172:	61bb      	str	r3, [r7, #24]
 8010174:	e051      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801017a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801017e:	d126      	bne.n	80101ce <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	695b      	ldr	r3, [r3, #20]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d10e      	bne.n	80101a6 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8010188:	69fb      	ldr	r3, [r7, #28]
 801018a:	4a43      	ldr	r2, [pc, #268]	@ (8010298 <HAL_SD_ConfigWideBusOperation+0x21c>)
 801018c:	4293      	cmp	r3, r2
 801018e:	d906      	bls.n	801019e <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8010190:	69fb      	ldr	r3, [r7, #28]
 8010192:	4a40      	ldr	r2, [pc, #256]	@ (8010294 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010194:	fba2 2303 	umull	r2, r3, r2, r3
 8010198:	0e5b      	lsrs	r3, r3, #25
 801019a:	61bb      	str	r3, [r7, #24]
 801019c:	e03d      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	695b      	ldr	r3, [r3, #20]
 80101a2:	61bb      	str	r3, [r7, #24]
 80101a4:	e039      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	695b      	ldr	r3, [r3, #20]
 80101aa:	005b      	lsls	r3, r3, #1
 80101ac:	69fa      	ldr	r2, [r7, #28]
 80101ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80101b2:	4a39      	ldr	r2, [pc, #228]	@ (8010298 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80101b4:	4293      	cmp	r3, r2
 80101b6:	d906      	bls.n	80101c6 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80101b8:	69fb      	ldr	r3, [r7, #28]
 80101ba:	4a36      	ldr	r2, [pc, #216]	@ (8010294 <HAL_SD_ConfigWideBusOperation+0x218>)
 80101bc:	fba2 2303 	umull	r2, r3, r2, r3
 80101c0:	0e5b      	lsrs	r3, r3, #25
 80101c2:	61bb      	str	r3, [r7, #24]
 80101c4:	e029      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	695b      	ldr	r3, [r3, #20]
 80101ca:	61bb      	str	r3, [r7, #24]
 80101cc:	e025      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	695b      	ldr	r3, [r3, #20]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d10e      	bne.n	80101f4 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 80101d6:	69fb      	ldr	r3, [r7, #28]
 80101d8:	4a30      	ldr	r2, [pc, #192]	@ (801029c <HAL_SD_ConfigWideBusOperation+0x220>)
 80101da:	4293      	cmp	r3, r2
 80101dc:	d906      	bls.n	80101ec <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80101de:	69fb      	ldr	r3, [r7, #28]
 80101e0:	4a2c      	ldr	r2, [pc, #176]	@ (8010294 <HAL_SD_ConfigWideBusOperation+0x218>)
 80101e2:	fba2 2303 	umull	r2, r3, r2, r3
 80101e6:	0e1b      	lsrs	r3, r3, #24
 80101e8:	61bb      	str	r3, [r7, #24]
 80101ea:	e016      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	695b      	ldr	r3, [r3, #20]
 80101f0:	61bb      	str	r3, [r7, #24]
 80101f2:	e012      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	695b      	ldr	r3, [r3, #20]
 80101f8:	005b      	lsls	r3, r3, #1
 80101fa:	69fa      	ldr	r2, [r7, #28]
 80101fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8010200:	4a26      	ldr	r2, [pc, #152]	@ (801029c <HAL_SD_ConfigWideBusOperation+0x220>)
 8010202:	4293      	cmp	r3, r2
 8010204:	d906      	bls.n	8010214 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8010206:	69fb      	ldr	r3, [r7, #28]
 8010208:	4a22      	ldr	r2, [pc, #136]	@ (8010294 <HAL_SD_ConfigWideBusOperation+0x218>)
 801020a:	fba2 2303 	umull	r2, r3, r2, r3
 801020e:	0e1b      	lsrs	r3, r3, #24
 8010210:	61bb      	str	r3, [r7, #24]
 8010212:	e002      	b.n	801021a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	695b      	ldr	r3, [r3, #20]
 8010218:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	681c      	ldr	r4, [r3, #0]
 801021e:	466a      	mov	r2, sp
 8010220:	f107 0314 	add.w	r3, r7, #20
 8010224:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010228:	e882 0003 	stmia.w	r2, {r0, r1}
 801022c:	f107 0308 	add.w	r3, r7, #8
 8010230:	cb0e      	ldmia	r3, {r1, r2, r3}
 8010232:	4620      	mov	r0, r4
 8010234:	f003 fdc2 	bl	8013dbc <SDMMC_Init>
 8010238:	e008      	b.n	801024c <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801023e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8010246:	2301      	movs	r3, #1
 8010248:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010254:	4618      	mov	r0, r3
 8010256:	f003 fe7d 	bl	8013f54 <SDMMC_CmdBlockLength>
 801025a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 801025c:	6a3b      	ldr	r3, [r7, #32]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d00c      	beq.n	801027c <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	4a0a      	ldr	r2, [pc, #40]	@ (8010290 <HAL_SD_ConfigWideBusOperation+0x214>)
 8010268:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801026e:	6a3b      	ldr	r3, [r7, #32]
 8010270:	431a      	orrs	r2, r3
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8010276:	2301      	movs	r3, #1
 8010278:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	2201      	movs	r2, #1
 8010280:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8010284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8010288:	4618      	mov	r0, r3
 801028a:	372c      	adds	r7, #44	@ 0x2c
 801028c:	46bd      	mov	sp, r7
 801028e:	bd90      	pop	{r4, r7, pc}
 8010290:	1fe00fff 	.word	0x1fe00fff
 8010294:	55e63b89 	.word	0x55e63b89
 8010298:	02faf080 	.word	0x02faf080
 801029c:	017d7840 	.word	0x017d7840

080102a0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80102a0:	b580      	push	{r7, lr}
 80102a2:	b086      	sub	sp, #24
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80102a8:	2300      	movs	r3, #0
 80102aa:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80102ac:	f107 030c 	add.w	r3, r7, #12
 80102b0:	4619      	mov	r1, r3
 80102b2:	6878      	ldr	r0, [r7, #4]
 80102b4:	f000 fa40 	bl	8010738 <SD_SendStatus>
 80102b8:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80102ba:	697b      	ldr	r3, [r7, #20]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d005      	beq.n	80102cc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80102c4:	697b      	ldr	r3, [r7, #20]
 80102c6:	431a      	orrs	r2, r3
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	0a5b      	lsrs	r3, r3, #9
 80102d0:	f003 030f 	and.w	r3, r3, #15
 80102d4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80102d6:	693b      	ldr	r3, [r7, #16]
}
 80102d8:	4618      	mov	r0, r3
 80102da:	3718      	adds	r7, #24
 80102dc:	46bd      	mov	sp, r7
 80102de:	bd80      	pop	{r7, pc}

080102e0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b090      	sub	sp, #64	@ 0x40
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 80102e8:	2300      	movs	r3, #0
 80102ea:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 80102ec:	f7f2 fcb0 	bl	8002c50 <HAL_GetTick>
 80102f0:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	4618      	mov	r0, r3
 80102f8:	f003 fda8 	bl	8013e4c <SDMMC_GetPowerState>
 80102fc:	4603      	mov	r3, r0
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d102      	bne.n	8010308 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8010302:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8010306:	e0b5      	b.n	8010474 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801030c:	2b03      	cmp	r3, #3
 801030e:	d02e      	beq.n	801036e <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	4618      	mov	r0, r3
 8010316:	f003 ff29 	bl	801416c <SDMMC_CmdSendCID>
 801031a:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 801031c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801031e:	2b00      	cmp	r3, #0
 8010320:	d001      	beq.n	8010326 <SD_InitCard+0x46>
    {
      return errorstate;
 8010322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010324:	e0a6      	b.n	8010474 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	2100      	movs	r1, #0
 801032c:	4618      	mov	r0, r3
 801032e:	f003 fdd2 	bl	8013ed6 <SDMMC_GetResponse>
 8010332:	4602      	mov	r2, r0
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	2104      	movs	r1, #4
 801033e:	4618      	mov	r0, r3
 8010340:	f003 fdc9 	bl	8013ed6 <SDMMC_GetResponse>
 8010344:	4602      	mov	r2, r0
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	2108      	movs	r1, #8
 8010350:	4618      	mov	r0, r3
 8010352:	f003 fdc0 	bl	8013ed6 <SDMMC_GetResponse>
 8010356:	4602      	mov	r2, r0
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	210c      	movs	r1, #12
 8010362:	4618      	mov	r0, r3
 8010364:	f003 fdb7 	bl	8013ed6 <SDMMC_GetResponse>
 8010368:	4602      	mov	r2, r0
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010372:	2b03      	cmp	r3, #3
 8010374:	d01d      	beq.n	80103b2 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8010376:	e019      	b.n	80103ac <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	f107 020a 	add.w	r2, r7, #10
 8010380:	4611      	mov	r1, r2
 8010382:	4618      	mov	r0, r3
 8010384:	f003 ff31 	bl	80141ea <SDMMC_CmdSetRelAdd>
 8010388:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 801038a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801038c:	2b00      	cmp	r3, #0
 801038e:	d001      	beq.n	8010394 <SD_InitCard+0xb4>
      {
        return errorstate;
 8010390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010392:	e06f      	b.n	8010474 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8010394:	f7f2 fc5c 	bl	8002c50 <HAL_GetTick>
 8010398:	4602      	mov	r2, r0
 801039a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801039c:	1ad3      	subs	r3, r2, r3
 801039e:	f241 3287 	movw	r2, #4999	@ 0x1387
 80103a2:	4293      	cmp	r3, r2
 80103a4:	d902      	bls.n	80103ac <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 80103a6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80103aa:	e063      	b.n	8010474 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 80103ac:	897b      	ldrh	r3, [r7, #10]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d0e2      	beq.n	8010378 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103b6:	2b03      	cmp	r3, #3
 80103b8:	d036      	beq.n	8010428 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80103ba:	897b      	ldrh	r3, [r7, #10]
 80103bc:	461a      	mov	r2, r3
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	681a      	ldr	r2, [r3, #0]
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80103ca:	041b      	lsls	r3, r3, #16
 80103cc:	4619      	mov	r1, r3
 80103ce:	4610      	mov	r0, r2
 80103d0:	f003 feeb 	bl	80141aa <SDMMC_CmdSendCSD>
 80103d4:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80103d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d001      	beq.n	80103e0 <SD_InitCard+0x100>
    {
      return errorstate;
 80103dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103de:	e049      	b.n	8010474 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	2100      	movs	r1, #0
 80103e6:	4618      	mov	r0, r3
 80103e8:	f003 fd75 	bl	8013ed6 <SDMMC_GetResponse>
 80103ec:	4602      	mov	r2, r0
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	2104      	movs	r1, #4
 80103f8:	4618      	mov	r0, r3
 80103fa:	f003 fd6c 	bl	8013ed6 <SDMMC_GetResponse>
 80103fe:	4602      	mov	r2, r0
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	2108      	movs	r1, #8
 801040a:	4618      	mov	r0, r3
 801040c:	f003 fd63 	bl	8013ed6 <SDMMC_GetResponse>
 8010410:	4602      	mov	r2, r0
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	210c      	movs	r1, #12
 801041c:	4618      	mov	r0, r3
 801041e:	f003 fd5a 	bl	8013ed6 <SDMMC_GetResponse>
 8010422:	4602      	mov	r2, r0
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	2104      	movs	r1, #4
 801042e:	4618      	mov	r0, r3
 8010430:	f003 fd51 	bl	8013ed6 <SDMMC_GetResponse>
 8010434:	4603      	mov	r3, r0
 8010436:	0d1a      	lsrs	r2, r3, #20
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 801043c:	f107 030c 	add.w	r3, r7, #12
 8010440:	4619      	mov	r1, r3
 8010442:	6878      	ldr	r0, [r7, #4]
 8010444:	f7ff fbb8 	bl	800fbb8 <HAL_SD_GetCardCSD>
 8010448:	4603      	mov	r3, r0
 801044a:	2b00      	cmp	r3, #0
 801044c:	d002      	beq.n	8010454 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 801044e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010452:	e00f      	b.n	8010474 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	681a      	ldr	r2, [r3, #0]
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801045c:	041b      	lsls	r3, r3, #16
 801045e:	4619      	mov	r1, r3
 8010460:	4610      	mov	r0, r2
 8010462:	f003 fd9a 	bl	8013f9a <SDMMC_CmdSelDesel>
 8010466:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8010468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801046a:	2b00      	cmp	r3, #0
 801046c:	d001      	beq.n	8010472 <SD_InitCard+0x192>
  {
    return errorstate;
 801046e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010470:	e000      	b.n	8010474 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8010472:	2300      	movs	r3, #0
}
 8010474:	4618      	mov	r0, r3
 8010476:	3740      	adds	r7, #64	@ 0x40
 8010478:	46bd      	mov	sp, r7
 801047a:	bd80      	pop	{r7, pc}

0801047c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 801047c:	b580      	push	{r7, lr}
 801047e:	b086      	sub	sp, #24
 8010480:	af00      	add	r7, sp, #0
 8010482:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010484:	2300      	movs	r3, #0
 8010486:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8010488:	2300      	movs	r3, #0
 801048a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 801048c:	2300      	movs	r3, #0
 801048e:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	4618      	mov	r0, r3
 8010496:	f003 fda3 	bl	8013fe0 <SDMMC_CmdGoIdleState>
 801049a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d001      	beq.n	80104a6 <SD_PowerON+0x2a>
  {
    return errorstate;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	e072      	b.n	801058c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	4618      	mov	r0, r3
 80104ac:	f003 fdb6 	bl	801401c <SDMMC_CmdOperCond>
 80104b0:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80104b8:	d10d      	bne.n	80104d6 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	2200      	movs	r2, #0
 80104be:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	4618      	mov	r0, r3
 80104c6:	f003 fd8b 	bl	8013fe0 <SDMMC_CmdGoIdleState>
 80104ca:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80104cc:	68fb      	ldr	r3, [r7, #12]
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d004      	beq.n	80104dc <SD_PowerON+0x60>
    {
      return errorstate;
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	e05a      	b.n	801058c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	2201      	movs	r2, #1
 80104da:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80104e0:	2b01      	cmp	r3, #1
 80104e2:	d137      	bne.n	8010554 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	2100      	movs	r1, #0
 80104ea:	4618      	mov	r0, r3
 80104ec:	f003 fdb6 	bl	801405c <SDMMC_CmdAppCommand>
 80104f0:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d02d      	beq.n	8010554 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80104f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80104fc:	e046      	b.n	801058c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	2100      	movs	r1, #0
 8010504:	4618      	mov	r0, r3
 8010506:	f003 fda9 	bl	801405c <SDMMC_CmdAppCommand>
 801050a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d001      	beq.n	8010516 <SD_PowerON+0x9a>
    {
      return errorstate;
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	e03a      	b.n	801058c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	681b      	ldr	r3, [r3, #0]
 801051a:	491e      	ldr	r1, [pc, #120]	@ (8010594 <SD_PowerON+0x118>)
 801051c:	4618      	mov	r0, r3
 801051e:	f003 fdc0 	bl	80140a2 <SDMMC_CmdAppOperCommand>
 8010522:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d002      	beq.n	8010530 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 801052a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 801052e:	e02d      	b.n	801058c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	2100      	movs	r1, #0
 8010536:	4618      	mov	r0, r3
 8010538:	f003 fccd 	bl	8013ed6 <SDMMC_GetResponse>
 801053c:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 801053e:	697b      	ldr	r3, [r7, #20]
 8010540:	0fdb      	lsrs	r3, r3, #31
 8010542:	2b01      	cmp	r3, #1
 8010544:	d101      	bne.n	801054a <SD_PowerON+0xce>
 8010546:	2301      	movs	r3, #1
 8010548:	e000      	b.n	801054c <SD_PowerON+0xd0>
 801054a:	2300      	movs	r3, #0
 801054c:	613b      	str	r3, [r7, #16]

    count++;
 801054e:	68bb      	ldr	r3, [r7, #8]
 8010550:	3301      	adds	r3, #1
 8010552:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8010554:	68bb      	ldr	r3, [r7, #8]
 8010556:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801055a:	4293      	cmp	r3, r2
 801055c:	d802      	bhi.n	8010564 <SD_PowerON+0xe8>
 801055e:	693b      	ldr	r3, [r7, #16]
 8010560:	2b00      	cmp	r3, #0
 8010562:	d0cc      	beq.n	80104fe <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8010564:	68bb      	ldr	r3, [r7, #8]
 8010566:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801056a:	4293      	cmp	r3, r2
 801056c:	d902      	bls.n	8010574 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 801056e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8010572:	e00b      	b.n	801058c <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2200      	movs	r2, #0
 8010578:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 801057a:	697b      	ldr	r3, [r7, #20]
 801057c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010580:	2b00      	cmp	r3, #0
 8010582:	d002      	beq.n	801058a <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2201      	movs	r2, #1
 8010588:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 801058a:	2300      	movs	r3, #0
}
 801058c:	4618      	mov	r0, r3
 801058e:	3718      	adds	r7, #24
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}
 8010594:	c1100000 	.word	0xc1100000

08010598 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8010598:	b580      	push	{r7, lr}
 801059a:	b08c      	sub	sp, #48	@ 0x30
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]
 80105a0:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80105a2:	f7f2 fb55 	bl	8002c50 <HAL_GetTick>
 80105a6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 80105a8:	683b      	ldr	r3, [r7, #0]
 80105aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	2100      	movs	r1, #0
 80105b2:	4618      	mov	r0, r3
 80105b4:	f003 fc8f 	bl	8013ed6 <SDMMC_GetResponse>
 80105b8:	4603      	mov	r3, r0
 80105ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80105be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80105c2:	d102      	bne.n	80105ca <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80105c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80105c8:	e0b0      	b.n	801072c <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	2140      	movs	r1, #64	@ 0x40
 80105d0:	4618      	mov	r0, r3
 80105d2:	f003 fcbf 	bl	8013f54 <SDMMC_CmdBlockLength>
 80105d6:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80105d8:	6a3b      	ldr	r3, [r7, #32]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d005      	beq.n	80105ea <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80105e6:	6a3b      	ldr	r3, [r7, #32]
 80105e8:	e0a0      	b.n	801072c <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	681a      	ldr	r2, [r3, #0]
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105f2:	041b      	lsls	r3, r3, #16
 80105f4:	4619      	mov	r1, r3
 80105f6:	4610      	mov	r0, r2
 80105f8:	f003 fd30 	bl	801405c <SDMMC_CmdAppCommand>
 80105fc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80105fe:	6a3b      	ldr	r3, [r7, #32]
 8010600:	2b00      	cmp	r3, #0
 8010602:	d005      	beq.n	8010610 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 801060c:	6a3b      	ldr	r3, [r7, #32]
 801060e:	e08d      	b.n	801072c <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8010610:	f04f 33ff 	mov.w	r3, #4294967295
 8010614:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8010616:	2340      	movs	r3, #64	@ 0x40
 8010618:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 801061a:	2360      	movs	r3, #96	@ 0x60
 801061c:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 801061e:	2302      	movs	r3, #2
 8010620:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8010622:	2300      	movs	r3, #0
 8010624:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8010626:	2301      	movs	r3, #1
 8010628:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	f107 0208 	add.w	r2, r7, #8
 8010632:	4611      	mov	r1, r2
 8010634:	4618      	mov	r0, r3
 8010636:	f003 fc61 	bl	8013efc <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	4618      	mov	r0, r3
 8010640:	f003 fe18 	bl	8014274 <SDMMC_CmdStatusRegister>
 8010644:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010646:	6a3b      	ldr	r3, [r7, #32]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d02b      	beq.n	80106a4 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8010654:	6a3b      	ldr	r3, [r7, #32]
 8010656:	e069      	b.n	801072c <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801065e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010662:	2b00      	cmp	r3, #0
 8010664:	d013      	beq.n	801068e <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8010666:	2300      	movs	r3, #0
 8010668:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801066a:	e00d      	b.n	8010688 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	4618      	mov	r0, r3
 8010672:	f003 fbcd 	bl	8013e10 <SDMMC_ReadFIFO>
 8010676:	4602      	mov	r2, r0
 8010678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801067a:	601a      	str	r2, [r3, #0]
        pData++;
 801067c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801067e:	3304      	adds	r3, #4
 8010680:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8010682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010684:	3301      	adds	r3, #1
 8010686:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801068a:	2b07      	cmp	r3, #7
 801068c:	d9ee      	bls.n	801066c <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 801068e:	f7f2 fadf 	bl	8002c50 <HAL_GetTick>
 8010692:	4602      	mov	r2, r0
 8010694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010696:	1ad3      	subs	r3, r2, r3
 8010698:	f1b3 3fff 	cmp.w	r3, #4294967295
 801069c:	d102      	bne.n	80106a4 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 801069e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80106a2:	e043      	b.n	801072c <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106aa:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d0d2      	beq.n	8010658 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106b8:	f003 0308 	and.w	r3, r3, #8
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d001      	beq.n	80106c4 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80106c0:	2308      	movs	r3, #8
 80106c2:	e033      	b.n	801072c <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106ca:	f003 0302 	and.w	r3, r3, #2
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d001      	beq.n	80106d6 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80106d2:	2302      	movs	r3, #2
 80106d4:	e02a      	b.n	801072c <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106dc:	f003 0320 	and.w	r3, r3, #32
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d017      	beq.n	8010714 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 80106e4:	2320      	movs	r3, #32
 80106e6:	e021      	b.n	801072c <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	4618      	mov	r0, r3
 80106ee:	f003 fb8f 	bl	8013e10 <SDMMC_ReadFIFO>
 80106f2:	4602      	mov	r2, r0
 80106f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106f6:	601a      	str	r2, [r3, #0]
    pData++;
 80106f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106fa:	3304      	adds	r3, #4
 80106fc:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80106fe:	f7f2 faa7 	bl	8002c50 <HAL_GetTick>
 8010702:	4602      	mov	r2, r0
 8010704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010706:	1ad3      	subs	r3, r2, r3
 8010708:	f1b3 3fff 	cmp.w	r3, #4294967295
 801070c:	d102      	bne.n	8010714 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 801070e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010712:	e00b      	b.n	801072c <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801071a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801071e:	2b00      	cmp	r3, #0
 8010720:	d1e2      	bne.n	80106e8 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	4a03      	ldr	r2, [pc, #12]	@ (8010734 <SD_SendSDStatus+0x19c>)
 8010728:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 801072a:	2300      	movs	r3, #0
}
 801072c:	4618      	mov	r0, r3
 801072e:	3730      	adds	r7, #48	@ 0x30
 8010730:	46bd      	mov	sp, r7
 8010732:	bd80      	pop	{r7, pc}
 8010734:	18000f3a 	.word	0x18000f3a

08010738 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b084      	sub	sp, #16
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
 8010740:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8010742:	683b      	ldr	r3, [r7, #0]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d102      	bne.n	801074e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8010748:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801074c:	e018      	b.n	8010780 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681a      	ldr	r2, [r3, #0]
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010756:	041b      	lsls	r3, r3, #16
 8010758:	4619      	mov	r1, r3
 801075a:	4610      	mov	r0, r2
 801075c:	f003 fd67 	bl	801422e <SDMMC_CmdSendStatus>
 8010760:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	2b00      	cmp	r3, #0
 8010766:	d001      	beq.n	801076c <SD_SendStatus+0x34>
  {
    return errorstate;
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	e009      	b.n	8010780 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	2100      	movs	r1, #0
 8010772:	4618      	mov	r0, r3
 8010774:	f003 fbaf 	bl	8013ed6 <SDMMC_GetResponse>
 8010778:	4602      	mov	r2, r0
 801077a:	683b      	ldr	r3, [r7, #0]
 801077c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 801077e:	2300      	movs	r3, #0
}
 8010780:	4618      	mov	r0, r3
 8010782:	3710      	adds	r7, #16
 8010784:	46bd      	mov	sp, r7
 8010786:	bd80      	pop	{r7, pc}

08010788 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8010788:	b580      	push	{r7, lr}
 801078a:	b086      	sub	sp, #24
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8010790:	2300      	movs	r3, #0
 8010792:	60fb      	str	r3, [r7, #12]
 8010794:	2300      	movs	r3, #0
 8010796:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	2100      	movs	r1, #0
 801079e:	4618      	mov	r0, r3
 80107a0:	f003 fb99 	bl	8013ed6 <SDMMC_GetResponse>
 80107a4:	4603      	mov	r3, r0
 80107a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80107aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80107ae:	d102      	bne.n	80107b6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80107b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80107b4:	e02f      	b.n	8010816 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80107b6:	f107 030c 	add.w	r3, r7, #12
 80107ba:	4619      	mov	r1, r3
 80107bc:	6878      	ldr	r0, [r7, #4]
 80107be:	f000 f879 	bl	80108b4 <SD_FindSCR>
 80107c2:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80107c4:	697b      	ldr	r3, [r7, #20]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d001      	beq.n	80107ce <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80107ca:	697b      	ldr	r3, [r7, #20]
 80107cc:	e023      	b.n	8010816 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80107ce:	693b      	ldr	r3, [r7, #16]
 80107d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d01c      	beq.n	8010812 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681a      	ldr	r2, [r3, #0]
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107e0:	041b      	lsls	r3, r3, #16
 80107e2:	4619      	mov	r1, r3
 80107e4:	4610      	mov	r0, r2
 80107e6:	f003 fc39 	bl	801405c <SDMMC_CmdAppCommand>
 80107ea:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80107ec:	697b      	ldr	r3, [r7, #20]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d001      	beq.n	80107f6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80107f2:	697b      	ldr	r3, [r7, #20]
 80107f4:	e00f      	b.n	8010816 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	2102      	movs	r1, #2
 80107fc:	4618      	mov	r0, r3
 80107fe:	f003 fc70 	bl	80140e2 <SDMMC_CmdBusWidth>
 8010802:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d001      	beq.n	801080e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 801080a:	697b      	ldr	r3, [r7, #20]
 801080c:	e003      	b.n	8010816 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 801080e:	2300      	movs	r3, #0
 8010810:	e001      	b.n	8010816 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8010812:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8010816:	4618      	mov	r0, r3
 8010818:	3718      	adds	r7, #24
 801081a:	46bd      	mov	sp, r7
 801081c:	bd80      	pop	{r7, pc}

0801081e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 801081e:	b580      	push	{r7, lr}
 8010820:	b086      	sub	sp, #24
 8010822:	af00      	add	r7, sp, #0
 8010824:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8010826:	2300      	movs	r3, #0
 8010828:	60fb      	str	r3, [r7, #12]
 801082a:	2300      	movs	r3, #0
 801082c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	681b      	ldr	r3, [r3, #0]
 8010832:	2100      	movs	r1, #0
 8010834:	4618      	mov	r0, r3
 8010836:	f003 fb4e 	bl	8013ed6 <SDMMC_GetResponse>
 801083a:	4603      	mov	r3, r0
 801083c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010840:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010844:	d102      	bne.n	801084c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8010846:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801084a:	e02f      	b.n	80108ac <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 801084c:	f107 030c 	add.w	r3, r7, #12
 8010850:	4619      	mov	r1, r3
 8010852:	6878      	ldr	r0, [r7, #4]
 8010854:	f000 f82e 	bl	80108b4 <SD_FindSCR>
 8010858:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 801085a:	697b      	ldr	r3, [r7, #20]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d001      	beq.n	8010864 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8010860:	697b      	ldr	r3, [r7, #20]
 8010862:	e023      	b.n	80108ac <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8010864:	693b      	ldr	r3, [r7, #16]
 8010866:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801086a:	2b00      	cmp	r3, #0
 801086c:	d01c      	beq.n	80108a8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681a      	ldr	r2, [r3, #0]
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010876:	041b      	lsls	r3, r3, #16
 8010878:	4619      	mov	r1, r3
 801087a:	4610      	mov	r0, r2
 801087c:	f003 fbee 	bl	801405c <SDMMC_CmdAppCommand>
 8010880:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8010882:	697b      	ldr	r3, [r7, #20]
 8010884:	2b00      	cmp	r3, #0
 8010886:	d001      	beq.n	801088c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8010888:	697b      	ldr	r3, [r7, #20]
 801088a:	e00f      	b.n	80108ac <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	2100      	movs	r1, #0
 8010892:	4618      	mov	r0, r3
 8010894:	f003 fc25 	bl	80140e2 <SDMMC_CmdBusWidth>
 8010898:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d001      	beq.n	80108a4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80108a0:	697b      	ldr	r3, [r7, #20]
 80108a2:	e003      	b.n	80108ac <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80108a4:	2300      	movs	r3, #0
 80108a6:	e001      	b.n	80108ac <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80108a8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80108ac:	4618      	mov	r0, r3
 80108ae:	3718      	adds	r7, #24
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bd80      	pop	{r7, pc}

080108b4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b08e      	sub	sp, #56	@ 0x38
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
 80108bc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80108be:	f7f2 f9c7 	bl	8002c50 <HAL_GetTick>
 80108c2:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 80108c4:	2300      	movs	r3, #0
 80108c6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 80108c8:	2300      	movs	r3, #0
 80108ca:	60bb      	str	r3, [r7, #8]
 80108cc:	2300      	movs	r3, #0
 80108ce:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80108d0:	683b      	ldr	r3, [r7, #0]
 80108d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	2108      	movs	r1, #8
 80108da:	4618      	mov	r0, r3
 80108dc:	f003 fb3a 	bl	8013f54 <SDMMC_CmdBlockLength>
 80108e0:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80108e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d001      	beq.n	80108ec <SD_FindSCR+0x38>
  {
    return errorstate;
 80108e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108ea:	e0ad      	b.n	8010a48 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	681a      	ldr	r2, [r3, #0]
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80108f4:	041b      	lsls	r3, r3, #16
 80108f6:	4619      	mov	r1, r3
 80108f8:	4610      	mov	r0, r2
 80108fa:	f003 fbaf 	bl	801405c <SDMMC_CmdAppCommand>
 80108fe:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8010900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010902:	2b00      	cmp	r3, #0
 8010904:	d001      	beq.n	801090a <SD_FindSCR+0x56>
  {
    return errorstate;
 8010906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010908:	e09e      	b.n	8010a48 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801090a:	f04f 33ff 	mov.w	r3, #4294967295
 801090e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8010910:	2308      	movs	r3, #8
 8010912:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8010914:	2330      	movs	r3, #48	@ 0x30
 8010916:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8010918:	2302      	movs	r3, #2
 801091a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801091c:	2300      	movs	r3, #0
 801091e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8010920:	2301      	movs	r3, #1
 8010922:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	f107 0210 	add.w	r2, r7, #16
 801092c:	4611      	mov	r1, r2
 801092e:	4618      	mov	r0, r3
 8010930:	f003 fae4 	bl	8013efc <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	4618      	mov	r0, r3
 801093a:	f003 fbf5 	bl	8014128 <SDMMC_CmdSendSCR>
 801093e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8010940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010942:	2b00      	cmp	r3, #0
 8010944:	d027      	beq.n	8010996 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8010946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010948:	e07e      	b.n	8010a48 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010950:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010954:	2b00      	cmp	r3, #0
 8010956:	d113      	bne.n	8010980 <SD_FindSCR+0xcc>
 8010958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801095a:	2b00      	cmp	r3, #0
 801095c:	d110      	bne.n	8010980 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	4618      	mov	r0, r3
 8010964:	f003 fa54 	bl	8013e10 <SDMMC_ReadFIFO>
 8010968:	4603      	mov	r3, r0
 801096a:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	4618      	mov	r0, r3
 8010972:	f003 fa4d 	bl	8013e10 <SDMMC_ReadFIFO>
 8010976:	4603      	mov	r3, r0
 8010978:	60fb      	str	r3, [r7, #12]
      index++;
 801097a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801097c:	3301      	adds	r3, #1
 801097e:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8010980:	f7f2 f966 	bl	8002c50 <HAL_GetTick>
 8010984:	4602      	mov	r2, r0
 8010986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010988:	1ad3      	subs	r3, r2, r3
 801098a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801098e:	d102      	bne.n	8010996 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8010990:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010994:	e058      	b.n	8010a48 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801099c:	f240 532a 	movw	r3, #1322	@ 0x52a
 80109a0:	4013      	ands	r3, r2
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d0d1      	beq.n	801094a <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109ac:	f003 0308 	and.w	r3, r3, #8
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d005      	beq.n	80109c0 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	2208      	movs	r2, #8
 80109ba:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80109bc:	2308      	movs	r3, #8
 80109be:	e043      	b.n	8010a48 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109c6:	f003 0302 	and.w	r3, r3, #2
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d005      	beq.n	80109da <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	2202      	movs	r2, #2
 80109d4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80109d6:	2302      	movs	r3, #2
 80109d8:	e036      	b.n	8010a48 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109e0:	f003 0320 	and.w	r3, r3, #32
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d005      	beq.n	80109f4 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	2220      	movs	r2, #32
 80109ee:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80109f0:	2320      	movs	r3, #32
 80109f2:	e029      	b.n	8010a48 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	4a15      	ldr	r2, [pc, #84]	@ (8010a50 <SD_FindSCR+0x19c>)
 80109fa:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	061a      	lsls	r2, r3, #24
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	021b      	lsls	r3, r3, #8
 8010a04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010a08:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	0a1b      	lsrs	r3, r3, #8
 8010a0e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8010a12:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	0e1b      	lsrs	r3, r3, #24
 8010a18:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8010a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a1c:	601a      	str	r2, [r3, #0]
    scr++;
 8010a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a20:	3304      	adds	r3, #4
 8010a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8010a24:	68bb      	ldr	r3, [r7, #8]
 8010a26:	061a      	lsls	r2, r3, #24
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	021b      	lsls	r3, r3, #8
 8010a2c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010a30:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8010a32:	68bb      	ldr	r3, [r7, #8]
 8010a34:	0a1b      	lsrs	r3, r3, #8
 8010a36:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8010a3a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8010a3c:	68bb      	ldr	r3, [r7, #8]
 8010a3e:	0e1b      	lsrs	r3, r3, #24
 8010a40:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8010a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a44:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8010a46:	2300      	movs	r3, #0
}
 8010a48:	4618      	mov	r0, r3
 8010a4a:	3738      	adds	r7, #56	@ 0x38
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	bd80      	pop	{r7, pc}
 8010a50:	18000f3a 	.word	0x18000f3a

08010a54 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8010a54:	b580      	push	{r7, lr}
 8010a56:	b082      	sub	sp, #8
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
 8010a5c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d101      	bne.n	8010a68 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8010a64:	2301      	movs	r3, #1
 8010a66:	e02b      	b.n	8010ac0 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010a6e:	b2db      	uxtb	r3, r3
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d106      	bne.n	8010a82 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	2200      	movs	r2, #0
 8010a78:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8010a7c:	6878      	ldr	r0, [r7, #4]
 8010a7e:	f7f0 fc79 	bl	8001374 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	2202      	movs	r2, #2
 8010a86:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	681a      	ldr	r2, [r3, #0]
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	3304      	adds	r3, #4
 8010a92:	4619      	mov	r1, r3
 8010a94:	4610      	mov	r0, r2
 8010a96:	f003 f8cb 	bl	8013c30 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	6818      	ldr	r0, [r3, #0]
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	685b      	ldr	r3, [r3, #4]
 8010aa2:	461a      	mov	r2, r3
 8010aa4:	6839      	ldr	r1, [r7, #0]
 8010aa6:	f003 f91f 	bl	8013ce8 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8010aaa:	4b07      	ldr	r3, [pc, #28]	@ (8010ac8 <HAL_SDRAM_Init+0x74>)
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	4a06      	ldr	r2, [pc, #24]	@ (8010ac8 <HAL_SDRAM_Init+0x74>)
 8010ab0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8010ab4:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	2201      	movs	r2, #1
 8010aba:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010abe:	2300      	movs	r3, #0
}
 8010ac0:	4618      	mov	r0, r3
 8010ac2:	3708      	adds	r7, #8
 8010ac4:	46bd      	mov	sp, r7
 8010ac6:	bd80      	pop	{r7, pc}
 8010ac8:	52004000 	.word	0x52004000

08010acc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010acc:	b580      	push	{r7, lr}
 8010ace:	b084      	sub	sp, #16
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d101      	bne.n	8010ade <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8010ada:	2301      	movs	r3, #1
 8010adc:	e10f      	b.n	8010cfe <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	681b      	ldr	r3, [r3, #0]
 8010ae8:	4a87      	ldr	r2, [pc, #540]	@ (8010d08 <HAL_SPI_Init+0x23c>)
 8010aea:	4293      	cmp	r3, r2
 8010aec:	d00f      	beq.n	8010b0e <HAL_SPI_Init+0x42>
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	4a86      	ldr	r2, [pc, #536]	@ (8010d0c <HAL_SPI_Init+0x240>)
 8010af4:	4293      	cmp	r3, r2
 8010af6:	d00a      	beq.n	8010b0e <HAL_SPI_Init+0x42>
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	4a84      	ldr	r2, [pc, #528]	@ (8010d10 <HAL_SPI_Init+0x244>)
 8010afe:	4293      	cmp	r3, r2
 8010b00:	d005      	beq.n	8010b0e <HAL_SPI_Init+0x42>
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	68db      	ldr	r3, [r3, #12]
 8010b06:	2b0f      	cmp	r3, #15
 8010b08:	d901      	bls.n	8010b0e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8010b0a:	2301      	movs	r3, #1
 8010b0c:	e0f7      	b.n	8010cfe <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8010b0e:	6878      	ldr	r0, [r7, #4]
 8010b10:	f000 f900 	bl	8010d14 <SPI_GetPacketSize>
 8010b14:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	4a7b      	ldr	r2, [pc, #492]	@ (8010d08 <HAL_SPI_Init+0x23c>)
 8010b1c:	4293      	cmp	r3, r2
 8010b1e:	d00c      	beq.n	8010b3a <HAL_SPI_Init+0x6e>
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	4a79      	ldr	r2, [pc, #484]	@ (8010d0c <HAL_SPI_Init+0x240>)
 8010b26:	4293      	cmp	r3, r2
 8010b28:	d007      	beq.n	8010b3a <HAL_SPI_Init+0x6e>
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	4a78      	ldr	r2, [pc, #480]	@ (8010d10 <HAL_SPI_Init+0x244>)
 8010b30:	4293      	cmp	r3, r2
 8010b32:	d002      	beq.n	8010b3a <HAL_SPI_Init+0x6e>
 8010b34:	68fb      	ldr	r3, [r7, #12]
 8010b36:	2b08      	cmp	r3, #8
 8010b38:	d811      	bhi.n	8010b5e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8010b3e:	4a72      	ldr	r2, [pc, #456]	@ (8010d08 <HAL_SPI_Init+0x23c>)
 8010b40:	4293      	cmp	r3, r2
 8010b42:	d009      	beq.n	8010b58 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	4a70      	ldr	r2, [pc, #448]	@ (8010d0c <HAL_SPI_Init+0x240>)
 8010b4a:	4293      	cmp	r3, r2
 8010b4c:	d004      	beq.n	8010b58 <HAL_SPI_Init+0x8c>
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	4a6f      	ldr	r2, [pc, #444]	@ (8010d10 <HAL_SPI_Init+0x244>)
 8010b54:	4293      	cmp	r3, r2
 8010b56:	d104      	bne.n	8010b62 <HAL_SPI_Init+0x96>
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	2b10      	cmp	r3, #16
 8010b5c:	d901      	bls.n	8010b62 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8010b5e:	2301      	movs	r3, #1
 8010b60:	e0cd      	b.n	8010cfe <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010b68:	b2db      	uxtb	r3, r3
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d106      	bne.n	8010b7c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	2200      	movs	r2, #0
 8010b72:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8010b76:	6878      	ldr	r0, [r7, #4]
 8010b78:	f7f1 fa0c 	bl	8001f94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	2202      	movs	r2, #2
 8010b80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	681a      	ldr	r2, [r3, #0]
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	681b      	ldr	r3, [r3, #0]
 8010b8e:	f022 0201 	bic.w	r2, r2, #1
 8010b92:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	689b      	ldr	r3, [r3, #8]
 8010b9a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8010b9e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	699b      	ldr	r3, [r3, #24]
 8010ba4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010ba8:	d119      	bne.n	8010bde <HAL_SPI_Init+0x112>
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	685b      	ldr	r3, [r3, #4]
 8010bae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010bb2:	d103      	bne.n	8010bbc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d008      	beq.n	8010bce <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d10c      	bne.n	8010bde <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010bc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010bcc:	d107      	bne.n	8010bde <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	681a      	ldr	r2, [r3, #0]
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8010bdc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	685b      	ldr	r3, [r3, #4]
 8010be2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d00f      	beq.n	8010c0a <HAL_SPI_Init+0x13e>
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	68db      	ldr	r3, [r3, #12]
 8010bee:	2b06      	cmp	r3, #6
 8010bf0:	d90b      	bls.n	8010c0a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	430a      	orrs	r2, r1
 8010c06:	601a      	str	r2, [r3, #0]
 8010c08:	e007      	b.n	8010c1a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	681a      	ldr	r2, [r3, #0]
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010c18:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	69da      	ldr	r2, [r3, #28]
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c22:	431a      	orrs	r2, r3
 8010c24:	68bb      	ldr	r3, [r7, #8]
 8010c26:	431a      	orrs	r2, r3
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c2c:	ea42 0103 	orr.w	r1, r2, r3
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	68da      	ldr	r2, [r3, #12]
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	430a      	orrs	r2, r1
 8010c3a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c44:	431a      	orrs	r2, r3
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010c4a:	431a      	orrs	r2, r3
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	699b      	ldr	r3, [r3, #24]
 8010c50:	431a      	orrs	r2, r3
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	691b      	ldr	r3, [r3, #16]
 8010c56:	431a      	orrs	r2, r3
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	695b      	ldr	r3, [r3, #20]
 8010c5c:	431a      	orrs	r2, r3
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	6a1b      	ldr	r3, [r3, #32]
 8010c62:	431a      	orrs	r2, r3
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	685b      	ldr	r3, [r3, #4]
 8010c68:	431a      	orrs	r2, r3
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010c6e:	431a      	orrs	r2, r3
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	689b      	ldr	r3, [r3, #8]
 8010c74:	431a      	orrs	r2, r3
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010c7a:	ea42 0103 	orr.w	r1, r2, r3
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	430a      	orrs	r2, r1
 8010c88:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	685b      	ldr	r3, [r3, #4]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d113      	bne.n	8010cba <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	689b      	ldr	r3, [r3, #8]
 8010c98:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010ca4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	689b      	ldr	r3, [r3, #8]
 8010cac:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010cb8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	f022 0201 	bic.w	r2, r2, #1
 8010cc8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	685b      	ldr	r3, [r3, #4]
 8010cce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d00a      	beq.n	8010cec <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	68db      	ldr	r3, [r3, #12]
 8010cdc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	430a      	orrs	r2, r1
 8010cea:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	2200      	movs	r2, #0
 8010cf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	2201      	movs	r2, #1
 8010cf8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8010cfc:	2300      	movs	r3, #0
}
 8010cfe:	4618      	mov	r0, r3
 8010d00:	3710      	adds	r7, #16
 8010d02:	46bd      	mov	sp, r7
 8010d04:	bd80      	pop	{r7, pc}
 8010d06:	bf00      	nop
 8010d08:	40013000 	.word	0x40013000
 8010d0c:	40003800 	.word	0x40003800
 8010d10:	40003c00 	.word	0x40003c00

08010d14 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8010d14:	b480      	push	{r7}
 8010d16:	b085      	sub	sp, #20
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d20:	095b      	lsrs	r3, r3, #5
 8010d22:	3301      	adds	r3, #1
 8010d24:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	68db      	ldr	r3, [r3, #12]
 8010d2a:	3301      	adds	r3, #1
 8010d2c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8010d2e:	68bb      	ldr	r3, [r7, #8]
 8010d30:	3307      	adds	r3, #7
 8010d32:	08db      	lsrs	r3, r3, #3
 8010d34:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010d36:	68bb      	ldr	r3, [r7, #8]
 8010d38:	68fa      	ldr	r2, [r7, #12]
 8010d3a:	fb02 f303 	mul.w	r3, r2, r3
}
 8010d3e:	4618      	mov	r0, r3
 8010d40:	3714      	adds	r7, #20
 8010d42:	46bd      	mov	sp, r7
 8010d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d48:	4770      	bx	lr

08010d4a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010d4a:	b580      	push	{r7, lr}
 8010d4c:	b082      	sub	sp, #8
 8010d4e:	af00      	add	r7, sp, #0
 8010d50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d101      	bne.n	8010d5c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010d58:	2301      	movs	r3, #1
 8010d5a:	e049      	b.n	8010df0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010d62:	b2db      	uxtb	r3, r3
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d106      	bne.n	8010d76 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	2200      	movs	r2, #0
 8010d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010d70:	6878      	ldr	r0, [r7, #4]
 8010d72:	f7f1 fac7 	bl	8002304 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	2202      	movs	r2, #2
 8010d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	681a      	ldr	r2, [r3, #0]
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	3304      	adds	r3, #4
 8010d86:	4619      	mov	r1, r3
 8010d88:	4610      	mov	r0, r2
 8010d8a:	f000 faa3 	bl	80112d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	2201      	movs	r2, #1
 8010d92:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	2201      	movs	r2, #1
 8010d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	2201      	movs	r2, #1
 8010da2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	2201      	movs	r2, #1
 8010daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	2201      	movs	r2, #1
 8010db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	2201      	movs	r2, #1
 8010dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	2201      	movs	r2, #1
 8010dc2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	2201      	movs	r2, #1
 8010dca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	2201      	movs	r2, #1
 8010dd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	2201      	movs	r2, #1
 8010dda:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	2201      	movs	r2, #1
 8010de2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2201      	movs	r2, #1
 8010dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8010dee:	2300      	movs	r3, #0
}
 8010df0:	4618      	mov	r0, r3
 8010df2:	3708      	adds	r7, #8
 8010df4:	46bd      	mov	sp, r7
 8010df6:	bd80      	pop	{r7, pc}

08010df8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b082      	sub	sp, #8
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d101      	bne.n	8010e0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8010e06:	2301      	movs	r3, #1
 8010e08:	e049      	b.n	8010e9e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010e10:	b2db      	uxtb	r3, r3
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d106      	bne.n	8010e24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	2200      	movs	r2, #0
 8010e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8010e1e:	6878      	ldr	r0, [r7, #4]
 8010e20:	f000 f841 	bl	8010ea6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	2202      	movs	r2, #2
 8010e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	681a      	ldr	r2, [r3, #0]
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	3304      	adds	r3, #4
 8010e34:	4619      	mov	r1, r3
 8010e36:	4610      	mov	r0, r2
 8010e38:	f000 fa4c 	bl	80112d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	2201      	movs	r2, #1
 8010e40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2201      	movs	r2, #1
 8010e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	2201      	movs	r2, #1
 8010e50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	2201      	movs	r2, #1
 8010e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	2201      	movs	r2, #1
 8010e60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	2201      	movs	r2, #1
 8010e68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	2201      	movs	r2, #1
 8010e70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2201      	movs	r2, #1
 8010e78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	2201      	movs	r2, #1
 8010e80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	2201      	movs	r2, #1
 8010e88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2201      	movs	r2, #1
 8010e90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	2201      	movs	r2, #1
 8010e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8010e9c:	2300      	movs	r3, #0
}
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	3708      	adds	r7, #8
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	bd80      	pop	{r7, pc}

08010ea6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8010ea6:	b480      	push	{r7}
 8010ea8:	b083      	sub	sp, #12
 8010eaa:	af00      	add	r7, sp, #0
 8010eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8010eae:	bf00      	nop
 8010eb0:	370c      	adds	r7, #12
 8010eb2:	46bd      	mov	sp, r7
 8010eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb8:	4770      	bx	lr
	...

08010ebc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010ebc:	b580      	push	{r7, lr}
 8010ebe:	b086      	sub	sp, #24
 8010ec0:	af00      	add	r7, sp, #0
 8010ec2:	60f8      	str	r0, [r7, #12]
 8010ec4:	60b9      	str	r1, [r7, #8]
 8010ec6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010ec8:	2300      	movs	r3, #0
 8010eca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010ed2:	2b01      	cmp	r3, #1
 8010ed4:	d101      	bne.n	8010eda <HAL_TIM_PWM_ConfigChannel+0x1e>
 8010ed6:	2302      	movs	r3, #2
 8010ed8:	e0ff      	b.n	80110da <HAL_TIM_PWM_ConfigChannel+0x21e>
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	2201      	movs	r2, #1
 8010ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	2b14      	cmp	r3, #20
 8010ee6:	f200 80f0 	bhi.w	80110ca <HAL_TIM_PWM_ConfigChannel+0x20e>
 8010eea:	a201      	add	r2, pc, #4	@ (adr r2, 8010ef0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8010eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ef0:	08010f45 	.word	0x08010f45
 8010ef4:	080110cb 	.word	0x080110cb
 8010ef8:	080110cb 	.word	0x080110cb
 8010efc:	080110cb 	.word	0x080110cb
 8010f00:	08010f85 	.word	0x08010f85
 8010f04:	080110cb 	.word	0x080110cb
 8010f08:	080110cb 	.word	0x080110cb
 8010f0c:	080110cb 	.word	0x080110cb
 8010f10:	08010fc7 	.word	0x08010fc7
 8010f14:	080110cb 	.word	0x080110cb
 8010f18:	080110cb 	.word	0x080110cb
 8010f1c:	080110cb 	.word	0x080110cb
 8010f20:	08011007 	.word	0x08011007
 8010f24:	080110cb 	.word	0x080110cb
 8010f28:	080110cb 	.word	0x080110cb
 8010f2c:	080110cb 	.word	0x080110cb
 8010f30:	08011049 	.word	0x08011049
 8010f34:	080110cb 	.word	0x080110cb
 8010f38:	080110cb 	.word	0x080110cb
 8010f3c:	080110cb 	.word	0x080110cb
 8010f40:	08011089 	.word	0x08011089
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	68b9      	ldr	r1, [r7, #8]
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	f000 fa62 	bl	8011414 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	699a      	ldr	r2, [r3, #24]
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	f042 0208 	orr.w	r2, r2, #8
 8010f5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	699a      	ldr	r2, [r3, #24]
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	f022 0204 	bic.w	r2, r2, #4
 8010f6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	6999      	ldr	r1, [r3, #24]
 8010f76:	68bb      	ldr	r3, [r7, #8]
 8010f78:	691a      	ldr	r2, [r3, #16]
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	430a      	orrs	r2, r1
 8010f80:	619a      	str	r2, [r3, #24]
      break;
 8010f82:	e0a5      	b.n	80110d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	68b9      	ldr	r1, [r7, #8]
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	f000 fad2 	bl	8011534 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	699a      	ldr	r2, [r3, #24]
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010f9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	699a      	ldr	r2, [r3, #24]
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8010fae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	6999      	ldr	r1, [r3, #24]
 8010fb6:	68bb      	ldr	r3, [r7, #8]
 8010fb8:	691b      	ldr	r3, [r3, #16]
 8010fba:	021a      	lsls	r2, r3, #8
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	430a      	orrs	r2, r1
 8010fc2:	619a      	str	r2, [r3, #24]
      break;
 8010fc4:	e084      	b.n	80110d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	68b9      	ldr	r1, [r7, #8]
 8010fcc:	4618      	mov	r0, r3
 8010fce:	f000 fb3b 	bl	8011648 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	69da      	ldr	r2, [r3, #28]
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	f042 0208 	orr.w	r2, r2, #8
 8010fe0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	69da      	ldr	r2, [r3, #28]
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	f022 0204 	bic.w	r2, r2, #4
 8010ff0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	69d9      	ldr	r1, [r3, #28]
 8010ff8:	68bb      	ldr	r3, [r7, #8]
 8010ffa:	691a      	ldr	r2, [r3, #16]
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	430a      	orrs	r2, r1
 8011002:	61da      	str	r2, [r3, #28]
      break;
 8011004:	e064      	b.n	80110d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	68b9      	ldr	r1, [r7, #8]
 801100c:	4618      	mov	r0, r3
 801100e:	f000 fba3 	bl	8011758 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	69da      	ldr	r2, [r3, #28]
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8011020:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	69da      	ldr	r2, [r3, #28]
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8011030:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8011032:	68fb      	ldr	r3, [r7, #12]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	69d9      	ldr	r1, [r3, #28]
 8011038:	68bb      	ldr	r3, [r7, #8]
 801103a:	691b      	ldr	r3, [r3, #16]
 801103c:	021a      	lsls	r2, r3, #8
 801103e:	68fb      	ldr	r3, [r7, #12]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	430a      	orrs	r2, r1
 8011044:	61da      	str	r2, [r3, #28]
      break;
 8011046:	e043      	b.n	80110d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	68b9      	ldr	r1, [r7, #8]
 801104e:	4618      	mov	r0, r3
 8011050:	f000 fbec 	bl	801182c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	f042 0208 	orr.w	r2, r2, #8
 8011062:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	f022 0204 	bic.w	r2, r2, #4
 8011072:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801107a:	68bb      	ldr	r3, [r7, #8]
 801107c:	691a      	ldr	r2, [r3, #16]
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	430a      	orrs	r2, r1
 8011084:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8011086:	e023      	b.n	80110d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	68b9      	ldr	r1, [r7, #8]
 801108e:	4618      	mov	r0, r3
 8011090:	f000 fc30 	bl	80118f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80110a2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80110b2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80110ba:	68bb      	ldr	r3, [r7, #8]
 80110bc:	691b      	ldr	r3, [r3, #16]
 80110be:	021a      	lsls	r2, r3, #8
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	430a      	orrs	r2, r1
 80110c6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80110c8:	e002      	b.n	80110d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80110ca:	2301      	movs	r3, #1
 80110cc:	75fb      	strb	r3, [r7, #23]
      break;
 80110ce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	2200      	movs	r2, #0
 80110d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80110d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80110da:	4618      	mov	r0, r3
 80110dc:	3718      	adds	r7, #24
 80110de:	46bd      	mov	sp, r7
 80110e0:	bd80      	pop	{r7, pc}
 80110e2:	bf00      	nop

080110e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80110e4:	b580      	push	{r7, lr}
 80110e6:	b084      	sub	sp, #16
 80110e8:	af00      	add	r7, sp, #0
 80110ea:	6078      	str	r0, [r7, #4]
 80110ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80110ee:	2300      	movs	r3, #0
 80110f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80110f8:	2b01      	cmp	r3, #1
 80110fa:	d101      	bne.n	8011100 <HAL_TIM_ConfigClockSource+0x1c>
 80110fc:	2302      	movs	r3, #2
 80110fe:	e0dc      	b.n	80112ba <HAL_TIM_ConfigClockSource+0x1d6>
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	2201      	movs	r2, #1
 8011104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2202      	movs	r2, #2
 801110c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	689b      	ldr	r3, [r3, #8]
 8011116:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8011118:	68ba      	ldr	r2, [r7, #8]
 801111a:	4b6a      	ldr	r3, [pc, #424]	@ (80112c4 <HAL_TIM_ConfigClockSource+0x1e0>)
 801111c:	4013      	ands	r3, r2
 801111e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8011126:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	68ba      	ldr	r2, [r7, #8]
 801112e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8011130:	683b      	ldr	r3, [r7, #0]
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	4a64      	ldr	r2, [pc, #400]	@ (80112c8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8011136:	4293      	cmp	r3, r2
 8011138:	f000 80a9 	beq.w	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 801113c:	4a62      	ldr	r2, [pc, #392]	@ (80112c8 <HAL_TIM_ConfigClockSource+0x1e4>)
 801113e:	4293      	cmp	r3, r2
 8011140:	f200 80ae 	bhi.w	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011144:	4a61      	ldr	r2, [pc, #388]	@ (80112cc <HAL_TIM_ConfigClockSource+0x1e8>)
 8011146:	4293      	cmp	r3, r2
 8011148:	f000 80a1 	beq.w	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 801114c:	4a5f      	ldr	r2, [pc, #380]	@ (80112cc <HAL_TIM_ConfigClockSource+0x1e8>)
 801114e:	4293      	cmp	r3, r2
 8011150:	f200 80a6 	bhi.w	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011154:	4a5e      	ldr	r2, [pc, #376]	@ (80112d0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8011156:	4293      	cmp	r3, r2
 8011158:	f000 8099 	beq.w	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 801115c:	4a5c      	ldr	r2, [pc, #368]	@ (80112d0 <HAL_TIM_ConfigClockSource+0x1ec>)
 801115e:	4293      	cmp	r3, r2
 8011160:	f200 809e 	bhi.w	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011164:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8011168:	f000 8091 	beq.w	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 801116c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8011170:	f200 8096 	bhi.w	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011174:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011178:	f000 8089 	beq.w	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 801117c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011180:	f200 808e 	bhi.w	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011184:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011188:	d03e      	beq.n	8011208 <HAL_TIM_ConfigClockSource+0x124>
 801118a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801118e:	f200 8087 	bhi.w	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011196:	f000 8086 	beq.w	80112a6 <HAL_TIM_ConfigClockSource+0x1c2>
 801119a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801119e:	d87f      	bhi.n	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80111a0:	2b70      	cmp	r3, #112	@ 0x70
 80111a2:	d01a      	beq.n	80111da <HAL_TIM_ConfigClockSource+0xf6>
 80111a4:	2b70      	cmp	r3, #112	@ 0x70
 80111a6:	d87b      	bhi.n	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80111a8:	2b60      	cmp	r3, #96	@ 0x60
 80111aa:	d050      	beq.n	801124e <HAL_TIM_ConfigClockSource+0x16a>
 80111ac:	2b60      	cmp	r3, #96	@ 0x60
 80111ae:	d877      	bhi.n	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80111b0:	2b50      	cmp	r3, #80	@ 0x50
 80111b2:	d03c      	beq.n	801122e <HAL_TIM_ConfigClockSource+0x14a>
 80111b4:	2b50      	cmp	r3, #80	@ 0x50
 80111b6:	d873      	bhi.n	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80111b8:	2b40      	cmp	r3, #64	@ 0x40
 80111ba:	d058      	beq.n	801126e <HAL_TIM_ConfigClockSource+0x18a>
 80111bc:	2b40      	cmp	r3, #64	@ 0x40
 80111be:	d86f      	bhi.n	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80111c0:	2b30      	cmp	r3, #48	@ 0x30
 80111c2:	d064      	beq.n	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 80111c4:	2b30      	cmp	r3, #48	@ 0x30
 80111c6:	d86b      	bhi.n	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80111c8:	2b20      	cmp	r3, #32
 80111ca:	d060      	beq.n	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 80111cc:	2b20      	cmp	r3, #32
 80111ce:	d867      	bhi.n	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d05c      	beq.n	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 80111d4:	2b10      	cmp	r3, #16
 80111d6:	d05a      	beq.n	801128e <HAL_TIM_ConfigClockSource+0x1aa>
 80111d8:	e062      	b.n	80112a0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80111de:	683b      	ldr	r3, [r7, #0]
 80111e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80111e2:	683b      	ldr	r3, [r7, #0]
 80111e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80111e6:	683b      	ldr	r3, [r7, #0]
 80111e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80111ea:	f000 fc67 	bl	8011abc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	689b      	ldr	r3, [r3, #8]
 80111f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80111f6:	68bb      	ldr	r3, [r7, #8]
 80111f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80111fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	68ba      	ldr	r2, [r7, #8]
 8011204:	609a      	str	r2, [r3, #8]
      break;
 8011206:	e04f      	b.n	80112a8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801120c:	683b      	ldr	r3, [r7, #0]
 801120e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8011210:	683b      	ldr	r3, [r7, #0]
 8011212:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011214:	683b      	ldr	r3, [r7, #0]
 8011216:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8011218:	f000 fc50 	bl	8011abc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	689a      	ldr	r2, [r3, #8]
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801122a:	609a      	str	r2, [r3, #8]
      break;
 801122c:	e03c      	b.n	80112a8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011232:	683b      	ldr	r3, [r7, #0]
 8011234:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011236:	683b      	ldr	r3, [r7, #0]
 8011238:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801123a:	461a      	mov	r2, r3
 801123c:	f000 fbc0 	bl	80119c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	2150      	movs	r1, #80	@ 0x50
 8011246:	4618      	mov	r0, r3
 8011248:	f000 fc1a 	bl	8011a80 <TIM_ITRx_SetConfig>
      break;
 801124c:	e02c      	b.n	80112a8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011252:	683b      	ldr	r3, [r7, #0]
 8011254:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011256:	683b      	ldr	r3, [r7, #0]
 8011258:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801125a:	461a      	mov	r2, r3
 801125c:	f000 fbdf 	bl	8011a1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	2160      	movs	r1, #96	@ 0x60
 8011266:	4618      	mov	r0, r3
 8011268:	f000 fc0a 	bl	8011a80 <TIM_ITRx_SetConfig>
      break;
 801126c:	e01c      	b.n	80112a8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011272:	683b      	ldr	r3, [r7, #0]
 8011274:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011276:	683b      	ldr	r3, [r7, #0]
 8011278:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801127a:	461a      	mov	r2, r3
 801127c:	f000 fba0 	bl	80119c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	681b      	ldr	r3, [r3, #0]
 8011284:	2140      	movs	r1, #64	@ 0x40
 8011286:	4618      	mov	r0, r3
 8011288:	f000 fbfa 	bl	8011a80 <TIM_ITRx_SetConfig>
      break;
 801128c:	e00c      	b.n	80112a8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	681a      	ldr	r2, [r3, #0]
 8011292:	683b      	ldr	r3, [r7, #0]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	4619      	mov	r1, r3
 8011298:	4610      	mov	r0, r2
 801129a:	f000 fbf1 	bl	8011a80 <TIM_ITRx_SetConfig>
      break;
 801129e:	e003      	b.n	80112a8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80112a0:	2301      	movs	r3, #1
 80112a2:	73fb      	strb	r3, [r7, #15]
      break;
 80112a4:	e000      	b.n	80112a8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80112a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	2201      	movs	r2, #1
 80112ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	2200      	movs	r2, #0
 80112b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80112b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80112ba:	4618      	mov	r0, r3
 80112bc:	3710      	adds	r7, #16
 80112be:	46bd      	mov	sp, r7
 80112c0:	bd80      	pop	{r7, pc}
 80112c2:	bf00      	nop
 80112c4:	ffceff88 	.word	0xffceff88
 80112c8:	00100040 	.word	0x00100040
 80112cc:	00100030 	.word	0x00100030
 80112d0:	00100020 	.word	0x00100020

080112d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80112d4:	b480      	push	{r7}
 80112d6:	b085      	sub	sp, #20
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
 80112dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	4a43      	ldr	r2, [pc, #268]	@ (80113f4 <TIM_Base_SetConfig+0x120>)
 80112e8:	4293      	cmp	r3, r2
 80112ea:	d013      	beq.n	8011314 <TIM_Base_SetConfig+0x40>
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80112f2:	d00f      	beq.n	8011314 <TIM_Base_SetConfig+0x40>
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	4a40      	ldr	r2, [pc, #256]	@ (80113f8 <TIM_Base_SetConfig+0x124>)
 80112f8:	4293      	cmp	r3, r2
 80112fa:	d00b      	beq.n	8011314 <TIM_Base_SetConfig+0x40>
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	4a3f      	ldr	r2, [pc, #252]	@ (80113fc <TIM_Base_SetConfig+0x128>)
 8011300:	4293      	cmp	r3, r2
 8011302:	d007      	beq.n	8011314 <TIM_Base_SetConfig+0x40>
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	4a3e      	ldr	r2, [pc, #248]	@ (8011400 <TIM_Base_SetConfig+0x12c>)
 8011308:	4293      	cmp	r3, r2
 801130a:	d003      	beq.n	8011314 <TIM_Base_SetConfig+0x40>
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	4a3d      	ldr	r2, [pc, #244]	@ (8011404 <TIM_Base_SetConfig+0x130>)
 8011310:	4293      	cmp	r3, r2
 8011312:	d108      	bne.n	8011326 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801131a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801131c:	683b      	ldr	r3, [r7, #0]
 801131e:	685b      	ldr	r3, [r3, #4]
 8011320:	68fa      	ldr	r2, [r7, #12]
 8011322:	4313      	orrs	r3, r2
 8011324:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	4a32      	ldr	r2, [pc, #200]	@ (80113f4 <TIM_Base_SetConfig+0x120>)
 801132a:	4293      	cmp	r3, r2
 801132c:	d01f      	beq.n	801136e <TIM_Base_SetConfig+0x9a>
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011334:	d01b      	beq.n	801136e <TIM_Base_SetConfig+0x9a>
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	4a2f      	ldr	r2, [pc, #188]	@ (80113f8 <TIM_Base_SetConfig+0x124>)
 801133a:	4293      	cmp	r3, r2
 801133c:	d017      	beq.n	801136e <TIM_Base_SetConfig+0x9a>
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	4a2e      	ldr	r2, [pc, #184]	@ (80113fc <TIM_Base_SetConfig+0x128>)
 8011342:	4293      	cmp	r3, r2
 8011344:	d013      	beq.n	801136e <TIM_Base_SetConfig+0x9a>
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	4a2d      	ldr	r2, [pc, #180]	@ (8011400 <TIM_Base_SetConfig+0x12c>)
 801134a:	4293      	cmp	r3, r2
 801134c:	d00f      	beq.n	801136e <TIM_Base_SetConfig+0x9a>
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	4a2c      	ldr	r2, [pc, #176]	@ (8011404 <TIM_Base_SetConfig+0x130>)
 8011352:	4293      	cmp	r3, r2
 8011354:	d00b      	beq.n	801136e <TIM_Base_SetConfig+0x9a>
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	4a2b      	ldr	r2, [pc, #172]	@ (8011408 <TIM_Base_SetConfig+0x134>)
 801135a:	4293      	cmp	r3, r2
 801135c:	d007      	beq.n	801136e <TIM_Base_SetConfig+0x9a>
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	4a2a      	ldr	r2, [pc, #168]	@ (801140c <TIM_Base_SetConfig+0x138>)
 8011362:	4293      	cmp	r3, r2
 8011364:	d003      	beq.n	801136e <TIM_Base_SetConfig+0x9a>
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	4a29      	ldr	r2, [pc, #164]	@ (8011410 <TIM_Base_SetConfig+0x13c>)
 801136a:	4293      	cmp	r3, r2
 801136c:	d108      	bne.n	8011380 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011374:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011376:	683b      	ldr	r3, [r7, #0]
 8011378:	68db      	ldr	r3, [r3, #12]
 801137a:	68fa      	ldr	r2, [r7, #12]
 801137c:	4313      	orrs	r3, r2
 801137e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8011386:	683b      	ldr	r3, [r7, #0]
 8011388:	695b      	ldr	r3, [r3, #20]
 801138a:	4313      	orrs	r3, r2
 801138c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801138e:	683b      	ldr	r3, [r7, #0]
 8011390:	689a      	ldr	r2, [r3, #8]
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8011396:	683b      	ldr	r3, [r7, #0]
 8011398:	681a      	ldr	r2, [r3, #0]
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	4a14      	ldr	r2, [pc, #80]	@ (80113f4 <TIM_Base_SetConfig+0x120>)
 80113a2:	4293      	cmp	r3, r2
 80113a4:	d00f      	beq.n	80113c6 <TIM_Base_SetConfig+0xf2>
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	4a16      	ldr	r2, [pc, #88]	@ (8011404 <TIM_Base_SetConfig+0x130>)
 80113aa:	4293      	cmp	r3, r2
 80113ac:	d00b      	beq.n	80113c6 <TIM_Base_SetConfig+0xf2>
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	4a15      	ldr	r2, [pc, #84]	@ (8011408 <TIM_Base_SetConfig+0x134>)
 80113b2:	4293      	cmp	r3, r2
 80113b4:	d007      	beq.n	80113c6 <TIM_Base_SetConfig+0xf2>
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	4a14      	ldr	r2, [pc, #80]	@ (801140c <TIM_Base_SetConfig+0x138>)
 80113ba:	4293      	cmp	r3, r2
 80113bc:	d003      	beq.n	80113c6 <TIM_Base_SetConfig+0xf2>
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	4a13      	ldr	r2, [pc, #76]	@ (8011410 <TIM_Base_SetConfig+0x13c>)
 80113c2:	4293      	cmp	r3, r2
 80113c4:	d103      	bne.n	80113ce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80113c6:	683b      	ldr	r3, [r7, #0]
 80113c8:	691a      	ldr	r2, [r3, #16]
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	f043 0204 	orr.w	r2, r3, #4
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	2201      	movs	r2, #1
 80113de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	68fa      	ldr	r2, [r7, #12]
 80113e4:	601a      	str	r2, [r3, #0]
}
 80113e6:	bf00      	nop
 80113e8:	3714      	adds	r7, #20
 80113ea:	46bd      	mov	sp, r7
 80113ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113f0:	4770      	bx	lr
 80113f2:	bf00      	nop
 80113f4:	40010000 	.word	0x40010000
 80113f8:	40000400 	.word	0x40000400
 80113fc:	40000800 	.word	0x40000800
 8011400:	40000c00 	.word	0x40000c00
 8011404:	40010400 	.word	0x40010400
 8011408:	40014000 	.word	0x40014000
 801140c:	40014400 	.word	0x40014400
 8011410:	40014800 	.word	0x40014800

08011414 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011414:	b480      	push	{r7}
 8011416:	b087      	sub	sp, #28
 8011418:	af00      	add	r7, sp, #0
 801141a:	6078      	str	r0, [r7, #4]
 801141c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	6a1b      	ldr	r3, [r3, #32]
 8011422:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	6a1b      	ldr	r3, [r3, #32]
 8011428:	f023 0201 	bic.w	r2, r3, #1
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	685b      	ldr	r3, [r3, #4]
 8011434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	699b      	ldr	r3, [r3, #24]
 801143a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801143c:	68fa      	ldr	r2, [r7, #12]
 801143e:	4b37      	ldr	r3, [pc, #220]	@ (801151c <TIM_OC1_SetConfig+0x108>)
 8011440:	4013      	ands	r3, r2
 8011442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	f023 0303 	bic.w	r3, r3, #3
 801144a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	68fa      	ldr	r2, [r7, #12]
 8011452:	4313      	orrs	r3, r2
 8011454:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8011456:	697b      	ldr	r3, [r7, #20]
 8011458:	f023 0302 	bic.w	r3, r3, #2
 801145c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801145e:	683b      	ldr	r3, [r7, #0]
 8011460:	689b      	ldr	r3, [r3, #8]
 8011462:	697a      	ldr	r2, [r7, #20]
 8011464:	4313      	orrs	r3, r2
 8011466:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	4a2d      	ldr	r2, [pc, #180]	@ (8011520 <TIM_OC1_SetConfig+0x10c>)
 801146c:	4293      	cmp	r3, r2
 801146e:	d00f      	beq.n	8011490 <TIM_OC1_SetConfig+0x7c>
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	4a2c      	ldr	r2, [pc, #176]	@ (8011524 <TIM_OC1_SetConfig+0x110>)
 8011474:	4293      	cmp	r3, r2
 8011476:	d00b      	beq.n	8011490 <TIM_OC1_SetConfig+0x7c>
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	4a2b      	ldr	r2, [pc, #172]	@ (8011528 <TIM_OC1_SetConfig+0x114>)
 801147c:	4293      	cmp	r3, r2
 801147e:	d007      	beq.n	8011490 <TIM_OC1_SetConfig+0x7c>
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	4a2a      	ldr	r2, [pc, #168]	@ (801152c <TIM_OC1_SetConfig+0x118>)
 8011484:	4293      	cmp	r3, r2
 8011486:	d003      	beq.n	8011490 <TIM_OC1_SetConfig+0x7c>
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	4a29      	ldr	r2, [pc, #164]	@ (8011530 <TIM_OC1_SetConfig+0x11c>)
 801148c:	4293      	cmp	r3, r2
 801148e:	d10c      	bne.n	80114aa <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8011490:	697b      	ldr	r3, [r7, #20]
 8011492:	f023 0308 	bic.w	r3, r3, #8
 8011496:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8011498:	683b      	ldr	r3, [r7, #0]
 801149a:	68db      	ldr	r3, [r3, #12]
 801149c:	697a      	ldr	r2, [r7, #20]
 801149e:	4313      	orrs	r3, r2
 80114a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80114a2:	697b      	ldr	r3, [r7, #20]
 80114a4:	f023 0304 	bic.w	r3, r3, #4
 80114a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	4a1c      	ldr	r2, [pc, #112]	@ (8011520 <TIM_OC1_SetConfig+0x10c>)
 80114ae:	4293      	cmp	r3, r2
 80114b0:	d00f      	beq.n	80114d2 <TIM_OC1_SetConfig+0xbe>
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	4a1b      	ldr	r2, [pc, #108]	@ (8011524 <TIM_OC1_SetConfig+0x110>)
 80114b6:	4293      	cmp	r3, r2
 80114b8:	d00b      	beq.n	80114d2 <TIM_OC1_SetConfig+0xbe>
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	4a1a      	ldr	r2, [pc, #104]	@ (8011528 <TIM_OC1_SetConfig+0x114>)
 80114be:	4293      	cmp	r3, r2
 80114c0:	d007      	beq.n	80114d2 <TIM_OC1_SetConfig+0xbe>
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	4a19      	ldr	r2, [pc, #100]	@ (801152c <TIM_OC1_SetConfig+0x118>)
 80114c6:	4293      	cmp	r3, r2
 80114c8:	d003      	beq.n	80114d2 <TIM_OC1_SetConfig+0xbe>
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	4a18      	ldr	r2, [pc, #96]	@ (8011530 <TIM_OC1_SetConfig+0x11c>)
 80114ce:	4293      	cmp	r3, r2
 80114d0:	d111      	bne.n	80114f6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80114d2:	693b      	ldr	r3, [r7, #16]
 80114d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80114d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80114da:	693b      	ldr	r3, [r7, #16]
 80114dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80114e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80114e2:	683b      	ldr	r3, [r7, #0]
 80114e4:	695b      	ldr	r3, [r3, #20]
 80114e6:	693a      	ldr	r2, [r7, #16]
 80114e8:	4313      	orrs	r3, r2
 80114ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80114ec:	683b      	ldr	r3, [r7, #0]
 80114ee:	699b      	ldr	r3, [r3, #24]
 80114f0:	693a      	ldr	r2, [r7, #16]
 80114f2:	4313      	orrs	r3, r2
 80114f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	693a      	ldr	r2, [r7, #16]
 80114fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	68fa      	ldr	r2, [r7, #12]
 8011500:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8011502:	683b      	ldr	r3, [r7, #0]
 8011504:	685a      	ldr	r2, [r3, #4]
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	697a      	ldr	r2, [r7, #20]
 801150e:	621a      	str	r2, [r3, #32]
}
 8011510:	bf00      	nop
 8011512:	371c      	adds	r7, #28
 8011514:	46bd      	mov	sp, r7
 8011516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151a:	4770      	bx	lr
 801151c:	fffeff8f 	.word	0xfffeff8f
 8011520:	40010000 	.word	0x40010000
 8011524:	40010400 	.word	0x40010400
 8011528:	40014000 	.word	0x40014000
 801152c:	40014400 	.word	0x40014400
 8011530:	40014800 	.word	0x40014800

08011534 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011534:	b480      	push	{r7}
 8011536:	b087      	sub	sp, #28
 8011538:	af00      	add	r7, sp, #0
 801153a:	6078      	str	r0, [r7, #4]
 801153c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	6a1b      	ldr	r3, [r3, #32]
 8011542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	6a1b      	ldr	r3, [r3, #32]
 8011548:	f023 0210 	bic.w	r2, r3, #16
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	685b      	ldr	r3, [r3, #4]
 8011554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	699b      	ldr	r3, [r3, #24]
 801155a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801155c:	68fa      	ldr	r2, [r7, #12]
 801155e:	4b34      	ldr	r3, [pc, #208]	@ (8011630 <TIM_OC2_SetConfig+0xfc>)
 8011560:	4013      	ands	r3, r2
 8011562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801156a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801156c:	683b      	ldr	r3, [r7, #0]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	021b      	lsls	r3, r3, #8
 8011572:	68fa      	ldr	r2, [r7, #12]
 8011574:	4313      	orrs	r3, r2
 8011576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8011578:	697b      	ldr	r3, [r7, #20]
 801157a:	f023 0320 	bic.w	r3, r3, #32
 801157e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8011580:	683b      	ldr	r3, [r7, #0]
 8011582:	689b      	ldr	r3, [r3, #8]
 8011584:	011b      	lsls	r3, r3, #4
 8011586:	697a      	ldr	r2, [r7, #20]
 8011588:	4313      	orrs	r3, r2
 801158a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	4a29      	ldr	r2, [pc, #164]	@ (8011634 <TIM_OC2_SetConfig+0x100>)
 8011590:	4293      	cmp	r3, r2
 8011592:	d003      	beq.n	801159c <TIM_OC2_SetConfig+0x68>
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	4a28      	ldr	r2, [pc, #160]	@ (8011638 <TIM_OC2_SetConfig+0x104>)
 8011598:	4293      	cmp	r3, r2
 801159a:	d10d      	bne.n	80115b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 801159c:	697b      	ldr	r3, [r7, #20]
 801159e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80115a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80115a4:	683b      	ldr	r3, [r7, #0]
 80115a6:	68db      	ldr	r3, [r3, #12]
 80115a8:	011b      	lsls	r3, r3, #4
 80115aa:	697a      	ldr	r2, [r7, #20]
 80115ac:	4313      	orrs	r3, r2
 80115ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80115b0:	697b      	ldr	r3, [r7, #20]
 80115b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	4a1e      	ldr	r2, [pc, #120]	@ (8011634 <TIM_OC2_SetConfig+0x100>)
 80115bc:	4293      	cmp	r3, r2
 80115be:	d00f      	beq.n	80115e0 <TIM_OC2_SetConfig+0xac>
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	4a1d      	ldr	r2, [pc, #116]	@ (8011638 <TIM_OC2_SetConfig+0x104>)
 80115c4:	4293      	cmp	r3, r2
 80115c6:	d00b      	beq.n	80115e0 <TIM_OC2_SetConfig+0xac>
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	4a1c      	ldr	r2, [pc, #112]	@ (801163c <TIM_OC2_SetConfig+0x108>)
 80115cc:	4293      	cmp	r3, r2
 80115ce:	d007      	beq.n	80115e0 <TIM_OC2_SetConfig+0xac>
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	4a1b      	ldr	r2, [pc, #108]	@ (8011640 <TIM_OC2_SetConfig+0x10c>)
 80115d4:	4293      	cmp	r3, r2
 80115d6:	d003      	beq.n	80115e0 <TIM_OC2_SetConfig+0xac>
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	4a1a      	ldr	r2, [pc, #104]	@ (8011644 <TIM_OC2_SetConfig+0x110>)
 80115dc:	4293      	cmp	r3, r2
 80115de:	d113      	bne.n	8011608 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80115e0:	693b      	ldr	r3, [r7, #16]
 80115e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80115e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80115e8:	693b      	ldr	r3, [r7, #16]
 80115ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80115ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80115f0:	683b      	ldr	r3, [r7, #0]
 80115f2:	695b      	ldr	r3, [r3, #20]
 80115f4:	009b      	lsls	r3, r3, #2
 80115f6:	693a      	ldr	r2, [r7, #16]
 80115f8:	4313      	orrs	r3, r2
 80115fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80115fc:	683b      	ldr	r3, [r7, #0]
 80115fe:	699b      	ldr	r3, [r3, #24]
 8011600:	009b      	lsls	r3, r3, #2
 8011602:	693a      	ldr	r2, [r7, #16]
 8011604:	4313      	orrs	r3, r2
 8011606:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	693a      	ldr	r2, [r7, #16]
 801160c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	68fa      	ldr	r2, [r7, #12]
 8011612:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	685a      	ldr	r2, [r3, #4]
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	697a      	ldr	r2, [r7, #20]
 8011620:	621a      	str	r2, [r3, #32]
}
 8011622:	bf00      	nop
 8011624:	371c      	adds	r7, #28
 8011626:	46bd      	mov	sp, r7
 8011628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801162c:	4770      	bx	lr
 801162e:	bf00      	nop
 8011630:	feff8fff 	.word	0xfeff8fff
 8011634:	40010000 	.word	0x40010000
 8011638:	40010400 	.word	0x40010400
 801163c:	40014000 	.word	0x40014000
 8011640:	40014400 	.word	0x40014400
 8011644:	40014800 	.word	0x40014800

08011648 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011648:	b480      	push	{r7}
 801164a:	b087      	sub	sp, #28
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
 8011650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	6a1b      	ldr	r3, [r3, #32]
 8011656:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	6a1b      	ldr	r3, [r3, #32]
 801165c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	685b      	ldr	r3, [r3, #4]
 8011668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	69db      	ldr	r3, [r3, #28]
 801166e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8011670:	68fa      	ldr	r2, [r7, #12]
 8011672:	4b33      	ldr	r3, [pc, #204]	@ (8011740 <TIM_OC3_SetConfig+0xf8>)
 8011674:	4013      	ands	r3, r2
 8011676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8011678:	68fb      	ldr	r3, [r7, #12]
 801167a:	f023 0303 	bic.w	r3, r3, #3
 801167e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011680:	683b      	ldr	r3, [r7, #0]
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	68fa      	ldr	r2, [r7, #12]
 8011686:	4313      	orrs	r3, r2
 8011688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801168a:	697b      	ldr	r3, [r7, #20]
 801168c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8011690:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8011692:	683b      	ldr	r3, [r7, #0]
 8011694:	689b      	ldr	r3, [r3, #8]
 8011696:	021b      	lsls	r3, r3, #8
 8011698:	697a      	ldr	r2, [r7, #20]
 801169a:	4313      	orrs	r3, r2
 801169c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	4a28      	ldr	r2, [pc, #160]	@ (8011744 <TIM_OC3_SetConfig+0xfc>)
 80116a2:	4293      	cmp	r3, r2
 80116a4:	d003      	beq.n	80116ae <TIM_OC3_SetConfig+0x66>
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	4a27      	ldr	r2, [pc, #156]	@ (8011748 <TIM_OC3_SetConfig+0x100>)
 80116aa:	4293      	cmp	r3, r2
 80116ac:	d10d      	bne.n	80116ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80116ae:	697b      	ldr	r3, [r7, #20]
 80116b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80116b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	68db      	ldr	r3, [r3, #12]
 80116ba:	021b      	lsls	r3, r3, #8
 80116bc:	697a      	ldr	r2, [r7, #20]
 80116be:	4313      	orrs	r3, r2
 80116c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80116c2:	697b      	ldr	r3, [r7, #20]
 80116c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80116c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	4a1d      	ldr	r2, [pc, #116]	@ (8011744 <TIM_OC3_SetConfig+0xfc>)
 80116ce:	4293      	cmp	r3, r2
 80116d0:	d00f      	beq.n	80116f2 <TIM_OC3_SetConfig+0xaa>
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	4a1c      	ldr	r2, [pc, #112]	@ (8011748 <TIM_OC3_SetConfig+0x100>)
 80116d6:	4293      	cmp	r3, r2
 80116d8:	d00b      	beq.n	80116f2 <TIM_OC3_SetConfig+0xaa>
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	4a1b      	ldr	r2, [pc, #108]	@ (801174c <TIM_OC3_SetConfig+0x104>)
 80116de:	4293      	cmp	r3, r2
 80116e0:	d007      	beq.n	80116f2 <TIM_OC3_SetConfig+0xaa>
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	4a1a      	ldr	r2, [pc, #104]	@ (8011750 <TIM_OC3_SetConfig+0x108>)
 80116e6:	4293      	cmp	r3, r2
 80116e8:	d003      	beq.n	80116f2 <TIM_OC3_SetConfig+0xaa>
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	4a19      	ldr	r2, [pc, #100]	@ (8011754 <TIM_OC3_SetConfig+0x10c>)
 80116ee:	4293      	cmp	r3, r2
 80116f0:	d113      	bne.n	801171a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80116f2:	693b      	ldr	r3, [r7, #16]
 80116f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80116f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80116fa:	693b      	ldr	r3, [r7, #16]
 80116fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8011700:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8011702:	683b      	ldr	r3, [r7, #0]
 8011704:	695b      	ldr	r3, [r3, #20]
 8011706:	011b      	lsls	r3, r3, #4
 8011708:	693a      	ldr	r2, [r7, #16]
 801170a:	4313      	orrs	r3, r2
 801170c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801170e:	683b      	ldr	r3, [r7, #0]
 8011710:	699b      	ldr	r3, [r3, #24]
 8011712:	011b      	lsls	r3, r3, #4
 8011714:	693a      	ldr	r2, [r7, #16]
 8011716:	4313      	orrs	r3, r2
 8011718:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	693a      	ldr	r2, [r7, #16]
 801171e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	68fa      	ldr	r2, [r7, #12]
 8011724:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8011726:	683b      	ldr	r3, [r7, #0]
 8011728:	685a      	ldr	r2, [r3, #4]
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	697a      	ldr	r2, [r7, #20]
 8011732:	621a      	str	r2, [r3, #32]
}
 8011734:	bf00      	nop
 8011736:	371c      	adds	r7, #28
 8011738:	46bd      	mov	sp, r7
 801173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801173e:	4770      	bx	lr
 8011740:	fffeff8f 	.word	0xfffeff8f
 8011744:	40010000 	.word	0x40010000
 8011748:	40010400 	.word	0x40010400
 801174c:	40014000 	.word	0x40014000
 8011750:	40014400 	.word	0x40014400
 8011754:	40014800 	.word	0x40014800

08011758 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011758:	b480      	push	{r7}
 801175a:	b087      	sub	sp, #28
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
 8011760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	6a1b      	ldr	r3, [r3, #32]
 8011766:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	6a1b      	ldr	r3, [r3, #32]
 801176c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	685b      	ldr	r3, [r3, #4]
 8011778:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	69db      	ldr	r3, [r3, #28]
 801177e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8011780:	68fa      	ldr	r2, [r7, #12]
 8011782:	4b24      	ldr	r3, [pc, #144]	@ (8011814 <TIM_OC4_SetConfig+0xbc>)
 8011784:	4013      	ands	r3, r2
 8011786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801178e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011790:	683b      	ldr	r3, [r7, #0]
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	021b      	lsls	r3, r3, #8
 8011796:	68fa      	ldr	r2, [r7, #12]
 8011798:	4313      	orrs	r3, r2
 801179a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801179c:	693b      	ldr	r3, [r7, #16]
 801179e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80117a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80117a4:	683b      	ldr	r3, [r7, #0]
 80117a6:	689b      	ldr	r3, [r3, #8]
 80117a8:	031b      	lsls	r3, r3, #12
 80117aa:	693a      	ldr	r2, [r7, #16]
 80117ac:	4313      	orrs	r3, r2
 80117ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	4a19      	ldr	r2, [pc, #100]	@ (8011818 <TIM_OC4_SetConfig+0xc0>)
 80117b4:	4293      	cmp	r3, r2
 80117b6:	d00f      	beq.n	80117d8 <TIM_OC4_SetConfig+0x80>
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	4a18      	ldr	r2, [pc, #96]	@ (801181c <TIM_OC4_SetConfig+0xc4>)
 80117bc:	4293      	cmp	r3, r2
 80117be:	d00b      	beq.n	80117d8 <TIM_OC4_SetConfig+0x80>
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	4a17      	ldr	r2, [pc, #92]	@ (8011820 <TIM_OC4_SetConfig+0xc8>)
 80117c4:	4293      	cmp	r3, r2
 80117c6:	d007      	beq.n	80117d8 <TIM_OC4_SetConfig+0x80>
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	4a16      	ldr	r2, [pc, #88]	@ (8011824 <TIM_OC4_SetConfig+0xcc>)
 80117cc:	4293      	cmp	r3, r2
 80117ce:	d003      	beq.n	80117d8 <TIM_OC4_SetConfig+0x80>
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	4a15      	ldr	r2, [pc, #84]	@ (8011828 <TIM_OC4_SetConfig+0xd0>)
 80117d4:	4293      	cmp	r3, r2
 80117d6:	d109      	bne.n	80117ec <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80117d8:	697b      	ldr	r3, [r7, #20]
 80117da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80117de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80117e0:	683b      	ldr	r3, [r7, #0]
 80117e2:	695b      	ldr	r3, [r3, #20]
 80117e4:	019b      	lsls	r3, r3, #6
 80117e6:	697a      	ldr	r2, [r7, #20]
 80117e8:	4313      	orrs	r3, r2
 80117ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	697a      	ldr	r2, [r7, #20]
 80117f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	68fa      	ldr	r2, [r7, #12]
 80117f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	685a      	ldr	r2, [r3, #4]
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	693a      	ldr	r2, [r7, #16]
 8011804:	621a      	str	r2, [r3, #32]
}
 8011806:	bf00      	nop
 8011808:	371c      	adds	r7, #28
 801180a:	46bd      	mov	sp, r7
 801180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011810:	4770      	bx	lr
 8011812:	bf00      	nop
 8011814:	feff8fff 	.word	0xfeff8fff
 8011818:	40010000 	.word	0x40010000
 801181c:	40010400 	.word	0x40010400
 8011820:	40014000 	.word	0x40014000
 8011824:	40014400 	.word	0x40014400
 8011828:	40014800 	.word	0x40014800

0801182c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801182c:	b480      	push	{r7}
 801182e:	b087      	sub	sp, #28
 8011830:	af00      	add	r7, sp, #0
 8011832:	6078      	str	r0, [r7, #4]
 8011834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	6a1b      	ldr	r3, [r3, #32]
 801183a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	6a1b      	ldr	r3, [r3, #32]
 8011840:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	685b      	ldr	r3, [r3, #4]
 801184c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8011854:	68fa      	ldr	r2, [r7, #12]
 8011856:	4b21      	ldr	r3, [pc, #132]	@ (80118dc <TIM_OC5_SetConfig+0xb0>)
 8011858:	4013      	ands	r3, r2
 801185a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801185c:	683b      	ldr	r3, [r7, #0]
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	68fa      	ldr	r2, [r7, #12]
 8011862:	4313      	orrs	r3, r2
 8011864:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8011866:	693b      	ldr	r3, [r7, #16]
 8011868:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 801186c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	689b      	ldr	r3, [r3, #8]
 8011872:	041b      	lsls	r3, r3, #16
 8011874:	693a      	ldr	r2, [r7, #16]
 8011876:	4313      	orrs	r3, r2
 8011878:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	4a18      	ldr	r2, [pc, #96]	@ (80118e0 <TIM_OC5_SetConfig+0xb4>)
 801187e:	4293      	cmp	r3, r2
 8011880:	d00f      	beq.n	80118a2 <TIM_OC5_SetConfig+0x76>
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	4a17      	ldr	r2, [pc, #92]	@ (80118e4 <TIM_OC5_SetConfig+0xb8>)
 8011886:	4293      	cmp	r3, r2
 8011888:	d00b      	beq.n	80118a2 <TIM_OC5_SetConfig+0x76>
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	4a16      	ldr	r2, [pc, #88]	@ (80118e8 <TIM_OC5_SetConfig+0xbc>)
 801188e:	4293      	cmp	r3, r2
 8011890:	d007      	beq.n	80118a2 <TIM_OC5_SetConfig+0x76>
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	4a15      	ldr	r2, [pc, #84]	@ (80118ec <TIM_OC5_SetConfig+0xc0>)
 8011896:	4293      	cmp	r3, r2
 8011898:	d003      	beq.n	80118a2 <TIM_OC5_SetConfig+0x76>
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	4a14      	ldr	r2, [pc, #80]	@ (80118f0 <TIM_OC5_SetConfig+0xc4>)
 801189e:	4293      	cmp	r3, r2
 80118a0:	d109      	bne.n	80118b6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80118a2:	697b      	ldr	r3, [r7, #20]
 80118a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80118a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	695b      	ldr	r3, [r3, #20]
 80118ae:	021b      	lsls	r3, r3, #8
 80118b0:	697a      	ldr	r2, [r7, #20]
 80118b2:	4313      	orrs	r3, r2
 80118b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	697a      	ldr	r2, [r7, #20]
 80118ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	68fa      	ldr	r2, [r7, #12]
 80118c0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80118c2:	683b      	ldr	r3, [r7, #0]
 80118c4:	685a      	ldr	r2, [r3, #4]
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	693a      	ldr	r2, [r7, #16]
 80118ce:	621a      	str	r2, [r3, #32]
}
 80118d0:	bf00      	nop
 80118d2:	371c      	adds	r7, #28
 80118d4:	46bd      	mov	sp, r7
 80118d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118da:	4770      	bx	lr
 80118dc:	fffeff8f 	.word	0xfffeff8f
 80118e0:	40010000 	.word	0x40010000
 80118e4:	40010400 	.word	0x40010400
 80118e8:	40014000 	.word	0x40014000
 80118ec:	40014400 	.word	0x40014400
 80118f0:	40014800 	.word	0x40014800

080118f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80118f4:	b480      	push	{r7}
 80118f6:	b087      	sub	sp, #28
 80118f8:	af00      	add	r7, sp, #0
 80118fa:	6078      	str	r0, [r7, #4]
 80118fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	6a1b      	ldr	r3, [r3, #32]
 8011902:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	6a1b      	ldr	r3, [r3, #32]
 8011908:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	685b      	ldr	r3, [r3, #4]
 8011914:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801191a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801191c:	68fa      	ldr	r2, [r7, #12]
 801191e:	4b22      	ldr	r3, [pc, #136]	@ (80119a8 <TIM_OC6_SetConfig+0xb4>)
 8011920:	4013      	ands	r3, r2
 8011922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011924:	683b      	ldr	r3, [r7, #0]
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	021b      	lsls	r3, r3, #8
 801192a:	68fa      	ldr	r2, [r7, #12]
 801192c:	4313      	orrs	r3, r2
 801192e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8011930:	693b      	ldr	r3, [r7, #16]
 8011932:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011936:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8011938:	683b      	ldr	r3, [r7, #0]
 801193a:	689b      	ldr	r3, [r3, #8]
 801193c:	051b      	lsls	r3, r3, #20
 801193e:	693a      	ldr	r2, [r7, #16]
 8011940:	4313      	orrs	r3, r2
 8011942:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	4a19      	ldr	r2, [pc, #100]	@ (80119ac <TIM_OC6_SetConfig+0xb8>)
 8011948:	4293      	cmp	r3, r2
 801194a:	d00f      	beq.n	801196c <TIM_OC6_SetConfig+0x78>
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	4a18      	ldr	r2, [pc, #96]	@ (80119b0 <TIM_OC6_SetConfig+0xbc>)
 8011950:	4293      	cmp	r3, r2
 8011952:	d00b      	beq.n	801196c <TIM_OC6_SetConfig+0x78>
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	4a17      	ldr	r2, [pc, #92]	@ (80119b4 <TIM_OC6_SetConfig+0xc0>)
 8011958:	4293      	cmp	r3, r2
 801195a:	d007      	beq.n	801196c <TIM_OC6_SetConfig+0x78>
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	4a16      	ldr	r2, [pc, #88]	@ (80119b8 <TIM_OC6_SetConfig+0xc4>)
 8011960:	4293      	cmp	r3, r2
 8011962:	d003      	beq.n	801196c <TIM_OC6_SetConfig+0x78>
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	4a15      	ldr	r2, [pc, #84]	@ (80119bc <TIM_OC6_SetConfig+0xc8>)
 8011968:	4293      	cmp	r3, r2
 801196a:	d109      	bne.n	8011980 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 801196c:	697b      	ldr	r3, [r7, #20]
 801196e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8011972:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8011974:	683b      	ldr	r3, [r7, #0]
 8011976:	695b      	ldr	r3, [r3, #20]
 8011978:	029b      	lsls	r3, r3, #10
 801197a:	697a      	ldr	r2, [r7, #20]
 801197c:	4313      	orrs	r3, r2
 801197e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	697a      	ldr	r2, [r7, #20]
 8011984:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	68fa      	ldr	r2, [r7, #12]
 801198a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 801198c:	683b      	ldr	r3, [r7, #0]
 801198e:	685a      	ldr	r2, [r3, #4]
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	693a      	ldr	r2, [r7, #16]
 8011998:	621a      	str	r2, [r3, #32]
}
 801199a:	bf00      	nop
 801199c:	371c      	adds	r7, #28
 801199e:	46bd      	mov	sp, r7
 80119a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a4:	4770      	bx	lr
 80119a6:	bf00      	nop
 80119a8:	feff8fff 	.word	0xfeff8fff
 80119ac:	40010000 	.word	0x40010000
 80119b0:	40010400 	.word	0x40010400
 80119b4:	40014000 	.word	0x40014000
 80119b8:	40014400 	.word	0x40014400
 80119bc:	40014800 	.word	0x40014800

080119c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80119c0:	b480      	push	{r7}
 80119c2:	b087      	sub	sp, #28
 80119c4:	af00      	add	r7, sp, #0
 80119c6:	60f8      	str	r0, [r7, #12]
 80119c8:	60b9      	str	r1, [r7, #8]
 80119ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	6a1b      	ldr	r3, [r3, #32]
 80119d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	6a1b      	ldr	r3, [r3, #32]
 80119d6:	f023 0201 	bic.w	r2, r3, #1
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	699b      	ldr	r3, [r3, #24]
 80119e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80119e4:	693b      	ldr	r3, [r7, #16]
 80119e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80119ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	011b      	lsls	r3, r3, #4
 80119f0:	693a      	ldr	r2, [r7, #16]
 80119f2:	4313      	orrs	r3, r2
 80119f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80119f6:	697b      	ldr	r3, [r7, #20]
 80119f8:	f023 030a 	bic.w	r3, r3, #10
 80119fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80119fe:	697a      	ldr	r2, [r7, #20]
 8011a00:	68bb      	ldr	r3, [r7, #8]
 8011a02:	4313      	orrs	r3, r2
 8011a04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	693a      	ldr	r2, [r7, #16]
 8011a0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	697a      	ldr	r2, [r7, #20]
 8011a10:	621a      	str	r2, [r3, #32]
}
 8011a12:	bf00      	nop
 8011a14:	371c      	adds	r7, #28
 8011a16:	46bd      	mov	sp, r7
 8011a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a1c:	4770      	bx	lr

08011a1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011a1e:	b480      	push	{r7}
 8011a20:	b087      	sub	sp, #28
 8011a22:	af00      	add	r7, sp, #0
 8011a24:	60f8      	str	r0, [r7, #12]
 8011a26:	60b9      	str	r1, [r7, #8]
 8011a28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	6a1b      	ldr	r3, [r3, #32]
 8011a2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	6a1b      	ldr	r3, [r3, #32]
 8011a34:	f023 0210 	bic.w	r2, r3, #16
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	699b      	ldr	r3, [r3, #24]
 8011a40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011a42:	693b      	ldr	r3, [r7, #16]
 8011a44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8011a48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	031b      	lsls	r3, r3, #12
 8011a4e:	693a      	ldr	r2, [r7, #16]
 8011a50:	4313      	orrs	r3, r2
 8011a52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011a54:	697b      	ldr	r3, [r7, #20]
 8011a56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011a5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011a5c:	68bb      	ldr	r3, [r7, #8]
 8011a5e:	011b      	lsls	r3, r3, #4
 8011a60:	697a      	ldr	r2, [r7, #20]
 8011a62:	4313      	orrs	r3, r2
 8011a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	693a      	ldr	r2, [r7, #16]
 8011a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	697a      	ldr	r2, [r7, #20]
 8011a70:	621a      	str	r2, [r3, #32]
}
 8011a72:	bf00      	nop
 8011a74:	371c      	adds	r7, #28
 8011a76:	46bd      	mov	sp, r7
 8011a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a7c:	4770      	bx	lr
	...

08011a80 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011a80:	b480      	push	{r7}
 8011a82:	b085      	sub	sp, #20
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	6078      	str	r0, [r7, #4]
 8011a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	689b      	ldr	r3, [r3, #8]
 8011a8e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011a90:	68fa      	ldr	r2, [r7, #12]
 8011a92:	4b09      	ldr	r3, [pc, #36]	@ (8011ab8 <TIM_ITRx_SetConfig+0x38>)
 8011a94:	4013      	ands	r3, r2
 8011a96:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011a98:	683a      	ldr	r2, [r7, #0]
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	4313      	orrs	r3, r2
 8011a9e:	f043 0307 	orr.w	r3, r3, #7
 8011aa2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	68fa      	ldr	r2, [r7, #12]
 8011aa8:	609a      	str	r2, [r3, #8]
}
 8011aaa:	bf00      	nop
 8011aac:	3714      	adds	r7, #20
 8011aae:	46bd      	mov	sp, r7
 8011ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ab4:	4770      	bx	lr
 8011ab6:	bf00      	nop
 8011ab8:	ffcfff8f 	.word	0xffcfff8f

08011abc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011abc:	b480      	push	{r7}
 8011abe:	b087      	sub	sp, #28
 8011ac0:	af00      	add	r7, sp, #0
 8011ac2:	60f8      	str	r0, [r7, #12]
 8011ac4:	60b9      	str	r1, [r7, #8]
 8011ac6:	607a      	str	r2, [r7, #4]
 8011ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	689b      	ldr	r3, [r3, #8]
 8011ace:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011ad0:	697b      	ldr	r3, [r7, #20]
 8011ad2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8011ad6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011ad8:	683b      	ldr	r3, [r7, #0]
 8011ada:	021a      	lsls	r2, r3, #8
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	431a      	orrs	r2, r3
 8011ae0:	68bb      	ldr	r3, [r7, #8]
 8011ae2:	4313      	orrs	r3, r2
 8011ae4:	697a      	ldr	r2, [r7, #20]
 8011ae6:	4313      	orrs	r3, r2
 8011ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	697a      	ldr	r2, [r7, #20]
 8011aee:	609a      	str	r2, [r3, #8]
}
 8011af0:	bf00      	nop
 8011af2:	371c      	adds	r7, #28
 8011af4:	46bd      	mov	sp, r7
 8011af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afa:	4770      	bx	lr

08011afc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011afc:	b480      	push	{r7}
 8011afe:	b085      	sub	sp, #20
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	6078      	str	r0, [r7, #4]
 8011b04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011b0c:	2b01      	cmp	r3, #1
 8011b0e:	d101      	bne.n	8011b14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011b10:	2302      	movs	r3, #2
 8011b12:	e06d      	b.n	8011bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	2201      	movs	r2, #1
 8011b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	2202      	movs	r2, #2
 8011b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	685b      	ldr	r3, [r3, #4]
 8011b2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	689b      	ldr	r3, [r3, #8]
 8011b32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	4a30      	ldr	r2, [pc, #192]	@ (8011bfc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011b3a:	4293      	cmp	r3, r2
 8011b3c:	d004      	beq.n	8011b48 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	4a2f      	ldr	r2, [pc, #188]	@ (8011c00 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011b44:	4293      	cmp	r3, r2
 8011b46:	d108      	bne.n	8011b5a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8011b4e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011b50:	683b      	ldr	r3, [r7, #0]
 8011b52:	685b      	ldr	r3, [r3, #4]
 8011b54:	68fa      	ldr	r2, [r7, #12]
 8011b56:	4313      	orrs	r3, r2
 8011b58:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b60:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011b62:	683b      	ldr	r3, [r7, #0]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	68fa      	ldr	r2, [r7, #12]
 8011b68:	4313      	orrs	r3, r2
 8011b6a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	68fa      	ldr	r2, [r7, #12]
 8011b72:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	4a20      	ldr	r2, [pc, #128]	@ (8011bfc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011b7a:	4293      	cmp	r3, r2
 8011b7c:	d022      	beq.n	8011bc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011b86:	d01d      	beq.n	8011bc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8011c04 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011b8e:	4293      	cmp	r3, r2
 8011b90:	d018      	beq.n	8011bc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	4a1c      	ldr	r2, [pc, #112]	@ (8011c08 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011b98:	4293      	cmp	r3, r2
 8011b9a:	d013      	beq.n	8011bc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	4a1a      	ldr	r2, [pc, #104]	@ (8011c0c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8011ba2:	4293      	cmp	r3, r2
 8011ba4:	d00e      	beq.n	8011bc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	4a15      	ldr	r2, [pc, #84]	@ (8011c00 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011bac:	4293      	cmp	r3, r2
 8011bae:	d009      	beq.n	8011bc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	681b      	ldr	r3, [r3, #0]
 8011bb4:	4a16      	ldr	r2, [pc, #88]	@ (8011c10 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011bb6:	4293      	cmp	r3, r2
 8011bb8:	d004      	beq.n	8011bc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	4a15      	ldr	r2, [pc, #84]	@ (8011c14 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011bc0:	4293      	cmp	r3, r2
 8011bc2:	d10c      	bne.n	8011bde <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011bc4:	68bb      	ldr	r3, [r7, #8]
 8011bc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011bca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011bcc:	683b      	ldr	r3, [r7, #0]
 8011bce:	689b      	ldr	r3, [r3, #8]
 8011bd0:	68ba      	ldr	r2, [r7, #8]
 8011bd2:	4313      	orrs	r3, r2
 8011bd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	68ba      	ldr	r2, [r7, #8]
 8011bdc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	2201      	movs	r2, #1
 8011be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	2200      	movs	r2, #0
 8011bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8011bee:	2300      	movs	r3, #0
}
 8011bf0:	4618      	mov	r0, r3
 8011bf2:	3714      	adds	r7, #20
 8011bf4:	46bd      	mov	sp, r7
 8011bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bfa:	4770      	bx	lr
 8011bfc:	40010000 	.word	0x40010000
 8011c00:	40010400 	.word	0x40010400
 8011c04:	40000400 	.word	0x40000400
 8011c08:	40000800 	.word	0x40000800
 8011c0c:	40000c00 	.word	0x40000c00
 8011c10:	40001800 	.word	0x40001800
 8011c14:	40014000 	.word	0x40014000

08011c18 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8011c18:	b480      	push	{r7}
 8011c1a:	b085      	sub	sp, #20
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	6078      	str	r0, [r7, #4]
 8011c20:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8011c22:	2300      	movs	r3, #0
 8011c24:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011c2c:	2b01      	cmp	r3, #1
 8011c2e:	d101      	bne.n	8011c34 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8011c30:	2302      	movs	r3, #2
 8011c32:	e065      	b.n	8011d00 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	2201      	movs	r2, #1
 8011c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8011c42:	683b      	ldr	r3, [r7, #0]
 8011c44:	68db      	ldr	r3, [r3, #12]
 8011c46:	4313      	orrs	r3, r2
 8011c48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8011c50:	683b      	ldr	r3, [r7, #0]
 8011c52:	689b      	ldr	r3, [r3, #8]
 8011c54:	4313      	orrs	r3, r2
 8011c56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8011c5e:	683b      	ldr	r3, [r7, #0]
 8011c60:	685b      	ldr	r3, [r3, #4]
 8011c62:	4313      	orrs	r3, r2
 8011c64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8011c6c:	683b      	ldr	r3, [r7, #0]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	4313      	orrs	r3, r2
 8011c72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8011c7a:	683b      	ldr	r3, [r7, #0]
 8011c7c:	691b      	ldr	r3, [r3, #16]
 8011c7e:	4313      	orrs	r3, r2
 8011c80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8011c88:	683b      	ldr	r3, [r7, #0]
 8011c8a:	695b      	ldr	r3, [r3, #20]
 8011c8c:	4313      	orrs	r3, r2
 8011c8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8011c96:	683b      	ldr	r3, [r7, #0]
 8011c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c9a:	4313      	orrs	r3, r2
 8011c9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8011ca4:	683b      	ldr	r3, [r7, #0]
 8011ca6:	699b      	ldr	r3, [r3, #24]
 8011ca8:	041b      	lsls	r3, r3, #16
 8011caa:	4313      	orrs	r3, r2
 8011cac:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	4a16      	ldr	r2, [pc, #88]	@ (8011d0c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8011cb4:	4293      	cmp	r3, r2
 8011cb6:	d004      	beq.n	8011cc2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	681b      	ldr	r3, [r3, #0]
 8011cbc:	4a14      	ldr	r2, [pc, #80]	@ (8011d10 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8011cbe:	4293      	cmp	r3, r2
 8011cc0:	d115      	bne.n	8011cee <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8011cc2:	68fb      	ldr	r3, [r7, #12]
 8011cc4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8011cc8:	683b      	ldr	r3, [r7, #0]
 8011cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ccc:	051b      	lsls	r3, r3, #20
 8011cce:	4313      	orrs	r3, r2
 8011cd0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8011cd8:	683b      	ldr	r3, [r7, #0]
 8011cda:	69db      	ldr	r3, [r3, #28]
 8011cdc:	4313      	orrs	r3, r2
 8011cde:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8011ce6:	683b      	ldr	r3, [r7, #0]
 8011ce8:	6a1b      	ldr	r3, [r3, #32]
 8011cea:	4313      	orrs	r3, r2
 8011cec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	68fa      	ldr	r2, [r7, #12]
 8011cf4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	2200      	movs	r2, #0
 8011cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8011cfe:	2300      	movs	r3, #0
}
 8011d00:	4618      	mov	r0, r3
 8011d02:	3714      	adds	r7, #20
 8011d04:	46bd      	mov	sp, r7
 8011d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d0a:	4770      	bx	lr
 8011d0c:	40010000 	.word	0x40010000
 8011d10:	40010400 	.word	0x40010400

08011d14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011d14:	b580      	push	{r7, lr}
 8011d16:	b082      	sub	sp, #8
 8011d18:	af00      	add	r7, sp, #0
 8011d1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d101      	bne.n	8011d26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011d22:	2301      	movs	r3, #1
 8011d24:	e042      	b.n	8011dac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d106      	bne.n	8011d3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	2200      	movs	r2, #0
 8011d34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011d38:	6878      	ldr	r0, [r7, #4]
 8011d3a:	f7f0 fc09 	bl	8002550 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	2224      	movs	r2, #36	@ 0x24
 8011d42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	681a      	ldr	r2, [r3, #0]
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	f022 0201 	bic.w	r2, r2, #1
 8011d54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d002      	beq.n	8011d64 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011d5e:	6878      	ldr	r0, [r7, #4]
 8011d60:	f000 fd90 	bl	8012884 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011d64:	6878      	ldr	r0, [r7, #4]
 8011d66:	f000 f825 	bl	8011db4 <UART_SetConfig>
 8011d6a:	4603      	mov	r3, r0
 8011d6c:	2b01      	cmp	r3, #1
 8011d6e:	d101      	bne.n	8011d74 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011d70:	2301      	movs	r3, #1
 8011d72:	e01b      	b.n	8011dac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	685a      	ldr	r2, [r3, #4]
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011d82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	689a      	ldr	r2, [r3, #8]
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011d92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	681a      	ldr	r2, [r3, #0]
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	f042 0201 	orr.w	r2, r2, #1
 8011da2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011da4:	6878      	ldr	r0, [r7, #4]
 8011da6:	f000 fe0f 	bl	80129c8 <UART_CheckIdleState>
 8011daa:	4603      	mov	r3, r0
}
 8011dac:	4618      	mov	r0, r3
 8011dae:	3708      	adds	r7, #8
 8011db0:	46bd      	mov	sp, r7
 8011db2:	bd80      	pop	{r7, pc}

08011db4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011db4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011db8:	b092      	sub	sp, #72	@ 0x48
 8011dba:	af00      	add	r7, sp, #0
 8011dbc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011dbe:	2300      	movs	r3, #0
 8011dc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011dc4:	697b      	ldr	r3, [r7, #20]
 8011dc6:	689a      	ldr	r2, [r3, #8]
 8011dc8:	697b      	ldr	r3, [r7, #20]
 8011dca:	691b      	ldr	r3, [r3, #16]
 8011dcc:	431a      	orrs	r2, r3
 8011dce:	697b      	ldr	r3, [r7, #20]
 8011dd0:	695b      	ldr	r3, [r3, #20]
 8011dd2:	431a      	orrs	r2, r3
 8011dd4:	697b      	ldr	r3, [r7, #20]
 8011dd6:	69db      	ldr	r3, [r3, #28]
 8011dd8:	4313      	orrs	r3, r2
 8011dda:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011ddc:	697b      	ldr	r3, [r7, #20]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	681a      	ldr	r2, [r3, #0]
 8011de2:	4bbe      	ldr	r3, [pc, #760]	@ (80120dc <UART_SetConfig+0x328>)
 8011de4:	4013      	ands	r3, r2
 8011de6:	697a      	ldr	r2, [r7, #20]
 8011de8:	6812      	ldr	r2, [r2, #0]
 8011dea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011dec:	430b      	orrs	r3, r1
 8011dee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011df0:	697b      	ldr	r3, [r7, #20]
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	685b      	ldr	r3, [r3, #4]
 8011df6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8011dfa:	697b      	ldr	r3, [r7, #20]
 8011dfc:	68da      	ldr	r2, [r3, #12]
 8011dfe:	697b      	ldr	r3, [r7, #20]
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	430a      	orrs	r2, r1
 8011e04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011e06:	697b      	ldr	r3, [r7, #20]
 8011e08:	699b      	ldr	r3, [r3, #24]
 8011e0a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011e0c:	697b      	ldr	r3, [r7, #20]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	4ab3      	ldr	r2, [pc, #716]	@ (80120e0 <UART_SetConfig+0x32c>)
 8011e12:	4293      	cmp	r3, r2
 8011e14:	d004      	beq.n	8011e20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011e16:	697b      	ldr	r3, [r7, #20]
 8011e18:	6a1b      	ldr	r3, [r3, #32]
 8011e1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011e1c:	4313      	orrs	r3, r2
 8011e1e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011e20:	697b      	ldr	r3, [r7, #20]
 8011e22:	681b      	ldr	r3, [r3, #0]
 8011e24:	689a      	ldr	r2, [r3, #8]
 8011e26:	4baf      	ldr	r3, [pc, #700]	@ (80120e4 <UART_SetConfig+0x330>)
 8011e28:	4013      	ands	r3, r2
 8011e2a:	697a      	ldr	r2, [r7, #20]
 8011e2c:	6812      	ldr	r2, [r2, #0]
 8011e2e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011e30:	430b      	orrs	r3, r1
 8011e32:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011e34:	697b      	ldr	r3, [r7, #20]
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e3a:	f023 010f 	bic.w	r1, r3, #15
 8011e3e:	697b      	ldr	r3, [r7, #20]
 8011e40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011e42:	697b      	ldr	r3, [r7, #20]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	430a      	orrs	r2, r1
 8011e48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011e4a:	697b      	ldr	r3, [r7, #20]
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	4aa6      	ldr	r2, [pc, #664]	@ (80120e8 <UART_SetConfig+0x334>)
 8011e50:	4293      	cmp	r3, r2
 8011e52:	d177      	bne.n	8011f44 <UART_SetConfig+0x190>
 8011e54:	4ba5      	ldr	r3, [pc, #660]	@ (80120ec <UART_SetConfig+0x338>)
 8011e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011e5c:	2b28      	cmp	r3, #40	@ 0x28
 8011e5e:	d86d      	bhi.n	8011f3c <UART_SetConfig+0x188>
 8011e60:	a201      	add	r2, pc, #4	@ (adr r2, 8011e68 <UART_SetConfig+0xb4>)
 8011e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e66:	bf00      	nop
 8011e68:	08011f0d 	.word	0x08011f0d
 8011e6c:	08011f3d 	.word	0x08011f3d
 8011e70:	08011f3d 	.word	0x08011f3d
 8011e74:	08011f3d 	.word	0x08011f3d
 8011e78:	08011f3d 	.word	0x08011f3d
 8011e7c:	08011f3d 	.word	0x08011f3d
 8011e80:	08011f3d 	.word	0x08011f3d
 8011e84:	08011f3d 	.word	0x08011f3d
 8011e88:	08011f15 	.word	0x08011f15
 8011e8c:	08011f3d 	.word	0x08011f3d
 8011e90:	08011f3d 	.word	0x08011f3d
 8011e94:	08011f3d 	.word	0x08011f3d
 8011e98:	08011f3d 	.word	0x08011f3d
 8011e9c:	08011f3d 	.word	0x08011f3d
 8011ea0:	08011f3d 	.word	0x08011f3d
 8011ea4:	08011f3d 	.word	0x08011f3d
 8011ea8:	08011f1d 	.word	0x08011f1d
 8011eac:	08011f3d 	.word	0x08011f3d
 8011eb0:	08011f3d 	.word	0x08011f3d
 8011eb4:	08011f3d 	.word	0x08011f3d
 8011eb8:	08011f3d 	.word	0x08011f3d
 8011ebc:	08011f3d 	.word	0x08011f3d
 8011ec0:	08011f3d 	.word	0x08011f3d
 8011ec4:	08011f3d 	.word	0x08011f3d
 8011ec8:	08011f25 	.word	0x08011f25
 8011ecc:	08011f3d 	.word	0x08011f3d
 8011ed0:	08011f3d 	.word	0x08011f3d
 8011ed4:	08011f3d 	.word	0x08011f3d
 8011ed8:	08011f3d 	.word	0x08011f3d
 8011edc:	08011f3d 	.word	0x08011f3d
 8011ee0:	08011f3d 	.word	0x08011f3d
 8011ee4:	08011f3d 	.word	0x08011f3d
 8011ee8:	08011f2d 	.word	0x08011f2d
 8011eec:	08011f3d 	.word	0x08011f3d
 8011ef0:	08011f3d 	.word	0x08011f3d
 8011ef4:	08011f3d 	.word	0x08011f3d
 8011ef8:	08011f3d 	.word	0x08011f3d
 8011efc:	08011f3d 	.word	0x08011f3d
 8011f00:	08011f3d 	.word	0x08011f3d
 8011f04:	08011f3d 	.word	0x08011f3d
 8011f08:	08011f35 	.word	0x08011f35
 8011f0c:	2301      	movs	r3, #1
 8011f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f12:	e222      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f14:	2304      	movs	r3, #4
 8011f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f1a:	e21e      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f1c:	2308      	movs	r3, #8
 8011f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f22:	e21a      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f24:	2310      	movs	r3, #16
 8011f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f2a:	e216      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f2c:	2320      	movs	r3, #32
 8011f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f32:	e212      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f34:	2340      	movs	r3, #64	@ 0x40
 8011f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f3a:	e20e      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f3c:	2380      	movs	r3, #128	@ 0x80
 8011f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f42:	e20a      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f44:	697b      	ldr	r3, [r7, #20]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	4a69      	ldr	r2, [pc, #420]	@ (80120f0 <UART_SetConfig+0x33c>)
 8011f4a:	4293      	cmp	r3, r2
 8011f4c:	d130      	bne.n	8011fb0 <UART_SetConfig+0x1fc>
 8011f4e:	4b67      	ldr	r3, [pc, #412]	@ (80120ec <UART_SetConfig+0x338>)
 8011f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011f52:	f003 0307 	and.w	r3, r3, #7
 8011f56:	2b05      	cmp	r3, #5
 8011f58:	d826      	bhi.n	8011fa8 <UART_SetConfig+0x1f4>
 8011f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8011f60 <UART_SetConfig+0x1ac>)
 8011f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f60:	08011f79 	.word	0x08011f79
 8011f64:	08011f81 	.word	0x08011f81
 8011f68:	08011f89 	.word	0x08011f89
 8011f6c:	08011f91 	.word	0x08011f91
 8011f70:	08011f99 	.word	0x08011f99
 8011f74:	08011fa1 	.word	0x08011fa1
 8011f78:	2300      	movs	r3, #0
 8011f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f7e:	e1ec      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f80:	2304      	movs	r3, #4
 8011f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f86:	e1e8      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f88:	2308      	movs	r3, #8
 8011f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f8e:	e1e4      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f90:	2310      	movs	r3, #16
 8011f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f96:	e1e0      	b.n	801235a <UART_SetConfig+0x5a6>
 8011f98:	2320      	movs	r3, #32
 8011f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f9e:	e1dc      	b.n	801235a <UART_SetConfig+0x5a6>
 8011fa0:	2340      	movs	r3, #64	@ 0x40
 8011fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fa6:	e1d8      	b.n	801235a <UART_SetConfig+0x5a6>
 8011fa8:	2380      	movs	r3, #128	@ 0x80
 8011faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fae:	e1d4      	b.n	801235a <UART_SetConfig+0x5a6>
 8011fb0:	697b      	ldr	r3, [r7, #20]
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	4a4f      	ldr	r2, [pc, #316]	@ (80120f4 <UART_SetConfig+0x340>)
 8011fb6:	4293      	cmp	r3, r2
 8011fb8:	d130      	bne.n	801201c <UART_SetConfig+0x268>
 8011fba:	4b4c      	ldr	r3, [pc, #304]	@ (80120ec <UART_SetConfig+0x338>)
 8011fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011fbe:	f003 0307 	and.w	r3, r3, #7
 8011fc2:	2b05      	cmp	r3, #5
 8011fc4:	d826      	bhi.n	8012014 <UART_SetConfig+0x260>
 8011fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8011fcc <UART_SetConfig+0x218>)
 8011fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fcc:	08011fe5 	.word	0x08011fe5
 8011fd0:	08011fed 	.word	0x08011fed
 8011fd4:	08011ff5 	.word	0x08011ff5
 8011fd8:	08011ffd 	.word	0x08011ffd
 8011fdc:	08012005 	.word	0x08012005
 8011fe0:	0801200d 	.word	0x0801200d
 8011fe4:	2300      	movs	r3, #0
 8011fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fea:	e1b6      	b.n	801235a <UART_SetConfig+0x5a6>
 8011fec:	2304      	movs	r3, #4
 8011fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ff2:	e1b2      	b.n	801235a <UART_SetConfig+0x5a6>
 8011ff4:	2308      	movs	r3, #8
 8011ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ffa:	e1ae      	b.n	801235a <UART_SetConfig+0x5a6>
 8011ffc:	2310      	movs	r3, #16
 8011ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012002:	e1aa      	b.n	801235a <UART_SetConfig+0x5a6>
 8012004:	2320      	movs	r3, #32
 8012006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801200a:	e1a6      	b.n	801235a <UART_SetConfig+0x5a6>
 801200c:	2340      	movs	r3, #64	@ 0x40
 801200e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012012:	e1a2      	b.n	801235a <UART_SetConfig+0x5a6>
 8012014:	2380      	movs	r3, #128	@ 0x80
 8012016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801201a:	e19e      	b.n	801235a <UART_SetConfig+0x5a6>
 801201c:	697b      	ldr	r3, [r7, #20]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	4a35      	ldr	r2, [pc, #212]	@ (80120f8 <UART_SetConfig+0x344>)
 8012022:	4293      	cmp	r3, r2
 8012024:	d130      	bne.n	8012088 <UART_SetConfig+0x2d4>
 8012026:	4b31      	ldr	r3, [pc, #196]	@ (80120ec <UART_SetConfig+0x338>)
 8012028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801202a:	f003 0307 	and.w	r3, r3, #7
 801202e:	2b05      	cmp	r3, #5
 8012030:	d826      	bhi.n	8012080 <UART_SetConfig+0x2cc>
 8012032:	a201      	add	r2, pc, #4	@ (adr r2, 8012038 <UART_SetConfig+0x284>)
 8012034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012038:	08012051 	.word	0x08012051
 801203c:	08012059 	.word	0x08012059
 8012040:	08012061 	.word	0x08012061
 8012044:	08012069 	.word	0x08012069
 8012048:	08012071 	.word	0x08012071
 801204c:	08012079 	.word	0x08012079
 8012050:	2300      	movs	r3, #0
 8012052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012056:	e180      	b.n	801235a <UART_SetConfig+0x5a6>
 8012058:	2304      	movs	r3, #4
 801205a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801205e:	e17c      	b.n	801235a <UART_SetConfig+0x5a6>
 8012060:	2308      	movs	r3, #8
 8012062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012066:	e178      	b.n	801235a <UART_SetConfig+0x5a6>
 8012068:	2310      	movs	r3, #16
 801206a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801206e:	e174      	b.n	801235a <UART_SetConfig+0x5a6>
 8012070:	2320      	movs	r3, #32
 8012072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012076:	e170      	b.n	801235a <UART_SetConfig+0x5a6>
 8012078:	2340      	movs	r3, #64	@ 0x40
 801207a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801207e:	e16c      	b.n	801235a <UART_SetConfig+0x5a6>
 8012080:	2380      	movs	r3, #128	@ 0x80
 8012082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012086:	e168      	b.n	801235a <UART_SetConfig+0x5a6>
 8012088:	697b      	ldr	r3, [r7, #20]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	4a1b      	ldr	r2, [pc, #108]	@ (80120fc <UART_SetConfig+0x348>)
 801208e:	4293      	cmp	r3, r2
 8012090:	d142      	bne.n	8012118 <UART_SetConfig+0x364>
 8012092:	4b16      	ldr	r3, [pc, #88]	@ (80120ec <UART_SetConfig+0x338>)
 8012094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012096:	f003 0307 	and.w	r3, r3, #7
 801209a:	2b05      	cmp	r3, #5
 801209c:	d838      	bhi.n	8012110 <UART_SetConfig+0x35c>
 801209e:	a201      	add	r2, pc, #4	@ (adr r2, 80120a4 <UART_SetConfig+0x2f0>)
 80120a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120a4:	080120bd 	.word	0x080120bd
 80120a8:	080120c5 	.word	0x080120c5
 80120ac:	080120cd 	.word	0x080120cd
 80120b0:	080120d5 	.word	0x080120d5
 80120b4:	08012101 	.word	0x08012101
 80120b8:	08012109 	.word	0x08012109
 80120bc:	2300      	movs	r3, #0
 80120be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120c2:	e14a      	b.n	801235a <UART_SetConfig+0x5a6>
 80120c4:	2304      	movs	r3, #4
 80120c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120ca:	e146      	b.n	801235a <UART_SetConfig+0x5a6>
 80120cc:	2308      	movs	r3, #8
 80120ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120d2:	e142      	b.n	801235a <UART_SetConfig+0x5a6>
 80120d4:	2310      	movs	r3, #16
 80120d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120da:	e13e      	b.n	801235a <UART_SetConfig+0x5a6>
 80120dc:	cfff69f3 	.word	0xcfff69f3
 80120e0:	58000c00 	.word	0x58000c00
 80120e4:	11fff4ff 	.word	0x11fff4ff
 80120e8:	40011000 	.word	0x40011000
 80120ec:	58024400 	.word	0x58024400
 80120f0:	40004400 	.word	0x40004400
 80120f4:	40004800 	.word	0x40004800
 80120f8:	40004c00 	.word	0x40004c00
 80120fc:	40005000 	.word	0x40005000
 8012100:	2320      	movs	r3, #32
 8012102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012106:	e128      	b.n	801235a <UART_SetConfig+0x5a6>
 8012108:	2340      	movs	r3, #64	@ 0x40
 801210a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801210e:	e124      	b.n	801235a <UART_SetConfig+0x5a6>
 8012110:	2380      	movs	r3, #128	@ 0x80
 8012112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012116:	e120      	b.n	801235a <UART_SetConfig+0x5a6>
 8012118:	697b      	ldr	r3, [r7, #20]
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	4acb      	ldr	r2, [pc, #812]	@ (801244c <UART_SetConfig+0x698>)
 801211e:	4293      	cmp	r3, r2
 8012120:	d176      	bne.n	8012210 <UART_SetConfig+0x45c>
 8012122:	4bcb      	ldr	r3, [pc, #812]	@ (8012450 <UART_SetConfig+0x69c>)
 8012124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012126:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801212a:	2b28      	cmp	r3, #40	@ 0x28
 801212c:	d86c      	bhi.n	8012208 <UART_SetConfig+0x454>
 801212e:	a201      	add	r2, pc, #4	@ (adr r2, 8012134 <UART_SetConfig+0x380>)
 8012130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012134:	080121d9 	.word	0x080121d9
 8012138:	08012209 	.word	0x08012209
 801213c:	08012209 	.word	0x08012209
 8012140:	08012209 	.word	0x08012209
 8012144:	08012209 	.word	0x08012209
 8012148:	08012209 	.word	0x08012209
 801214c:	08012209 	.word	0x08012209
 8012150:	08012209 	.word	0x08012209
 8012154:	080121e1 	.word	0x080121e1
 8012158:	08012209 	.word	0x08012209
 801215c:	08012209 	.word	0x08012209
 8012160:	08012209 	.word	0x08012209
 8012164:	08012209 	.word	0x08012209
 8012168:	08012209 	.word	0x08012209
 801216c:	08012209 	.word	0x08012209
 8012170:	08012209 	.word	0x08012209
 8012174:	080121e9 	.word	0x080121e9
 8012178:	08012209 	.word	0x08012209
 801217c:	08012209 	.word	0x08012209
 8012180:	08012209 	.word	0x08012209
 8012184:	08012209 	.word	0x08012209
 8012188:	08012209 	.word	0x08012209
 801218c:	08012209 	.word	0x08012209
 8012190:	08012209 	.word	0x08012209
 8012194:	080121f1 	.word	0x080121f1
 8012198:	08012209 	.word	0x08012209
 801219c:	08012209 	.word	0x08012209
 80121a0:	08012209 	.word	0x08012209
 80121a4:	08012209 	.word	0x08012209
 80121a8:	08012209 	.word	0x08012209
 80121ac:	08012209 	.word	0x08012209
 80121b0:	08012209 	.word	0x08012209
 80121b4:	080121f9 	.word	0x080121f9
 80121b8:	08012209 	.word	0x08012209
 80121bc:	08012209 	.word	0x08012209
 80121c0:	08012209 	.word	0x08012209
 80121c4:	08012209 	.word	0x08012209
 80121c8:	08012209 	.word	0x08012209
 80121cc:	08012209 	.word	0x08012209
 80121d0:	08012209 	.word	0x08012209
 80121d4:	08012201 	.word	0x08012201
 80121d8:	2301      	movs	r3, #1
 80121da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121de:	e0bc      	b.n	801235a <UART_SetConfig+0x5a6>
 80121e0:	2304      	movs	r3, #4
 80121e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121e6:	e0b8      	b.n	801235a <UART_SetConfig+0x5a6>
 80121e8:	2308      	movs	r3, #8
 80121ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121ee:	e0b4      	b.n	801235a <UART_SetConfig+0x5a6>
 80121f0:	2310      	movs	r3, #16
 80121f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121f6:	e0b0      	b.n	801235a <UART_SetConfig+0x5a6>
 80121f8:	2320      	movs	r3, #32
 80121fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121fe:	e0ac      	b.n	801235a <UART_SetConfig+0x5a6>
 8012200:	2340      	movs	r3, #64	@ 0x40
 8012202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012206:	e0a8      	b.n	801235a <UART_SetConfig+0x5a6>
 8012208:	2380      	movs	r3, #128	@ 0x80
 801220a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801220e:	e0a4      	b.n	801235a <UART_SetConfig+0x5a6>
 8012210:	697b      	ldr	r3, [r7, #20]
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	4a8f      	ldr	r2, [pc, #572]	@ (8012454 <UART_SetConfig+0x6a0>)
 8012216:	4293      	cmp	r3, r2
 8012218:	d130      	bne.n	801227c <UART_SetConfig+0x4c8>
 801221a:	4b8d      	ldr	r3, [pc, #564]	@ (8012450 <UART_SetConfig+0x69c>)
 801221c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801221e:	f003 0307 	and.w	r3, r3, #7
 8012222:	2b05      	cmp	r3, #5
 8012224:	d826      	bhi.n	8012274 <UART_SetConfig+0x4c0>
 8012226:	a201      	add	r2, pc, #4	@ (adr r2, 801222c <UART_SetConfig+0x478>)
 8012228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801222c:	08012245 	.word	0x08012245
 8012230:	0801224d 	.word	0x0801224d
 8012234:	08012255 	.word	0x08012255
 8012238:	0801225d 	.word	0x0801225d
 801223c:	08012265 	.word	0x08012265
 8012240:	0801226d 	.word	0x0801226d
 8012244:	2300      	movs	r3, #0
 8012246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801224a:	e086      	b.n	801235a <UART_SetConfig+0x5a6>
 801224c:	2304      	movs	r3, #4
 801224e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012252:	e082      	b.n	801235a <UART_SetConfig+0x5a6>
 8012254:	2308      	movs	r3, #8
 8012256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801225a:	e07e      	b.n	801235a <UART_SetConfig+0x5a6>
 801225c:	2310      	movs	r3, #16
 801225e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012262:	e07a      	b.n	801235a <UART_SetConfig+0x5a6>
 8012264:	2320      	movs	r3, #32
 8012266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801226a:	e076      	b.n	801235a <UART_SetConfig+0x5a6>
 801226c:	2340      	movs	r3, #64	@ 0x40
 801226e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012272:	e072      	b.n	801235a <UART_SetConfig+0x5a6>
 8012274:	2380      	movs	r3, #128	@ 0x80
 8012276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801227a:	e06e      	b.n	801235a <UART_SetConfig+0x5a6>
 801227c:	697b      	ldr	r3, [r7, #20]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	4a75      	ldr	r2, [pc, #468]	@ (8012458 <UART_SetConfig+0x6a4>)
 8012282:	4293      	cmp	r3, r2
 8012284:	d130      	bne.n	80122e8 <UART_SetConfig+0x534>
 8012286:	4b72      	ldr	r3, [pc, #456]	@ (8012450 <UART_SetConfig+0x69c>)
 8012288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801228a:	f003 0307 	and.w	r3, r3, #7
 801228e:	2b05      	cmp	r3, #5
 8012290:	d826      	bhi.n	80122e0 <UART_SetConfig+0x52c>
 8012292:	a201      	add	r2, pc, #4	@ (adr r2, 8012298 <UART_SetConfig+0x4e4>)
 8012294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012298:	080122b1 	.word	0x080122b1
 801229c:	080122b9 	.word	0x080122b9
 80122a0:	080122c1 	.word	0x080122c1
 80122a4:	080122c9 	.word	0x080122c9
 80122a8:	080122d1 	.word	0x080122d1
 80122ac:	080122d9 	.word	0x080122d9
 80122b0:	2300      	movs	r3, #0
 80122b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122b6:	e050      	b.n	801235a <UART_SetConfig+0x5a6>
 80122b8:	2304      	movs	r3, #4
 80122ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122be:	e04c      	b.n	801235a <UART_SetConfig+0x5a6>
 80122c0:	2308      	movs	r3, #8
 80122c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122c6:	e048      	b.n	801235a <UART_SetConfig+0x5a6>
 80122c8:	2310      	movs	r3, #16
 80122ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122ce:	e044      	b.n	801235a <UART_SetConfig+0x5a6>
 80122d0:	2320      	movs	r3, #32
 80122d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122d6:	e040      	b.n	801235a <UART_SetConfig+0x5a6>
 80122d8:	2340      	movs	r3, #64	@ 0x40
 80122da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122de:	e03c      	b.n	801235a <UART_SetConfig+0x5a6>
 80122e0:	2380      	movs	r3, #128	@ 0x80
 80122e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122e6:	e038      	b.n	801235a <UART_SetConfig+0x5a6>
 80122e8:	697b      	ldr	r3, [r7, #20]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	4a5b      	ldr	r2, [pc, #364]	@ (801245c <UART_SetConfig+0x6a8>)
 80122ee:	4293      	cmp	r3, r2
 80122f0:	d130      	bne.n	8012354 <UART_SetConfig+0x5a0>
 80122f2:	4b57      	ldr	r3, [pc, #348]	@ (8012450 <UART_SetConfig+0x69c>)
 80122f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80122f6:	f003 0307 	and.w	r3, r3, #7
 80122fa:	2b05      	cmp	r3, #5
 80122fc:	d826      	bhi.n	801234c <UART_SetConfig+0x598>
 80122fe:	a201      	add	r2, pc, #4	@ (adr r2, 8012304 <UART_SetConfig+0x550>)
 8012300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012304:	0801231d 	.word	0x0801231d
 8012308:	08012325 	.word	0x08012325
 801230c:	0801232d 	.word	0x0801232d
 8012310:	08012335 	.word	0x08012335
 8012314:	0801233d 	.word	0x0801233d
 8012318:	08012345 	.word	0x08012345
 801231c:	2302      	movs	r3, #2
 801231e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012322:	e01a      	b.n	801235a <UART_SetConfig+0x5a6>
 8012324:	2304      	movs	r3, #4
 8012326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801232a:	e016      	b.n	801235a <UART_SetConfig+0x5a6>
 801232c:	2308      	movs	r3, #8
 801232e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012332:	e012      	b.n	801235a <UART_SetConfig+0x5a6>
 8012334:	2310      	movs	r3, #16
 8012336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801233a:	e00e      	b.n	801235a <UART_SetConfig+0x5a6>
 801233c:	2320      	movs	r3, #32
 801233e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012342:	e00a      	b.n	801235a <UART_SetConfig+0x5a6>
 8012344:	2340      	movs	r3, #64	@ 0x40
 8012346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801234a:	e006      	b.n	801235a <UART_SetConfig+0x5a6>
 801234c:	2380      	movs	r3, #128	@ 0x80
 801234e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012352:	e002      	b.n	801235a <UART_SetConfig+0x5a6>
 8012354:	2380      	movs	r3, #128	@ 0x80
 8012356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801235a:	697b      	ldr	r3, [r7, #20]
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	4a3f      	ldr	r2, [pc, #252]	@ (801245c <UART_SetConfig+0x6a8>)
 8012360:	4293      	cmp	r3, r2
 8012362:	f040 80f8 	bne.w	8012556 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012366:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801236a:	2b20      	cmp	r3, #32
 801236c:	dc46      	bgt.n	80123fc <UART_SetConfig+0x648>
 801236e:	2b02      	cmp	r3, #2
 8012370:	f2c0 8082 	blt.w	8012478 <UART_SetConfig+0x6c4>
 8012374:	3b02      	subs	r3, #2
 8012376:	2b1e      	cmp	r3, #30
 8012378:	d87e      	bhi.n	8012478 <UART_SetConfig+0x6c4>
 801237a:	a201      	add	r2, pc, #4	@ (adr r2, 8012380 <UART_SetConfig+0x5cc>)
 801237c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012380:	08012403 	.word	0x08012403
 8012384:	08012479 	.word	0x08012479
 8012388:	0801240b 	.word	0x0801240b
 801238c:	08012479 	.word	0x08012479
 8012390:	08012479 	.word	0x08012479
 8012394:	08012479 	.word	0x08012479
 8012398:	0801241b 	.word	0x0801241b
 801239c:	08012479 	.word	0x08012479
 80123a0:	08012479 	.word	0x08012479
 80123a4:	08012479 	.word	0x08012479
 80123a8:	08012479 	.word	0x08012479
 80123ac:	08012479 	.word	0x08012479
 80123b0:	08012479 	.word	0x08012479
 80123b4:	08012479 	.word	0x08012479
 80123b8:	0801242b 	.word	0x0801242b
 80123bc:	08012479 	.word	0x08012479
 80123c0:	08012479 	.word	0x08012479
 80123c4:	08012479 	.word	0x08012479
 80123c8:	08012479 	.word	0x08012479
 80123cc:	08012479 	.word	0x08012479
 80123d0:	08012479 	.word	0x08012479
 80123d4:	08012479 	.word	0x08012479
 80123d8:	08012479 	.word	0x08012479
 80123dc:	08012479 	.word	0x08012479
 80123e0:	08012479 	.word	0x08012479
 80123e4:	08012479 	.word	0x08012479
 80123e8:	08012479 	.word	0x08012479
 80123ec:	08012479 	.word	0x08012479
 80123f0:	08012479 	.word	0x08012479
 80123f4:	08012479 	.word	0x08012479
 80123f8:	0801246b 	.word	0x0801246b
 80123fc:	2b40      	cmp	r3, #64	@ 0x40
 80123fe:	d037      	beq.n	8012470 <UART_SetConfig+0x6bc>
 8012400:	e03a      	b.n	8012478 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8012402:	f7fb fd17 	bl	800de34 <HAL_RCCEx_GetD3PCLK1Freq>
 8012406:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012408:	e03c      	b.n	8012484 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801240a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801240e:	4618      	mov	r0, r3
 8012410:	f7fb fd26 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012418:	e034      	b.n	8012484 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801241a:	f107 0318 	add.w	r3, r7, #24
 801241e:	4618      	mov	r0, r3
 8012420:	f7fb fe72 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012424:	69fb      	ldr	r3, [r7, #28]
 8012426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012428:	e02c      	b.n	8012484 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801242a:	4b09      	ldr	r3, [pc, #36]	@ (8012450 <UART_SetConfig+0x69c>)
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	f003 0320 	and.w	r3, r3, #32
 8012432:	2b00      	cmp	r3, #0
 8012434:	d016      	beq.n	8012464 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012436:	4b06      	ldr	r3, [pc, #24]	@ (8012450 <UART_SetConfig+0x69c>)
 8012438:	681b      	ldr	r3, [r3, #0]
 801243a:	08db      	lsrs	r3, r3, #3
 801243c:	f003 0303 	and.w	r3, r3, #3
 8012440:	4a07      	ldr	r2, [pc, #28]	@ (8012460 <UART_SetConfig+0x6ac>)
 8012442:	fa22 f303 	lsr.w	r3, r2, r3
 8012446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012448:	e01c      	b.n	8012484 <UART_SetConfig+0x6d0>
 801244a:	bf00      	nop
 801244c:	40011400 	.word	0x40011400
 8012450:	58024400 	.word	0x58024400
 8012454:	40007800 	.word	0x40007800
 8012458:	40007c00 	.word	0x40007c00
 801245c:	58000c00 	.word	0x58000c00
 8012460:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8012464:	4b9d      	ldr	r3, [pc, #628]	@ (80126dc <UART_SetConfig+0x928>)
 8012466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012468:	e00c      	b.n	8012484 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801246a:	4b9d      	ldr	r3, [pc, #628]	@ (80126e0 <UART_SetConfig+0x92c>)
 801246c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801246e:	e009      	b.n	8012484 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012470:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012476:	e005      	b.n	8012484 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8012478:	2300      	movs	r3, #0
 801247a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801247c:	2301      	movs	r3, #1
 801247e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012482:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8012484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012486:	2b00      	cmp	r3, #0
 8012488:	f000 81de 	beq.w	8012848 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801248c:	697b      	ldr	r3, [r7, #20]
 801248e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012490:	4a94      	ldr	r2, [pc, #592]	@ (80126e4 <UART_SetConfig+0x930>)
 8012492:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012496:	461a      	mov	r2, r3
 8012498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801249a:	fbb3 f3f2 	udiv	r3, r3, r2
 801249e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80124a0:	697b      	ldr	r3, [r7, #20]
 80124a2:	685a      	ldr	r2, [r3, #4]
 80124a4:	4613      	mov	r3, r2
 80124a6:	005b      	lsls	r3, r3, #1
 80124a8:	4413      	add	r3, r2
 80124aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80124ac:	429a      	cmp	r2, r3
 80124ae:	d305      	bcc.n	80124bc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80124b0:	697b      	ldr	r3, [r7, #20]
 80124b2:	685b      	ldr	r3, [r3, #4]
 80124b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80124b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80124b8:	429a      	cmp	r2, r3
 80124ba:	d903      	bls.n	80124c4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80124bc:	2301      	movs	r3, #1
 80124be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80124c2:	e1c1      	b.n	8012848 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80124c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80124c6:	2200      	movs	r2, #0
 80124c8:	60bb      	str	r3, [r7, #8]
 80124ca:	60fa      	str	r2, [r7, #12]
 80124cc:	697b      	ldr	r3, [r7, #20]
 80124ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124d0:	4a84      	ldr	r2, [pc, #528]	@ (80126e4 <UART_SetConfig+0x930>)
 80124d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80124d6:	b29b      	uxth	r3, r3
 80124d8:	2200      	movs	r2, #0
 80124da:	603b      	str	r3, [r7, #0]
 80124dc:	607a      	str	r2, [r7, #4]
 80124de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80124e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80124e6:	f7ee f8b3 	bl	8000650 <__aeabi_uldivmod>
 80124ea:	4602      	mov	r2, r0
 80124ec:	460b      	mov	r3, r1
 80124ee:	4610      	mov	r0, r2
 80124f0:	4619      	mov	r1, r3
 80124f2:	f04f 0200 	mov.w	r2, #0
 80124f6:	f04f 0300 	mov.w	r3, #0
 80124fa:	020b      	lsls	r3, r1, #8
 80124fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8012500:	0202      	lsls	r2, r0, #8
 8012502:	6979      	ldr	r1, [r7, #20]
 8012504:	6849      	ldr	r1, [r1, #4]
 8012506:	0849      	lsrs	r1, r1, #1
 8012508:	2000      	movs	r0, #0
 801250a:	460c      	mov	r4, r1
 801250c:	4605      	mov	r5, r0
 801250e:	eb12 0804 	adds.w	r8, r2, r4
 8012512:	eb43 0905 	adc.w	r9, r3, r5
 8012516:	697b      	ldr	r3, [r7, #20]
 8012518:	685b      	ldr	r3, [r3, #4]
 801251a:	2200      	movs	r2, #0
 801251c:	469a      	mov	sl, r3
 801251e:	4693      	mov	fp, r2
 8012520:	4652      	mov	r2, sl
 8012522:	465b      	mov	r3, fp
 8012524:	4640      	mov	r0, r8
 8012526:	4649      	mov	r1, r9
 8012528:	f7ee f892 	bl	8000650 <__aeabi_uldivmod>
 801252c:	4602      	mov	r2, r0
 801252e:	460b      	mov	r3, r1
 8012530:	4613      	mov	r3, r2
 8012532:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012536:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801253a:	d308      	bcc.n	801254e <UART_SetConfig+0x79a>
 801253c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801253e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012542:	d204      	bcs.n	801254e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8012544:	697b      	ldr	r3, [r7, #20]
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801254a:	60da      	str	r2, [r3, #12]
 801254c:	e17c      	b.n	8012848 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 801254e:	2301      	movs	r3, #1
 8012550:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012554:	e178      	b.n	8012848 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012556:	697b      	ldr	r3, [r7, #20]
 8012558:	69db      	ldr	r3, [r3, #28]
 801255a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801255e:	f040 80c5 	bne.w	80126ec <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8012562:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012566:	2b20      	cmp	r3, #32
 8012568:	dc48      	bgt.n	80125fc <UART_SetConfig+0x848>
 801256a:	2b00      	cmp	r3, #0
 801256c:	db7b      	blt.n	8012666 <UART_SetConfig+0x8b2>
 801256e:	2b20      	cmp	r3, #32
 8012570:	d879      	bhi.n	8012666 <UART_SetConfig+0x8b2>
 8012572:	a201      	add	r2, pc, #4	@ (adr r2, 8012578 <UART_SetConfig+0x7c4>)
 8012574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012578:	08012603 	.word	0x08012603
 801257c:	0801260b 	.word	0x0801260b
 8012580:	08012667 	.word	0x08012667
 8012584:	08012667 	.word	0x08012667
 8012588:	08012613 	.word	0x08012613
 801258c:	08012667 	.word	0x08012667
 8012590:	08012667 	.word	0x08012667
 8012594:	08012667 	.word	0x08012667
 8012598:	08012623 	.word	0x08012623
 801259c:	08012667 	.word	0x08012667
 80125a0:	08012667 	.word	0x08012667
 80125a4:	08012667 	.word	0x08012667
 80125a8:	08012667 	.word	0x08012667
 80125ac:	08012667 	.word	0x08012667
 80125b0:	08012667 	.word	0x08012667
 80125b4:	08012667 	.word	0x08012667
 80125b8:	08012633 	.word	0x08012633
 80125bc:	08012667 	.word	0x08012667
 80125c0:	08012667 	.word	0x08012667
 80125c4:	08012667 	.word	0x08012667
 80125c8:	08012667 	.word	0x08012667
 80125cc:	08012667 	.word	0x08012667
 80125d0:	08012667 	.word	0x08012667
 80125d4:	08012667 	.word	0x08012667
 80125d8:	08012667 	.word	0x08012667
 80125dc:	08012667 	.word	0x08012667
 80125e0:	08012667 	.word	0x08012667
 80125e4:	08012667 	.word	0x08012667
 80125e8:	08012667 	.word	0x08012667
 80125ec:	08012667 	.word	0x08012667
 80125f0:	08012667 	.word	0x08012667
 80125f4:	08012667 	.word	0x08012667
 80125f8:	08012659 	.word	0x08012659
 80125fc:	2b40      	cmp	r3, #64	@ 0x40
 80125fe:	d02e      	beq.n	801265e <UART_SetConfig+0x8aa>
 8012600:	e031      	b.n	8012666 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012602:	f7f9 fc61 	bl	800bec8 <HAL_RCC_GetPCLK1Freq>
 8012606:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012608:	e033      	b.n	8012672 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801260a:	f7f9 fc73 	bl	800bef4 <HAL_RCC_GetPCLK2Freq>
 801260e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012610:	e02f      	b.n	8012672 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012616:	4618      	mov	r0, r3
 8012618:	f7fb fc22 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801261c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801261e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012620:	e027      	b.n	8012672 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012622:	f107 0318 	add.w	r3, r7, #24
 8012626:	4618      	mov	r0, r3
 8012628:	f7fb fd6e 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801262c:	69fb      	ldr	r3, [r7, #28]
 801262e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012630:	e01f      	b.n	8012672 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012632:	4b2d      	ldr	r3, [pc, #180]	@ (80126e8 <UART_SetConfig+0x934>)
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	f003 0320 	and.w	r3, r3, #32
 801263a:	2b00      	cmp	r3, #0
 801263c:	d009      	beq.n	8012652 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801263e:	4b2a      	ldr	r3, [pc, #168]	@ (80126e8 <UART_SetConfig+0x934>)
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	08db      	lsrs	r3, r3, #3
 8012644:	f003 0303 	and.w	r3, r3, #3
 8012648:	4a24      	ldr	r2, [pc, #144]	@ (80126dc <UART_SetConfig+0x928>)
 801264a:	fa22 f303 	lsr.w	r3, r2, r3
 801264e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012650:	e00f      	b.n	8012672 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8012652:	4b22      	ldr	r3, [pc, #136]	@ (80126dc <UART_SetConfig+0x928>)
 8012654:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012656:	e00c      	b.n	8012672 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012658:	4b21      	ldr	r3, [pc, #132]	@ (80126e0 <UART_SetConfig+0x92c>)
 801265a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801265c:	e009      	b.n	8012672 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801265e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012664:	e005      	b.n	8012672 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8012666:	2300      	movs	r3, #0
 8012668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801266a:	2301      	movs	r3, #1
 801266c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012670:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012674:	2b00      	cmp	r3, #0
 8012676:	f000 80e7 	beq.w	8012848 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801267a:	697b      	ldr	r3, [r7, #20]
 801267c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801267e:	4a19      	ldr	r2, [pc, #100]	@ (80126e4 <UART_SetConfig+0x930>)
 8012680:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012684:	461a      	mov	r2, r3
 8012686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012688:	fbb3 f3f2 	udiv	r3, r3, r2
 801268c:	005a      	lsls	r2, r3, #1
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	685b      	ldr	r3, [r3, #4]
 8012692:	085b      	lsrs	r3, r3, #1
 8012694:	441a      	add	r2, r3
 8012696:	697b      	ldr	r3, [r7, #20]
 8012698:	685b      	ldr	r3, [r3, #4]
 801269a:	fbb2 f3f3 	udiv	r3, r2, r3
 801269e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80126a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126a2:	2b0f      	cmp	r3, #15
 80126a4:	d916      	bls.n	80126d4 <UART_SetConfig+0x920>
 80126a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80126ac:	d212      	bcs.n	80126d4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80126ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126b0:	b29b      	uxth	r3, r3
 80126b2:	f023 030f 	bic.w	r3, r3, #15
 80126b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80126b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126ba:	085b      	lsrs	r3, r3, #1
 80126bc:	b29b      	uxth	r3, r3
 80126be:	f003 0307 	and.w	r3, r3, #7
 80126c2:	b29a      	uxth	r2, r3
 80126c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80126c6:	4313      	orrs	r3, r2
 80126c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80126ca:	697b      	ldr	r3, [r7, #20]
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80126d0:	60da      	str	r2, [r3, #12]
 80126d2:	e0b9      	b.n	8012848 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80126d4:	2301      	movs	r3, #1
 80126d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80126da:	e0b5      	b.n	8012848 <UART_SetConfig+0xa94>
 80126dc:	03d09000 	.word	0x03d09000
 80126e0:	003d0900 	.word	0x003d0900
 80126e4:	08015ab0 	.word	0x08015ab0
 80126e8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80126ec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80126f0:	2b20      	cmp	r3, #32
 80126f2:	dc49      	bgt.n	8012788 <UART_SetConfig+0x9d4>
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	db7c      	blt.n	80127f2 <UART_SetConfig+0xa3e>
 80126f8:	2b20      	cmp	r3, #32
 80126fa:	d87a      	bhi.n	80127f2 <UART_SetConfig+0xa3e>
 80126fc:	a201      	add	r2, pc, #4	@ (adr r2, 8012704 <UART_SetConfig+0x950>)
 80126fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012702:	bf00      	nop
 8012704:	0801278f 	.word	0x0801278f
 8012708:	08012797 	.word	0x08012797
 801270c:	080127f3 	.word	0x080127f3
 8012710:	080127f3 	.word	0x080127f3
 8012714:	0801279f 	.word	0x0801279f
 8012718:	080127f3 	.word	0x080127f3
 801271c:	080127f3 	.word	0x080127f3
 8012720:	080127f3 	.word	0x080127f3
 8012724:	080127af 	.word	0x080127af
 8012728:	080127f3 	.word	0x080127f3
 801272c:	080127f3 	.word	0x080127f3
 8012730:	080127f3 	.word	0x080127f3
 8012734:	080127f3 	.word	0x080127f3
 8012738:	080127f3 	.word	0x080127f3
 801273c:	080127f3 	.word	0x080127f3
 8012740:	080127f3 	.word	0x080127f3
 8012744:	080127bf 	.word	0x080127bf
 8012748:	080127f3 	.word	0x080127f3
 801274c:	080127f3 	.word	0x080127f3
 8012750:	080127f3 	.word	0x080127f3
 8012754:	080127f3 	.word	0x080127f3
 8012758:	080127f3 	.word	0x080127f3
 801275c:	080127f3 	.word	0x080127f3
 8012760:	080127f3 	.word	0x080127f3
 8012764:	080127f3 	.word	0x080127f3
 8012768:	080127f3 	.word	0x080127f3
 801276c:	080127f3 	.word	0x080127f3
 8012770:	080127f3 	.word	0x080127f3
 8012774:	080127f3 	.word	0x080127f3
 8012778:	080127f3 	.word	0x080127f3
 801277c:	080127f3 	.word	0x080127f3
 8012780:	080127f3 	.word	0x080127f3
 8012784:	080127e5 	.word	0x080127e5
 8012788:	2b40      	cmp	r3, #64	@ 0x40
 801278a:	d02e      	beq.n	80127ea <UART_SetConfig+0xa36>
 801278c:	e031      	b.n	80127f2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801278e:	f7f9 fb9b 	bl	800bec8 <HAL_RCC_GetPCLK1Freq>
 8012792:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012794:	e033      	b.n	80127fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012796:	f7f9 fbad 	bl	800bef4 <HAL_RCC_GetPCLK2Freq>
 801279a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801279c:	e02f      	b.n	80127fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801279e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80127a2:	4618      	mov	r0, r3
 80127a4:	f7fb fb5c 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80127a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80127ac:	e027      	b.n	80127fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80127ae:	f107 0318 	add.w	r3, r7, #24
 80127b2:	4618      	mov	r0, r3
 80127b4:	f7fb fca8 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80127b8:	69fb      	ldr	r3, [r7, #28]
 80127ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80127bc:	e01f      	b.n	80127fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80127be:	4b2d      	ldr	r3, [pc, #180]	@ (8012874 <UART_SetConfig+0xac0>)
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	f003 0320 	and.w	r3, r3, #32
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d009      	beq.n	80127de <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80127ca:	4b2a      	ldr	r3, [pc, #168]	@ (8012874 <UART_SetConfig+0xac0>)
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	08db      	lsrs	r3, r3, #3
 80127d0:	f003 0303 	and.w	r3, r3, #3
 80127d4:	4a28      	ldr	r2, [pc, #160]	@ (8012878 <UART_SetConfig+0xac4>)
 80127d6:	fa22 f303 	lsr.w	r3, r2, r3
 80127da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80127dc:	e00f      	b.n	80127fe <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80127de:	4b26      	ldr	r3, [pc, #152]	@ (8012878 <UART_SetConfig+0xac4>)
 80127e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80127e2:	e00c      	b.n	80127fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80127e4:	4b25      	ldr	r3, [pc, #148]	@ (801287c <UART_SetConfig+0xac8>)
 80127e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80127e8:	e009      	b.n	80127fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80127ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80127ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80127f0:	e005      	b.n	80127fe <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80127f2:	2300      	movs	r3, #0
 80127f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80127f6:	2301      	movs	r3, #1
 80127f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80127fc:	bf00      	nop
    }

    if (pclk != 0U)
 80127fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012800:	2b00      	cmp	r3, #0
 8012802:	d021      	beq.n	8012848 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012804:	697b      	ldr	r3, [r7, #20]
 8012806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012808:	4a1d      	ldr	r2, [pc, #116]	@ (8012880 <UART_SetConfig+0xacc>)
 801280a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801280e:	461a      	mov	r2, r3
 8012810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012812:	fbb3 f2f2 	udiv	r2, r3, r2
 8012816:	697b      	ldr	r3, [r7, #20]
 8012818:	685b      	ldr	r3, [r3, #4]
 801281a:	085b      	lsrs	r3, r3, #1
 801281c:	441a      	add	r2, r3
 801281e:	697b      	ldr	r3, [r7, #20]
 8012820:	685b      	ldr	r3, [r3, #4]
 8012822:	fbb2 f3f3 	udiv	r3, r2, r3
 8012826:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801282a:	2b0f      	cmp	r3, #15
 801282c:	d909      	bls.n	8012842 <UART_SetConfig+0xa8e>
 801282e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012834:	d205      	bcs.n	8012842 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012838:	b29a      	uxth	r2, r3
 801283a:	697b      	ldr	r3, [r7, #20]
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	60da      	str	r2, [r3, #12]
 8012840:	e002      	b.n	8012848 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012842:	2301      	movs	r3, #1
 8012844:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8012848:	697b      	ldr	r3, [r7, #20]
 801284a:	2201      	movs	r2, #1
 801284c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8012850:	697b      	ldr	r3, [r7, #20]
 8012852:	2201      	movs	r2, #1
 8012854:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012858:	697b      	ldr	r3, [r7, #20]
 801285a:	2200      	movs	r2, #0
 801285c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801285e:	697b      	ldr	r3, [r7, #20]
 8012860:	2200      	movs	r2, #0
 8012862:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8012864:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8012868:	4618      	mov	r0, r3
 801286a:	3748      	adds	r7, #72	@ 0x48
 801286c:	46bd      	mov	sp, r7
 801286e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012872:	bf00      	nop
 8012874:	58024400 	.word	0x58024400
 8012878:	03d09000 	.word	0x03d09000
 801287c:	003d0900 	.word	0x003d0900
 8012880:	08015ab0 	.word	0x08015ab0

08012884 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012884:	b480      	push	{r7}
 8012886:	b083      	sub	sp, #12
 8012888:	af00      	add	r7, sp, #0
 801288a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012890:	f003 0308 	and.w	r3, r3, #8
 8012894:	2b00      	cmp	r3, #0
 8012896:	d00a      	beq.n	80128ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	685b      	ldr	r3, [r3, #4]
 801289e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	430a      	orrs	r2, r1
 80128ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128b2:	f003 0301 	and.w	r3, r3, #1
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d00a      	beq.n	80128d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	685b      	ldr	r3, [r3, #4]
 80128c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	430a      	orrs	r2, r1
 80128ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128d4:	f003 0302 	and.w	r3, r3, #2
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d00a      	beq.n	80128f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	685b      	ldr	r3, [r3, #4]
 80128e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	681b      	ldr	r3, [r3, #0]
 80128ee:	430a      	orrs	r2, r1
 80128f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128f6:	f003 0304 	and.w	r3, r3, #4
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	d00a      	beq.n	8012914 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	685b      	ldr	r3, [r3, #4]
 8012904:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	681b      	ldr	r3, [r3, #0]
 8012910:	430a      	orrs	r2, r1
 8012912:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012918:	f003 0310 	and.w	r3, r3, #16
 801291c:	2b00      	cmp	r3, #0
 801291e:	d00a      	beq.n	8012936 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	689b      	ldr	r3, [r3, #8]
 8012926:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	681b      	ldr	r3, [r3, #0]
 8012932:	430a      	orrs	r2, r1
 8012934:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801293a:	f003 0320 	and.w	r3, r3, #32
 801293e:	2b00      	cmp	r3, #0
 8012940:	d00a      	beq.n	8012958 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	689b      	ldr	r3, [r3, #8]
 8012948:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	430a      	orrs	r2, r1
 8012956:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801295c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012960:	2b00      	cmp	r3, #0
 8012962:	d01a      	beq.n	801299a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	685b      	ldr	r3, [r3, #4]
 801296a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	430a      	orrs	r2, r1
 8012978:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801297e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012982:	d10a      	bne.n	801299a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	681b      	ldr	r3, [r3, #0]
 8012988:	685b      	ldr	r3, [r3, #4]
 801298a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	430a      	orrs	r2, r1
 8012998:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801299e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d00a      	beq.n	80129bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	681b      	ldr	r3, [r3, #0]
 80129aa:	685b      	ldr	r3, [r3, #4]
 80129ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	430a      	orrs	r2, r1
 80129ba:	605a      	str	r2, [r3, #4]
  }
}
 80129bc:	bf00      	nop
 80129be:	370c      	adds	r7, #12
 80129c0:	46bd      	mov	sp, r7
 80129c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c6:	4770      	bx	lr

080129c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80129c8:	b580      	push	{r7, lr}
 80129ca:	b098      	sub	sp, #96	@ 0x60
 80129cc:	af02      	add	r7, sp, #8
 80129ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	2200      	movs	r2, #0
 80129d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80129d8:	f7f0 f93a 	bl	8002c50 <HAL_GetTick>
 80129dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	f003 0308 	and.w	r3, r3, #8
 80129e8:	2b08      	cmp	r3, #8
 80129ea:	d12f      	bne.n	8012a4c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80129ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80129f0:	9300      	str	r3, [sp, #0]
 80129f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80129f4:	2200      	movs	r2, #0
 80129f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80129fa:	6878      	ldr	r0, [r7, #4]
 80129fc:	f000 f88e 	bl	8012b1c <UART_WaitOnFlagUntilTimeout>
 8012a00:	4603      	mov	r3, r0
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d022      	beq.n	8012a4c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a0e:	e853 3f00 	ldrex	r3, [r3]
 8012a12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012a1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	681b      	ldr	r3, [r3, #0]
 8012a20:	461a      	mov	r2, r3
 8012a22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012a24:	647b      	str	r3, [r7, #68]	@ 0x44
 8012a26:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012a2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012a2c:	e841 2300 	strex	r3, r2, [r1]
 8012a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	d1e6      	bne.n	8012a06 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	2220      	movs	r2, #32
 8012a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	2200      	movs	r2, #0
 8012a44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012a48:	2303      	movs	r3, #3
 8012a4a:	e063      	b.n	8012b14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	f003 0304 	and.w	r3, r3, #4
 8012a56:	2b04      	cmp	r3, #4
 8012a58:	d149      	bne.n	8012aee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012a5a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012a5e:	9300      	str	r3, [sp, #0]
 8012a60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a62:	2200      	movs	r2, #0
 8012a64:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8012a68:	6878      	ldr	r0, [r7, #4]
 8012a6a:	f000 f857 	bl	8012b1c <UART_WaitOnFlagUntilTimeout>
 8012a6e:	4603      	mov	r3, r0
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d03c      	beq.n	8012aee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a7c:	e853 3f00 	ldrex	r3, [r3]
 8012a80:	623b      	str	r3, [r7, #32]
   return(result);
 8012a82:	6a3b      	ldr	r3, [r7, #32]
 8012a84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	461a      	mov	r2, r3
 8012a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a92:	633b      	str	r3, [r7, #48]	@ 0x30
 8012a94:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012a98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012a9a:	e841 2300 	strex	r3, r2, [r1]
 8012a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d1e6      	bne.n	8012a74 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	3308      	adds	r3, #8
 8012aac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012aae:	693b      	ldr	r3, [r7, #16]
 8012ab0:	e853 3f00 	ldrex	r3, [r3]
 8012ab4:	60fb      	str	r3, [r7, #12]
   return(result);
 8012ab6:	68fb      	ldr	r3, [r7, #12]
 8012ab8:	f023 0301 	bic.w	r3, r3, #1
 8012abc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	681b      	ldr	r3, [r3, #0]
 8012ac2:	3308      	adds	r3, #8
 8012ac4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012ac6:	61fa      	str	r2, [r7, #28]
 8012ac8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012aca:	69b9      	ldr	r1, [r7, #24]
 8012acc:	69fa      	ldr	r2, [r7, #28]
 8012ace:	e841 2300 	strex	r3, r2, [r1]
 8012ad2:	617b      	str	r3, [r7, #20]
   return(result);
 8012ad4:	697b      	ldr	r3, [r7, #20]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d1e5      	bne.n	8012aa6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	2220      	movs	r2, #32
 8012ade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	2200      	movs	r2, #0
 8012ae6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012aea:	2303      	movs	r3, #3
 8012aec:	e012      	b.n	8012b14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	2220      	movs	r2, #32
 8012af2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	2220      	movs	r2, #32
 8012afa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	2200      	movs	r2, #0
 8012b02:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	2200      	movs	r2, #0
 8012b08:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	2200      	movs	r2, #0
 8012b0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012b12:	2300      	movs	r3, #0
}
 8012b14:	4618      	mov	r0, r3
 8012b16:	3758      	adds	r7, #88	@ 0x58
 8012b18:	46bd      	mov	sp, r7
 8012b1a:	bd80      	pop	{r7, pc}

08012b1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012b1c:	b580      	push	{r7, lr}
 8012b1e:	b084      	sub	sp, #16
 8012b20:	af00      	add	r7, sp, #0
 8012b22:	60f8      	str	r0, [r7, #12]
 8012b24:	60b9      	str	r1, [r7, #8]
 8012b26:	603b      	str	r3, [r7, #0]
 8012b28:	4613      	mov	r3, r2
 8012b2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012b2c:	e04f      	b.n	8012bce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012b2e:	69bb      	ldr	r3, [r7, #24]
 8012b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b34:	d04b      	beq.n	8012bce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012b36:	f7f0 f88b 	bl	8002c50 <HAL_GetTick>
 8012b3a:	4602      	mov	r2, r0
 8012b3c:	683b      	ldr	r3, [r7, #0]
 8012b3e:	1ad3      	subs	r3, r2, r3
 8012b40:	69ba      	ldr	r2, [r7, #24]
 8012b42:	429a      	cmp	r2, r3
 8012b44:	d302      	bcc.n	8012b4c <UART_WaitOnFlagUntilTimeout+0x30>
 8012b46:	69bb      	ldr	r3, [r7, #24]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d101      	bne.n	8012b50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012b4c:	2303      	movs	r3, #3
 8012b4e:	e04e      	b.n	8012bee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	f003 0304 	and.w	r3, r3, #4
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	d037      	beq.n	8012bce <UART_WaitOnFlagUntilTimeout+0xb2>
 8012b5e:	68bb      	ldr	r3, [r7, #8]
 8012b60:	2b80      	cmp	r3, #128	@ 0x80
 8012b62:	d034      	beq.n	8012bce <UART_WaitOnFlagUntilTimeout+0xb2>
 8012b64:	68bb      	ldr	r3, [r7, #8]
 8012b66:	2b40      	cmp	r3, #64	@ 0x40
 8012b68:	d031      	beq.n	8012bce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012b6a:	68fb      	ldr	r3, [r7, #12]
 8012b6c:	681b      	ldr	r3, [r3, #0]
 8012b6e:	69db      	ldr	r3, [r3, #28]
 8012b70:	f003 0308 	and.w	r3, r3, #8
 8012b74:	2b08      	cmp	r3, #8
 8012b76:	d110      	bne.n	8012b9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	2208      	movs	r2, #8
 8012b7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012b80:	68f8      	ldr	r0, [r7, #12]
 8012b82:	f000 f839 	bl	8012bf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	2208      	movs	r2, #8
 8012b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	2200      	movs	r2, #0
 8012b92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8012b96:	2301      	movs	r3, #1
 8012b98:	e029      	b.n	8012bee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	69db      	ldr	r3, [r3, #28]
 8012ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012ba4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012ba8:	d111      	bne.n	8012bce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012bb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012bb4:	68f8      	ldr	r0, [r7, #12]
 8012bb6:	f000 f81f 	bl	8012bf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012bba:	68fb      	ldr	r3, [r7, #12]
 8012bbc:	2220      	movs	r2, #32
 8012bbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	2200      	movs	r2, #0
 8012bc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8012bca:	2303      	movs	r3, #3
 8012bcc:	e00f      	b.n	8012bee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	69da      	ldr	r2, [r3, #28]
 8012bd4:	68bb      	ldr	r3, [r7, #8]
 8012bd6:	4013      	ands	r3, r2
 8012bd8:	68ba      	ldr	r2, [r7, #8]
 8012bda:	429a      	cmp	r2, r3
 8012bdc:	bf0c      	ite	eq
 8012bde:	2301      	moveq	r3, #1
 8012be0:	2300      	movne	r3, #0
 8012be2:	b2db      	uxtb	r3, r3
 8012be4:	461a      	mov	r2, r3
 8012be6:	79fb      	ldrb	r3, [r7, #7]
 8012be8:	429a      	cmp	r2, r3
 8012bea:	d0a0      	beq.n	8012b2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012bec:	2300      	movs	r3, #0
}
 8012bee:	4618      	mov	r0, r3
 8012bf0:	3710      	adds	r7, #16
 8012bf2:	46bd      	mov	sp, r7
 8012bf4:	bd80      	pop	{r7, pc}
	...

08012bf8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012bf8:	b480      	push	{r7}
 8012bfa:	b095      	sub	sp, #84	@ 0x54
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c08:	e853 3f00 	ldrex	r3, [r3]
 8012c0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	461a      	mov	r2, r3
 8012c1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012c1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8012c20:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012c24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012c26:	e841 2300 	strex	r3, r2, [r1]
 8012c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d1e6      	bne.n	8012c00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	3308      	adds	r3, #8
 8012c38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c3a:	6a3b      	ldr	r3, [r7, #32]
 8012c3c:	e853 3f00 	ldrex	r3, [r3]
 8012c40:	61fb      	str	r3, [r7, #28]
   return(result);
 8012c42:	69fa      	ldr	r2, [r7, #28]
 8012c44:	4b1e      	ldr	r3, [pc, #120]	@ (8012cc0 <UART_EndRxTransfer+0xc8>)
 8012c46:	4013      	ands	r3, r2
 8012c48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	3308      	adds	r3, #8
 8012c50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012c52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012c54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012c58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012c5a:	e841 2300 	strex	r3, r2, [r1]
 8012c5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d1e5      	bne.n	8012c32 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012c6a:	2b01      	cmp	r3, #1
 8012c6c:	d118      	bne.n	8012ca0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c74:	68fb      	ldr	r3, [r7, #12]
 8012c76:	e853 3f00 	ldrex	r3, [r3]
 8012c7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8012c7c:	68bb      	ldr	r3, [r7, #8]
 8012c7e:	f023 0310 	bic.w	r3, r3, #16
 8012c82:	647b      	str	r3, [r7, #68]	@ 0x44
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	461a      	mov	r2, r3
 8012c8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012c8c:	61bb      	str	r3, [r7, #24]
 8012c8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c90:	6979      	ldr	r1, [r7, #20]
 8012c92:	69ba      	ldr	r2, [r7, #24]
 8012c94:	e841 2300 	strex	r3, r2, [r1]
 8012c98:	613b      	str	r3, [r7, #16]
   return(result);
 8012c9a:	693b      	ldr	r3, [r7, #16]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d1e6      	bne.n	8012c6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	2220      	movs	r2, #32
 8012ca4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	2200      	movs	r2, #0
 8012cac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	2200      	movs	r2, #0
 8012cb2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8012cb4:	bf00      	nop
 8012cb6:	3754      	adds	r7, #84	@ 0x54
 8012cb8:	46bd      	mov	sp, r7
 8012cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cbe:	4770      	bx	lr
 8012cc0:	effffffe 	.word	0xeffffffe

08012cc4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012cc4:	b480      	push	{r7}
 8012cc6:	b085      	sub	sp, #20
 8012cc8:	af00      	add	r7, sp, #0
 8012cca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012cd2:	2b01      	cmp	r3, #1
 8012cd4:	d101      	bne.n	8012cda <HAL_UARTEx_DisableFifoMode+0x16>
 8012cd6:	2302      	movs	r3, #2
 8012cd8:	e027      	b.n	8012d2a <HAL_UARTEx_DisableFifoMode+0x66>
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	2201      	movs	r2, #1
 8012cde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	2224      	movs	r2, #36	@ 0x24
 8012ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	681b      	ldr	r3, [r3, #0]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	681a      	ldr	r2, [r3, #0]
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	f022 0201 	bic.w	r2, r2, #1
 8012d00:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8012d08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	2200      	movs	r2, #0
 8012d0e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	68fa      	ldr	r2, [r7, #12]
 8012d16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	2220      	movs	r2, #32
 8012d1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	2200      	movs	r2, #0
 8012d24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012d28:	2300      	movs	r3, #0
}
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	3714      	adds	r7, #20
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d34:	4770      	bx	lr

08012d36 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012d36:	b580      	push	{r7, lr}
 8012d38:	b084      	sub	sp, #16
 8012d3a:	af00      	add	r7, sp, #0
 8012d3c:	6078      	str	r0, [r7, #4]
 8012d3e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012d46:	2b01      	cmp	r3, #1
 8012d48:	d101      	bne.n	8012d4e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012d4a:	2302      	movs	r3, #2
 8012d4c:	e02d      	b.n	8012daa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	2201      	movs	r2, #1
 8012d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	2224      	movs	r2, #36	@ 0x24
 8012d5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	681b      	ldr	r3, [r3, #0]
 8012d64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	681a      	ldr	r2, [r3, #0]
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	681b      	ldr	r3, [r3, #0]
 8012d70:	f022 0201 	bic.w	r2, r2, #1
 8012d74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	689b      	ldr	r3, [r3, #8]
 8012d7c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	683a      	ldr	r2, [r7, #0]
 8012d86:	430a      	orrs	r2, r1
 8012d88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012d8a:	6878      	ldr	r0, [r7, #4]
 8012d8c:	f000 f850 	bl	8012e30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	68fa      	ldr	r2, [r7, #12]
 8012d96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	2220      	movs	r2, #32
 8012d9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	2200      	movs	r2, #0
 8012da4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012da8:	2300      	movs	r3, #0
}
 8012daa:	4618      	mov	r0, r3
 8012dac:	3710      	adds	r7, #16
 8012dae:	46bd      	mov	sp, r7
 8012db0:	bd80      	pop	{r7, pc}

08012db2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012db2:	b580      	push	{r7, lr}
 8012db4:	b084      	sub	sp, #16
 8012db6:	af00      	add	r7, sp, #0
 8012db8:	6078      	str	r0, [r7, #4]
 8012dba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012dc2:	2b01      	cmp	r3, #1
 8012dc4:	d101      	bne.n	8012dca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012dc6:	2302      	movs	r3, #2
 8012dc8:	e02d      	b.n	8012e26 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	2201      	movs	r2, #1
 8012dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	2224      	movs	r2, #36	@ 0x24
 8012dd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	681b      	ldr	r3, [r3, #0]
 8012dde:	681b      	ldr	r3, [r3, #0]
 8012de0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	681a      	ldr	r2, [r3, #0]
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	f022 0201 	bic.w	r2, r2, #1
 8012df0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	681b      	ldr	r3, [r3, #0]
 8012df6:	689b      	ldr	r3, [r3, #8]
 8012df8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	683a      	ldr	r2, [r7, #0]
 8012e02:	430a      	orrs	r2, r1
 8012e04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012e06:	6878      	ldr	r0, [r7, #4]
 8012e08:	f000 f812 	bl	8012e30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	68fa      	ldr	r2, [r7, #12]
 8012e12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	2220      	movs	r2, #32
 8012e18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	2200      	movs	r2, #0
 8012e20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012e24:	2300      	movs	r3, #0
}
 8012e26:	4618      	mov	r0, r3
 8012e28:	3710      	adds	r7, #16
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	bd80      	pop	{r7, pc}
	...

08012e30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012e30:	b480      	push	{r7}
 8012e32:	b085      	sub	sp, #20
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d108      	bne.n	8012e52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	2201      	movs	r2, #1
 8012e44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	2201      	movs	r2, #1
 8012e4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012e50:	e031      	b.n	8012eb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012e52:	2310      	movs	r3, #16
 8012e54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012e56:	2310      	movs	r3, #16
 8012e58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	681b      	ldr	r3, [r3, #0]
 8012e5e:	689b      	ldr	r3, [r3, #8]
 8012e60:	0e5b      	lsrs	r3, r3, #25
 8012e62:	b2db      	uxtb	r3, r3
 8012e64:	f003 0307 	and.w	r3, r3, #7
 8012e68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	689b      	ldr	r3, [r3, #8]
 8012e70:	0f5b      	lsrs	r3, r3, #29
 8012e72:	b2db      	uxtb	r3, r3
 8012e74:	f003 0307 	and.w	r3, r3, #7
 8012e78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012e7a:	7bbb      	ldrb	r3, [r7, #14]
 8012e7c:	7b3a      	ldrb	r2, [r7, #12]
 8012e7e:	4911      	ldr	r1, [pc, #68]	@ (8012ec4 <UARTEx_SetNbDataToProcess+0x94>)
 8012e80:	5c8a      	ldrb	r2, [r1, r2]
 8012e82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012e86:	7b3a      	ldrb	r2, [r7, #12]
 8012e88:	490f      	ldr	r1, [pc, #60]	@ (8012ec8 <UARTEx_SetNbDataToProcess+0x98>)
 8012e8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012e8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8012e90:	b29a      	uxth	r2, r3
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012e98:	7bfb      	ldrb	r3, [r7, #15]
 8012e9a:	7b7a      	ldrb	r2, [r7, #13]
 8012e9c:	4909      	ldr	r1, [pc, #36]	@ (8012ec4 <UARTEx_SetNbDataToProcess+0x94>)
 8012e9e:	5c8a      	ldrb	r2, [r1, r2]
 8012ea0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012ea4:	7b7a      	ldrb	r2, [r7, #13]
 8012ea6:	4908      	ldr	r1, [pc, #32]	@ (8012ec8 <UARTEx_SetNbDataToProcess+0x98>)
 8012ea8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012eaa:	fb93 f3f2 	sdiv	r3, r3, r2
 8012eae:	b29a      	uxth	r2, r3
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8012eb6:	bf00      	nop
 8012eb8:	3714      	adds	r7, #20
 8012eba:	46bd      	mov	sp, r7
 8012ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ec0:	4770      	bx	lr
 8012ec2:	bf00      	nop
 8012ec4:	08015ac8 	.word	0x08015ac8
 8012ec8:	08015ad0 	.word	0x08015ad0

08012ecc <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8012ecc:	b580      	push	{r7, lr}
 8012ece:	b082      	sub	sp, #8
 8012ed0:	af00      	add	r7, sp, #0
 8012ed2:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d101      	bne.n	8012ede <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8012eda:	2301      	movs	r3, #1
 8012edc:	e03c      	b.n	8012f58 <HAL_USART_Init+0x8c>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012ee4:	b2db      	uxtb	r3, r3
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d106      	bne.n	8012ef8 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	2200      	movs	r2, #0
 8012eee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8012ef2:	6878      	ldr	r0, [r7, #4]
 8012ef4:	f7ef fb96 	bl	8002624 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	2202      	movs	r2, #2
 8012efc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	681a      	ldr	r2, [r3, #0]
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	f022 0201 	bic.w	r2, r2, #1
 8012f0e:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 8012f10:	6878      	ldr	r0, [r7, #4]
 8012f12:	f000 f85b 	bl	8012fcc <USART_SetConfig>
 8012f16:	4603      	mov	r3, r0
 8012f18:	2b01      	cmp	r3, #1
 8012f1a:	d101      	bne.n	8012f20 <HAL_USART_Init+0x54>
  {
    return HAL_ERROR;
 8012f1c:	2301      	movs	r3, #1
 8012f1e:	e01b      	b.n	8012f58 <HAL_USART_Init+0x8c>

  /* In Synchronous SPI mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	685a      	ldr	r2, [r3, #4]
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8012f2e:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	689a      	ldr	r2, [r3, #8]
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8012f3e:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	681a      	ldr	r2, [r3, #0]
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	f042 0201 	orr.w	r2, r2, #1
 8012f4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8012f50:	6878      	ldr	r0, [r7, #4]
 8012f52:	f000 fd2b 	bl	80139ac <USART_CheckIdleState>
 8012f56:	4603      	mov	r3, r0
}
 8012f58:	4618      	mov	r0, r3
 8012f5a:	3708      	adds	r7, #8
 8012f5c:	46bd      	mov	sp, r7
 8012f5e:	bd80      	pop	{r7, pc}

08012f60 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8012f60:	b580      	push	{r7, lr}
 8012f62:	b084      	sub	sp, #16
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	60f8      	str	r0, [r7, #12]
 8012f68:	60b9      	str	r1, [r7, #8]
 8012f6a:	603b      	str	r3, [r7, #0]
 8012f6c:	4613      	mov	r3, r2
 8012f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8012f70:	e018      	b.n	8012fa4 <USART_WaitOnFlagUntilTimeout+0x44>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012f72:	69bb      	ldr	r3, [r7, #24]
 8012f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f78:	d014      	beq.n	8012fa4 <USART_WaitOnFlagUntilTimeout+0x44>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012f7a:	f7ef fe69 	bl	8002c50 <HAL_GetTick>
 8012f7e:	4602      	mov	r2, r0
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	1ad3      	subs	r3, r2, r3
 8012f84:	69ba      	ldr	r2, [r7, #24]
 8012f86:	429a      	cmp	r2, r3
 8012f88:	d302      	bcc.n	8012f90 <USART_WaitOnFlagUntilTimeout+0x30>
 8012f8a:	69bb      	ldr	r3, [r7, #24]
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d109      	bne.n	8012fa4 <USART_WaitOnFlagUntilTimeout+0x44>
      {
        husart->State = HAL_USART_STATE_READY;
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	2201      	movs	r2, #1
 8012f94:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	2200      	movs	r2, #0
 8012f9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 8012fa0:	2303      	movs	r3, #3
 8012fa2:	e00f      	b.n	8012fc4 <USART_WaitOnFlagUntilTimeout+0x64>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	69da      	ldr	r2, [r3, #28]
 8012faa:	68bb      	ldr	r3, [r7, #8]
 8012fac:	4013      	ands	r3, r2
 8012fae:	68ba      	ldr	r2, [r7, #8]
 8012fb0:	429a      	cmp	r2, r3
 8012fb2:	bf0c      	ite	eq
 8012fb4:	2301      	moveq	r3, #1
 8012fb6:	2300      	movne	r3, #0
 8012fb8:	b2db      	uxtb	r3, r3
 8012fba:	461a      	mov	r2, r3
 8012fbc:	79fb      	ldrb	r3, [r7, #7]
 8012fbe:	429a      	cmp	r2, r3
 8012fc0:	d0d7      	beq.n	8012f72 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8012fc2:	2300      	movs	r3, #0
}
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	3710      	adds	r7, #16
 8012fc8:	46bd      	mov	sp, r7
 8012fca:	bd80      	pop	{r7, pc}

08012fcc <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	b08e      	sub	sp, #56	@ 0x38
 8012fd0:	af00      	add	r7, sp, #0
 8012fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 8012fda:	2300      	movs	r3, #0
 8012fdc:	633b      	str	r3, [r7, #48]	@ 0x30
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	689a      	ldr	r2, [r3, #8]
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	691b      	ldr	r3, [r3, #16]
 8012fe6:	431a      	orrs	r2, r3
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	695b      	ldr	r3, [r3, #20]
 8012fec:	4313      	orrs	r3, r2
 8012fee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	681a      	ldr	r2, [r3, #0]
 8012ffa:	4bc9      	ldr	r3, [pc, #804]	@ (8013320 <USART_SetConfig+0x354>)
 8012ffc:	4013      	ands	r3, r2
 8012ffe:	687a      	ldr	r2, [r7, #4]
 8013000:	6812      	ldr	r2, [r2, #0]
 8013002:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013004:	430b      	orrs	r3, r1
 8013006:	6013      	str	r3, [r2, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in USART Synchronous SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8013008:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801300c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	6a1b      	ldr	r3, [r3, #32]
 8013012:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013014:	4313      	orrs	r3, r2
 8013016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	699a      	ldr	r2, [r3, #24]
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	69db      	ldr	r3, [r3, #28]
 8013020:	4313      	orrs	r3, r2
 8013022:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013024:	4313      	orrs	r3, r2
 8013026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	68db      	ldr	r3, [r3, #12]
 801302c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801302e:	4313      	orrs	r3, r2
 8013030:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	685a      	ldr	r2, [r3, #4]
 8013038:	4bba      	ldr	r3, [pc, #744]	@ (8013324 <USART_SetConfig+0x358>)
 801303a:	4013      	ands	r3, r2
 801303c:	687a      	ldr	r2, [r7, #4]
 801303e:	6812      	ldr	r2, [r2, #0]
 8013040:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013042:	430b      	orrs	r3, r1
 8013044:	6053      	str	r3, [r2, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	681b      	ldr	r3, [r3, #0]
 801304a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801304c:	f023 010f 	bic.w	r1, r3, #15
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	430a      	orrs	r2, r1
 801305a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	4ab1      	ldr	r2, [pc, #708]	@ (8013328 <USART_SetConfig+0x35c>)
 8013062:	4293      	cmp	r3, r2
 8013064:	d176      	bne.n	8013154 <USART_SetConfig+0x188>
 8013066:	4bb1      	ldr	r3, [pc, #708]	@ (801332c <USART_SetConfig+0x360>)
 8013068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801306a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801306e:	2b28      	cmp	r3, #40	@ 0x28
 8013070:	d86c      	bhi.n	801314c <USART_SetConfig+0x180>
 8013072:	a201      	add	r2, pc, #4	@ (adr r2, 8013078 <USART_SetConfig+0xac>)
 8013074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013078:	0801311d 	.word	0x0801311d
 801307c:	0801314d 	.word	0x0801314d
 8013080:	0801314d 	.word	0x0801314d
 8013084:	0801314d 	.word	0x0801314d
 8013088:	0801314d 	.word	0x0801314d
 801308c:	0801314d 	.word	0x0801314d
 8013090:	0801314d 	.word	0x0801314d
 8013094:	0801314d 	.word	0x0801314d
 8013098:	08013125 	.word	0x08013125
 801309c:	0801314d 	.word	0x0801314d
 80130a0:	0801314d 	.word	0x0801314d
 80130a4:	0801314d 	.word	0x0801314d
 80130a8:	0801314d 	.word	0x0801314d
 80130ac:	0801314d 	.word	0x0801314d
 80130b0:	0801314d 	.word	0x0801314d
 80130b4:	0801314d 	.word	0x0801314d
 80130b8:	0801312d 	.word	0x0801312d
 80130bc:	0801314d 	.word	0x0801314d
 80130c0:	0801314d 	.word	0x0801314d
 80130c4:	0801314d 	.word	0x0801314d
 80130c8:	0801314d 	.word	0x0801314d
 80130cc:	0801314d 	.word	0x0801314d
 80130d0:	0801314d 	.word	0x0801314d
 80130d4:	0801314d 	.word	0x0801314d
 80130d8:	08013135 	.word	0x08013135
 80130dc:	0801314d 	.word	0x0801314d
 80130e0:	0801314d 	.word	0x0801314d
 80130e4:	0801314d 	.word	0x0801314d
 80130e8:	0801314d 	.word	0x0801314d
 80130ec:	0801314d 	.word	0x0801314d
 80130f0:	0801314d 	.word	0x0801314d
 80130f4:	0801314d 	.word	0x0801314d
 80130f8:	0801313d 	.word	0x0801313d
 80130fc:	0801314d 	.word	0x0801314d
 8013100:	0801314d 	.word	0x0801314d
 8013104:	0801314d 	.word	0x0801314d
 8013108:	0801314d 	.word	0x0801314d
 801310c:	0801314d 	.word	0x0801314d
 8013110:	0801314d 	.word	0x0801314d
 8013114:	0801314d 	.word	0x0801314d
 8013118:	08013145 	.word	0x08013145
 801311c:	2301      	movs	r3, #1
 801311e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013122:	e112      	b.n	801334a <USART_SetConfig+0x37e>
 8013124:	2302      	movs	r3, #2
 8013126:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801312a:	e10e      	b.n	801334a <USART_SetConfig+0x37e>
 801312c:	2304      	movs	r3, #4
 801312e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013132:	e10a      	b.n	801334a <USART_SetConfig+0x37e>
 8013134:	2308      	movs	r3, #8
 8013136:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801313a:	e106      	b.n	801334a <USART_SetConfig+0x37e>
 801313c:	2310      	movs	r3, #16
 801313e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013142:	e102      	b.n	801334a <USART_SetConfig+0x37e>
 8013144:	2320      	movs	r3, #32
 8013146:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801314a:	e0fe      	b.n	801334a <USART_SetConfig+0x37e>
 801314c:	2340      	movs	r3, #64	@ 0x40
 801314e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013152:	e0fa      	b.n	801334a <USART_SetConfig+0x37e>
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	4a75      	ldr	r2, [pc, #468]	@ (8013330 <USART_SetConfig+0x364>)
 801315a:	4293      	cmp	r3, r2
 801315c:	d130      	bne.n	80131c0 <USART_SetConfig+0x1f4>
 801315e:	4b73      	ldr	r3, [pc, #460]	@ (801332c <USART_SetConfig+0x360>)
 8013160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013162:	f003 0307 	and.w	r3, r3, #7
 8013166:	2b05      	cmp	r3, #5
 8013168:	d826      	bhi.n	80131b8 <USART_SetConfig+0x1ec>
 801316a:	a201      	add	r2, pc, #4	@ (adr r2, 8013170 <USART_SetConfig+0x1a4>)
 801316c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013170:	08013189 	.word	0x08013189
 8013174:	08013191 	.word	0x08013191
 8013178:	08013199 	.word	0x08013199
 801317c:	080131a1 	.word	0x080131a1
 8013180:	080131a9 	.word	0x080131a9
 8013184:	080131b1 	.word	0x080131b1
 8013188:	2300      	movs	r3, #0
 801318a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801318e:	e0dc      	b.n	801334a <USART_SetConfig+0x37e>
 8013190:	2302      	movs	r3, #2
 8013192:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013196:	e0d8      	b.n	801334a <USART_SetConfig+0x37e>
 8013198:	2304      	movs	r3, #4
 801319a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801319e:	e0d4      	b.n	801334a <USART_SetConfig+0x37e>
 80131a0:	2308      	movs	r3, #8
 80131a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80131a6:	e0d0      	b.n	801334a <USART_SetConfig+0x37e>
 80131a8:	2310      	movs	r3, #16
 80131aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80131ae:	e0cc      	b.n	801334a <USART_SetConfig+0x37e>
 80131b0:	2320      	movs	r3, #32
 80131b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80131b6:	e0c8      	b.n	801334a <USART_SetConfig+0x37e>
 80131b8:	2340      	movs	r3, #64	@ 0x40
 80131ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80131be:	e0c4      	b.n	801334a <USART_SetConfig+0x37e>
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	4a5b      	ldr	r2, [pc, #364]	@ (8013334 <USART_SetConfig+0x368>)
 80131c6:	4293      	cmp	r3, r2
 80131c8:	d130      	bne.n	801322c <USART_SetConfig+0x260>
 80131ca:	4b58      	ldr	r3, [pc, #352]	@ (801332c <USART_SetConfig+0x360>)
 80131cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80131ce:	f003 0307 	and.w	r3, r3, #7
 80131d2:	2b05      	cmp	r3, #5
 80131d4:	d826      	bhi.n	8013224 <USART_SetConfig+0x258>
 80131d6:	a201      	add	r2, pc, #4	@ (adr r2, 80131dc <USART_SetConfig+0x210>)
 80131d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131dc:	080131f5 	.word	0x080131f5
 80131e0:	080131fd 	.word	0x080131fd
 80131e4:	08013205 	.word	0x08013205
 80131e8:	0801320d 	.word	0x0801320d
 80131ec:	08013215 	.word	0x08013215
 80131f0:	0801321d 	.word	0x0801321d
 80131f4:	2300      	movs	r3, #0
 80131f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80131fa:	e0a6      	b.n	801334a <USART_SetConfig+0x37e>
 80131fc:	2302      	movs	r3, #2
 80131fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013202:	e0a2      	b.n	801334a <USART_SetConfig+0x37e>
 8013204:	2304      	movs	r3, #4
 8013206:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801320a:	e09e      	b.n	801334a <USART_SetConfig+0x37e>
 801320c:	2308      	movs	r3, #8
 801320e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013212:	e09a      	b.n	801334a <USART_SetConfig+0x37e>
 8013214:	2310      	movs	r3, #16
 8013216:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801321a:	e096      	b.n	801334a <USART_SetConfig+0x37e>
 801321c:	2320      	movs	r3, #32
 801321e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013222:	e092      	b.n	801334a <USART_SetConfig+0x37e>
 8013224:	2340      	movs	r3, #64	@ 0x40
 8013226:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801322a:	e08e      	b.n	801334a <USART_SetConfig+0x37e>
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	4a41      	ldr	r2, [pc, #260]	@ (8013338 <USART_SetConfig+0x36c>)
 8013232:	4293      	cmp	r3, r2
 8013234:	f040 8086 	bne.w	8013344 <USART_SetConfig+0x378>
 8013238:	4b3c      	ldr	r3, [pc, #240]	@ (801332c <USART_SetConfig+0x360>)
 801323a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801323c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013240:	2b28      	cmp	r3, #40	@ 0x28
 8013242:	d87b      	bhi.n	801333c <USART_SetConfig+0x370>
 8013244:	a201      	add	r2, pc, #4	@ (adr r2, 801324c <USART_SetConfig+0x280>)
 8013246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801324a:	bf00      	nop
 801324c:	080132f1 	.word	0x080132f1
 8013250:	0801333d 	.word	0x0801333d
 8013254:	0801333d 	.word	0x0801333d
 8013258:	0801333d 	.word	0x0801333d
 801325c:	0801333d 	.word	0x0801333d
 8013260:	0801333d 	.word	0x0801333d
 8013264:	0801333d 	.word	0x0801333d
 8013268:	0801333d 	.word	0x0801333d
 801326c:	080132f9 	.word	0x080132f9
 8013270:	0801333d 	.word	0x0801333d
 8013274:	0801333d 	.word	0x0801333d
 8013278:	0801333d 	.word	0x0801333d
 801327c:	0801333d 	.word	0x0801333d
 8013280:	0801333d 	.word	0x0801333d
 8013284:	0801333d 	.word	0x0801333d
 8013288:	0801333d 	.word	0x0801333d
 801328c:	08013301 	.word	0x08013301
 8013290:	0801333d 	.word	0x0801333d
 8013294:	0801333d 	.word	0x0801333d
 8013298:	0801333d 	.word	0x0801333d
 801329c:	0801333d 	.word	0x0801333d
 80132a0:	0801333d 	.word	0x0801333d
 80132a4:	0801333d 	.word	0x0801333d
 80132a8:	0801333d 	.word	0x0801333d
 80132ac:	08013309 	.word	0x08013309
 80132b0:	0801333d 	.word	0x0801333d
 80132b4:	0801333d 	.word	0x0801333d
 80132b8:	0801333d 	.word	0x0801333d
 80132bc:	0801333d 	.word	0x0801333d
 80132c0:	0801333d 	.word	0x0801333d
 80132c4:	0801333d 	.word	0x0801333d
 80132c8:	0801333d 	.word	0x0801333d
 80132cc:	08013311 	.word	0x08013311
 80132d0:	0801333d 	.word	0x0801333d
 80132d4:	0801333d 	.word	0x0801333d
 80132d8:	0801333d 	.word	0x0801333d
 80132dc:	0801333d 	.word	0x0801333d
 80132e0:	0801333d 	.word	0x0801333d
 80132e4:	0801333d 	.word	0x0801333d
 80132e8:	0801333d 	.word	0x0801333d
 80132ec:	08013319 	.word	0x08013319
 80132f0:	2301      	movs	r3, #1
 80132f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80132f6:	e028      	b.n	801334a <USART_SetConfig+0x37e>
 80132f8:	2302      	movs	r3, #2
 80132fa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80132fe:	e024      	b.n	801334a <USART_SetConfig+0x37e>
 8013300:	2304      	movs	r3, #4
 8013302:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013306:	e020      	b.n	801334a <USART_SetConfig+0x37e>
 8013308:	2308      	movs	r3, #8
 801330a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801330e:	e01c      	b.n	801334a <USART_SetConfig+0x37e>
 8013310:	2310      	movs	r3, #16
 8013312:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013316:	e018      	b.n	801334a <USART_SetConfig+0x37e>
 8013318:	2320      	movs	r3, #32
 801331a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801331e:	e014      	b.n	801334a <USART_SetConfig+0x37e>
 8013320:	cfff69f3 	.word	0xcfff69f3
 8013324:	ffffc0f6 	.word	0xffffc0f6
 8013328:	40011000 	.word	0x40011000
 801332c:	58024400 	.word	0x58024400
 8013330:	40004400 	.word	0x40004400
 8013334:	40004800 	.word	0x40004800
 8013338:	40011400 	.word	0x40011400
 801333c:	2340      	movs	r3, #64	@ 0x40
 801333e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8013342:	e002      	b.n	801334a <USART_SetConfig+0x37e>
 8013344:	2340      	movs	r3, #64	@ 0x40
 8013346:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  switch (clocksource)
 801334a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801334e:	2b20      	cmp	r3, #32
 8013350:	f200 82f9 	bhi.w	8013946 <USART_SetConfig+0x97a>
 8013354:	a201      	add	r2, pc, #4	@ (adr r2, 801335c <USART_SetConfig+0x390>)
 8013356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801335a:	bf00      	nop
 801335c:	080133e1 	.word	0x080133e1
 8013360:	0801348b 	.word	0x0801348b
 8013364:	08013535 	.word	0x08013535
 8013368:	08013947 	.word	0x08013947
 801336c:	080135e3 	.word	0x080135e3
 8013370:	08013947 	.word	0x08013947
 8013374:	08013947 	.word	0x08013947
 8013378:	08013947 	.word	0x08013947
 801337c:	08013691 	.word	0x08013691
 8013380:	08013947 	.word	0x08013947
 8013384:	08013947 	.word	0x08013947
 8013388:	08013947 	.word	0x08013947
 801338c:	08013947 	.word	0x08013947
 8013390:	08013947 	.word	0x08013947
 8013394:	08013947 	.word	0x08013947
 8013398:	08013947 	.word	0x08013947
 801339c:	080137f1 	.word	0x080137f1
 80133a0:	08013947 	.word	0x08013947
 80133a4:	08013947 	.word	0x08013947
 80133a8:	08013947 	.word	0x08013947
 80133ac:	08013947 	.word	0x08013947
 80133b0:	08013947 	.word	0x08013947
 80133b4:	08013947 	.word	0x08013947
 80133b8:	08013947 	.word	0x08013947
 80133bc:	08013947 	.word	0x08013947
 80133c0:	08013947 	.word	0x08013947
 80133c4:	08013947 	.word	0x08013947
 80133c8:	08013947 	.word	0x08013947
 80133cc:	08013947 	.word	0x08013947
 80133d0:	08013947 	.word	0x08013947
 80133d4:	08013947 	.word	0x08013947
 80133d8:	08013947 	.word	0x08013947
 80133dc:	080138a1 	.word	0x080138a1
  {
    case USART_CLOCKSOURCE_D2PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 80133e0:	f7f8 fd72 	bl	800bec8 <HAL_RCC_GetPCLK1Freq>
 80133e4:	62b8      	str	r0, [r7, #40]	@ 0x28
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	d03e      	beq.n	801346c <USART_SetConfig+0x4a0>
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133f2:	2b01      	cmp	r3, #1
 80133f4:	d038      	beq.n	8013468 <USART_SetConfig+0x49c>
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133fa:	2b02      	cmp	r3, #2
 80133fc:	d032      	beq.n	8013464 <USART_SetConfig+0x498>
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013402:	2b03      	cmp	r3, #3
 8013404:	d02c      	beq.n	8013460 <USART_SetConfig+0x494>
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801340a:	2b04      	cmp	r3, #4
 801340c:	d026      	beq.n	801345c <USART_SetConfig+0x490>
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013412:	2b05      	cmp	r3, #5
 8013414:	d020      	beq.n	8013458 <USART_SetConfig+0x48c>
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801341a:	2b06      	cmp	r3, #6
 801341c:	d01a      	beq.n	8013454 <USART_SetConfig+0x488>
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013422:	2b07      	cmp	r3, #7
 8013424:	d014      	beq.n	8013450 <USART_SetConfig+0x484>
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801342a:	2b08      	cmp	r3, #8
 801342c:	d00e      	beq.n	801344c <USART_SetConfig+0x480>
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013432:	2b09      	cmp	r3, #9
 8013434:	d008      	beq.n	8013448 <USART_SetConfig+0x47c>
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801343a:	2b0a      	cmp	r3, #10
 801343c:	d101      	bne.n	8013442 <USART_SetConfig+0x476>
 801343e:	2380      	movs	r3, #128	@ 0x80
 8013440:	e015      	b.n	801346e <USART_SetConfig+0x4a2>
 8013442:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013446:	e012      	b.n	801346e <USART_SetConfig+0x4a2>
 8013448:	2340      	movs	r3, #64	@ 0x40
 801344a:	e010      	b.n	801346e <USART_SetConfig+0x4a2>
 801344c:	2320      	movs	r3, #32
 801344e:	e00e      	b.n	801346e <USART_SetConfig+0x4a2>
 8013450:	2310      	movs	r3, #16
 8013452:	e00c      	b.n	801346e <USART_SetConfig+0x4a2>
 8013454:	230c      	movs	r3, #12
 8013456:	e00a      	b.n	801346e <USART_SetConfig+0x4a2>
 8013458:	230a      	movs	r3, #10
 801345a:	e008      	b.n	801346e <USART_SetConfig+0x4a2>
 801345c:	2308      	movs	r3, #8
 801345e:	e006      	b.n	801346e <USART_SetConfig+0x4a2>
 8013460:	2306      	movs	r3, #6
 8013462:	e004      	b.n	801346e <USART_SetConfig+0x4a2>
 8013464:	2304      	movs	r3, #4
 8013466:	e002      	b.n	801346e <USART_SetConfig+0x4a2>
 8013468:	2302      	movs	r3, #2
 801346a:	e000      	b.n	801346e <USART_SetConfig+0x4a2>
 801346c:	2301      	movs	r3, #1
 801346e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013470:	fbb2 f3f3 	udiv	r3, r2, r3
 8013474:	005a      	lsls	r2, r3, #1
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	685b      	ldr	r3, [r3, #4]
 801347a:	085b      	lsrs	r3, r3, #1
 801347c:	441a      	add	r2, r3
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	685b      	ldr	r3, [r3, #4]
 8013482:	fbb2 f3f3 	udiv	r3, r2, r3
 8013486:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8013488:	e261      	b.n	801394e <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_D2PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 801348a:	f7f8 fd33 	bl	800bef4 <HAL_RCC_GetPCLK2Freq>
 801348e:	62b8      	str	r0, [r7, #40]	@ 0x28
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013494:	2b00      	cmp	r3, #0
 8013496:	d03e      	beq.n	8013516 <USART_SetConfig+0x54a>
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801349c:	2b01      	cmp	r3, #1
 801349e:	d038      	beq.n	8013512 <USART_SetConfig+0x546>
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134a4:	2b02      	cmp	r3, #2
 80134a6:	d032      	beq.n	801350e <USART_SetConfig+0x542>
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134ac:	2b03      	cmp	r3, #3
 80134ae:	d02c      	beq.n	801350a <USART_SetConfig+0x53e>
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134b4:	2b04      	cmp	r3, #4
 80134b6:	d026      	beq.n	8013506 <USART_SetConfig+0x53a>
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134bc:	2b05      	cmp	r3, #5
 80134be:	d020      	beq.n	8013502 <USART_SetConfig+0x536>
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134c4:	2b06      	cmp	r3, #6
 80134c6:	d01a      	beq.n	80134fe <USART_SetConfig+0x532>
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134cc:	2b07      	cmp	r3, #7
 80134ce:	d014      	beq.n	80134fa <USART_SetConfig+0x52e>
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134d4:	2b08      	cmp	r3, #8
 80134d6:	d00e      	beq.n	80134f6 <USART_SetConfig+0x52a>
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134dc:	2b09      	cmp	r3, #9
 80134de:	d008      	beq.n	80134f2 <USART_SetConfig+0x526>
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134e4:	2b0a      	cmp	r3, #10
 80134e6:	d101      	bne.n	80134ec <USART_SetConfig+0x520>
 80134e8:	2380      	movs	r3, #128	@ 0x80
 80134ea:	e015      	b.n	8013518 <USART_SetConfig+0x54c>
 80134ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80134f0:	e012      	b.n	8013518 <USART_SetConfig+0x54c>
 80134f2:	2340      	movs	r3, #64	@ 0x40
 80134f4:	e010      	b.n	8013518 <USART_SetConfig+0x54c>
 80134f6:	2320      	movs	r3, #32
 80134f8:	e00e      	b.n	8013518 <USART_SetConfig+0x54c>
 80134fa:	2310      	movs	r3, #16
 80134fc:	e00c      	b.n	8013518 <USART_SetConfig+0x54c>
 80134fe:	230c      	movs	r3, #12
 8013500:	e00a      	b.n	8013518 <USART_SetConfig+0x54c>
 8013502:	230a      	movs	r3, #10
 8013504:	e008      	b.n	8013518 <USART_SetConfig+0x54c>
 8013506:	2308      	movs	r3, #8
 8013508:	e006      	b.n	8013518 <USART_SetConfig+0x54c>
 801350a:	2306      	movs	r3, #6
 801350c:	e004      	b.n	8013518 <USART_SetConfig+0x54c>
 801350e:	2304      	movs	r3, #4
 8013510:	e002      	b.n	8013518 <USART_SetConfig+0x54c>
 8013512:	2302      	movs	r3, #2
 8013514:	e000      	b.n	8013518 <USART_SetConfig+0x54c>
 8013516:	2301      	movs	r3, #1
 8013518:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801351a:	fbb2 f3f3 	udiv	r3, r2, r3
 801351e:	005a      	lsls	r2, r3, #1
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	685b      	ldr	r3, [r3, #4]
 8013524:	085b      	lsrs	r3, r3, #1
 8013526:	441a      	add	r2, r3
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	685b      	ldr	r3, [r3, #4]
 801352c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013530:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8013532:	e20c      	b.n	801394e <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_PLL2:
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013534:	f107 0318 	add.w	r3, r7, #24
 8013538:	4618      	mov	r0, r3
 801353a:	f7fa fc91 	bl	800de60 <HAL_RCCEx_GetPLL2ClockFreq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, husart->Init.BaudRate,
 801353e:	69fa      	ldr	r2, [r7, #28]
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013544:	2b00      	cmp	r3, #0
 8013546:	d03e      	beq.n	80135c6 <USART_SetConfig+0x5fa>
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801354c:	2b01      	cmp	r3, #1
 801354e:	d038      	beq.n	80135c2 <USART_SetConfig+0x5f6>
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013554:	2b02      	cmp	r3, #2
 8013556:	d032      	beq.n	80135be <USART_SetConfig+0x5f2>
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801355c:	2b03      	cmp	r3, #3
 801355e:	d02c      	beq.n	80135ba <USART_SetConfig+0x5ee>
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013564:	2b04      	cmp	r3, #4
 8013566:	d026      	beq.n	80135b6 <USART_SetConfig+0x5ea>
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801356c:	2b05      	cmp	r3, #5
 801356e:	d020      	beq.n	80135b2 <USART_SetConfig+0x5e6>
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013574:	2b06      	cmp	r3, #6
 8013576:	d01a      	beq.n	80135ae <USART_SetConfig+0x5e2>
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801357c:	2b07      	cmp	r3, #7
 801357e:	d014      	beq.n	80135aa <USART_SetConfig+0x5de>
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013584:	2b08      	cmp	r3, #8
 8013586:	d00e      	beq.n	80135a6 <USART_SetConfig+0x5da>
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801358c:	2b09      	cmp	r3, #9
 801358e:	d008      	beq.n	80135a2 <USART_SetConfig+0x5d6>
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013594:	2b0a      	cmp	r3, #10
 8013596:	d101      	bne.n	801359c <USART_SetConfig+0x5d0>
 8013598:	2380      	movs	r3, #128	@ 0x80
 801359a:	e015      	b.n	80135c8 <USART_SetConfig+0x5fc>
 801359c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80135a0:	e012      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135a2:	2340      	movs	r3, #64	@ 0x40
 80135a4:	e010      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135a6:	2320      	movs	r3, #32
 80135a8:	e00e      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135aa:	2310      	movs	r3, #16
 80135ac:	e00c      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135ae:	230c      	movs	r3, #12
 80135b0:	e00a      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135b2:	230a      	movs	r3, #10
 80135b4:	e008      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135b6:	2308      	movs	r3, #8
 80135b8:	e006      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135ba:	2306      	movs	r3, #6
 80135bc:	e004      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135be:	2304      	movs	r3, #4
 80135c0:	e002      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135c2:	2302      	movs	r3, #2
 80135c4:	e000      	b.n	80135c8 <USART_SetConfig+0x5fc>
 80135c6:	2301      	movs	r3, #1
 80135c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80135cc:	005a      	lsls	r2, r3, #1
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	685b      	ldr	r3, [r3, #4]
 80135d2:	085b      	lsrs	r3, r3, #1
 80135d4:	441a      	add	r2, r3
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	685b      	ldr	r3, [r3, #4]
 80135da:	fbb2 f3f3 	udiv	r3, r2, r3
 80135de:	633b      	str	r3, [r7, #48]	@ 0x30
                                                husart->Init.ClockPrescaler));
      break;
 80135e0:	e1b5      	b.n	801394e <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_PLL3:
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80135e2:	f107 030c 	add.w	r3, r7, #12
 80135e6:	4618      	mov	r0, r3
 80135e8:	f7fa fd8e 	bl	800e108 <HAL_RCCEx_GetPLL3ClockFreq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, husart->Init.BaudRate,
 80135ec:	693a      	ldr	r2, [r7, #16]
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d03e      	beq.n	8013674 <USART_SetConfig+0x6a8>
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135fa:	2b01      	cmp	r3, #1
 80135fc:	d038      	beq.n	8013670 <USART_SetConfig+0x6a4>
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013602:	2b02      	cmp	r3, #2
 8013604:	d032      	beq.n	801366c <USART_SetConfig+0x6a0>
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801360a:	2b03      	cmp	r3, #3
 801360c:	d02c      	beq.n	8013668 <USART_SetConfig+0x69c>
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013612:	2b04      	cmp	r3, #4
 8013614:	d026      	beq.n	8013664 <USART_SetConfig+0x698>
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801361a:	2b05      	cmp	r3, #5
 801361c:	d020      	beq.n	8013660 <USART_SetConfig+0x694>
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013622:	2b06      	cmp	r3, #6
 8013624:	d01a      	beq.n	801365c <USART_SetConfig+0x690>
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801362a:	2b07      	cmp	r3, #7
 801362c:	d014      	beq.n	8013658 <USART_SetConfig+0x68c>
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013632:	2b08      	cmp	r3, #8
 8013634:	d00e      	beq.n	8013654 <USART_SetConfig+0x688>
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801363a:	2b09      	cmp	r3, #9
 801363c:	d008      	beq.n	8013650 <USART_SetConfig+0x684>
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013642:	2b0a      	cmp	r3, #10
 8013644:	d101      	bne.n	801364a <USART_SetConfig+0x67e>
 8013646:	2380      	movs	r3, #128	@ 0x80
 8013648:	e015      	b.n	8013676 <USART_SetConfig+0x6aa>
 801364a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801364e:	e012      	b.n	8013676 <USART_SetConfig+0x6aa>
 8013650:	2340      	movs	r3, #64	@ 0x40
 8013652:	e010      	b.n	8013676 <USART_SetConfig+0x6aa>
 8013654:	2320      	movs	r3, #32
 8013656:	e00e      	b.n	8013676 <USART_SetConfig+0x6aa>
 8013658:	2310      	movs	r3, #16
 801365a:	e00c      	b.n	8013676 <USART_SetConfig+0x6aa>
 801365c:	230c      	movs	r3, #12
 801365e:	e00a      	b.n	8013676 <USART_SetConfig+0x6aa>
 8013660:	230a      	movs	r3, #10
 8013662:	e008      	b.n	8013676 <USART_SetConfig+0x6aa>
 8013664:	2308      	movs	r3, #8
 8013666:	e006      	b.n	8013676 <USART_SetConfig+0x6aa>
 8013668:	2306      	movs	r3, #6
 801366a:	e004      	b.n	8013676 <USART_SetConfig+0x6aa>
 801366c:	2304      	movs	r3, #4
 801366e:	e002      	b.n	8013676 <USART_SetConfig+0x6aa>
 8013670:	2302      	movs	r3, #2
 8013672:	e000      	b.n	8013676 <USART_SetConfig+0x6aa>
 8013674:	2301      	movs	r3, #1
 8013676:	fbb2 f3f3 	udiv	r3, r2, r3
 801367a:	005a      	lsls	r2, r3, #1
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	685b      	ldr	r3, [r3, #4]
 8013680:	085b      	lsrs	r3, r3, #1
 8013682:	441a      	add	r2, r3
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	685b      	ldr	r3, [r3, #4]
 8013688:	fbb2 f3f3 	udiv	r3, r2, r3
 801368c:	633b      	str	r3, [r7, #48]	@ 0x30
                                                husart->Init.ClockPrescaler));
      break;
 801368e:	e15e      	b.n	801394e <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013690:	4b80      	ldr	r3, [pc, #512]	@ (8013894 <USART_SetConfig+0x8c8>)
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	f003 0320 	and.w	r3, r3, #32
 8013698:	2b00      	cmp	r3, #0
 801369a:	d057      	beq.n	801374c <USART_SetConfig+0x780>
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)),
 801369c:	4b7d      	ldr	r3, [pc, #500]	@ (8013894 <USART_SetConfig+0x8c8>)
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	08db      	lsrs	r3, r3, #3
 80136a2:	f003 0303 	and.w	r3, r3, #3
 80136a6:	4a7c      	ldr	r2, [pc, #496]	@ (8013898 <USART_SetConfig+0x8cc>)
 80136a8:	40da      	lsrs	r2, r3
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d03e      	beq.n	8013730 <USART_SetConfig+0x764>
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136b6:	2b01      	cmp	r3, #1
 80136b8:	d038      	beq.n	801372c <USART_SetConfig+0x760>
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136be:	2b02      	cmp	r3, #2
 80136c0:	d032      	beq.n	8013728 <USART_SetConfig+0x75c>
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136c6:	2b03      	cmp	r3, #3
 80136c8:	d02c      	beq.n	8013724 <USART_SetConfig+0x758>
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136ce:	2b04      	cmp	r3, #4
 80136d0:	d026      	beq.n	8013720 <USART_SetConfig+0x754>
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136d6:	2b05      	cmp	r3, #5
 80136d8:	d020      	beq.n	801371c <USART_SetConfig+0x750>
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136de:	2b06      	cmp	r3, #6
 80136e0:	d01a      	beq.n	8013718 <USART_SetConfig+0x74c>
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136e6:	2b07      	cmp	r3, #7
 80136e8:	d014      	beq.n	8013714 <USART_SetConfig+0x748>
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136ee:	2b08      	cmp	r3, #8
 80136f0:	d00e      	beq.n	8013710 <USART_SetConfig+0x744>
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136f6:	2b09      	cmp	r3, #9
 80136f8:	d008      	beq.n	801370c <USART_SetConfig+0x740>
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136fe:	2b0a      	cmp	r3, #10
 8013700:	d101      	bne.n	8013706 <USART_SetConfig+0x73a>
 8013702:	2380      	movs	r3, #128	@ 0x80
 8013704:	e015      	b.n	8013732 <USART_SetConfig+0x766>
 8013706:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801370a:	e012      	b.n	8013732 <USART_SetConfig+0x766>
 801370c:	2340      	movs	r3, #64	@ 0x40
 801370e:	e010      	b.n	8013732 <USART_SetConfig+0x766>
 8013710:	2320      	movs	r3, #32
 8013712:	e00e      	b.n	8013732 <USART_SetConfig+0x766>
 8013714:	2310      	movs	r3, #16
 8013716:	e00c      	b.n	8013732 <USART_SetConfig+0x766>
 8013718:	230c      	movs	r3, #12
 801371a:	e00a      	b.n	8013732 <USART_SetConfig+0x766>
 801371c:	230a      	movs	r3, #10
 801371e:	e008      	b.n	8013732 <USART_SetConfig+0x766>
 8013720:	2308      	movs	r3, #8
 8013722:	e006      	b.n	8013732 <USART_SetConfig+0x766>
 8013724:	2306      	movs	r3, #6
 8013726:	e004      	b.n	8013732 <USART_SetConfig+0x766>
 8013728:	2304      	movs	r3, #4
 801372a:	e002      	b.n	8013732 <USART_SetConfig+0x766>
 801372c:	2302      	movs	r3, #2
 801372e:	e000      	b.n	8013732 <USART_SetConfig+0x766>
 8013730:	2301      	movs	r3, #1
 8013732:	fbb2 f3f3 	udiv	r3, r2, r3
 8013736:	005a      	lsls	r2, r3, #1
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	685b      	ldr	r3, [r3, #4]
 801373c:	085b      	lsrs	r3, r3, #1
 801373e:	441a      	add	r2, r3
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	685b      	ldr	r3, [r3, #4]
 8013744:	fbb2 f3f3 	udiv	r3, r2, r3
 8013748:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
      }
      break;
 801374a:	e100      	b.n	801394e <USART_SetConfig+0x982>
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013750:	2b00      	cmp	r3, #0
 8013752:	d03e      	beq.n	80137d2 <USART_SetConfig+0x806>
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013758:	2b01      	cmp	r3, #1
 801375a:	d038      	beq.n	80137ce <USART_SetConfig+0x802>
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013760:	2b02      	cmp	r3, #2
 8013762:	d032      	beq.n	80137ca <USART_SetConfig+0x7fe>
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013768:	2b03      	cmp	r3, #3
 801376a:	d02c      	beq.n	80137c6 <USART_SetConfig+0x7fa>
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013770:	2b04      	cmp	r3, #4
 8013772:	d026      	beq.n	80137c2 <USART_SetConfig+0x7f6>
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013778:	2b05      	cmp	r3, #5
 801377a:	d020      	beq.n	80137be <USART_SetConfig+0x7f2>
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013780:	2b06      	cmp	r3, #6
 8013782:	d01a      	beq.n	80137ba <USART_SetConfig+0x7ee>
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013788:	2b07      	cmp	r3, #7
 801378a:	d014      	beq.n	80137b6 <USART_SetConfig+0x7ea>
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013790:	2b08      	cmp	r3, #8
 8013792:	d00e      	beq.n	80137b2 <USART_SetConfig+0x7e6>
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013798:	2b09      	cmp	r3, #9
 801379a:	d008      	beq.n	80137ae <USART_SetConfig+0x7e2>
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80137a0:	2b0a      	cmp	r3, #10
 80137a2:	d101      	bne.n	80137a8 <USART_SetConfig+0x7dc>
 80137a4:	2380      	movs	r3, #128	@ 0x80
 80137a6:	e015      	b.n	80137d4 <USART_SetConfig+0x808>
 80137a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80137ac:	e012      	b.n	80137d4 <USART_SetConfig+0x808>
 80137ae:	2340      	movs	r3, #64	@ 0x40
 80137b0:	e010      	b.n	80137d4 <USART_SetConfig+0x808>
 80137b2:	2320      	movs	r3, #32
 80137b4:	e00e      	b.n	80137d4 <USART_SetConfig+0x808>
 80137b6:	2310      	movs	r3, #16
 80137b8:	e00c      	b.n	80137d4 <USART_SetConfig+0x808>
 80137ba:	230c      	movs	r3, #12
 80137bc:	e00a      	b.n	80137d4 <USART_SetConfig+0x808>
 80137be:	230a      	movs	r3, #10
 80137c0:	e008      	b.n	80137d4 <USART_SetConfig+0x808>
 80137c2:	2308      	movs	r3, #8
 80137c4:	e006      	b.n	80137d4 <USART_SetConfig+0x808>
 80137c6:	2306      	movs	r3, #6
 80137c8:	e004      	b.n	80137d4 <USART_SetConfig+0x808>
 80137ca:	2304      	movs	r3, #4
 80137cc:	e002      	b.n	80137d4 <USART_SetConfig+0x808>
 80137ce:	2302      	movs	r3, #2
 80137d0:	e000      	b.n	80137d4 <USART_SetConfig+0x808>
 80137d2:	2301      	movs	r3, #1
 80137d4:	4a30      	ldr	r2, [pc, #192]	@ (8013898 <USART_SetConfig+0x8cc>)
 80137d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80137da:	005a      	lsls	r2, r3, #1
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	685b      	ldr	r3, [r3, #4]
 80137e0:	085b      	lsrs	r3, r3, #1
 80137e2:	441a      	add	r2, r3
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	685b      	ldr	r3, [r3, #4]
 80137e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80137ec:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80137ee:	e0ae      	b.n	801394e <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_CSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(CSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d03e      	beq.n	8013876 <USART_SetConfig+0x8aa>
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80137fc:	2b01      	cmp	r3, #1
 80137fe:	d038      	beq.n	8013872 <USART_SetConfig+0x8a6>
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013804:	2b02      	cmp	r3, #2
 8013806:	d032      	beq.n	801386e <USART_SetConfig+0x8a2>
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801380c:	2b03      	cmp	r3, #3
 801380e:	d02c      	beq.n	801386a <USART_SetConfig+0x89e>
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013814:	2b04      	cmp	r3, #4
 8013816:	d026      	beq.n	8013866 <USART_SetConfig+0x89a>
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801381c:	2b05      	cmp	r3, #5
 801381e:	d020      	beq.n	8013862 <USART_SetConfig+0x896>
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013824:	2b06      	cmp	r3, #6
 8013826:	d01a      	beq.n	801385e <USART_SetConfig+0x892>
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801382c:	2b07      	cmp	r3, #7
 801382e:	d014      	beq.n	801385a <USART_SetConfig+0x88e>
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013834:	2b08      	cmp	r3, #8
 8013836:	d00e      	beq.n	8013856 <USART_SetConfig+0x88a>
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801383c:	2b09      	cmp	r3, #9
 801383e:	d008      	beq.n	8013852 <USART_SetConfig+0x886>
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013844:	2b0a      	cmp	r3, #10
 8013846:	d101      	bne.n	801384c <USART_SetConfig+0x880>
 8013848:	2380      	movs	r3, #128	@ 0x80
 801384a:	e015      	b.n	8013878 <USART_SetConfig+0x8ac>
 801384c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013850:	e012      	b.n	8013878 <USART_SetConfig+0x8ac>
 8013852:	2340      	movs	r3, #64	@ 0x40
 8013854:	e010      	b.n	8013878 <USART_SetConfig+0x8ac>
 8013856:	2320      	movs	r3, #32
 8013858:	e00e      	b.n	8013878 <USART_SetConfig+0x8ac>
 801385a:	2310      	movs	r3, #16
 801385c:	e00c      	b.n	8013878 <USART_SetConfig+0x8ac>
 801385e:	230c      	movs	r3, #12
 8013860:	e00a      	b.n	8013878 <USART_SetConfig+0x8ac>
 8013862:	230a      	movs	r3, #10
 8013864:	e008      	b.n	8013878 <USART_SetConfig+0x8ac>
 8013866:	2308      	movs	r3, #8
 8013868:	e006      	b.n	8013878 <USART_SetConfig+0x8ac>
 801386a:	2306      	movs	r3, #6
 801386c:	e004      	b.n	8013878 <USART_SetConfig+0x8ac>
 801386e:	2304      	movs	r3, #4
 8013870:	e002      	b.n	8013878 <USART_SetConfig+0x8ac>
 8013872:	2302      	movs	r3, #2
 8013874:	e000      	b.n	8013878 <USART_SetConfig+0x8ac>
 8013876:	2301      	movs	r3, #1
 8013878:	4a08      	ldr	r2, [pc, #32]	@ (801389c <USART_SetConfig+0x8d0>)
 801387a:	fbb2 f3f3 	udiv	r3, r2, r3
 801387e:	005a      	lsls	r2, r3, #1
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	685b      	ldr	r3, [r3, #4]
 8013884:	085b      	lsrs	r3, r3, #1
 8013886:	441a      	add	r2, r3
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	685b      	ldr	r3, [r3, #4]
 801388c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013890:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8013892:	e05c      	b.n	801394e <USART_SetConfig+0x982>
 8013894:	58024400 	.word	0x58024400
 8013898:	03d09000 	.word	0x03d09000
 801389c:	003d0900 	.word	0x003d0900
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d03e      	beq.n	8013926 <USART_SetConfig+0x95a>
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138ac:	2b01      	cmp	r3, #1
 80138ae:	d038      	beq.n	8013922 <USART_SetConfig+0x956>
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138b4:	2b02      	cmp	r3, #2
 80138b6:	d032      	beq.n	801391e <USART_SetConfig+0x952>
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138bc:	2b03      	cmp	r3, #3
 80138be:	d02c      	beq.n	801391a <USART_SetConfig+0x94e>
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138c4:	2b04      	cmp	r3, #4
 80138c6:	d026      	beq.n	8013916 <USART_SetConfig+0x94a>
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138cc:	2b05      	cmp	r3, #5
 80138ce:	d020      	beq.n	8013912 <USART_SetConfig+0x946>
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138d4:	2b06      	cmp	r3, #6
 80138d6:	d01a      	beq.n	801390e <USART_SetConfig+0x942>
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138dc:	2b07      	cmp	r3, #7
 80138de:	d014      	beq.n	801390a <USART_SetConfig+0x93e>
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138e4:	2b08      	cmp	r3, #8
 80138e6:	d00e      	beq.n	8013906 <USART_SetConfig+0x93a>
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138ec:	2b09      	cmp	r3, #9
 80138ee:	d008      	beq.n	8013902 <USART_SetConfig+0x936>
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138f4:	2b0a      	cmp	r3, #10
 80138f6:	d101      	bne.n	80138fc <USART_SetConfig+0x930>
 80138f8:	2380      	movs	r3, #128	@ 0x80
 80138fa:	e015      	b.n	8013928 <USART_SetConfig+0x95c>
 80138fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013900:	e012      	b.n	8013928 <USART_SetConfig+0x95c>
 8013902:	2340      	movs	r3, #64	@ 0x40
 8013904:	e010      	b.n	8013928 <USART_SetConfig+0x95c>
 8013906:	2320      	movs	r3, #32
 8013908:	e00e      	b.n	8013928 <USART_SetConfig+0x95c>
 801390a:	2310      	movs	r3, #16
 801390c:	e00c      	b.n	8013928 <USART_SetConfig+0x95c>
 801390e:	230c      	movs	r3, #12
 8013910:	e00a      	b.n	8013928 <USART_SetConfig+0x95c>
 8013912:	230a      	movs	r3, #10
 8013914:	e008      	b.n	8013928 <USART_SetConfig+0x95c>
 8013916:	2308      	movs	r3, #8
 8013918:	e006      	b.n	8013928 <USART_SetConfig+0x95c>
 801391a:	2306      	movs	r3, #6
 801391c:	e004      	b.n	8013928 <USART_SetConfig+0x95c>
 801391e:	2304      	movs	r3, #4
 8013920:	e002      	b.n	8013928 <USART_SetConfig+0x95c>
 8013922:	2302      	movs	r3, #2
 8013924:	e000      	b.n	8013928 <USART_SetConfig+0x95c>
 8013926:	2301      	movs	r3, #1
 8013928:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 801392c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013930:	005a      	lsls	r2, r3, #1
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	685b      	ldr	r3, [r3, #4]
 8013936:	085b      	lsrs	r3, r3, #1
 8013938:	441a      	add	r2, r3
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	685b      	ldr	r3, [r3, #4]
 801393e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013942:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8013944:	e003      	b.n	801394e <USART_SetConfig+0x982>
    default:
      ret = HAL_ERROR;
 8013946:	2301      	movs	r3, #1
 8013948:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
      break;
 801394c:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 801394e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013950:	2b0f      	cmp	r3, #15
 8013952:	d916      	bls.n	8013982 <USART_SetConfig+0x9b6>
 8013954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013956:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801395a:	d212      	bcs.n	8013982 <USART_SetConfig+0x9b6>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801395c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801395e:	b29b      	uxth	r3, r3
 8013960:	f023 030f 	bic.w	r3, r3, #15
 8013964:	84fb      	strh	r3, [r7, #38]	@ 0x26
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013968:	085b      	lsrs	r3, r3, #1
 801396a:	b29b      	uxth	r3, r3
 801396c:	f003 0307 	and.w	r3, r3, #7
 8013970:	b29a      	uxth	r2, r3
 8013972:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013974:	4313      	orrs	r3, r2
 8013976:	84fb      	strh	r3, [r7, #38]	@ 0x26
    husart->Instance->BRR = brrtemp;
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	681b      	ldr	r3, [r3, #0]
 801397c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801397e:	60da      	str	r2, [r3, #12]
 8013980:	e002      	b.n	8013988 <USART_SetConfig+0x9bc>
  }
  else
  {
    ret = HAL_ERROR;
 8013982:	2301      	movs	r3, #1
 8013984:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	2201      	movs	r2, #1
 801398c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  husart->NbRxDataToProcess = 1U;
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	2201      	movs	r2, #1
 8013992:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	2200      	movs	r2, #0
 8013998:	649a      	str	r2, [r3, #72]	@ 0x48
  husart->TxISR   = NULL;
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	2200      	movs	r2, #0
 801399e:	64da      	str	r2, [r3, #76]	@ 0x4c

  return ret;
 80139a0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
}
 80139a4:	4618      	mov	r0, r3
 80139a6:	3738      	adds	r7, #56	@ 0x38
 80139a8:	46bd      	mov	sp, r7
 80139aa:	bd80      	pop	{r7, pc}

080139ac <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 80139ac:	b580      	push	{r7, lr}
 80139ae:	b086      	sub	sp, #24
 80139b0:	af02      	add	r7, sp, #8
 80139b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	2200      	movs	r2, #0
 80139b8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80139ba:	f7ef f949 	bl	8002c50 <HAL_GetTick>
 80139be:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	681b      	ldr	r3, [r3, #0]
 80139c6:	f003 0308 	and.w	r3, r3, #8
 80139ca:	2b08      	cmp	r3, #8
 80139cc:	d10e      	bne.n	80139ec <USART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80139ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80139d2:	9300      	str	r3, [sp, #0]
 80139d4:	68fb      	ldr	r3, [r7, #12]
 80139d6:	2200      	movs	r2, #0
 80139d8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80139dc:	6878      	ldr	r0, [r7, #4]
 80139de:	f7ff fabf 	bl	8012f60 <USART_WaitOnFlagUntilTimeout>
 80139e2:	4603      	mov	r3, r0
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d001      	beq.n	80139ec <USART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80139e8:	2303      	movs	r3, #3
 80139ea:	e01e      	b.n	8013a2a <USART_CheckIdleState+0x7e>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	681b      	ldr	r3, [r3, #0]
 80139f2:	f003 0304 	and.w	r3, r3, #4
 80139f6:	2b04      	cmp	r3, #4
 80139f8:	d10e      	bne.n	8013a18 <USART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80139fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80139fe:	9300      	str	r3, [sp, #0]
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	2200      	movs	r2, #0
 8013a04:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8013a08:	6878      	ldr	r0, [r7, #4]
 8013a0a:	f7ff faa9 	bl	8012f60 <USART_WaitOnFlagUntilTimeout>
 8013a0e:	4603      	mov	r3, r0
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d001      	beq.n	8013a18 <USART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8013a14:	2303      	movs	r3, #3
 8013a16:	e008      	b.n	8013a2a <USART_CheckIdleState+0x7e>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	2201      	movs	r2, #1
 8013a1c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	2200      	movs	r2, #0
 8013a24:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8013a28:	2300      	movs	r3, #0
}
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	3710      	adds	r7, #16
 8013a2e:	46bd      	mov	sp, r7
 8013a30:	bd80      	pop	{r7, pc}

08013a32 <HAL_USARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param husart      USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart)
{
 8013a32:	b480      	push	{r7}
 8013a34:	b085      	sub	sp, #20
 8013a36:	af00      	add	r7, sp, #0
 8013a38:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));

  /* Process Locked */
  __HAL_LOCK(husart);
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8013a40:	2b01      	cmp	r3, #1
 8013a42:	d101      	bne.n	8013a48 <HAL_USARTEx_DisableFifoMode+0x16>
 8013a44:	2302      	movs	r3, #2
 8013a46:	e027      	b.n	8013a98 <HAL_USARTEx_DisableFifoMode+0x66>
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	2201      	movs	r2, #1
 8013a4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	2202      	movs	r2, #2
 8013a54:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	681b      	ldr	r3, [r3, #0]
 8013a5e:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	681b      	ldr	r3, [r3, #0]
 8013a64:	681a      	ldr	r2, [r3, #0]
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	681b      	ldr	r3, [r3, #0]
 8013a6a:	f022 0201 	bic.w	r2, r2, #1
 8013a6e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8013a70:	68fb      	ldr	r3, [r7, #12]
 8013a72:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8013a76:	60fb      	str	r3, [r7, #12]
  husart->FifoMode = USART_FIFOMODE_DISABLE;
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	2200      	movs	r2, #0
 8013a7c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	681b      	ldr	r3, [r3, #0]
 8013a82:	68fa      	ldr	r2, [r7, #12]
 8013a84:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	2201      	movs	r2, #1
 8013a8a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	2200      	movs	r2, #0
 8013a92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8013a96:	2300      	movs	r3, #0
}
 8013a98:	4618      	mov	r0, r3
 8013a9a:	3714      	adds	r7, #20
 8013a9c:	46bd      	mov	sp, r7
 8013a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aa2:	4770      	bx	lr

08013aa4 <HAL_USARTEx_SetTxFifoThreshold>:
  *            @arg @ref USART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 8013aa4:	b580      	push	{r7, lr}
 8013aa6:	b084      	sub	sp, #16
 8013aa8:	af00      	add	r7, sp, #0
 8013aaa:	6078      	str	r0, [r7, #4]
 8013aac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8013ab4:	2b01      	cmp	r3, #1
 8013ab6:	d101      	bne.n	8013abc <HAL_USARTEx_SetTxFifoThreshold+0x18>
 8013ab8:	2302      	movs	r3, #2
 8013aba:	e02d      	b.n	8013b18 <HAL_USARTEx_SetTxFifoThreshold+0x74>
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	2201      	movs	r2, #1
 8013ac0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	2202      	movs	r2, #2
 8013ac8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	681b      	ldr	r3, [r3, #0]
 8013ad2:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	681b      	ldr	r3, [r3, #0]
 8013ad8:	681a      	ldr	r2, [r3, #0]
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	f022 0201 	bic.w	r2, r2, #1
 8013ae2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	689b      	ldr	r3, [r3, #8]
 8013aea:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	681b      	ldr	r3, [r3, #0]
 8013af2:	683a      	ldr	r2, [r7, #0]
 8013af4:	430a      	orrs	r2, r1
 8013af6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 8013af8:	6878      	ldr	r0, [r7, #4]
 8013afa:	f000 f84f 	bl	8013b9c <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	68fa      	ldr	r2, [r7, #12]
 8013b04:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	2201      	movs	r2, #1
 8013b0a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	2200      	movs	r2, #0
 8013b12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8013b16:	2300      	movs	r3, #0
}
 8013b18:	4618      	mov	r0, r3
 8013b1a:	3710      	adds	r7, #16
 8013b1c:	46bd      	mov	sp, r7
 8013b1e:	bd80      	pop	{r7, pc}

08013b20 <HAL_USARTEx_SetRxFifoThreshold>:
  *            @arg @ref USART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 8013b20:	b580      	push	{r7, lr}
 8013b22:	b084      	sub	sp, #16
 8013b24:	af00      	add	r7, sp, #0
 8013b26:	6078      	str	r0, [r7, #4]
 8013b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8013b30:	2b01      	cmp	r3, #1
 8013b32:	d101      	bne.n	8013b38 <HAL_USARTEx_SetRxFifoThreshold+0x18>
 8013b34:	2302      	movs	r3, #2
 8013b36:	e02d      	b.n	8013b94 <HAL_USARTEx_SetRxFifoThreshold+0x74>
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	2201      	movs	r2, #1
 8013b3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	2202      	movs	r2, #2
 8013b44:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	681b      	ldr	r3, [r3, #0]
 8013b4e:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	681a      	ldr	r2, [r3, #0]
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	681b      	ldr	r3, [r3, #0]
 8013b5a:	f022 0201 	bic.w	r2, r2, #1
 8013b5e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	689b      	ldr	r3, [r3, #8]
 8013b66:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	683a      	ldr	r2, [r7, #0]
 8013b70:	430a      	orrs	r2, r1
 8013b72:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 8013b74:	6878      	ldr	r0, [r7, #4]
 8013b76:	f000 f811 	bl	8013b9c <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	681b      	ldr	r3, [r3, #0]
 8013b7e:	68fa      	ldr	r2, [r7, #12]
 8013b80:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	2201      	movs	r2, #1
 8013b86:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	2200      	movs	r2, #0
 8013b8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8013b92:	2300      	movs	r3, #0
}
 8013b94:	4618      	mov	r0, r3
 8013b96:	3710      	adds	r7, #16
 8013b98:	46bd      	mov	sp, r7
 8013b9a:	bd80      	pop	{r7, pc}

08013b9c <USARTEx_SetNbDataToProcess>:
  *       the USART configuration registers.
  * @param husart USART handle.
  * @retval None
  */
static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart)
{
 8013b9c:	b480      	push	{r7}
 8013b9e:	b085      	sub	sp, #20
 8013ba0:	af00      	add	r7, sp, #0
 8013ba2:	6078      	str	r0, [r7, #4]
  uint8_t tx_fifo_threshold;
  /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */
  static const uint8_t numerator[]   = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (husart->FifoMode == USART_FIFOMODE_DISABLE)
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d106      	bne.n	8013bba <USARTEx_SetNbDataToProcess+0x1e>
  {
    husart->NbTxDataToProcess = 1U;
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	2201      	movs	r2, #1
 8013bb0:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = 1U;
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	2201      	movs	r2, #1
 8013bb6:	875a      	strh	r2, [r3, #58]	@ 0x3a
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                                (uint16_t)denominator[tx_fifo_threshold];
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                                (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8013bb8:	e02f      	b.n	8013c1a <USARTEx_SetNbDataToProcess+0x7e>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8013bba:	2310      	movs	r3, #16
 8013bbc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8013bbe:	2310      	movs	r3, #16
 8013bc0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	681b      	ldr	r3, [r3, #0]
 8013bc6:	689b      	ldr	r3, [r3, #8]
                                            USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos) & 0xFFU);
 8013bc8:	0e5b      	lsrs	r3, r3, #25
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8013bca:	b2db      	uxtb	r3, r3
 8013bcc:	f003 0307 	and.w	r3, r3, #7
 8013bd0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	689b      	ldr	r3, [r3, #8]
                                            USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos) & 0xFFU);
 8013bd8:	0f5b      	lsrs	r3, r3, #29
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8013bda:	b2db      	uxtb	r3, r3
 8013bdc:	f003 0307 	and.w	r3, r3, #7
 8013be0:	733b      	strb	r3, [r7, #12]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013be2:	7bbb      	ldrb	r3, [r7, #14]
 8013be4:	7b3a      	ldrb	r2, [r7, #12]
 8013be6:	4910      	ldr	r1, [pc, #64]	@ (8013c28 <USARTEx_SetNbDataToProcess+0x8c>)
 8013be8:	5c8a      	ldrb	r2, [r1, r2]
 8013bea:	fb02 f303 	mul.w	r3, r2, r3
                                (uint16_t)denominator[tx_fifo_threshold];
 8013bee:	7b3a      	ldrb	r2, [r7, #12]
 8013bf0:	490e      	ldr	r1, [pc, #56]	@ (8013c2c <USARTEx_SetNbDataToProcess+0x90>)
 8013bf2:	5c8a      	ldrb	r2, [r1, r2]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013bf4:	fb93 f3f2 	sdiv	r3, r3, r2
 8013bf8:	b29a      	uxth	r2, r3
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013bfe:	7bfb      	ldrb	r3, [r7, #15]
 8013c00:	7b7a      	ldrb	r2, [r7, #13]
 8013c02:	4909      	ldr	r1, [pc, #36]	@ (8013c28 <USARTEx_SetNbDataToProcess+0x8c>)
 8013c04:	5c8a      	ldrb	r2, [r1, r2]
 8013c06:	fb02 f303 	mul.w	r3, r2, r3
                                (uint16_t)denominator[rx_fifo_threshold];
 8013c0a:	7b7a      	ldrb	r2, [r7, #13]
 8013c0c:	4907      	ldr	r1, [pc, #28]	@ (8013c2c <USARTEx_SetNbDataToProcess+0x90>)
 8013c0e:	5c8a      	ldrb	r2, [r1, r2]
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013c10:	fb93 f3f2 	sdiv	r3, r3, r2
 8013c14:	b29a      	uxth	r2, r3
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	875a      	strh	r2, [r3, #58]	@ 0x3a
}
 8013c1a:	bf00      	nop
 8013c1c:	3714      	adds	r7, #20
 8013c1e:	46bd      	mov	sp, r7
 8013c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c24:	4770      	bx	lr
 8013c26:	bf00      	nop
 8013c28:	08015ad8 	.word	0x08015ad8
 8013c2c:	08015ae0 	.word	0x08015ae0

08013c30 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8013c30:	b480      	push	{r7}
 8013c32:	b083      	sub	sp, #12
 8013c34:	af00      	add	r7, sp, #0
 8013c36:	6078      	str	r0, [r7, #4]
 8013c38:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8013c3a:	683b      	ldr	r3, [r7, #0]
 8013c3c:	681b      	ldr	r3, [r3, #0]
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	d121      	bne.n	8013c86 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	681a      	ldr	r2, [r3, #0]
 8013c46:	4b27      	ldr	r3, [pc, #156]	@ (8013ce4 <FMC_SDRAM_Init+0xb4>)
 8013c48:	4013      	ands	r3, r2
 8013c4a:	683a      	ldr	r2, [r7, #0]
 8013c4c:	6851      	ldr	r1, [r2, #4]
 8013c4e:	683a      	ldr	r2, [r7, #0]
 8013c50:	6892      	ldr	r2, [r2, #8]
 8013c52:	4311      	orrs	r1, r2
 8013c54:	683a      	ldr	r2, [r7, #0]
 8013c56:	68d2      	ldr	r2, [r2, #12]
 8013c58:	4311      	orrs	r1, r2
 8013c5a:	683a      	ldr	r2, [r7, #0]
 8013c5c:	6912      	ldr	r2, [r2, #16]
 8013c5e:	4311      	orrs	r1, r2
 8013c60:	683a      	ldr	r2, [r7, #0]
 8013c62:	6952      	ldr	r2, [r2, #20]
 8013c64:	4311      	orrs	r1, r2
 8013c66:	683a      	ldr	r2, [r7, #0]
 8013c68:	6992      	ldr	r2, [r2, #24]
 8013c6a:	4311      	orrs	r1, r2
 8013c6c:	683a      	ldr	r2, [r7, #0]
 8013c6e:	69d2      	ldr	r2, [r2, #28]
 8013c70:	4311      	orrs	r1, r2
 8013c72:	683a      	ldr	r2, [r7, #0]
 8013c74:	6a12      	ldr	r2, [r2, #32]
 8013c76:	4311      	orrs	r1, r2
 8013c78:	683a      	ldr	r2, [r7, #0]
 8013c7a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8013c7c:	430a      	orrs	r2, r1
 8013c7e:	431a      	orrs	r2, r3
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	601a      	str	r2, [r3, #0]
 8013c84:	e026      	b.n	8013cd4 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8013c8e:	683b      	ldr	r3, [r7, #0]
 8013c90:	69d9      	ldr	r1, [r3, #28]
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	6a1b      	ldr	r3, [r3, #32]
 8013c96:	4319      	orrs	r1, r3
 8013c98:	683b      	ldr	r3, [r7, #0]
 8013c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013c9c:	430b      	orrs	r3, r1
 8013c9e:	431a      	orrs	r2, r3
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	685a      	ldr	r2, [r3, #4]
 8013ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8013ce4 <FMC_SDRAM_Init+0xb4>)
 8013caa:	4013      	ands	r3, r2
 8013cac:	683a      	ldr	r2, [r7, #0]
 8013cae:	6851      	ldr	r1, [r2, #4]
 8013cb0:	683a      	ldr	r2, [r7, #0]
 8013cb2:	6892      	ldr	r2, [r2, #8]
 8013cb4:	4311      	orrs	r1, r2
 8013cb6:	683a      	ldr	r2, [r7, #0]
 8013cb8:	68d2      	ldr	r2, [r2, #12]
 8013cba:	4311      	orrs	r1, r2
 8013cbc:	683a      	ldr	r2, [r7, #0]
 8013cbe:	6912      	ldr	r2, [r2, #16]
 8013cc0:	4311      	orrs	r1, r2
 8013cc2:	683a      	ldr	r2, [r7, #0]
 8013cc4:	6952      	ldr	r2, [r2, #20]
 8013cc6:	4311      	orrs	r1, r2
 8013cc8:	683a      	ldr	r2, [r7, #0]
 8013cca:	6992      	ldr	r2, [r2, #24]
 8013ccc:	430a      	orrs	r2, r1
 8013cce:	431a      	orrs	r2, r3
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8013cd4:	2300      	movs	r3, #0
}
 8013cd6:	4618      	mov	r0, r3
 8013cd8:	370c      	adds	r7, #12
 8013cda:	46bd      	mov	sp, r7
 8013cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ce0:	4770      	bx	lr
 8013ce2:	bf00      	nop
 8013ce4:	ffff8000 	.word	0xffff8000

08013ce8 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8013ce8:	b480      	push	{r7}
 8013cea:	b085      	sub	sp, #20
 8013cec:	af00      	add	r7, sp, #0
 8013cee:	60f8      	str	r0, [r7, #12]
 8013cf0:	60b9      	str	r1, [r7, #8]
 8013cf2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d128      	bne.n	8013d4c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	689b      	ldr	r3, [r3, #8]
 8013cfe:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8013d02:	68bb      	ldr	r3, [r7, #8]
 8013d04:	681b      	ldr	r3, [r3, #0]
 8013d06:	1e59      	subs	r1, r3, #1
 8013d08:	68bb      	ldr	r3, [r7, #8]
 8013d0a:	685b      	ldr	r3, [r3, #4]
 8013d0c:	3b01      	subs	r3, #1
 8013d0e:	011b      	lsls	r3, r3, #4
 8013d10:	4319      	orrs	r1, r3
 8013d12:	68bb      	ldr	r3, [r7, #8]
 8013d14:	689b      	ldr	r3, [r3, #8]
 8013d16:	3b01      	subs	r3, #1
 8013d18:	021b      	lsls	r3, r3, #8
 8013d1a:	4319      	orrs	r1, r3
 8013d1c:	68bb      	ldr	r3, [r7, #8]
 8013d1e:	68db      	ldr	r3, [r3, #12]
 8013d20:	3b01      	subs	r3, #1
 8013d22:	031b      	lsls	r3, r3, #12
 8013d24:	4319      	orrs	r1, r3
 8013d26:	68bb      	ldr	r3, [r7, #8]
 8013d28:	691b      	ldr	r3, [r3, #16]
 8013d2a:	3b01      	subs	r3, #1
 8013d2c:	041b      	lsls	r3, r3, #16
 8013d2e:	4319      	orrs	r1, r3
 8013d30:	68bb      	ldr	r3, [r7, #8]
 8013d32:	695b      	ldr	r3, [r3, #20]
 8013d34:	3b01      	subs	r3, #1
 8013d36:	051b      	lsls	r3, r3, #20
 8013d38:	4319      	orrs	r1, r3
 8013d3a:	68bb      	ldr	r3, [r7, #8]
 8013d3c:	699b      	ldr	r3, [r3, #24]
 8013d3e:	3b01      	subs	r3, #1
 8013d40:	061b      	lsls	r3, r3, #24
 8013d42:	430b      	orrs	r3, r1
 8013d44:	431a      	orrs	r2, r3
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	609a      	str	r2, [r3, #8]
 8013d4a:	e02d      	b.n	8013da8 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8013d4c:	68fb      	ldr	r3, [r7, #12]
 8013d4e:	689a      	ldr	r2, [r3, #8]
 8013d50:	4b19      	ldr	r3, [pc, #100]	@ (8013db8 <FMC_SDRAM_Timing_Init+0xd0>)
 8013d52:	4013      	ands	r3, r2
 8013d54:	68ba      	ldr	r2, [r7, #8]
 8013d56:	68d2      	ldr	r2, [r2, #12]
 8013d58:	3a01      	subs	r2, #1
 8013d5a:	0311      	lsls	r1, r2, #12
 8013d5c:	68ba      	ldr	r2, [r7, #8]
 8013d5e:	6952      	ldr	r2, [r2, #20]
 8013d60:	3a01      	subs	r2, #1
 8013d62:	0512      	lsls	r2, r2, #20
 8013d64:	430a      	orrs	r2, r1
 8013d66:	431a      	orrs	r2, r3
 8013d68:	68fb      	ldr	r3, [r7, #12]
 8013d6a:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	68db      	ldr	r3, [r3, #12]
 8013d70:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8013d74:	68bb      	ldr	r3, [r7, #8]
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	1e59      	subs	r1, r3, #1
 8013d7a:	68bb      	ldr	r3, [r7, #8]
 8013d7c:	685b      	ldr	r3, [r3, #4]
 8013d7e:	3b01      	subs	r3, #1
 8013d80:	011b      	lsls	r3, r3, #4
 8013d82:	4319      	orrs	r1, r3
 8013d84:	68bb      	ldr	r3, [r7, #8]
 8013d86:	689b      	ldr	r3, [r3, #8]
 8013d88:	3b01      	subs	r3, #1
 8013d8a:	021b      	lsls	r3, r3, #8
 8013d8c:	4319      	orrs	r1, r3
 8013d8e:	68bb      	ldr	r3, [r7, #8]
 8013d90:	691b      	ldr	r3, [r3, #16]
 8013d92:	3b01      	subs	r3, #1
 8013d94:	041b      	lsls	r3, r3, #16
 8013d96:	4319      	orrs	r1, r3
 8013d98:	68bb      	ldr	r3, [r7, #8]
 8013d9a:	699b      	ldr	r3, [r3, #24]
 8013d9c:	3b01      	subs	r3, #1
 8013d9e:	061b      	lsls	r3, r3, #24
 8013da0:	430b      	orrs	r3, r1
 8013da2:	431a      	orrs	r2, r3
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8013da8:	2300      	movs	r3, #0
}
 8013daa:	4618      	mov	r0, r3
 8013dac:	3714      	adds	r7, #20
 8013dae:	46bd      	mov	sp, r7
 8013db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db4:	4770      	bx	lr
 8013db6:	bf00      	nop
 8013db8:	ff0f0fff 	.word	0xff0f0fff

08013dbc <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8013dbc:	b084      	sub	sp, #16
 8013dbe:	b480      	push	{r7}
 8013dc0:	b085      	sub	sp, #20
 8013dc2:	af00      	add	r7, sp, #0
 8013dc4:	6078      	str	r0, [r7, #4]
 8013dc6:	f107 001c 	add.w	r0, r7, #28
 8013dca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8013dce:	2300      	movs	r3, #0
 8013dd0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8013dd2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8013dd4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8013dd6:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8013dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8013dda:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8013ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8013dde:	431a      	orrs	r2, r3
             Init.ClockDiv
 8013de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8013de2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8013de4:	68fa      	ldr	r2, [r7, #12]
 8013de6:	4313      	orrs	r3, r2
 8013de8:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	685a      	ldr	r2, [r3, #4]
 8013dee:	4b07      	ldr	r3, [pc, #28]	@ (8013e0c <SDMMC_Init+0x50>)
 8013df0:	4013      	ands	r3, r2
 8013df2:	68fa      	ldr	r2, [r7, #12]
 8013df4:	431a      	orrs	r2, r3
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8013dfa:	2300      	movs	r3, #0
}
 8013dfc:	4618      	mov	r0, r3
 8013dfe:	3714      	adds	r7, #20
 8013e00:	46bd      	mov	sp, r7
 8013e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e06:	b004      	add	sp, #16
 8013e08:	4770      	bx	lr
 8013e0a:	bf00      	nop
 8013e0c:	ffc02c00 	.word	0xffc02c00

08013e10 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8013e10:	b480      	push	{r7}
 8013e12:	b083      	sub	sp, #12
 8013e14:	af00      	add	r7, sp, #0
 8013e16:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8013e1e:	4618      	mov	r0, r3
 8013e20:	370c      	adds	r7, #12
 8013e22:	46bd      	mov	sp, r7
 8013e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e28:	4770      	bx	lr

08013e2a <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8013e2a:	b480      	push	{r7}
 8013e2c:	b083      	sub	sp, #12
 8013e2e:	af00      	add	r7, sp, #0
 8013e30:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	f043 0203 	orr.w	r2, r3, #3
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8013e3e:	2300      	movs	r3, #0
}
 8013e40:	4618      	mov	r0, r3
 8013e42:	370c      	adds	r7, #12
 8013e44:	46bd      	mov	sp, r7
 8013e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e4a:	4770      	bx	lr

08013e4c <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8013e4c:	b480      	push	{r7}
 8013e4e:	b083      	sub	sp, #12
 8013e50:	af00      	add	r7, sp, #0
 8013e52:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	f003 0303 	and.w	r3, r3, #3
}
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	370c      	adds	r7, #12
 8013e60:	46bd      	mov	sp, r7
 8013e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e66:	4770      	bx	lr

08013e68 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8013e68:	b480      	push	{r7}
 8013e6a:	b085      	sub	sp, #20
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	6078      	str	r0, [r7, #4]
 8013e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8013e72:	2300      	movs	r3, #0
 8013e74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8013e76:	683b      	ldr	r3, [r7, #0]
 8013e78:	681a      	ldr	r2, [r3, #0]
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8013e7e:	683b      	ldr	r3, [r7, #0]
 8013e80:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8013e82:	683b      	ldr	r3, [r7, #0]
 8013e84:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8013e86:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8013e88:	683b      	ldr	r3, [r7, #0]
 8013e8a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8013e8c:	431a      	orrs	r2, r3
                       Command->CPSM);
 8013e8e:	683b      	ldr	r3, [r7, #0]
 8013e90:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8013e92:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8013e94:	68fa      	ldr	r2, [r7, #12]
 8013e96:	4313      	orrs	r3, r2
 8013e98:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	68da      	ldr	r2, [r3, #12]
 8013e9e:	4b06      	ldr	r3, [pc, #24]	@ (8013eb8 <SDMMC_SendCommand+0x50>)
 8013ea0:	4013      	ands	r3, r2
 8013ea2:	68fa      	ldr	r2, [r7, #12]
 8013ea4:	431a      	orrs	r2, r3
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013eaa:	2300      	movs	r3, #0
}
 8013eac:	4618      	mov	r0, r3
 8013eae:	3714      	adds	r7, #20
 8013eb0:	46bd      	mov	sp, r7
 8013eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb6:	4770      	bx	lr
 8013eb8:	fffee0c0 	.word	0xfffee0c0

08013ebc <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8013ebc:	b480      	push	{r7}
 8013ebe:	b083      	sub	sp, #12
 8013ec0:	af00      	add	r7, sp, #0
 8013ec2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	691b      	ldr	r3, [r3, #16]
 8013ec8:	b2db      	uxtb	r3, r3
}
 8013eca:	4618      	mov	r0, r3
 8013ecc:	370c      	adds	r7, #12
 8013ece:	46bd      	mov	sp, r7
 8013ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed4:	4770      	bx	lr

08013ed6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8013ed6:	b480      	push	{r7}
 8013ed8:	b085      	sub	sp, #20
 8013eda:	af00      	add	r7, sp, #0
 8013edc:	6078      	str	r0, [r7, #4]
 8013ede:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	3314      	adds	r3, #20
 8013ee4:	461a      	mov	r2, r3
 8013ee6:	683b      	ldr	r3, [r7, #0]
 8013ee8:	4413      	add	r3, r2
 8013eea:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8013eec:	68fb      	ldr	r3, [r7, #12]
 8013eee:	681b      	ldr	r3, [r3, #0]
}
 8013ef0:	4618      	mov	r0, r3
 8013ef2:	3714      	adds	r7, #20
 8013ef4:	46bd      	mov	sp, r7
 8013ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013efa:	4770      	bx	lr

08013efc <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8013efc:	b480      	push	{r7}
 8013efe:	b085      	sub	sp, #20
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	6078      	str	r0, [r7, #4]
 8013f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8013f06:	2300      	movs	r3, #0
 8013f08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8013f0a:	683b      	ldr	r3, [r7, #0]
 8013f0c:	681a      	ldr	r2, [r3, #0]
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8013f12:	683b      	ldr	r3, [r7, #0]
 8013f14:	685a      	ldr	r2, [r3, #4]
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013f1a:	683b      	ldr	r3, [r7, #0]
 8013f1c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8013f1e:	683b      	ldr	r3, [r7, #0]
 8013f20:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013f22:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8013f24:	683b      	ldr	r3, [r7, #0]
 8013f26:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8013f28:	431a      	orrs	r2, r3
                       Data->DPSM);
 8013f2a:	683b      	ldr	r3, [r7, #0]
 8013f2c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8013f2e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013f30:	68fa      	ldr	r2, [r7, #12]
 8013f32:	4313      	orrs	r3, r2
 8013f34:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f3a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	431a      	orrs	r2, r3
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8013f46:	2300      	movs	r3, #0

}
 8013f48:	4618      	mov	r0, r3
 8013f4a:	3714      	adds	r7, #20
 8013f4c:	46bd      	mov	sp, r7
 8013f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f52:	4770      	bx	lr

08013f54 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8013f54:	b580      	push	{r7, lr}
 8013f56:	b088      	sub	sp, #32
 8013f58:	af00      	add	r7, sp, #0
 8013f5a:	6078      	str	r0, [r7, #4]
 8013f5c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8013f5e:	683b      	ldr	r3, [r7, #0]
 8013f60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8013f62:	2310      	movs	r3, #16
 8013f64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013f66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013f6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013f6c:	2300      	movs	r3, #0
 8013f6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013f70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013f74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013f76:	f107 0308 	add.w	r3, r7, #8
 8013f7a:	4619      	mov	r1, r3
 8013f7c:	6878      	ldr	r0, [r7, #4]
 8013f7e:	f7ff ff73 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8013f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013f86:	2110      	movs	r1, #16
 8013f88:	6878      	ldr	r0, [r7, #4]
 8013f8a:	f000 f995 	bl	80142b8 <SDMMC_GetCmdResp1>
 8013f8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013f90:	69fb      	ldr	r3, [r7, #28]
}
 8013f92:	4618      	mov	r0, r3
 8013f94:	3720      	adds	r7, #32
 8013f96:	46bd      	mov	sp, r7
 8013f98:	bd80      	pop	{r7, pc}

08013f9a <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8013f9a:	b580      	push	{r7, lr}
 8013f9c:	b088      	sub	sp, #32
 8013f9e:	af00      	add	r7, sp, #0
 8013fa0:	6078      	str	r0, [r7, #4]
 8013fa2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8013fa4:	683b      	ldr	r3, [r7, #0]
 8013fa6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8013fa8:	2307      	movs	r3, #7
 8013faa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013fac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013fb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013fb2:	2300      	movs	r3, #0
 8013fb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013fb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013fba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013fbc:	f107 0308 	add.w	r3, r7, #8
 8013fc0:	4619      	mov	r1, r3
 8013fc2:	6878      	ldr	r0, [r7, #4]
 8013fc4:	f7ff ff50 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8013fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013fcc:	2107      	movs	r1, #7
 8013fce:	6878      	ldr	r0, [r7, #4]
 8013fd0:	f000 f972 	bl	80142b8 <SDMMC_GetCmdResp1>
 8013fd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013fd6:	69fb      	ldr	r3, [r7, #28]
}
 8013fd8:	4618      	mov	r0, r3
 8013fda:	3720      	adds	r7, #32
 8013fdc:	46bd      	mov	sp, r7
 8013fde:	bd80      	pop	{r7, pc}

08013fe0 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	b088      	sub	sp, #32
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8013fe8:	2300      	movs	r3, #0
 8013fea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8013fec:	2300      	movs	r3, #0
 8013fee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8013ff0:	2300      	movs	r3, #0
 8013ff2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013ff8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013ffc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013ffe:	f107 0308 	add.w	r3, r7, #8
 8014002:	4619      	mov	r1, r3
 8014004:	6878      	ldr	r0, [r7, #4]
 8014006:	f7ff ff2f 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 801400a:	6878      	ldr	r0, [r7, #4]
 801400c:	f000 fb96 	bl	801473c <SDMMC_GetCmdError>
 8014010:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014012:	69fb      	ldr	r3, [r7, #28]
}
 8014014:	4618      	mov	r0, r3
 8014016:	3720      	adds	r7, #32
 8014018:	46bd      	mov	sp, r7
 801401a:	bd80      	pop	{r7, pc}

0801401c <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801401c:	b580      	push	{r7, lr}
 801401e:	b088      	sub	sp, #32
 8014020:	af00      	add	r7, sp, #0
 8014022:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8014024:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8014028:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 801402a:	2308      	movs	r3, #8
 801402c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801402e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014032:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014034:	2300      	movs	r3, #0
 8014036:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014038:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801403c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801403e:	f107 0308 	add.w	r3, r7, #8
 8014042:	4619      	mov	r1, r3
 8014044:	6878      	ldr	r0, [r7, #4]
 8014046:	f7ff ff0f 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 801404a:	6878      	ldr	r0, [r7, #4]
 801404c:	f000 fb28 	bl	80146a0 <SDMMC_GetCmdResp7>
 8014050:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014052:	69fb      	ldr	r3, [r7, #28]
}
 8014054:	4618      	mov	r0, r3
 8014056:	3720      	adds	r7, #32
 8014058:	46bd      	mov	sp, r7
 801405a:	bd80      	pop	{r7, pc}

0801405c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b088      	sub	sp, #32
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]
 8014064:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8014066:	683b      	ldr	r3, [r7, #0]
 8014068:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 801406a:	2337      	movs	r3, #55	@ 0x37
 801406c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801406e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014072:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014074:	2300      	movs	r3, #0
 8014076:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801407c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801407e:	f107 0308 	add.w	r3, r7, #8
 8014082:	4619      	mov	r1, r3
 8014084:	6878      	ldr	r0, [r7, #4]
 8014086:	f7ff feef 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 801408a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801408e:	2137      	movs	r1, #55	@ 0x37
 8014090:	6878      	ldr	r0, [r7, #4]
 8014092:	f000 f911 	bl	80142b8 <SDMMC_GetCmdResp1>
 8014096:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014098:	69fb      	ldr	r3, [r7, #28]
}
 801409a:	4618      	mov	r0, r3
 801409c:	3720      	adds	r7, #32
 801409e:	46bd      	mov	sp, r7
 80140a0:	bd80      	pop	{r7, pc}

080140a2 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80140a2:	b580      	push	{r7, lr}
 80140a4:	b088      	sub	sp, #32
 80140a6:	af00      	add	r7, sp, #0
 80140a8:	6078      	str	r0, [r7, #4]
 80140aa:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80140ac:	683b      	ldr	r3, [r7, #0]
 80140ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80140b0:	2329      	movs	r3, #41	@ 0x29
 80140b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80140b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80140b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80140ba:	2300      	movs	r3, #0
 80140bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80140be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80140c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80140c4:	f107 0308 	add.w	r3, r7, #8
 80140c8:	4619      	mov	r1, r3
 80140ca:	6878      	ldr	r0, [r7, #4]
 80140cc:	f7ff fecc 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80140d0:	6878      	ldr	r0, [r7, #4]
 80140d2:	f000 fa2d 	bl	8014530 <SDMMC_GetCmdResp3>
 80140d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80140d8:	69fb      	ldr	r3, [r7, #28]
}
 80140da:	4618      	mov	r0, r3
 80140dc:	3720      	adds	r7, #32
 80140de:	46bd      	mov	sp, r7
 80140e0:	bd80      	pop	{r7, pc}

080140e2 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80140e2:	b580      	push	{r7, lr}
 80140e4:	b088      	sub	sp, #32
 80140e6:	af00      	add	r7, sp, #0
 80140e8:	6078      	str	r0, [r7, #4]
 80140ea:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80140ec:	683b      	ldr	r3, [r7, #0]
 80140ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80140f0:	2306      	movs	r3, #6
 80140f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80140f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80140f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80140fa:	2300      	movs	r3, #0
 80140fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80140fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8014102:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8014104:	f107 0308 	add.w	r3, r7, #8
 8014108:	4619      	mov	r1, r3
 801410a:	6878      	ldr	r0, [r7, #4]
 801410c:	f7ff feac 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8014110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014114:	2106      	movs	r1, #6
 8014116:	6878      	ldr	r0, [r7, #4]
 8014118:	f000 f8ce 	bl	80142b8 <SDMMC_GetCmdResp1>
 801411c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801411e:	69fb      	ldr	r3, [r7, #28]
}
 8014120:	4618      	mov	r0, r3
 8014122:	3720      	adds	r7, #32
 8014124:	46bd      	mov	sp, r7
 8014126:	bd80      	pop	{r7, pc}

08014128 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b088      	sub	sp, #32
 801412c:	af00      	add	r7, sp, #0
 801412e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8014130:	2300      	movs	r3, #0
 8014132:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8014134:	2333      	movs	r3, #51	@ 0x33
 8014136:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8014138:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801413c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801413e:	2300      	movs	r3, #0
 8014140:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8014146:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8014148:	f107 0308 	add.w	r3, r7, #8
 801414c:	4619      	mov	r1, r3
 801414e:	6878      	ldr	r0, [r7, #4]
 8014150:	f7ff fe8a 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8014154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014158:	2133      	movs	r1, #51	@ 0x33
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f000 f8ac 	bl	80142b8 <SDMMC_GetCmdResp1>
 8014160:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014162:	69fb      	ldr	r3, [r7, #28]
}
 8014164:	4618      	mov	r0, r3
 8014166:	3720      	adds	r7, #32
 8014168:	46bd      	mov	sp, r7
 801416a:	bd80      	pop	{r7, pc}

0801416c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801416c:	b580      	push	{r7, lr}
 801416e:	b088      	sub	sp, #32
 8014170:	af00      	add	r7, sp, #0
 8014172:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8014174:	2300      	movs	r3, #0
 8014176:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8014178:	2302      	movs	r3, #2
 801417a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801417c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8014180:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014182:	2300      	movs	r3, #0
 8014184:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014186:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801418a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801418c:	f107 0308 	add.w	r3, r7, #8
 8014190:	4619      	mov	r1, r3
 8014192:	6878      	ldr	r0, [r7, #4]
 8014194:	f7ff fe68 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8014198:	6878      	ldr	r0, [r7, #4]
 801419a:	f000 f97f 	bl	801449c <SDMMC_GetCmdResp2>
 801419e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80141a0:	69fb      	ldr	r3, [r7, #28]
}
 80141a2:	4618      	mov	r0, r3
 80141a4:	3720      	adds	r7, #32
 80141a6:	46bd      	mov	sp, r7
 80141a8:	bd80      	pop	{r7, pc}

080141aa <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80141aa:	b580      	push	{r7, lr}
 80141ac:	b088      	sub	sp, #32
 80141ae:	af00      	add	r7, sp, #0
 80141b0:	6078      	str	r0, [r7, #4]
 80141b2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80141b4:	683b      	ldr	r3, [r7, #0]
 80141b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80141b8:	2309      	movs	r3, #9
 80141ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80141bc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80141c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80141c2:	2300      	movs	r3, #0
 80141c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80141c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80141ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80141cc:	f107 0308 	add.w	r3, r7, #8
 80141d0:	4619      	mov	r1, r3
 80141d2:	6878      	ldr	r0, [r7, #4]
 80141d4:	f7ff fe48 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80141d8:	6878      	ldr	r0, [r7, #4]
 80141da:	f000 f95f 	bl	801449c <SDMMC_GetCmdResp2>
 80141de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80141e0:	69fb      	ldr	r3, [r7, #28]
}
 80141e2:	4618      	mov	r0, r3
 80141e4:	3720      	adds	r7, #32
 80141e6:	46bd      	mov	sp, r7
 80141e8:	bd80      	pop	{r7, pc}

080141ea <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80141ea:	b580      	push	{r7, lr}
 80141ec:	b088      	sub	sp, #32
 80141ee:	af00      	add	r7, sp, #0
 80141f0:	6078      	str	r0, [r7, #4]
 80141f2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80141f4:	2300      	movs	r3, #0
 80141f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80141f8:	2303      	movs	r3, #3
 80141fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80141fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014200:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014202:	2300      	movs	r3, #0
 8014204:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8014206:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801420a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801420c:	f107 0308 	add.w	r3, r7, #8
 8014210:	4619      	mov	r1, r3
 8014212:	6878      	ldr	r0, [r7, #4]
 8014214:	f7ff fe28 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8014218:	683a      	ldr	r2, [r7, #0]
 801421a:	2103      	movs	r1, #3
 801421c:	6878      	ldr	r0, [r7, #4]
 801421e:	f000 f9c7 	bl	80145b0 <SDMMC_GetCmdResp6>
 8014222:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8014224:	69fb      	ldr	r3, [r7, #28]
}
 8014226:	4618      	mov	r0, r3
 8014228:	3720      	adds	r7, #32
 801422a:	46bd      	mov	sp, r7
 801422c:	bd80      	pop	{r7, pc}

0801422e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801422e:	b580      	push	{r7, lr}
 8014230:	b088      	sub	sp, #32
 8014232:	af00      	add	r7, sp, #0
 8014234:	6078      	str	r0, [r7, #4]
 8014236:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8014238:	683b      	ldr	r3, [r7, #0]
 801423a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801423c:	230d      	movs	r3, #13
 801423e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8014240:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014244:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8014246:	2300      	movs	r3, #0
 8014248:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801424a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801424e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8014250:	f107 0308 	add.w	r3, r7, #8
 8014254:	4619      	mov	r1, r3
 8014256:	6878      	ldr	r0, [r7, #4]
 8014258:	f7ff fe06 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801425c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014260:	210d      	movs	r1, #13
 8014262:	6878      	ldr	r0, [r7, #4]
 8014264:	f000 f828 	bl	80142b8 <SDMMC_GetCmdResp1>
 8014268:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801426a:	69fb      	ldr	r3, [r7, #28]
}
 801426c:	4618      	mov	r0, r3
 801426e:	3720      	adds	r7, #32
 8014270:	46bd      	mov	sp, r7
 8014272:	bd80      	pop	{r7, pc}

08014274 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8014274:	b580      	push	{r7, lr}
 8014276:	b088      	sub	sp, #32
 8014278:	af00      	add	r7, sp, #0
 801427a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801427c:	2300      	movs	r3, #0
 801427e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8014280:	230d      	movs	r3, #13
 8014282:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8014284:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014288:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801428a:	2300      	movs	r3, #0
 801428c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801428e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8014292:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8014294:	f107 0308 	add.w	r3, r7, #8
 8014298:	4619      	mov	r1, r3
 801429a:	6878      	ldr	r0, [r7, #4]
 801429c:	f7ff fde4 	bl	8013e68 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 80142a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80142a4:	210d      	movs	r1, #13
 80142a6:	6878      	ldr	r0, [r7, #4]
 80142a8:	f000 f806 	bl	80142b8 <SDMMC_GetCmdResp1>
 80142ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80142ae:	69fb      	ldr	r3, [r7, #28]
}
 80142b0:	4618      	mov	r0, r3
 80142b2:	3720      	adds	r7, #32
 80142b4:	46bd      	mov	sp, r7
 80142b6:	bd80      	pop	{r7, pc}

080142b8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80142b8:	b580      	push	{r7, lr}
 80142ba:	b088      	sub	sp, #32
 80142bc:	af00      	add	r7, sp, #0
 80142be:	60f8      	str	r0, [r7, #12]
 80142c0:	460b      	mov	r3, r1
 80142c2:	607a      	str	r2, [r7, #4]
 80142c4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80142c6:	4b70      	ldr	r3, [pc, #448]	@ (8014488 <SDMMC_GetCmdResp1+0x1d0>)
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	4a70      	ldr	r2, [pc, #448]	@ (801448c <SDMMC_GetCmdResp1+0x1d4>)
 80142cc:	fba2 2303 	umull	r2, r3, r2, r3
 80142d0:	0a5a      	lsrs	r2, r3, #9
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	fb02 f303 	mul.w	r3, r2, r3
 80142d8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80142da:	69fb      	ldr	r3, [r7, #28]
 80142dc:	1e5a      	subs	r2, r3, #1
 80142de:	61fa      	str	r2, [r7, #28]
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	d102      	bne.n	80142ea <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80142e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80142e8:	e0c9      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80142ea:	68fb      	ldr	r3, [r7, #12]
 80142ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80142ee:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80142f0:	69ba      	ldr	r2, [r7, #24]
 80142f2:	4b67      	ldr	r3, [pc, #412]	@ (8014490 <SDMMC_GetCmdResp1+0x1d8>)
 80142f4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d0ef      	beq.n	80142da <SDMMC_GetCmdResp1+0x22>
 80142fa:	69bb      	ldr	r3, [r7, #24]
 80142fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014300:	2b00      	cmp	r3, #0
 8014302:	d1ea      	bne.n	80142da <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8014304:	68fb      	ldr	r3, [r7, #12]
 8014306:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014308:	f003 0304 	and.w	r3, r3, #4
 801430c:	2b00      	cmp	r3, #0
 801430e:	d004      	beq.n	801431a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	2204      	movs	r2, #4
 8014314:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8014316:	2304      	movs	r3, #4
 8014318:	e0b1      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801431a:	68fb      	ldr	r3, [r7, #12]
 801431c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801431e:	f003 0301 	and.w	r3, r3, #1
 8014322:	2b00      	cmp	r3, #0
 8014324:	d004      	beq.n	8014330 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8014326:	68fb      	ldr	r3, [r7, #12]
 8014328:	2201      	movs	r2, #1
 801432a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801432c:	2301      	movs	r3, #1
 801432e:	e0a6      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	4a58      	ldr	r2, [pc, #352]	@ (8014494 <SDMMC_GetCmdResp1+0x1dc>)
 8014334:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8014336:	68f8      	ldr	r0, [r7, #12]
 8014338:	f7ff fdc0 	bl	8013ebc <SDMMC_GetCommandResponse>
 801433c:	4603      	mov	r3, r0
 801433e:	461a      	mov	r2, r3
 8014340:	7afb      	ldrb	r3, [r7, #11]
 8014342:	4293      	cmp	r3, r2
 8014344:	d001      	beq.n	801434a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014346:	2301      	movs	r3, #1
 8014348:	e099      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801434a:	2100      	movs	r1, #0
 801434c:	68f8      	ldr	r0, [r7, #12]
 801434e:	f7ff fdc2 	bl	8013ed6 <SDMMC_GetResponse>
 8014352:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8014354:	697a      	ldr	r2, [r7, #20]
 8014356:	4b50      	ldr	r3, [pc, #320]	@ (8014498 <SDMMC_GetCmdResp1+0x1e0>)
 8014358:	4013      	ands	r3, r2
 801435a:	2b00      	cmp	r3, #0
 801435c:	d101      	bne.n	8014362 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801435e:	2300      	movs	r3, #0
 8014360:	e08d      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8014362:	697b      	ldr	r3, [r7, #20]
 8014364:	2b00      	cmp	r3, #0
 8014366:	da02      	bge.n	801436e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8014368:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801436c:	e087      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801436e:	697b      	ldr	r3, [r7, #20]
 8014370:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8014374:	2b00      	cmp	r3, #0
 8014376:	d001      	beq.n	801437c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8014378:	2340      	movs	r3, #64	@ 0x40
 801437a:	e080      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 801437c:	697b      	ldr	r3, [r7, #20]
 801437e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8014382:	2b00      	cmp	r3, #0
 8014384:	d001      	beq.n	801438a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8014386:	2380      	movs	r3, #128	@ 0x80
 8014388:	e079      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801438a:	697b      	ldr	r3, [r7, #20]
 801438c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8014390:	2b00      	cmp	r3, #0
 8014392:	d002      	beq.n	801439a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8014394:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014398:	e071      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801439a:	697b      	ldr	r3, [r7, #20]
 801439c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d002      	beq.n	80143aa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80143a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80143a8:	e069      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80143aa:	697b      	ldr	r3, [r7, #20]
 80143ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	d002      	beq.n	80143ba <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80143b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80143b8:	e061      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80143ba:	697b      	ldr	r3, [r7, #20]
 80143bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d002      	beq.n	80143ca <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80143c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80143c8:	e059      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80143ca:	697b      	ldr	r3, [r7, #20]
 80143cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d002      	beq.n	80143da <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80143d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80143d8:	e051      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80143da:	697b      	ldr	r3, [r7, #20]
 80143dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d002      	beq.n	80143ea <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80143e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80143e8:	e049      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80143ea:	697b      	ldr	r3, [r7, #20]
 80143ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80143f0:	2b00      	cmp	r3, #0
 80143f2:	d002      	beq.n	80143fa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80143f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80143f8:	e041      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80143fa:	697b      	ldr	r3, [r7, #20]
 80143fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8014400:	2b00      	cmp	r3, #0
 8014402:	d002      	beq.n	801440a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8014404:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014408:	e039      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801440a:	697b      	ldr	r3, [r7, #20]
 801440c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8014410:	2b00      	cmp	r3, #0
 8014412:	d002      	beq.n	801441a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8014414:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8014418:	e031      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801441a:	697b      	ldr	r3, [r7, #20]
 801441c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014420:	2b00      	cmp	r3, #0
 8014422:	d002      	beq.n	801442a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8014424:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8014428:	e029      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 801442a:	697b      	ldr	r3, [r7, #20]
 801442c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8014430:	2b00      	cmp	r3, #0
 8014432:	d002      	beq.n	801443a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8014434:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014438:	e021      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 801443a:	697b      	ldr	r3, [r7, #20]
 801443c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014440:	2b00      	cmp	r3, #0
 8014442:	d002      	beq.n	801444a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8014444:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8014448:	e019      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801444a:	697b      	ldr	r3, [r7, #20]
 801444c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014450:	2b00      	cmp	r3, #0
 8014452:	d002      	beq.n	801445a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8014454:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8014458:	e011      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801445a:	697b      	ldr	r3, [r7, #20]
 801445c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014460:	2b00      	cmp	r3, #0
 8014462:	d002      	beq.n	801446a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8014464:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8014468:	e009      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801446a:	697b      	ldr	r3, [r7, #20]
 801446c:	f003 0308 	and.w	r3, r3, #8
 8014470:	2b00      	cmp	r3, #0
 8014472:	d002      	beq.n	801447a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8014474:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8014478:	e001      	b.n	801447e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801447a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801447e:	4618      	mov	r0, r3
 8014480:	3720      	adds	r7, #32
 8014482:	46bd      	mov	sp, r7
 8014484:	bd80      	pop	{r7, pc}
 8014486:	bf00      	nop
 8014488:	24000000 	.word	0x24000000
 801448c:	10624dd3 	.word	0x10624dd3
 8014490:	00200045 	.word	0x00200045
 8014494:	002000c5 	.word	0x002000c5
 8014498:	fdffe008 	.word	0xfdffe008

0801449c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 801449c:	b480      	push	{r7}
 801449e:	b085      	sub	sp, #20
 80144a0:	af00      	add	r7, sp, #0
 80144a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80144a4:	4b1f      	ldr	r3, [pc, #124]	@ (8014524 <SDMMC_GetCmdResp2+0x88>)
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	4a1f      	ldr	r2, [pc, #124]	@ (8014528 <SDMMC_GetCmdResp2+0x8c>)
 80144aa:	fba2 2303 	umull	r2, r3, r2, r3
 80144ae:	0a5b      	lsrs	r3, r3, #9
 80144b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80144b4:	fb02 f303 	mul.w	r3, r2, r3
 80144b8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	1e5a      	subs	r2, r3, #1
 80144be:	60fa      	str	r2, [r7, #12]
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d102      	bne.n	80144ca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80144c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80144c8:	e026      	b.n	8014518 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80144ce:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80144d0:	68bb      	ldr	r3, [r7, #8]
 80144d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d0ef      	beq.n	80144ba <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80144da:	68bb      	ldr	r3, [r7, #8]
 80144dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d1ea      	bne.n	80144ba <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80144e8:	f003 0304 	and.w	r3, r3, #4
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	d004      	beq.n	80144fa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	2204      	movs	r2, #4
 80144f4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80144f6:	2304      	movs	r3, #4
 80144f8:	e00e      	b.n	8014518 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80144fe:	f003 0301 	and.w	r3, r3, #1
 8014502:	2b00      	cmp	r3, #0
 8014504:	d004      	beq.n	8014510 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	2201      	movs	r2, #1
 801450a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801450c:	2301      	movs	r3, #1
 801450e:	e003      	b.n	8014518 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	4a06      	ldr	r2, [pc, #24]	@ (801452c <SDMMC_GetCmdResp2+0x90>)
 8014514:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8014516:	2300      	movs	r3, #0
}
 8014518:	4618      	mov	r0, r3
 801451a:	3714      	adds	r7, #20
 801451c:	46bd      	mov	sp, r7
 801451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014522:	4770      	bx	lr
 8014524:	24000000 	.word	0x24000000
 8014528:	10624dd3 	.word	0x10624dd3
 801452c:	002000c5 	.word	0x002000c5

08014530 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8014530:	b480      	push	{r7}
 8014532:	b085      	sub	sp, #20
 8014534:	af00      	add	r7, sp, #0
 8014536:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8014538:	4b1a      	ldr	r3, [pc, #104]	@ (80145a4 <SDMMC_GetCmdResp3+0x74>)
 801453a:	681b      	ldr	r3, [r3, #0]
 801453c:	4a1a      	ldr	r2, [pc, #104]	@ (80145a8 <SDMMC_GetCmdResp3+0x78>)
 801453e:	fba2 2303 	umull	r2, r3, r2, r3
 8014542:	0a5b      	lsrs	r3, r3, #9
 8014544:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014548:	fb02 f303 	mul.w	r3, r2, r3
 801454c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801454e:	68fb      	ldr	r3, [r7, #12]
 8014550:	1e5a      	subs	r2, r3, #1
 8014552:	60fa      	str	r2, [r7, #12]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d102      	bne.n	801455e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8014558:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801455c:	e01b      	b.n	8014596 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014562:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014564:	68bb      	ldr	r3, [r7, #8]
 8014566:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801456a:	2b00      	cmp	r3, #0
 801456c:	d0ef      	beq.n	801454e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801456e:	68bb      	ldr	r3, [r7, #8]
 8014570:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8014574:	2b00      	cmp	r3, #0
 8014576:	d1ea      	bne.n	801454e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801457c:	f003 0304 	and.w	r3, r3, #4
 8014580:	2b00      	cmp	r3, #0
 8014582:	d004      	beq.n	801458e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	2204      	movs	r2, #4
 8014588:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801458a:	2304      	movs	r3, #4
 801458c:	e003      	b.n	8014596 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	4a06      	ldr	r2, [pc, #24]	@ (80145ac <SDMMC_GetCmdResp3+0x7c>)
 8014592:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8014594:	2300      	movs	r3, #0
}
 8014596:	4618      	mov	r0, r3
 8014598:	3714      	adds	r7, #20
 801459a:	46bd      	mov	sp, r7
 801459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145a0:	4770      	bx	lr
 80145a2:	bf00      	nop
 80145a4:	24000000 	.word	0x24000000
 80145a8:	10624dd3 	.word	0x10624dd3
 80145ac:	002000c5 	.word	0x002000c5

080145b0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80145b0:	b580      	push	{r7, lr}
 80145b2:	b088      	sub	sp, #32
 80145b4:	af00      	add	r7, sp, #0
 80145b6:	60f8      	str	r0, [r7, #12]
 80145b8:	460b      	mov	r3, r1
 80145ba:	607a      	str	r2, [r7, #4]
 80145bc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80145be:	4b35      	ldr	r3, [pc, #212]	@ (8014694 <SDMMC_GetCmdResp6+0xe4>)
 80145c0:	681b      	ldr	r3, [r3, #0]
 80145c2:	4a35      	ldr	r2, [pc, #212]	@ (8014698 <SDMMC_GetCmdResp6+0xe8>)
 80145c4:	fba2 2303 	umull	r2, r3, r2, r3
 80145c8:	0a5b      	lsrs	r3, r3, #9
 80145ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80145ce:	fb02 f303 	mul.w	r3, r2, r3
 80145d2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80145d4:	69fb      	ldr	r3, [r7, #28]
 80145d6:	1e5a      	subs	r2, r3, #1
 80145d8:	61fa      	str	r2, [r7, #28]
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d102      	bne.n	80145e4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80145de:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80145e2:	e052      	b.n	801468a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80145e4:	68fb      	ldr	r3, [r7, #12]
 80145e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80145e8:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80145ea:	69bb      	ldr	r3, [r7, #24]
 80145ec:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	d0ef      	beq.n	80145d4 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80145f4:	69bb      	ldr	r3, [r7, #24]
 80145f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d1ea      	bne.n	80145d4 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80145fe:	68fb      	ldr	r3, [r7, #12]
 8014600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014602:	f003 0304 	and.w	r3, r3, #4
 8014606:	2b00      	cmp	r3, #0
 8014608:	d004      	beq.n	8014614 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801460a:	68fb      	ldr	r3, [r7, #12]
 801460c:	2204      	movs	r2, #4
 801460e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8014610:	2304      	movs	r3, #4
 8014612:	e03a      	b.n	801468a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014618:	f003 0301 	and.w	r3, r3, #1
 801461c:	2b00      	cmp	r3, #0
 801461e:	d004      	beq.n	801462a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8014620:	68fb      	ldr	r3, [r7, #12]
 8014622:	2201      	movs	r2, #1
 8014624:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014626:	2301      	movs	r3, #1
 8014628:	e02f      	b.n	801468a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801462a:	68f8      	ldr	r0, [r7, #12]
 801462c:	f7ff fc46 	bl	8013ebc <SDMMC_GetCommandResponse>
 8014630:	4603      	mov	r3, r0
 8014632:	461a      	mov	r2, r3
 8014634:	7afb      	ldrb	r3, [r7, #11]
 8014636:	4293      	cmp	r3, r2
 8014638:	d001      	beq.n	801463e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801463a:	2301      	movs	r3, #1
 801463c:	e025      	b.n	801468a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	4a16      	ldr	r2, [pc, #88]	@ (801469c <SDMMC_GetCmdResp6+0xec>)
 8014642:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8014644:	2100      	movs	r1, #0
 8014646:	68f8      	ldr	r0, [r7, #12]
 8014648:	f7ff fc45 	bl	8013ed6 <SDMMC_GetResponse>
 801464c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 801464e:	697b      	ldr	r3, [r7, #20]
 8014650:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8014654:	2b00      	cmp	r3, #0
 8014656:	d106      	bne.n	8014666 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8014658:	697b      	ldr	r3, [r7, #20]
 801465a:	0c1b      	lsrs	r3, r3, #16
 801465c:	b29a      	uxth	r2, r3
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8014662:	2300      	movs	r3, #0
 8014664:	e011      	b.n	801468a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8014666:	697b      	ldr	r3, [r7, #20]
 8014668:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801466c:	2b00      	cmp	r3, #0
 801466e:	d002      	beq.n	8014676 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8014670:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8014674:	e009      	b.n	801468a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8014676:	697b      	ldr	r3, [r7, #20]
 8014678:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801467c:	2b00      	cmp	r3, #0
 801467e:	d002      	beq.n	8014686 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8014680:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8014684:	e001      	b.n	801468a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8014686:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801468a:	4618      	mov	r0, r3
 801468c:	3720      	adds	r7, #32
 801468e:	46bd      	mov	sp, r7
 8014690:	bd80      	pop	{r7, pc}
 8014692:	bf00      	nop
 8014694:	24000000 	.word	0x24000000
 8014698:	10624dd3 	.word	0x10624dd3
 801469c:	002000c5 	.word	0x002000c5

080146a0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80146a0:	b480      	push	{r7}
 80146a2:	b085      	sub	sp, #20
 80146a4:	af00      	add	r7, sp, #0
 80146a6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80146a8:	4b22      	ldr	r3, [pc, #136]	@ (8014734 <SDMMC_GetCmdResp7+0x94>)
 80146aa:	681b      	ldr	r3, [r3, #0]
 80146ac:	4a22      	ldr	r2, [pc, #136]	@ (8014738 <SDMMC_GetCmdResp7+0x98>)
 80146ae:	fba2 2303 	umull	r2, r3, r2, r3
 80146b2:	0a5b      	lsrs	r3, r3, #9
 80146b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80146b8:	fb02 f303 	mul.w	r3, r2, r3
 80146bc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80146be:	68fb      	ldr	r3, [r7, #12]
 80146c0:	1e5a      	subs	r2, r3, #1
 80146c2:	60fa      	str	r2, [r7, #12]
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d102      	bne.n	80146ce <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80146c8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80146cc:	e02c      	b.n	8014728 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80146d2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80146d4:	68bb      	ldr	r3, [r7, #8]
 80146d6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d0ef      	beq.n	80146be <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80146de:	68bb      	ldr	r3, [r7, #8]
 80146e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	d1ea      	bne.n	80146be <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80146ec:	f003 0304 	and.w	r3, r3, #4
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d004      	beq.n	80146fe <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	2204      	movs	r2, #4
 80146f8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80146fa:	2304      	movs	r3, #4
 80146fc:	e014      	b.n	8014728 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014702:	f003 0301 	and.w	r3, r3, #1
 8014706:	2b00      	cmp	r3, #0
 8014708:	d004      	beq.n	8014714 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	2201      	movs	r2, #1
 801470e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8014710:	2301      	movs	r3, #1
 8014712:	e009      	b.n	8014728 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801471c:	2b00      	cmp	r3, #0
 801471e:	d002      	beq.n	8014726 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	2240      	movs	r2, #64	@ 0x40
 8014724:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8014726:	2300      	movs	r3, #0

}
 8014728:	4618      	mov	r0, r3
 801472a:	3714      	adds	r7, #20
 801472c:	46bd      	mov	sp, r7
 801472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014732:	4770      	bx	lr
 8014734:	24000000 	.word	0x24000000
 8014738:	10624dd3 	.word	0x10624dd3

0801473c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 801473c:	b480      	push	{r7}
 801473e:	b085      	sub	sp, #20
 8014740:	af00      	add	r7, sp, #0
 8014742:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8014744:	4b11      	ldr	r3, [pc, #68]	@ (801478c <SDMMC_GetCmdError+0x50>)
 8014746:	681b      	ldr	r3, [r3, #0]
 8014748:	4a11      	ldr	r2, [pc, #68]	@ (8014790 <SDMMC_GetCmdError+0x54>)
 801474a:	fba2 2303 	umull	r2, r3, r2, r3
 801474e:	0a5b      	lsrs	r3, r3, #9
 8014750:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014754:	fb02 f303 	mul.w	r3, r2, r3
 8014758:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	1e5a      	subs	r2, r3, #1
 801475e:	60fa      	str	r2, [r7, #12]
 8014760:	2b00      	cmp	r3, #0
 8014762:	d102      	bne.n	801476a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8014764:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8014768:	e009      	b.n	801477e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801476e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014772:	2b00      	cmp	r3, #0
 8014774:	d0f1      	beq.n	801475a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	4a06      	ldr	r2, [pc, #24]	@ (8014794 <SDMMC_GetCmdError+0x58>)
 801477a:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 801477c:	2300      	movs	r3, #0
}
 801477e:	4618      	mov	r0, r3
 8014780:	3714      	adds	r7, #20
 8014782:	46bd      	mov	sp, r7
 8014784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014788:	4770      	bx	lr
 801478a:	bf00      	nop
 801478c:	24000000 	.word	0x24000000
 8014790:	10624dd3 	.word	0x10624dd3
 8014794:	002000c5 	.word	0x002000c5

08014798 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014798:	b084      	sub	sp, #16
 801479a:	b580      	push	{r7, lr}
 801479c:	b084      	sub	sp, #16
 801479e:	af00      	add	r7, sp, #0
 80147a0:	6078      	str	r0, [r7, #4]
 80147a2:	f107 001c 	add.w	r0, r7, #28
 80147a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80147aa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80147ae:	2b01      	cmp	r3, #1
 80147b0:	d121      	bne.n	80147f6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147b6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	68da      	ldr	r2, [r3, #12]
 80147c2:	4b2c      	ldr	r3, [pc, #176]	@ (8014874 <USB_CoreInit+0xdc>)
 80147c4:	4013      	ands	r3, r2
 80147c6:	687a      	ldr	r2, [r7, #4]
 80147c8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	68db      	ldr	r3, [r3, #12]
 80147ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80147d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80147da:	2b01      	cmp	r3, #1
 80147dc:	d105      	bne.n	80147ea <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	68db      	ldr	r3, [r3, #12]
 80147e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80147ea:	6878      	ldr	r0, [r7, #4]
 80147ec:	f000 fde8 	bl	80153c0 <USB_CoreReset>
 80147f0:	4603      	mov	r3, r0
 80147f2:	73fb      	strb	r3, [r7, #15]
 80147f4:	e01b      	b.n	801482e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	68db      	ldr	r3, [r3, #12]
 80147fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80147fe:	687b      	ldr	r3, [r7, #4]
 8014800:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8014802:	6878      	ldr	r0, [r7, #4]
 8014804:	f000 fddc 	bl	80153c0 <USB_CoreReset>
 8014808:	4603      	mov	r3, r0
 801480a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 801480c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014810:	2b00      	cmp	r3, #0
 8014812:	d106      	bne.n	8014822 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014818:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	639a      	str	r2, [r3, #56]	@ 0x38
 8014820:	e005      	b.n	801482e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014826:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801482e:	7fbb      	ldrb	r3, [r7, #30]
 8014830:	2b01      	cmp	r3, #1
 8014832:	d116      	bne.n	8014862 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014838:	b29a      	uxth	r2, r3
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8014842:	4b0d      	ldr	r3, [pc, #52]	@ (8014878 <USB_CoreInit+0xe0>)
 8014844:	4313      	orrs	r3, r2
 8014846:	687a      	ldr	r2, [r7, #4]
 8014848:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	689b      	ldr	r3, [r3, #8]
 801484e:	f043 0206 	orr.w	r2, r3, #6
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	689b      	ldr	r3, [r3, #8]
 801485a:	f043 0220 	orr.w	r2, r3, #32
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8014862:	7bfb      	ldrb	r3, [r7, #15]
}
 8014864:	4618      	mov	r0, r3
 8014866:	3710      	adds	r7, #16
 8014868:	46bd      	mov	sp, r7
 801486a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801486e:	b004      	add	sp, #16
 8014870:	4770      	bx	lr
 8014872:	bf00      	nop
 8014874:	ffbdffbf 	.word	0xffbdffbf
 8014878:	03ee0000 	.word	0x03ee0000

0801487c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 801487c:	b480      	push	{r7}
 801487e:	b087      	sub	sp, #28
 8014880:	af00      	add	r7, sp, #0
 8014882:	60f8      	str	r0, [r7, #12]
 8014884:	60b9      	str	r1, [r7, #8]
 8014886:	4613      	mov	r3, r2
 8014888:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801488a:	79fb      	ldrb	r3, [r7, #7]
 801488c:	2b02      	cmp	r3, #2
 801488e:	d165      	bne.n	801495c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8014890:	68bb      	ldr	r3, [r7, #8]
 8014892:	4a41      	ldr	r2, [pc, #260]	@ (8014998 <USB_SetTurnaroundTime+0x11c>)
 8014894:	4293      	cmp	r3, r2
 8014896:	d906      	bls.n	80148a6 <USB_SetTurnaroundTime+0x2a>
 8014898:	68bb      	ldr	r3, [r7, #8]
 801489a:	4a40      	ldr	r2, [pc, #256]	@ (801499c <USB_SetTurnaroundTime+0x120>)
 801489c:	4293      	cmp	r3, r2
 801489e:	d202      	bcs.n	80148a6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80148a0:	230f      	movs	r3, #15
 80148a2:	617b      	str	r3, [r7, #20]
 80148a4:	e062      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80148a6:	68bb      	ldr	r3, [r7, #8]
 80148a8:	4a3c      	ldr	r2, [pc, #240]	@ (801499c <USB_SetTurnaroundTime+0x120>)
 80148aa:	4293      	cmp	r3, r2
 80148ac:	d306      	bcc.n	80148bc <USB_SetTurnaroundTime+0x40>
 80148ae:	68bb      	ldr	r3, [r7, #8]
 80148b0:	4a3b      	ldr	r2, [pc, #236]	@ (80149a0 <USB_SetTurnaroundTime+0x124>)
 80148b2:	4293      	cmp	r3, r2
 80148b4:	d202      	bcs.n	80148bc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80148b6:	230e      	movs	r3, #14
 80148b8:	617b      	str	r3, [r7, #20]
 80148ba:	e057      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80148bc:	68bb      	ldr	r3, [r7, #8]
 80148be:	4a38      	ldr	r2, [pc, #224]	@ (80149a0 <USB_SetTurnaroundTime+0x124>)
 80148c0:	4293      	cmp	r3, r2
 80148c2:	d306      	bcc.n	80148d2 <USB_SetTurnaroundTime+0x56>
 80148c4:	68bb      	ldr	r3, [r7, #8]
 80148c6:	4a37      	ldr	r2, [pc, #220]	@ (80149a4 <USB_SetTurnaroundTime+0x128>)
 80148c8:	4293      	cmp	r3, r2
 80148ca:	d202      	bcs.n	80148d2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80148cc:	230d      	movs	r3, #13
 80148ce:	617b      	str	r3, [r7, #20]
 80148d0:	e04c      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80148d2:	68bb      	ldr	r3, [r7, #8]
 80148d4:	4a33      	ldr	r2, [pc, #204]	@ (80149a4 <USB_SetTurnaroundTime+0x128>)
 80148d6:	4293      	cmp	r3, r2
 80148d8:	d306      	bcc.n	80148e8 <USB_SetTurnaroundTime+0x6c>
 80148da:	68bb      	ldr	r3, [r7, #8]
 80148dc:	4a32      	ldr	r2, [pc, #200]	@ (80149a8 <USB_SetTurnaroundTime+0x12c>)
 80148de:	4293      	cmp	r3, r2
 80148e0:	d802      	bhi.n	80148e8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80148e2:	230c      	movs	r3, #12
 80148e4:	617b      	str	r3, [r7, #20]
 80148e6:	e041      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80148e8:	68bb      	ldr	r3, [r7, #8]
 80148ea:	4a2f      	ldr	r2, [pc, #188]	@ (80149a8 <USB_SetTurnaroundTime+0x12c>)
 80148ec:	4293      	cmp	r3, r2
 80148ee:	d906      	bls.n	80148fe <USB_SetTurnaroundTime+0x82>
 80148f0:	68bb      	ldr	r3, [r7, #8]
 80148f2:	4a2e      	ldr	r2, [pc, #184]	@ (80149ac <USB_SetTurnaroundTime+0x130>)
 80148f4:	4293      	cmp	r3, r2
 80148f6:	d802      	bhi.n	80148fe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80148f8:	230b      	movs	r3, #11
 80148fa:	617b      	str	r3, [r7, #20]
 80148fc:	e036      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80148fe:	68bb      	ldr	r3, [r7, #8]
 8014900:	4a2a      	ldr	r2, [pc, #168]	@ (80149ac <USB_SetTurnaroundTime+0x130>)
 8014902:	4293      	cmp	r3, r2
 8014904:	d906      	bls.n	8014914 <USB_SetTurnaroundTime+0x98>
 8014906:	68bb      	ldr	r3, [r7, #8]
 8014908:	4a29      	ldr	r2, [pc, #164]	@ (80149b0 <USB_SetTurnaroundTime+0x134>)
 801490a:	4293      	cmp	r3, r2
 801490c:	d802      	bhi.n	8014914 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801490e:	230a      	movs	r3, #10
 8014910:	617b      	str	r3, [r7, #20]
 8014912:	e02b      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8014914:	68bb      	ldr	r3, [r7, #8]
 8014916:	4a26      	ldr	r2, [pc, #152]	@ (80149b0 <USB_SetTurnaroundTime+0x134>)
 8014918:	4293      	cmp	r3, r2
 801491a:	d906      	bls.n	801492a <USB_SetTurnaroundTime+0xae>
 801491c:	68bb      	ldr	r3, [r7, #8]
 801491e:	4a25      	ldr	r2, [pc, #148]	@ (80149b4 <USB_SetTurnaroundTime+0x138>)
 8014920:	4293      	cmp	r3, r2
 8014922:	d202      	bcs.n	801492a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8014924:	2309      	movs	r3, #9
 8014926:	617b      	str	r3, [r7, #20]
 8014928:	e020      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801492a:	68bb      	ldr	r3, [r7, #8]
 801492c:	4a21      	ldr	r2, [pc, #132]	@ (80149b4 <USB_SetTurnaroundTime+0x138>)
 801492e:	4293      	cmp	r3, r2
 8014930:	d306      	bcc.n	8014940 <USB_SetTurnaroundTime+0xc4>
 8014932:	68bb      	ldr	r3, [r7, #8]
 8014934:	4a20      	ldr	r2, [pc, #128]	@ (80149b8 <USB_SetTurnaroundTime+0x13c>)
 8014936:	4293      	cmp	r3, r2
 8014938:	d802      	bhi.n	8014940 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801493a:	2308      	movs	r3, #8
 801493c:	617b      	str	r3, [r7, #20]
 801493e:	e015      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8014940:	68bb      	ldr	r3, [r7, #8]
 8014942:	4a1d      	ldr	r2, [pc, #116]	@ (80149b8 <USB_SetTurnaroundTime+0x13c>)
 8014944:	4293      	cmp	r3, r2
 8014946:	d906      	bls.n	8014956 <USB_SetTurnaroundTime+0xda>
 8014948:	68bb      	ldr	r3, [r7, #8]
 801494a:	4a1c      	ldr	r2, [pc, #112]	@ (80149bc <USB_SetTurnaroundTime+0x140>)
 801494c:	4293      	cmp	r3, r2
 801494e:	d202      	bcs.n	8014956 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8014950:	2307      	movs	r3, #7
 8014952:	617b      	str	r3, [r7, #20]
 8014954:	e00a      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8014956:	2306      	movs	r3, #6
 8014958:	617b      	str	r3, [r7, #20]
 801495a:	e007      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 801495c:	79fb      	ldrb	r3, [r7, #7]
 801495e:	2b00      	cmp	r3, #0
 8014960:	d102      	bne.n	8014968 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8014962:	2309      	movs	r3, #9
 8014964:	617b      	str	r3, [r7, #20]
 8014966:	e001      	b.n	801496c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8014968:	2309      	movs	r3, #9
 801496a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 801496c:	68fb      	ldr	r3, [r7, #12]
 801496e:	68db      	ldr	r3, [r3, #12]
 8014970:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	68da      	ldr	r2, [r3, #12]
 801497c:	697b      	ldr	r3, [r7, #20]
 801497e:	029b      	lsls	r3, r3, #10
 8014980:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8014984:	431a      	orrs	r2, r3
 8014986:	68fb      	ldr	r3, [r7, #12]
 8014988:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801498a:	2300      	movs	r3, #0
}
 801498c:	4618      	mov	r0, r3
 801498e:	371c      	adds	r7, #28
 8014990:	46bd      	mov	sp, r7
 8014992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014996:	4770      	bx	lr
 8014998:	00d8acbf 	.word	0x00d8acbf
 801499c:	00e4e1c0 	.word	0x00e4e1c0
 80149a0:	00f42400 	.word	0x00f42400
 80149a4:	01067380 	.word	0x01067380
 80149a8:	011a499f 	.word	0x011a499f
 80149ac:	01312cff 	.word	0x01312cff
 80149b0:	014ca43f 	.word	0x014ca43f
 80149b4:	016e3600 	.word	0x016e3600
 80149b8:	01a6ab1f 	.word	0x01a6ab1f
 80149bc:	01e84800 	.word	0x01e84800

080149c0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80149c0:	b480      	push	{r7}
 80149c2:	b083      	sub	sp, #12
 80149c4:	af00      	add	r7, sp, #0
 80149c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	689b      	ldr	r3, [r3, #8]
 80149cc:	f023 0201 	bic.w	r2, r3, #1
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80149d4:	2300      	movs	r3, #0
}
 80149d6:	4618      	mov	r0, r3
 80149d8:	370c      	adds	r7, #12
 80149da:	46bd      	mov	sp, r7
 80149dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149e0:	4770      	bx	lr

080149e2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80149e2:	b580      	push	{r7, lr}
 80149e4:	b084      	sub	sp, #16
 80149e6:	af00      	add	r7, sp, #0
 80149e8:	6078      	str	r0, [r7, #4]
 80149ea:	460b      	mov	r3, r1
 80149ec:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80149ee:	2300      	movs	r3, #0
 80149f0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	68db      	ldr	r3, [r3, #12]
 80149f6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80149fe:	78fb      	ldrb	r3, [r7, #3]
 8014a00:	2b01      	cmp	r3, #1
 8014a02:	d115      	bne.n	8014a30 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	68db      	ldr	r3, [r3, #12]
 8014a08:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a10:	200a      	movs	r0, #10
 8014a12:	f7ee f929 	bl	8002c68 <HAL_Delay>
      ms += 10U;
 8014a16:	68fb      	ldr	r3, [r7, #12]
 8014a18:	330a      	adds	r3, #10
 8014a1a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a1c:	6878      	ldr	r0, [r7, #4]
 8014a1e:	f000 fc3e 	bl	801529e <USB_GetMode>
 8014a22:	4603      	mov	r3, r0
 8014a24:	2b01      	cmp	r3, #1
 8014a26:	d01e      	beq.n	8014a66 <USB_SetCurrentMode+0x84>
 8014a28:	68fb      	ldr	r3, [r7, #12]
 8014a2a:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a2c:	d9f0      	bls.n	8014a10 <USB_SetCurrentMode+0x2e>
 8014a2e:	e01a      	b.n	8014a66 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8014a30:	78fb      	ldrb	r3, [r7, #3]
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d115      	bne.n	8014a62 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	68db      	ldr	r3, [r3, #12]
 8014a3a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a42:	200a      	movs	r0, #10
 8014a44:	f7ee f910 	bl	8002c68 <HAL_Delay>
      ms += 10U;
 8014a48:	68fb      	ldr	r3, [r7, #12]
 8014a4a:	330a      	adds	r3, #10
 8014a4c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a4e:	6878      	ldr	r0, [r7, #4]
 8014a50:	f000 fc25 	bl	801529e <USB_GetMode>
 8014a54:	4603      	mov	r3, r0
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d005      	beq.n	8014a66 <USB_SetCurrentMode+0x84>
 8014a5a:	68fb      	ldr	r3, [r7, #12]
 8014a5c:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a5e:	d9f0      	bls.n	8014a42 <USB_SetCurrentMode+0x60>
 8014a60:	e001      	b.n	8014a66 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014a62:	2301      	movs	r3, #1
 8014a64:	e005      	b.n	8014a72 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	2bc8      	cmp	r3, #200	@ 0xc8
 8014a6a:	d101      	bne.n	8014a70 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8014a6c:	2301      	movs	r3, #1
 8014a6e:	e000      	b.n	8014a72 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014a70:	2300      	movs	r3, #0
}
 8014a72:	4618      	mov	r0, r3
 8014a74:	3710      	adds	r7, #16
 8014a76:	46bd      	mov	sp, r7
 8014a78:	bd80      	pop	{r7, pc}
	...

08014a7c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014a7c:	b084      	sub	sp, #16
 8014a7e:	b580      	push	{r7, lr}
 8014a80:	b086      	sub	sp, #24
 8014a82:	af00      	add	r7, sp, #0
 8014a84:	6078      	str	r0, [r7, #4]
 8014a86:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014a8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014a8e:	2300      	movs	r3, #0
 8014a90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014a96:	2300      	movs	r3, #0
 8014a98:	613b      	str	r3, [r7, #16]
 8014a9a:	e009      	b.n	8014ab0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014a9c:	687a      	ldr	r2, [r7, #4]
 8014a9e:	693b      	ldr	r3, [r7, #16]
 8014aa0:	3340      	adds	r3, #64	@ 0x40
 8014aa2:	009b      	lsls	r3, r3, #2
 8014aa4:	4413      	add	r3, r2
 8014aa6:	2200      	movs	r2, #0
 8014aa8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014aaa:	693b      	ldr	r3, [r7, #16]
 8014aac:	3301      	adds	r3, #1
 8014aae:	613b      	str	r3, [r7, #16]
 8014ab0:	693b      	ldr	r3, [r7, #16]
 8014ab2:	2b0e      	cmp	r3, #14
 8014ab4:	d9f2      	bls.n	8014a9c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014ab6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d11c      	bne.n	8014af8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014abe:	68fb      	ldr	r3, [r7, #12]
 8014ac0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ac4:	685b      	ldr	r3, [r3, #4]
 8014ac6:	68fa      	ldr	r2, [r7, #12]
 8014ac8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014acc:	f043 0302 	orr.w	r3, r3, #2
 8014ad0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014ad6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	681b      	ldr	r3, [r3, #0]
 8014ae2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	601a      	str	r2, [r3, #0]
 8014af6:	e005      	b.n	8014b04 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014afc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014b04:	68fb      	ldr	r3, [r7, #12]
 8014b06:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014b0a:	461a      	mov	r2, r3
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014b10:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014b14:	2b01      	cmp	r3, #1
 8014b16:	d10d      	bne.n	8014b34 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014b18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	d104      	bne.n	8014b2a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014b20:	2100      	movs	r1, #0
 8014b22:	6878      	ldr	r0, [r7, #4]
 8014b24:	f000 f968 	bl	8014df8 <USB_SetDevSpeed>
 8014b28:	e008      	b.n	8014b3c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014b2a:	2101      	movs	r1, #1
 8014b2c:	6878      	ldr	r0, [r7, #4]
 8014b2e:	f000 f963 	bl	8014df8 <USB_SetDevSpeed>
 8014b32:	e003      	b.n	8014b3c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014b34:	2103      	movs	r1, #3
 8014b36:	6878      	ldr	r0, [r7, #4]
 8014b38:	f000 f95e 	bl	8014df8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014b3c:	2110      	movs	r1, #16
 8014b3e:	6878      	ldr	r0, [r7, #4]
 8014b40:	f000 f8fa 	bl	8014d38 <USB_FlushTxFifo>
 8014b44:	4603      	mov	r3, r0
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d001      	beq.n	8014b4e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014b4a:	2301      	movs	r3, #1
 8014b4c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014b4e:	6878      	ldr	r0, [r7, #4]
 8014b50:	f000 f924 	bl	8014d9c <USB_FlushRxFifo>
 8014b54:	4603      	mov	r3, r0
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d001      	beq.n	8014b5e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014b5a:	2301      	movs	r3, #1
 8014b5c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014b5e:	68fb      	ldr	r3, [r7, #12]
 8014b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b64:	461a      	mov	r2, r3
 8014b66:	2300      	movs	r3, #0
 8014b68:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b70:	461a      	mov	r2, r3
 8014b72:	2300      	movs	r3, #0
 8014b74:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b7c:	461a      	mov	r2, r3
 8014b7e:	2300      	movs	r3, #0
 8014b80:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014b82:	2300      	movs	r3, #0
 8014b84:	613b      	str	r3, [r7, #16]
 8014b86:	e043      	b.n	8014c10 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014b88:	693b      	ldr	r3, [r7, #16]
 8014b8a:	015a      	lsls	r2, r3, #5
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	4413      	add	r3, r2
 8014b90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b94:	681b      	ldr	r3, [r3, #0]
 8014b96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014b9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014b9e:	d118      	bne.n	8014bd2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014ba0:	693b      	ldr	r3, [r7, #16]
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	d10a      	bne.n	8014bbc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014ba6:	693b      	ldr	r3, [r7, #16]
 8014ba8:	015a      	lsls	r2, r3, #5
 8014baa:	68fb      	ldr	r3, [r7, #12]
 8014bac:	4413      	add	r3, r2
 8014bae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bb2:	461a      	mov	r2, r3
 8014bb4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014bb8:	6013      	str	r3, [r2, #0]
 8014bba:	e013      	b.n	8014be4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014bbc:	693b      	ldr	r3, [r7, #16]
 8014bbe:	015a      	lsls	r2, r3, #5
 8014bc0:	68fb      	ldr	r3, [r7, #12]
 8014bc2:	4413      	add	r3, r2
 8014bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bc8:	461a      	mov	r2, r3
 8014bca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014bce:	6013      	str	r3, [r2, #0]
 8014bd0:	e008      	b.n	8014be4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014bd2:	693b      	ldr	r3, [r7, #16]
 8014bd4:	015a      	lsls	r2, r3, #5
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	4413      	add	r3, r2
 8014bda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bde:	461a      	mov	r2, r3
 8014be0:	2300      	movs	r3, #0
 8014be2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014be4:	693b      	ldr	r3, [r7, #16]
 8014be6:	015a      	lsls	r2, r3, #5
 8014be8:	68fb      	ldr	r3, [r7, #12]
 8014bea:	4413      	add	r3, r2
 8014bec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bf0:	461a      	mov	r2, r3
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014bf6:	693b      	ldr	r3, [r7, #16]
 8014bf8:	015a      	lsls	r2, r3, #5
 8014bfa:	68fb      	ldr	r3, [r7, #12]
 8014bfc:	4413      	add	r3, r2
 8014bfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c02:	461a      	mov	r2, r3
 8014c04:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014c08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c0a:	693b      	ldr	r3, [r7, #16]
 8014c0c:	3301      	adds	r3, #1
 8014c0e:	613b      	str	r3, [r7, #16]
 8014c10:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014c14:	461a      	mov	r2, r3
 8014c16:	693b      	ldr	r3, [r7, #16]
 8014c18:	4293      	cmp	r3, r2
 8014c1a:	d3b5      	bcc.n	8014b88 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c1c:	2300      	movs	r3, #0
 8014c1e:	613b      	str	r3, [r7, #16]
 8014c20:	e043      	b.n	8014caa <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014c22:	693b      	ldr	r3, [r7, #16]
 8014c24:	015a      	lsls	r2, r3, #5
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	4413      	add	r3, r2
 8014c2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c38:	d118      	bne.n	8014c6c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014c3a:	693b      	ldr	r3, [r7, #16]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d10a      	bne.n	8014c56 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014c40:	693b      	ldr	r3, [r7, #16]
 8014c42:	015a      	lsls	r2, r3, #5
 8014c44:	68fb      	ldr	r3, [r7, #12]
 8014c46:	4413      	add	r3, r2
 8014c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c4c:	461a      	mov	r2, r3
 8014c4e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014c52:	6013      	str	r3, [r2, #0]
 8014c54:	e013      	b.n	8014c7e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014c56:	693b      	ldr	r3, [r7, #16]
 8014c58:	015a      	lsls	r2, r3, #5
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	4413      	add	r3, r2
 8014c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c62:	461a      	mov	r2, r3
 8014c64:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014c68:	6013      	str	r3, [r2, #0]
 8014c6a:	e008      	b.n	8014c7e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014c6c:	693b      	ldr	r3, [r7, #16]
 8014c6e:	015a      	lsls	r2, r3, #5
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	4413      	add	r3, r2
 8014c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c78:	461a      	mov	r2, r3
 8014c7a:	2300      	movs	r3, #0
 8014c7c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014c7e:	693b      	ldr	r3, [r7, #16]
 8014c80:	015a      	lsls	r2, r3, #5
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	4413      	add	r3, r2
 8014c86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c8a:	461a      	mov	r2, r3
 8014c8c:	2300      	movs	r3, #0
 8014c8e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014c90:	693b      	ldr	r3, [r7, #16]
 8014c92:	015a      	lsls	r2, r3, #5
 8014c94:	68fb      	ldr	r3, [r7, #12]
 8014c96:	4413      	add	r3, r2
 8014c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c9c:	461a      	mov	r2, r3
 8014c9e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014ca2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014ca4:	693b      	ldr	r3, [r7, #16]
 8014ca6:	3301      	adds	r3, #1
 8014ca8:	613b      	str	r3, [r7, #16]
 8014caa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014cae:	461a      	mov	r2, r3
 8014cb0:	693b      	ldr	r3, [r7, #16]
 8014cb2:	4293      	cmp	r3, r2
 8014cb4:	d3b5      	bcc.n	8014c22 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014cb6:	68fb      	ldr	r3, [r7, #12]
 8014cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cbc:	691b      	ldr	r3, [r3, #16]
 8014cbe:	68fa      	ldr	r2, [r7, #12]
 8014cc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014cc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014cc8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	2200      	movs	r2, #0
 8014cce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014cd6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014cd8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d105      	bne.n	8014cec <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	699b      	ldr	r3, [r3, #24]
 8014ce4:	f043 0210 	orr.w	r2, r3, #16
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	699a      	ldr	r2, [r3, #24]
 8014cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8014d30 <USB_DevInit+0x2b4>)
 8014cf2:	4313      	orrs	r3, r2
 8014cf4:	687a      	ldr	r2, [r7, #4]
 8014cf6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014cf8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d005      	beq.n	8014d0c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	699b      	ldr	r3, [r3, #24]
 8014d04:	f043 0208 	orr.w	r2, r3, #8
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014d0c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014d10:	2b01      	cmp	r3, #1
 8014d12:	d105      	bne.n	8014d20 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	699a      	ldr	r2, [r3, #24]
 8014d18:	4b06      	ldr	r3, [pc, #24]	@ (8014d34 <USB_DevInit+0x2b8>)
 8014d1a:	4313      	orrs	r3, r2
 8014d1c:	687a      	ldr	r2, [r7, #4]
 8014d1e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014d20:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d22:	4618      	mov	r0, r3
 8014d24:	3718      	adds	r7, #24
 8014d26:	46bd      	mov	sp, r7
 8014d28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014d2c:	b004      	add	sp, #16
 8014d2e:	4770      	bx	lr
 8014d30:	803c3800 	.word	0x803c3800
 8014d34:	40000004 	.word	0x40000004

08014d38 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014d38:	b480      	push	{r7}
 8014d3a:	b085      	sub	sp, #20
 8014d3c:	af00      	add	r7, sp, #0
 8014d3e:	6078      	str	r0, [r7, #4]
 8014d40:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014d42:	2300      	movs	r3, #0
 8014d44:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	3301      	adds	r3, #1
 8014d4a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d52:	d901      	bls.n	8014d58 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014d54:	2303      	movs	r3, #3
 8014d56:	e01b      	b.n	8014d90 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	691b      	ldr	r3, [r3, #16]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	daf2      	bge.n	8014d46 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014d60:	2300      	movs	r3, #0
 8014d62:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014d64:	683b      	ldr	r3, [r7, #0]
 8014d66:	019b      	lsls	r3, r3, #6
 8014d68:	f043 0220 	orr.w	r2, r3, #32
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014d70:	68fb      	ldr	r3, [r7, #12]
 8014d72:	3301      	adds	r3, #1
 8014d74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d76:	68fb      	ldr	r3, [r7, #12]
 8014d78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d7c:	d901      	bls.n	8014d82 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014d7e:	2303      	movs	r3, #3
 8014d80:	e006      	b.n	8014d90 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	691b      	ldr	r3, [r3, #16]
 8014d86:	f003 0320 	and.w	r3, r3, #32
 8014d8a:	2b20      	cmp	r3, #32
 8014d8c:	d0f0      	beq.n	8014d70 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014d8e:	2300      	movs	r3, #0
}
 8014d90:	4618      	mov	r0, r3
 8014d92:	3714      	adds	r7, #20
 8014d94:	46bd      	mov	sp, r7
 8014d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d9a:	4770      	bx	lr

08014d9c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014d9c:	b480      	push	{r7}
 8014d9e:	b085      	sub	sp, #20
 8014da0:	af00      	add	r7, sp, #0
 8014da2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014da4:	2300      	movs	r3, #0
 8014da6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014da8:	68fb      	ldr	r3, [r7, #12]
 8014daa:	3301      	adds	r3, #1
 8014dac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014dae:	68fb      	ldr	r3, [r7, #12]
 8014db0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014db4:	d901      	bls.n	8014dba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014db6:	2303      	movs	r3, #3
 8014db8:	e018      	b.n	8014dec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	691b      	ldr	r3, [r3, #16]
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	daf2      	bge.n	8014da8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014dc2:	2300      	movs	r3, #0
 8014dc4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	2210      	movs	r2, #16
 8014dca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	3301      	adds	r3, #1
 8014dd0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014dd2:	68fb      	ldr	r3, [r7, #12]
 8014dd4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014dd8:	d901      	bls.n	8014dde <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014dda:	2303      	movs	r3, #3
 8014ddc:	e006      	b.n	8014dec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	691b      	ldr	r3, [r3, #16]
 8014de2:	f003 0310 	and.w	r3, r3, #16
 8014de6:	2b10      	cmp	r3, #16
 8014de8:	d0f0      	beq.n	8014dcc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014dea:	2300      	movs	r3, #0
}
 8014dec:	4618      	mov	r0, r3
 8014dee:	3714      	adds	r7, #20
 8014df0:	46bd      	mov	sp, r7
 8014df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014df6:	4770      	bx	lr

08014df8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014df8:	b480      	push	{r7}
 8014dfa:	b085      	sub	sp, #20
 8014dfc:	af00      	add	r7, sp, #0
 8014dfe:	6078      	str	r0, [r7, #4]
 8014e00:	460b      	mov	r3, r1
 8014e02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e0e:	681a      	ldr	r2, [r3, #0]
 8014e10:	78fb      	ldrb	r3, [r7, #3]
 8014e12:	68f9      	ldr	r1, [r7, #12]
 8014e14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014e18:	4313      	orrs	r3, r2
 8014e1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014e1c:	2300      	movs	r3, #0
}
 8014e1e:	4618      	mov	r0, r3
 8014e20:	3714      	adds	r7, #20
 8014e22:	46bd      	mov	sp, r7
 8014e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e28:	4770      	bx	lr

08014e2a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8014e2a:	b480      	push	{r7}
 8014e2c:	b087      	sub	sp, #28
 8014e2e:	af00      	add	r7, sp, #0
 8014e30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014e36:	693b      	ldr	r3, [r7, #16]
 8014e38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e3c:	689b      	ldr	r3, [r3, #8]
 8014e3e:	f003 0306 	and.w	r3, r3, #6
 8014e42:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014e44:	68fb      	ldr	r3, [r7, #12]
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d102      	bne.n	8014e50 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014e4a:	2300      	movs	r3, #0
 8014e4c:	75fb      	strb	r3, [r7, #23]
 8014e4e:	e00a      	b.n	8014e66 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014e50:	68fb      	ldr	r3, [r7, #12]
 8014e52:	2b02      	cmp	r3, #2
 8014e54:	d002      	beq.n	8014e5c <USB_GetDevSpeed+0x32>
 8014e56:	68fb      	ldr	r3, [r7, #12]
 8014e58:	2b06      	cmp	r3, #6
 8014e5a:	d102      	bne.n	8014e62 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014e5c:	2302      	movs	r3, #2
 8014e5e:	75fb      	strb	r3, [r7, #23]
 8014e60:	e001      	b.n	8014e66 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014e62:	230f      	movs	r3, #15
 8014e64:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e68:	4618      	mov	r0, r3
 8014e6a:	371c      	adds	r7, #28
 8014e6c:	46bd      	mov	sp, r7
 8014e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e72:	4770      	bx	lr

08014e74 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014e74:	b480      	push	{r7}
 8014e76:	b087      	sub	sp, #28
 8014e78:	af00      	add	r7, sp, #0
 8014e7a:	6078      	str	r0, [r7, #4]
 8014e7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014e7e:	2300      	movs	r3, #0
 8014e80:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014e82:	2300      	movs	r3, #0
 8014e84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014e8a:	683b      	ldr	r3, [r7, #0]
 8014e8c:	785b      	ldrb	r3, [r3, #1]
 8014e8e:	2b01      	cmp	r3, #1
 8014e90:	d14a      	bne.n	8014f28 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014e92:	683b      	ldr	r3, [r7, #0]
 8014e94:	781b      	ldrb	r3, [r3, #0]
 8014e96:	015a      	lsls	r2, r3, #5
 8014e98:	693b      	ldr	r3, [r7, #16]
 8014e9a:	4413      	add	r3, r2
 8014e9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ea0:	681b      	ldr	r3, [r3, #0]
 8014ea2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014ea6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014eaa:	f040 8086 	bne.w	8014fba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014eae:	683b      	ldr	r3, [r7, #0]
 8014eb0:	781b      	ldrb	r3, [r3, #0]
 8014eb2:	015a      	lsls	r2, r3, #5
 8014eb4:	693b      	ldr	r3, [r7, #16]
 8014eb6:	4413      	add	r3, r2
 8014eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	683a      	ldr	r2, [r7, #0]
 8014ec0:	7812      	ldrb	r2, [r2, #0]
 8014ec2:	0151      	lsls	r1, r2, #5
 8014ec4:	693a      	ldr	r2, [r7, #16]
 8014ec6:	440a      	add	r2, r1
 8014ec8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014ecc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014ed0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014ed2:	683b      	ldr	r3, [r7, #0]
 8014ed4:	781b      	ldrb	r3, [r3, #0]
 8014ed6:	015a      	lsls	r2, r3, #5
 8014ed8:	693b      	ldr	r3, [r7, #16]
 8014eda:	4413      	add	r3, r2
 8014edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ee0:	681b      	ldr	r3, [r3, #0]
 8014ee2:	683a      	ldr	r2, [r7, #0]
 8014ee4:	7812      	ldrb	r2, [r2, #0]
 8014ee6:	0151      	lsls	r1, r2, #5
 8014ee8:	693a      	ldr	r2, [r7, #16]
 8014eea:	440a      	add	r2, r1
 8014eec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014ef0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014ef4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	3301      	adds	r3, #1
 8014efa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014f02:	4293      	cmp	r3, r2
 8014f04:	d902      	bls.n	8014f0c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8014f06:	2301      	movs	r3, #1
 8014f08:	75fb      	strb	r3, [r7, #23]
          break;
 8014f0a:	e056      	b.n	8014fba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014f0c:	683b      	ldr	r3, [r7, #0]
 8014f0e:	781b      	ldrb	r3, [r3, #0]
 8014f10:	015a      	lsls	r2, r3, #5
 8014f12:	693b      	ldr	r3, [r7, #16]
 8014f14:	4413      	add	r3, r2
 8014f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f1a:	681b      	ldr	r3, [r3, #0]
 8014f1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014f20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014f24:	d0e7      	beq.n	8014ef6 <USB_EPStopXfer+0x82>
 8014f26:	e048      	b.n	8014fba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014f28:	683b      	ldr	r3, [r7, #0]
 8014f2a:	781b      	ldrb	r3, [r3, #0]
 8014f2c:	015a      	lsls	r2, r3, #5
 8014f2e:	693b      	ldr	r3, [r7, #16]
 8014f30:	4413      	add	r3, r2
 8014f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f36:	681b      	ldr	r3, [r3, #0]
 8014f38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014f3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014f40:	d13b      	bne.n	8014fba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8014f42:	683b      	ldr	r3, [r7, #0]
 8014f44:	781b      	ldrb	r3, [r3, #0]
 8014f46:	015a      	lsls	r2, r3, #5
 8014f48:	693b      	ldr	r3, [r7, #16]
 8014f4a:	4413      	add	r3, r2
 8014f4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f50:	681b      	ldr	r3, [r3, #0]
 8014f52:	683a      	ldr	r2, [r7, #0]
 8014f54:	7812      	ldrb	r2, [r2, #0]
 8014f56:	0151      	lsls	r1, r2, #5
 8014f58:	693a      	ldr	r2, [r7, #16]
 8014f5a:	440a      	add	r2, r1
 8014f5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f60:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014f64:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014f66:	683b      	ldr	r3, [r7, #0]
 8014f68:	781b      	ldrb	r3, [r3, #0]
 8014f6a:	015a      	lsls	r2, r3, #5
 8014f6c:	693b      	ldr	r3, [r7, #16]
 8014f6e:	4413      	add	r3, r2
 8014f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	683a      	ldr	r2, [r7, #0]
 8014f78:	7812      	ldrb	r2, [r2, #0]
 8014f7a:	0151      	lsls	r1, r2, #5
 8014f7c:	693a      	ldr	r2, [r7, #16]
 8014f7e:	440a      	add	r2, r1
 8014f80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014f88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014f8a:	68fb      	ldr	r3, [r7, #12]
 8014f8c:	3301      	adds	r3, #1
 8014f8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014f96:	4293      	cmp	r3, r2
 8014f98:	d902      	bls.n	8014fa0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014f9a:	2301      	movs	r3, #1
 8014f9c:	75fb      	strb	r3, [r7, #23]
          break;
 8014f9e:	e00c      	b.n	8014fba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014fa0:	683b      	ldr	r3, [r7, #0]
 8014fa2:	781b      	ldrb	r3, [r3, #0]
 8014fa4:	015a      	lsls	r2, r3, #5
 8014fa6:	693b      	ldr	r3, [r7, #16]
 8014fa8:	4413      	add	r3, r2
 8014faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014fb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014fb8:	d0e7      	beq.n	8014f8a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8014fbc:	4618      	mov	r0, r3
 8014fbe:	371c      	adds	r7, #28
 8014fc0:	46bd      	mov	sp, r7
 8014fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc6:	4770      	bx	lr

08014fc8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014fc8:	b480      	push	{r7}
 8014fca:	b089      	sub	sp, #36	@ 0x24
 8014fcc:	af00      	add	r7, sp, #0
 8014fce:	60f8      	str	r0, [r7, #12]
 8014fd0:	60b9      	str	r1, [r7, #8]
 8014fd2:	4611      	mov	r1, r2
 8014fd4:	461a      	mov	r2, r3
 8014fd6:	460b      	mov	r3, r1
 8014fd8:	71fb      	strb	r3, [r7, #7]
 8014fda:	4613      	mov	r3, r2
 8014fdc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fde:	68fb      	ldr	r3, [r7, #12]
 8014fe0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014fe2:	68bb      	ldr	r3, [r7, #8]
 8014fe4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8014fe6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	d123      	bne.n	8015036 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014fee:	88bb      	ldrh	r3, [r7, #4]
 8014ff0:	3303      	adds	r3, #3
 8014ff2:	089b      	lsrs	r3, r3, #2
 8014ff4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	61bb      	str	r3, [r7, #24]
 8014ffa:	e018      	b.n	801502e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014ffc:	79fb      	ldrb	r3, [r7, #7]
 8014ffe:	031a      	lsls	r2, r3, #12
 8015000:	697b      	ldr	r3, [r7, #20]
 8015002:	4413      	add	r3, r2
 8015004:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015008:	461a      	mov	r2, r3
 801500a:	69fb      	ldr	r3, [r7, #28]
 801500c:	681b      	ldr	r3, [r3, #0]
 801500e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8015010:	69fb      	ldr	r3, [r7, #28]
 8015012:	3301      	adds	r3, #1
 8015014:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015016:	69fb      	ldr	r3, [r7, #28]
 8015018:	3301      	adds	r3, #1
 801501a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801501c:	69fb      	ldr	r3, [r7, #28]
 801501e:	3301      	adds	r3, #1
 8015020:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015022:	69fb      	ldr	r3, [r7, #28]
 8015024:	3301      	adds	r3, #1
 8015026:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8015028:	69bb      	ldr	r3, [r7, #24]
 801502a:	3301      	adds	r3, #1
 801502c:	61bb      	str	r3, [r7, #24]
 801502e:	69ba      	ldr	r2, [r7, #24]
 8015030:	693b      	ldr	r3, [r7, #16]
 8015032:	429a      	cmp	r2, r3
 8015034:	d3e2      	bcc.n	8014ffc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8015036:	2300      	movs	r3, #0
}
 8015038:	4618      	mov	r0, r3
 801503a:	3724      	adds	r7, #36	@ 0x24
 801503c:	46bd      	mov	sp, r7
 801503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015042:	4770      	bx	lr

08015044 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015044:	b480      	push	{r7}
 8015046:	b08b      	sub	sp, #44	@ 0x2c
 8015048:	af00      	add	r7, sp, #0
 801504a:	60f8      	str	r0, [r7, #12]
 801504c:	60b9      	str	r1, [r7, #8]
 801504e:	4613      	mov	r3, r2
 8015050:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015052:	68fb      	ldr	r3, [r7, #12]
 8015054:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8015056:	68bb      	ldr	r3, [r7, #8]
 8015058:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801505a:	88fb      	ldrh	r3, [r7, #6]
 801505c:	089b      	lsrs	r3, r3, #2
 801505e:	b29b      	uxth	r3, r3
 8015060:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8015062:	88fb      	ldrh	r3, [r7, #6]
 8015064:	f003 0303 	and.w	r3, r3, #3
 8015068:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801506a:	2300      	movs	r3, #0
 801506c:	623b      	str	r3, [r7, #32]
 801506e:	e014      	b.n	801509a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8015070:	69bb      	ldr	r3, [r7, #24]
 8015072:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015076:	681a      	ldr	r2, [r3, #0]
 8015078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801507a:	601a      	str	r2, [r3, #0]
    pDest++;
 801507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801507e:	3301      	adds	r3, #1
 8015080:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015084:	3301      	adds	r3, #1
 8015086:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801508a:	3301      	adds	r3, #1
 801508c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801508e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015090:	3301      	adds	r3, #1
 8015092:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8015094:	6a3b      	ldr	r3, [r7, #32]
 8015096:	3301      	adds	r3, #1
 8015098:	623b      	str	r3, [r7, #32]
 801509a:	6a3a      	ldr	r2, [r7, #32]
 801509c:	697b      	ldr	r3, [r7, #20]
 801509e:	429a      	cmp	r2, r3
 80150a0:	d3e6      	bcc.n	8015070 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80150a2:	8bfb      	ldrh	r3, [r7, #30]
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d01e      	beq.n	80150e6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80150a8:	2300      	movs	r3, #0
 80150aa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80150ac:	69bb      	ldr	r3, [r7, #24]
 80150ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80150b2:	461a      	mov	r2, r3
 80150b4:	f107 0310 	add.w	r3, r7, #16
 80150b8:	6812      	ldr	r2, [r2, #0]
 80150ba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80150bc:	693a      	ldr	r2, [r7, #16]
 80150be:	6a3b      	ldr	r3, [r7, #32]
 80150c0:	b2db      	uxtb	r3, r3
 80150c2:	00db      	lsls	r3, r3, #3
 80150c4:	fa22 f303 	lsr.w	r3, r2, r3
 80150c8:	b2da      	uxtb	r2, r3
 80150ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150cc:	701a      	strb	r2, [r3, #0]
      i++;
 80150ce:	6a3b      	ldr	r3, [r7, #32]
 80150d0:	3301      	adds	r3, #1
 80150d2:	623b      	str	r3, [r7, #32]
      pDest++;
 80150d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150d6:	3301      	adds	r3, #1
 80150d8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80150da:	8bfb      	ldrh	r3, [r7, #30]
 80150dc:	3b01      	subs	r3, #1
 80150de:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80150e0:	8bfb      	ldrh	r3, [r7, #30]
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d1ea      	bne.n	80150bc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80150e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80150e8:	4618      	mov	r0, r3
 80150ea:	372c      	adds	r7, #44	@ 0x2c
 80150ec:	46bd      	mov	sp, r7
 80150ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150f2:	4770      	bx	lr

080150f4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80150f4:	b480      	push	{r7}
 80150f6:	b085      	sub	sp, #20
 80150f8:	af00      	add	r7, sp, #0
 80150fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015106:	681b      	ldr	r3, [r3, #0]
 8015108:	68fa      	ldr	r2, [r7, #12]
 801510a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801510e:	f023 0303 	bic.w	r3, r3, #3
 8015112:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015114:	68fb      	ldr	r3, [r7, #12]
 8015116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801511a:	685b      	ldr	r3, [r3, #4]
 801511c:	68fa      	ldr	r2, [r7, #12]
 801511e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015122:	f043 0302 	orr.w	r3, r3, #2
 8015126:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015128:	2300      	movs	r3, #0
}
 801512a:	4618      	mov	r0, r3
 801512c:	3714      	adds	r7, #20
 801512e:	46bd      	mov	sp, r7
 8015130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015134:	4770      	bx	lr

08015136 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015136:	b480      	push	{r7}
 8015138:	b085      	sub	sp, #20
 801513a:	af00      	add	r7, sp, #0
 801513c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	695b      	ldr	r3, [r3, #20]
 8015142:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	699b      	ldr	r3, [r3, #24]
 8015148:	68fa      	ldr	r2, [r7, #12]
 801514a:	4013      	ands	r3, r2
 801514c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 801514e:	68fb      	ldr	r3, [r7, #12]
}
 8015150:	4618      	mov	r0, r3
 8015152:	3714      	adds	r7, #20
 8015154:	46bd      	mov	sp, r7
 8015156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801515a:	4770      	bx	lr

0801515c <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 801515c:	b480      	push	{r7}
 801515e:	b085      	sub	sp, #20
 8015160:	af00      	add	r7, sp, #0
 8015162:	6078      	str	r0, [r7, #4]
 8015164:	460b      	mov	r3, r1
 8015166:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 801516c:	78fb      	ldrb	r3, [r7, #3]
 801516e:	015a      	lsls	r2, r3, #5
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	4413      	add	r3, r2
 8015174:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015178:	689b      	ldr	r3, [r3, #8]
 801517a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 801517c:	78fb      	ldrb	r3, [r7, #3]
 801517e:	015a      	lsls	r2, r3, #5
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	4413      	add	r3, r2
 8015184:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015188:	68db      	ldr	r3, [r3, #12]
 801518a:	68ba      	ldr	r2, [r7, #8]
 801518c:	4013      	ands	r3, r2
 801518e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015190:	68bb      	ldr	r3, [r7, #8]
}
 8015192:	4618      	mov	r0, r3
 8015194:	3714      	adds	r7, #20
 8015196:	46bd      	mov	sp, r7
 8015198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801519c:	4770      	bx	lr

0801519e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801519e:	b480      	push	{r7}
 80151a0:	b085      	sub	sp, #20
 80151a2:	af00      	add	r7, sp, #0
 80151a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151b0:	699b      	ldr	r3, [r3, #24]
 80151b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80151b4:	68fb      	ldr	r3, [r7, #12]
 80151b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151ba:	69db      	ldr	r3, [r3, #28]
 80151bc:	68ba      	ldr	r2, [r7, #8]
 80151be:	4013      	ands	r3, r2
 80151c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80151c2:	68bb      	ldr	r3, [r7, #8]
 80151c4:	0c1b      	lsrs	r3, r3, #16
}
 80151c6:	4618      	mov	r0, r3
 80151c8:	3714      	adds	r7, #20
 80151ca:	46bd      	mov	sp, r7
 80151cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151d0:	4770      	bx	lr

080151d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80151d2:	b480      	push	{r7}
 80151d4:	b085      	sub	sp, #20
 80151d6:	af00      	add	r7, sp, #0
 80151d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80151de:	68fb      	ldr	r3, [r7, #12]
 80151e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151e4:	699b      	ldr	r3, [r3, #24]
 80151e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80151e8:	68fb      	ldr	r3, [r7, #12]
 80151ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151ee:	69db      	ldr	r3, [r3, #28]
 80151f0:	68ba      	ldr	r2, [r7, #8]
 80151f2:	4013      	ands	r3, r2
 80151f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80151f6:	68bb      	ldr	r3, [r7, #8]
 80151f8:	b29b      	uxth	r3, r3
}
 80151fa:	4618      	mov	r0, r3
 80151fc:	3714      	adds	r7, #20
 80151fe:	46bd      	mov	sp, r7
 8015200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015204:	4770      	bx	lr

08015206 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015206:	b480      	push	{r7}
 8015208:	b085      	sub	sp, #20
 801520a:	af00      	add	r7, sp, #0
 801520c:	6078      	str	r0, [r7, #4]
 801520e:	460b      	mov	r3, r1
 8015210:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8015216:	78fb      	ldrb	r3, [r7, #3]
 8015218:	015a      	lsls	r2, r3, #5
 801521a:	68fb      	ldr	r3, [r7, #12]
 801521c:	4413      	add	r3, r2
 801521e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015222:	689b      	ldr	r3, [r3, #8]
 8015224:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8015226:	68fb      	ldr	r3, [r7, #12]
 8015228:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801522c:	695b      	ldr	r3, [r3, #20]
 801522e:	68ba      	ldr	r2, [r7, #8]
 8015230:	4013      	ands	r3, r2
 8015232:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015234:	68bb      	ldr	r3, [r7, #8]
}
 8015236:	4618      	mov	r0, r3
 8015238:	3714      	adds	r7, #20
 801523a:	46bd      	mov	sp, r7
 801523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015240:	4770      	bx	lr

08015242 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015242:	b480      	push	{r7}
 8015244:	b087      	sub	sp, #28
 8015246:	af00      	add	r7, sp, #0
 8015248:	6078      	str	r0, [r7, #4]
 801524a:	460b      	mov	r3, r1
 801524c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015252:	697b      	ldr	r3, [r7, #20]
 8015254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015258:	691b      	ldr	r3, [r3, #16]
 801525a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801525c:	697b      	ldr	r3, [r7, #20]
 801525e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015264:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015266:	78fb      	ldrb	r3, [r7, #3]
 8015268:	f003 030f 	and.w	r3, r3, #15
 801526c:	68fa      	ldr	r2, [r7, #12]
 801526e:	fa22 f303 	lsr.w	r3, r2, r3
 8015272:	01db      	lsls	r3, r3, #7
 8015274:	b2db      	uxtb	r3, r3
 8015276:	693a      	ldr	r2, [r7, #16]
 8015278:	4313      	orrs	r3, r2
 801527a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801527c:	78fb      	ldrb	r3, [r7, #3]
 801527e:	015a      	lsls	r2, r3, #5
 8015280:	697b      	ldr	r3, [r7, #20]
 8015282:	4413      	add	r3, r2
 8015284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015288:	689b      	ldr	r3, [r3, #8]
 801528a:	693a      	ldr	r2, [r7, #16]
 801528c:	4013      	ands	r3, r2
 801528e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015290:	68bb      	ldr	r3, [r7, #8]
}
 8015292:	4618      	mov	r0, r3
 8015294:	371c      	adds	r7, #28
 8015296:	46bd      	mov	sp, r7
 8015298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801529c:	4770      	bx	lr

0801529e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801529e:	b480      	push	{r7}
 80152a0:	b083      	sub	sp, #12
 80152a2:	af00      	add	r7, sp, #0
 80152a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	695b      	ldr	r3, [r3, #20]
 80152aa:	f003 0301 	and.w	r3, r3, #1
}
 80152ae:	4618      	mov	r0, r3
 80152b0:	370c      	adds	r7, #12
 80152b2:	46bd      	mov	sp, r7
 80152b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152b8:	4770      	bx	lr
	...

080152bc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80152bc:	b480      	push	{r7}
 80152be:	b085      	sub	sp, #20
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80152c8:	68fb      	ldr	r3, [r7, #12]
 80152ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152ce:	681a      	ldr	r2, [r3, #0]
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152d6:	4619      	mov	r1, r3
 80152d8:	4b09      	ldr	r3, [pc, #36]	@ (8015300 <USB_ActivateSetup+0x44>)
 80152da:	4013      	ands	r3, r2
 80152dc:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80152e4:	685b      	ldr	r3, [r3, #4]
 80152e6:	68fa      	ldr	r2, [r7, #12]
 80152e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80152ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80152f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80152f2:	2300      	movs	r3, #0
}
 80152f4:	4618      	mov	r0, r3
 80152f6:	3714      	adds	r7, #20
 80152f8:	46bd      	mov	sp, r7
 80152fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152fe:	4770      	bx	lr
 8015300:	fffff800 	.word	0xfffff800

08015304 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015304:	b480      	push	{r7}
 8015306:	b087      	sub	sp, #28
 8015308:	af00      	add	r7, sp, #0
 801530a:	60f8      	str	r0, [r7, #12]
 801530c:	460b      	mov	r3, r1
 801530e:	607a      	str	r2, [r7, #4]
 8015310:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015312:	68fb      	ldr	r3, [r7, #12]
 8015314:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8015316:	68fb      	ldr	r3, [r7, #12]
 8015318:	333c      	adds	r3, #60	@ 0x3c
 801531a:	3304      	adds	r3, #4
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015320:	693b      	ldr	r3, [r7, #16]
 8015322:	4a26      	ldr	r2, [pc, #152]	@ (80153bc <USB_EP0_OutStart+0xb8>)
 8015324:	4293      	cmp	r3, r2
 8015326:	d90a      	bls.n	801533e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015328:	697b      	ldr	r3, [r7, #20]
 801532a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801532e:	681b      	ldr	r3, [r3, #0]
 8015330:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015334:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015338:	d101      	bne.n	801533e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801533a:	2300      	movs	r3, #0
 801533c:	e037      	b.n	80153ae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801533e:	697b      	ldr	r3, [r7, #20]
 8015340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015344:	461a      	mov	r2, r3
 8015346:	2300      	movs	r3, #0
 8015348:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801534a:	697b      	ldr	r3, [r7, #20]
 801534c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015350:	691b      	ldr	r3, [r3, #16]
 8015352:	697a      	ldr	r2, [r7, #20]
 8015354:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015358:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801535c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801535e:	697b      	ldr	r3, [r7, #20]
 8015360:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015364:	691b      	ldr	r3, [r3, #16]
 8015366:	697a      	ldr	r2, [r7, #20]
 8015368:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801536c:	f043 0318 	orr.w	r3, r3, #24
 8015370:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015372:	697b      	ldr	r3, [r7, #20]
 8015374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015378:	691b      	ldr	r3, [r3, #16]
 801537a:	697a      	ldr	r2, [r7, #20]
 801537c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015380:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015384:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015386:	7afb      	ldrb	r3, [r7, #11]
 8015388:	2b01      	cmp	r3, #1
 801538a:	d10f      	bne.n	80153ac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801538c:	697b      	ldr	r3, [r7, #20]
 801538e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015392:	461a      	mov	r2, r3
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015398:	697b      	ldr	r3, [r7, #20]
 801539a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801539e:	681b      	ldr	r3, [r3, #0]
 80153a0:	697a      	ldr	r2, [r7, #20]
 80153a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80153a6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80153aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80153ac:	2300      	movs	r3, #0
}
 80153ae:	4618      	mov	r0, r3
 80153b0:	371c      	adds	r7, #28
 80153b2:	46bd      	mov	sp, r7
 80153b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b8:	4770      	bx	lr
 80153ba:	bf00      	nop
 80153bc:	4f54300a 	.word	0x4f54300a

080153c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80153c0:	b480      	push	{r7}
 80153c2:	b085      	sub	sp, #20
 80153c4:	af00      	add	r7, sp, #0
 80153c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80153c8:	2300      	movs	r3, #0
 80153ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80153cc:	68fb      	ldr	r3, [r7, #12]
 80153ce:	3301      	adds	r3, #1
 80153d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80153d2:	68fb      	ldr	r3, [r7, #12]
 80153d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80153d8:	d901      	bls.n	80153de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80153da:	2303      	movs	r3, #3
 80153dc:	e01b      	b.n	8015416 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	691b      	ldr	r3, [r3, #16]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	daf2      	bge.n	80153cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80153e6:	2300      	movs	r3, #0
 80153e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	691b      	ldr	r3, [r3, #16]
 80153ee:	f043 0201 	orr.w	r2, r3, #1
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80153f6:	68fb      	ldr	r3, [r7, #12]
 80153f8:	3301      	adds	r3, #1
 80153fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80153fc:	68fb      	ldr	r3, [r7, #12]
 80153fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015402:	d901      	bls.n	8015408 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015404:	2303      	movs	r3, #3
 8015406:	e006      	b.n	8015416 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	691b      	ldr	r3, [r3, #16]
 801540c:	f003 0301 	and.w	r3, r3, #1
 8015410:	2b01      	cmp	r3, #1
 8015412:	d0f0      	beq.n	80153f6 <USB_CoreReset+0x36>

  return HAL_OK;
 8015414:	2300      	movs	r3, #0
}
 8015416:	4618      	mov	r0, r3
 8015418:	3714      	adds	r7, #20
 801541a:	46bd      	mov	sp, r7
 801541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015420:	4770      	bx	lr
	...

08015424 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8015424:	b084      	sub	sp, #16
 8015426:	b580      	push	{r7, lr}
 8015428:	b086      	sub	sp, #24
 801542a:	af00      	add	r7, sp, #0
 801542c:	6078      	str	r0, [r7, #4]
 801542e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8015432:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8015436:	2300      	movs	r3, #0
 8015438:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015444:	461a      	mov	r2, r3
 8015446:	2300      	movs	r3, #0
 8015448:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801544e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801545a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8015462:	687b      	ldr	r3, [r7, #4]
 8015464:	68db      	ldr	r3, [r3, #12]
 8015466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801546a:	2b00      	cmp	r3, #0
 801546c:	d119      	bne.n	80154a2 <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 801546e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015472:	2b01      	cmp	r3, #1
 8015474:	d10a      	bne.n	801548c <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801547c:	681b      	ldr	r3, [r3, #0]
 801547e:	68fa      	ldr	r2, [r7, #12]
 8015480:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8015484:	f043 0304 	orr.w	r3, r3, #4
 8015488:	6013      	str	r3, [r2, #0]
 801548a:	e014      	b.n	80154b6 <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015492:	681b      	ldr	r3, [r3, #0]
 8015494:	68fa      	ldr	r2, [r7, #12]
 8015496:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801549a:	f023 0304 	bic.w	r3, r3, #4
 801549e:	6013      	str	r3, [r2, #0]
 80154a0:	e009      	b.n	80154b6 <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	68fa      	ldr	r2, [r7, #12]
 80154ac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80154b0:	f023 0304 	bic.w	r3, r3, #4
 80154b4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80154b6:	2110      	movs	r1, #16
 80154b8:	6878      	ldr	r0, [r7, #4]
 80154ba:	f7ff fc3d 	bl	8014d38 <USB_FlushTxFifo>
 80154be:	4603      	mov	r3, r0
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d001      	beq.n	80154c8 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 80154c4:	2301      	movs	r3, #1
 80154c6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80154c8:	6878      	ldr	r0, [r7, #4]
 80154ca:	f7ff fc67 	bl	8014d9c <USB_FlushRxFifo>
 80154ce:	4603      	mov	r3, r0
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d001      	beq.n	80154d8 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 80154d4:	2301      	movs	r3, #1
 80154d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80154d8:	2300      	movs	r3, #0
 80154da:	613b      	str	r3, [r7, #16]
 80154dc:	e015      	b.n	801550a <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80154de:	693b      	ldr	r3, [r7, #16]
 80154e0:	015a      	lsls	r2, r3, #5
 80154e2:	68fb      	ldr	r3, [r7, #12]
 80154e4:	4413      	add	r3, r2
 80154e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80154ea:	461a      	mov	r2, r3
 80154ec:	f04f 33ff 	mov.w	r3, #4294967295
 80154f0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80154f2:	693b      	ldr	r3, [r7, #16]
 80154f4:	015a      	lsls	r2, r3, #5
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	4413      	add	r3, r2
 80154fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80154fe:	461a      	mov	r2, r3
 8015500:	2300      	movs	r3, #0
 8015502:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8015504:	693b      	ldr	r3, [r7, #16]
 8015506:	3301      	adds	r3, #1
 8015508:	613b      	str	r3, [r7, #16]
 801550a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801550e:	461a      	mov	r2, r3
 8015510:	693b      	ldr	r3, [r7, #16]
 8015512:	4293      	cmp	r3, r2
 8015514:	d3e3      	bcc.n	80154de <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8015516:	687b      	ldr	r3, [r7, #4]
 8015518:	2200      	movs	r2, #0
 801551a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	f04f 32ff 	mov.w	r2, #4294967295
 8015522:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801552a:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	4a0f      	ldr	r2, [pc, #60]	@ (801556c <USB_HostInit+0x148>)
 8015530:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	4a0e      	ldr	r2, [pc, #56]	@ (8015570 <USB_HostInit+0x14c>)
 8015536:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801553a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801553e:	2b00      	cmp	r3, #0
 8015540:	d105      	bne.n	801554e <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	699b      	ldr	r3, [r3, #24]
 8015546:	f043 0210 	orr.w	r2, r3, #16
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	699a      	ldr	r2, [r3, #24]
 8015552:	4b08      	ldr	r3, [pc, #32]	@ (8015574 <USB_HostInit+0x150>)
 8015554:	4313      	orrs	r3, r2
 8015556:	687a      	ldr	r2, [r7, #4]
 8015558:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 801555a:	7dfb      	ldrb	r3, [r7, #23]
}
 801555c:	4618      	mov	r0, r3
 801555e:	3718      	adds	r7, #24
 8015560:	46bd      	mov	sp, r7
 8015562:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015566:	b004      	add	sp, #16
 8015568:	4770      	bx	lr
 801556a:	bf00      	nop
 801556c:	01000200 	.word	0x01000200
 8015570:	00e00300 	.word	0x00e00300
 8015574:	a3200008 	.word	0xa3200008

08015578 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8015578:	b480      	push	{r7}
 801557a:	b085      	sub	sp, #20
 801557c:	af00      	add	r7, sp, #0
 801557e:	6078      	str	r0, [r7, #4]
 8015580:	460b      	mov	r3, r1
 8015582:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801558e:	681b      	ldr	r3, [r3, #0]
 8015590:	68fa      	ldr	r2, [r7, #12]
 8015592:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8015596:	f023 0303 	bic.w	r3, r3, #3
 801559a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80155a2:	681a      	ldr	r2, [r3, #0]
 80155a4:	78fb      	ldrb	r3, [r7, #3]
 80155a6:	f003 0303 	and.w	r3, r3, #3
 80155aa:	68f9      	ldr	r1, [r7, #12]
 80155ac:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80155b0:	4313      	orrs	r3, r2
 80155b2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80155b4:	78fb      	ldrb	r3, [r7, #3]
 80155b6:	2b01      	cmp	r3, #1
 80155b8:	d107      	bne.n	80155ca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80155ba:	68fb      	ldr	r3, [r7, #12]
 80155bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80155c0:	461a      	mov	r2, r3
 80155c2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80155c6:	6053      	str	r3, [r2, #4]
 80155c8:	e00c      	b.n	80155e4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80155ca:	78fb      	ldrb	r3, [r7, #3]
 80155cc:	2b02      	cmp	r3, #2
 80155ce:	d107      	bne.n	80155e0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80155d0:	68fb      	ldr	r3, [r7, #12]
 80155d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80155d6:	461a      	mov	r2, r3
 80155d8:	f241 7370 	movw	r3, #6000	@ 0x1770
 80155dc:	6053      	str	r3, [r2, #4]
 80155de:	e001      	b.n	80155e4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80155e0:	2301      	movs	r3, #1
 80155e2:	e000      	b.n	80155e6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80155e4:	2300      	movs	r3, #0
}
 80155e6:	4618      	mov	r0, r3
 80155e8:	3714      	adds	r7, #20
 80155ea:	46bd      	mov	sp, r7
 80155ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155f0:	4770      	bx	lr

080155f2 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80155f2:	b480      	push	{r7}
 80155f4:	b085      	sub	sp, #20
 80155f6:	af00      	add	r7, sp, #0
 80155f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80155fe:	68fb      	ldr	r3, [r7, #12]
 8015600:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015604:	695b      	ldr	r3, [r3, #20]
 8015606:	b29b      	uxth	r3, r3
}
 8015608:	4618      	mov	r0, r3
 801560a:	3714      	adds	r7, #20
 801560c:	46bd      	mov	sp, r7
 801560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015612:	4770      	bx	lr

08015614 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8015614:	b480      	push	{r7}
 8015616:	b089      	sub	sp, #36	@ 0x24
 8015618:	af00      	add	r7, sp, #0
 801561a:	6078      	str	r0, [r7, #4]
 801561c:	460b      	mov	r3, r1
 801561e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8015624:	78fb      	ldrb	r3, [r7, #3]
 8015626:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8015628:	2300      	movs	r3, #0
 801562a:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 801562c:	69bb      	ldr	r3, [r7, #24]
 801562e:	015a      	lsls	r2, r3, #5
 8015630:	69fb      	ldr	r3, [r7, #28]
 8015632:	4413      	add	r3, r2
 8015634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015638:	681b      	ldr	r3, [r3, #0]
 801563a:	0c9b      	lsrs	r3, r3, #18
 801563c:	f003 0303 	and.w	r3, r3, #3
 8015640:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8015642:	69bb      	ldr	r3, [r7, #24]
 8015644:	015a      	lsls	r2, r3, #5
 8015646:	69fb      	ldr	r3, [r7, #28]
 8015648:	4413      	add	r3, r2
 801564a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801564e:	681b      	ldr	r3, [r3, #0]
 8015650:	0fdb      	lsrs	r3, r3, #31
 8015652:	f003 0301 	and.w	r3, r3, #1
 8015656:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8015658:	69bb      	ldr	r3, [r7, #24]
 801565a:	015a      	lsls	r2, r3, #5
 801565c:	69fb      	ldr	r3, [r7, #28]
 801565e:	4413      	add	r3, r2
 8015660:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015664:	685b      	ldr	r3, [r3, #4]
 8015666:	0fdb      	lsrs	r3, r3, #31
 8015668:	f003 0301 	and.w	r3, r3, #1
 801566c:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	689b      	ldr	r3, [r3, #8]
 8015672:	f003 0320 	and.w	r3, r3, #32
 8015676:	2b20      	cmp	r3, #32
 8015678:	d10d      	bne.n	8015696 <USB_HC_Halt+0x82>
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	2b00      	cmp	r3, #0
 801567e:	d10a      	bne.n	8015696 <USB_HC_Halt+0x82>
 8015680:	693b      	ldr	r3, [r7, #16]
 8015682:	2b00      	cmp	r3, #0
 8015684:	d005      	beq.n	8015692 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8015686:	697b      	ldr	r3, [r7, #20]
 8015688:	2b01      	cmp	r3, #1
 801568a:	d002      	beq.n	8015692 <USB_HC_Halt+0x7e>
 801568c:	697b      	ldr	r3, [r7, #20]
 801568e:	2b03      	cmp	r3, #3
 8015690:	d101      	bne.n	8015696 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8015692:	2300      	movs	r3, #0
 8015694:	e0d8      	b.n	8015848 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8015696:	697b      	ldr	r3, [r7, #20]
 8015698:	2b00      	cmp	r3, #0
 801569a:	d002      	beq.n	80156a2 <USB_HC_Halt+0x8e>
 801569c:	697b      	ldr	r3, [r7, #20]
 801569e:	2b02      	cmp	r3, #2
 80156a0:	d173      	bne.n	801578a <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80156a2:	69bb      	ldr	r3, [r7, #24]
 80156a4:	015a      	lsls	r2, r3, #5
 80156a6:	69fb      	ldr	r3, [r7, #28]
 80156a8:	4413      	add	r3, r2
 80156aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80156ae:	681b      	ldr	r3, [r3, #0]
 80156b0:	69ba      	ldr	r2, [r7, #24]
 80156b2:	0151      	lsls	r1, r2, #5
 80156b4:	69fa      	ldr	r2, [r7, #28]
 80156b6:	440a      	add	r2, r1
 80156b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80156bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80156c0:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	689b      	ldr	r3, [r3, #8]
 80156c6:	f003 0320 	and.w	r3, r3, #32
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d14a      	bne.n	8015764 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80156d2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d133      	bne.n	8015742 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80156da:	69bb      	ldr	r3, [r7, #24]
 80156dc:	015a      	lsls	r2, r3, #5
 80156de:	69fb      	ldr	r3, [r7, #28]
 80156e0:	4413      	add	r3, r2
 80156e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80156e6:	681b      	ldr	r3, [r3, #0]
 80156e8:	69ba      	ldr	r2, [r7, #24]
 80156ea:	0151      	lsls	r1, r2, #5
 80156ec:	69fa      	ldr	r2, [r7, #28]
 80156ee:	440a      	add	r2, r1
 80156f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80156f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80156f8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80156fa:	69bb      	ldr	r3, [r7, #24]
 80156fc:	015a      	lsls	r2, r3, #5
 80156fe:	69fb      	ldr	r3, [r7, #28]
 8015700:	4413      	add	r3, r2
 8015702:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015706:	681b      	ldr	r3, [r3, #0]
 8015708:	69ba      	ldr	r2, [r7, #24]
 801570a:	0151      	lsls	r1, r2, #5
 801570c:	69fa      	ldr	r2, [r7, #28]
 801570e:	440a      	add	r2, r1
 8015710:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015714:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015718:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 801571a:	68bb      	ldr	r3, [r7, #8]
 801571c:	3301      	adds	r3, #1
 801571e:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8015720:	68bb      	ldr	r3, [r7, #8]
 8015722:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015726:	d82e      	bhi.n	8015786 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015728:	69bb      	ldr	r3, [r7, #24]
 801572a:	015a      	lsls	r2, r3, #5
 801572c:	69fb      	ldr	r3, [r7, #28]
 801572e:	4413      	add	r3, r2
 8015730:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015734:	681b      	ldr	r3, [r3, #0]
 8015736:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801573a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801573e:	d0ec      	beq.n	801571a <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015740:	e081      	b.n	8015846 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015742:	69bb      	ldr	r3, [r7, #24]
 8015744:	015a      	lsls	r2, r3, #5
 8015746:	69fb      	ldr	r3, [r7, #28]
 8015748:	4413      	add	r3, r2
 801574a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801574e:	681b      	ldr	r3, [r3, #0]
 8015750:	69ba      	ldr	r2, [r7, #24]
 8015752:	0151      	lsls	r1, r2, #5
 8015754:	69fa      	ldr	r2, [r7, #28]
 8015756:	440a      	add	r2, r1
 8015758:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801575c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015760:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015762:	e070      	b.n	8015846 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015764:	69bb      	ldr	r3, [r7, #24]
 8015766:	015a      	lsls	r2, r3, #5
 8015768:	69fb      	ldr	r3, [r7, #28]
 801576a:	4413      	add	r3, r2
 801576c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015770:	681b      	ldr	r3, [r3, #0]
 8015772:	69ba      	ldr	r2, [r7, #24]
 8015774:	0151      	lsls	r1, r2, #5
 8015776:	69fa      	ldr	r2, [r7, #28]
 8015778:	440a      	add	r2, r1
 801577a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801577e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015782:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015784:	e05f      	b.n	8015846 <USB_HC_Halt+0x232>
            break;
 8015786:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015788:	e05d      	b.n	8015846 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801578a:	69bb      	ldr	r3, [r7, #24]
 801578c:	015a      	lsls	r2, r3, #5
 801578e:	69fb      	ldr	r3, [r7, #28]
 8015790:	4413      	add	r3, r2
 8015792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015796:	681b      	ldr	r3, [r3, #0]
 8015798:	69ba      	ldr	r2, [r7, #24]
 801579a:	0151      	lsls	r1, r2, #5
 801579c:	69fa      	ldr	r2, [r7, #28]
 801579e:	440a      	add	r2, r1
 80157a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80157a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80157a8:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80157aa:	69fb      	ldr	r3, [r7, #28]
 80157ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80157b0:	691b      	ldr	r3, [r3, #16]
 80157b2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d133      	bne.n	8015822 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80157ba:	69bb      	ldr	r3, [r7, #24]
 80157bc:	015a      	lsls	r2, r3, #5
 80157be:	69fb      	ldr	r3, [r7, #28]
 80157c0:	4413      	add	r3, r2
 80157c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80157c6:	681b      	ldr	r3, [r3, #0]
 80157c8:	69ba      	ldr	r2, [r7, #24]
 80157ca:	0151      	lsls	r1, r2, #5
 80157cc:	69fa      	ldr	r2, [r7, #28]
 80157ce:	440a      	add	r2, r1
 80157d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80157d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80157d8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80157da:	69bb      	ldr	r3, [r7, #24]
 80157dc:	015a      	lsls	r2, r3, #5
 80157de:	69fb      	ldr	r3, [r7, #28]
 80157e0:	4413      	add	r3, r2
 80157e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80157e6:	681b      	ldr	r3, [r3, #0]
 80157e8:	69ba      	ldr	r2, [r7, #24]
 80157ea:	0151      	lsls	r1, r2, #5
 80157ec:	69fa      	ldr	r2, [r7, #28]
 80157ee:	440a      	add	r2, r1
 80157f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80157f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80157f8:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80157fa:	68bb      	ldr	r3, [r7, #8]
 80157fc:	3301      	adds	r3, #1
 80157fe:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8015800:	68bb      	ldr	r3, [r7, #8]
 8015802:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015806:	d81d      	bhi.n	8015844 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015808:	69bb      	ldr	r3, [r7, #24]
 801580a:	015a      	lsls	r2, r3, #5
 801580c:	69fb      	ldr	r3, [r7, #28]
 801580e:	4413      	add	r3, r2
 8015810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015814:	681b      	ldr	r3, [r3, #0]
 8015816:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801581a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801581e:	d0ec      	beq.n	80157fa <USB_HC_Halt+0x1e6>
 8015820:	e011      	b.n	8015846 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015822:	69bb      	ldr	r3, [r7, #24]
 8015824:	015a      	lsls	r2, r3, #5
 8015826:	69fb      	ldr	r3, [r7, #28]
 8015828:	4413      	add	r3, r2
 801582a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801582e:	681b      	ldr	r3, [r3, #0]
 8015830:	69ba      	ldr	r2, [r7, #24]
 8015832:	0151      	lsls	r1, r2, #5
 8015834:	69fa      	ldr	r2, [r7, #28]
 8015836:	440a      	add	r2, r1
 8015838:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801583c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015840:	6013      	str	r3, [r2, #0]
 8015842:	e000      	b.n	8015846 <USB_HC_Halt+0x232>
          break;
 8015844:	bf00      	nop
    }
  }

  return HAL_OK;
 8015846:	2300      	movs	r3, #0
}
 8015848:	4618      	mov	r0, r3
 801584a:	3724      	adds	r7, #36	@ 0x24
 801584c:	46bd      	mov	sp, r7
 801584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015852:	4770      	bx	lr

08015854 <memset>:
 8015854:	4402      	add	r2, r0
 8015856:	4603      	mov	r3, r0
 8015858:	4293      	cmp	r3, r2
 801585a:	d100      	bne.n	801585e <memset+0xa>
 801585c:	4770      	bx	lr
 801585e:	f803 1b01 	strb.w	r1, [r3], #1
 8015862:	e7f9      	b.n	8015858 <memset+0x4>

08015864 <__errno>:
 8015864:	4b01      	ldr	r3, [pc, #4]	@ (801586c <__errno+0x8>)
 8015866:	6818      	ldr	r0, [r3, #0]
 8015868:	4770      	bx	lr
 801586a:	bf00      	nop
 801586c:	24000010 	.word	0x24000010

08015870 <__libc_init_array>:
 8015870:	b570      	push	{r4, r5, r6, lr}
 8015872:	4d0d      	ldr	r5, [pc, #52]	@ (80158a8 <__libc_init_array+0x38>)
 8015874:	4c0d      	ldr	r4, [pc, #52]	@ (80158ac <__libc_init_array+0x3c>)
 8015876:	1b64      	subs	r4, r4, r5
 8015878:	10a4      	asrs	r4, r4, #2
 801587a:	2600      	movs	r6, #0
 801587c:	42a6      	cmp	r6, r4
 801587e:	d109      	bne.n	8015894 <__libc_init_array+0x24>
 8015880:	4d0b      	ldr	r5, [pc, #44]	@ (80158b0 <__libc_init_array+0x40>)
 8015882:	4c0c      	ldr	r4, [pc, #48]	@ (80158b4 <__libc_init_array+0x44>)
 8015884:	f000 f8fa 	bl	8015a7c <_init>
 8015888:	1b64      	subs	r4, r4, r5
 801588a:	10a4      	asrs	r4, r4, #2
 801588c:	2600      	movs	r6, #0
 801588e:	42a6      	cmp	r6, r4
 8015890:	d105      	bne.n	801589e <__libc_init_array+0x2e>
 8015892:	bd70      	pop	{r4, r5, r6, pc}
 8015894:	f855 3b04 	ldr.w	r3, [r5], #4
 8015898:	4798      	blx	r3
 801589a:	3601      	adds	r6, #1
 801589c:	e7ee      	b.n	801587c <__libc_init_array+0xc>
 801589e:	f855 3b04 	ldr.w	r3, [r5], #4
 80158a2:	4798      	blx	r3
 80158a4:	3601      	adds	r6, #1
 80158a6:	e7f2      	b.n	801588e <__libc_init_array+0x1e>
 80158a8:	08015c30 	.word	0x08015c30
 80158ac:	08015c30 	.word	0x08015c30
 80158b0:	08015c30 	.word	0x08015c30
 80158b4:	08015c34 	.word	0x08015c34

080158b8 <sinf_poly>:
 80158b8:	07cb      	lsls	r3, r1, #31
 80158ba:	d412      	bmi.n	80158e2 <sinf_poly+0x2a>
 80158bc:	ee21 5b00 	vmul.f64	d5, d1, d0
 80158c0:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 80158c4:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 80158c8:	eea6 7b01 	vfma.f64	d7, d6, d1
 80158cc:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 80158d0:	ee21 1b05 	vmul.f64	d1, d1, d5
 80158d4:	eea6 0b05 	vfma.f64	d0, d6, d5
 80158d8:	eea7 0b01 	vfma.f64	d0, d7, d1
 80158dc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80158e0:	4770      	bx	lr
 80158e2:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 80158e6:	ee21 5b01 	vmul.f64	d5, d1, d1
 80158ea:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 80158ee:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 80158f2:	eea1 7b06 	vfma.f64	d7, d1, d6
 80158f6:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 80158fa:	eea1 0b06 	vfma.f64	d0, d1, d6
 80158fe:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8015902:	ee21 1b05 	vmul.f64	d1, d1, d5
 8015906:	eea5 0b06 	vfma.f64	d0, d5, d6
 801590a:	e7e5      	b.n	80158d8 <sinf_poly+0x20>
 801590c:	0000      	movs	r0, r0
	...

08015910 <sinf>:
 8015910:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015912:	ee10 4a10 	vmov	r4, s0
 8015916:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801591a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801591e:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8015922:	eef0 7a40 	vmov.f32	s15, s0
 8015926:	d218      	bcs.n	801595a <sinf+0x4a>
 8015928:	ee26 1b06 	vmul.f64	d1, d6, d6
 801592c:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8015930:	d20a      	bcs.n	8015948 <sinf+0x38>
 8015932:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8015936:	d103      	bne.n	8015940 <sinf+0x30>
 8015938:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 801593c:	ed8d 1a01 	vstr	s2, [sp, #4]
 8015940:	eeb0 0a67 	vmov.f32	s0, s15
 8015944:	b003      	add	sp, #12
 8015946:	bd30      	pop	{r4, r5, pc}
 8015948:	483b      	ldr	r0, [pc, #236]	@ (8015a38 <sinf+0x128>)
 801594a:	eeb0 0b46 	vmov.f64	d0, d6
 801594e:	2100      	movs	r1, #0
 8015950:	b003      	add	sp, #12
 8015952:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015956:	f7ff bfaf 	b.w	80158b8 <sinf_poly>
 801595a:	f240 422e 	movw	r2, #1070	@ 0x42e
 801595e:	4293      	cmp	r3, r2
 8015960:	d824      	bhi.n	80159ac <sinf+0x9c>
 8015962:	4b35      	ldr	r3, [pc, #212]	@ (8015a38 <sinf+0x128>)
 8015964:	ed93 7b08 	vldr	d7, [r3, #32]
 8015968:	ee26 7b07 	vmul.f64	d7, d6, d7
 801596c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8015970:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8015974:	ee17 1a90 	vmov	r1, s15
 8015978:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801597c:	1609      	asrs	r1, r1, #24
 801597e:	ee07 1a90 	vmov	s15, r1
 8015982:	f001 0203 	and.w	r2, r1, #3
 8015986:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801598a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801598e:	ed92 0b00 	vldr	d0, [r2]
 8015992:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8015996:	f011 0f02 	tst.w	r1, #2
 801599a:	eea5 6b47 	vfms.f64	d6, d5, d7
 801599e:	bf08      	it	eq
 80159a0:	4618      	moveq	r0, r3
 80159a2:	ee26 1b06 	vmul.f64	d1, d6, d6
 80159a6:	ee20 0b06 	vmul.f64	d0, d0, d6
 80159aa:	e7d1      	b.n	8015950 <sinf+0x40>
 80159ac:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 80159b0:	d237      	bcs.n	8015a22 <sinf+0x112>
 80159b2:	4922      	ldr	r1, [pc, #136]	@ (8015a3c <sinf+0x12c>)
 80159b4:	f3c4 6083 	ubfx	r0, r4, #26, #4
 80159b8:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 80159bc:	f3c4 0316 	ubfx	r3, r4, #0, #23
 80159c0:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 80159c4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80159c8:	6a10      	ldr	r0, [r2, #32]
 80159ca:	6912      	ldr	r2, [r2, #16]
 80159cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80159d0:	40ab      	lsls	r3, r5
 80159d2:	fba0 5003 	umull	r5, r0, r0, r3
 80159d6:	4359      	muls	r1, r3
 80159d8:	fbe3 0102 	umlal	r0, r1, r3, r2
 80159dc:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 80159e0:	0f9d      	lsrs	r5, r3, #30
 80159e2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80159e6:	1ac9      	subs	r1, r1, r3
 80159e8:	f7ea fe04 	bl	80005f4 <__aeabi_l2d>
 80159ec:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 80159f0:	4b11      	ldr	r3, [pc, #68]	@ (8015a38 <sinf+0x128>)
 80159f2:	f004 0203 	and.w	r2, r4, #3
 80159f6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80159fa:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8015a30 <sinf+0x120>
 80159fe:	ed92 0b00 	vldr	d0, [r2]
 8015a02:	ec41 0b17 	vmov	d7, r0, r1
 8015a06:	f014 0f02 	tst.w	r4, #2
 8015a0a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015a0e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8015a12:	4629      	mov	r1, r5
 8015a14:	bf08      	it	eq
 8015a16:	4618      	moveq	r0, r3
 8015a18:	ee27 1b07 	vmul.f64	d1, d7, d7
 8015a1c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015a20:	e796      	b.n	8015950 <sinf+0x40>
 8015a22:	b003      	add	sp, #12
 8015a24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015a28:	f000 b818 	b.w	8015a5c <__math_invalidf>
 8015a2c:	f3af 8000 	nop.w
 8015a30:	54442d18 	.word	0x54442d18
 8015a34:	3c1921fb 	.word	0x3c1921fb
 8015a38:	08015b48 	.word	0x08015b48
 8015a3c:	08015ae8 	.word	0x08015ae8

08015a40 <with_errnof>:
 8015a40:	b510      	push	{r4, lr}
 8015a42:	ed2d 8b02 	vpush	{d8}
 8015a46:	eeb0 8a40 	vmov.f32	s16, s0
 8015a4a:	4604      	mov	r4, r0
 8015a4c:	f7ff ff0a 	bl	8015864 <__errno>
 8015a50:	eeb0 0a48 	vmov.f32	s0, s16
 8015a54:	ecbd 8b02 	vpop	{d8}
 8015a58:	6004      	str	r4, [r0, #0]
 8015a5a:	bd10      	pop	{r4, pc}

08015a5c <__math_invalidf>:
 8015a5c:	eef0 7a40 	vmov.f32	s15, s0
 8015a60:	ee30 7a40 	vsub.f32	s14, s0, s0
 8015a64:	eef4 7a67 	vcmp.f32	s15, s15
 8015a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a6c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8015a70:	d602      	bvs.n	8015a78 <__math_invalidf+0x1c>
 8015a72:	2021      	movs	r0, #33	@ 0x21
 8015a74:	f7ff bfe4 	b.w	8015a40 <with_errnof>
 8015a78:	4770      	bx	lr
	...

08015a7c <_init>:
 8015a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a7e:	bf00      	nop
 8015a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015a82:	bc08      	pop	{r3}
 8015a84:	469e      	mov	lr, r3
 8015a86:	4770      	bx	lr

08015a88 <_fini>:
 8015a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a8a:	bf00      	nop
 8015a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015a8e:	bc08      	pop	{r3}
 8015a90:	469e      	mov	lr, r3
 8015a92:	4770      	bx	lr
