// Seed: 218949048
module module_0 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[-1] = -1;
  wire module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  inout uwire id_1;
  wire id_9;
  logic [-1 : -1] id_10;
  wire id_11;
  assign id_4 = id_9;
  assign id_1 = id_4[-1] ? id_9 : -1;
endmodule
