This Repository contains SystemVerilog implementation of RISC - V architecture for single cycle.

The architecture diagram is as follows:

![plot](C:\Users\shrey\OneDrive\Pictures\Screenshots\Screenshot 2025-03-10 111018.png)