#
# testbench tests for generic
#
# $Date: 2005/11/30 14:04:15 $
# $Id: mix.cfg,v 1.4 2005/11/30 14:04:15 wig Exp $
#
# $Log: mix.cfg,v $
# Revision 1.4  2005/11/30 14:04:15  wig
# Updated testcase references
#
# Revision 1.1  2004/04/06 11:09:32  wig
# Adding result/generic
#
#!wig20051130: set verilog default:
MIXCFG macro.%VERILOG_TIMESCALE% `timescale 1ns / 1ps
MIXCFG macro.%VERILOG_DEFINES% // No `defines in this module
#
# Testcase located
MIXCFG output.generate.arch leaf
# MIXCFG output.generate.conf leaf
# MIXCFG output.generate.enty leaf
# Verilog over VHDL modules ...
MIXCFG hier.xls HIER_VERIOVHD
# By default: Generate deltas to last run
MIXCFG output.generate.delta 1
#!wig: use default: MIXCFG output.delta remove
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF
#!End
