`begin_keywords "1800-2005"
module counter ( clk, out );
input wire logic clk ;
output wire logic[31 : 0] out ;
endmodule
`end_keywords
/**portGenericDumpBegin clk DUMMY0 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
