# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 08:38:41 on Sep 17,2025
# vlog -reportprogress 300 piso.v "+acc" 
# -- Compiling module piso
# ** Error: piso.v(13): (vlog-2730) Undefined variable: 'pa_out'.
# -- Compiling module piso_tb
# End time: 08:38:41 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog piso.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 08:39:32 on Sep 17,2025
# vlog -reportprogress 300 piso.v "+acc" 
# -- Compiling module piso
# -- Compiling module piso_tb
# 
# Top level modules:
# 	piso_tb
# End time: 08:39:32 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim piso_tb 
# Start time: 08:39:32 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.piso_tb(fast)
# Loading work.piso(fast)
# clk=0 rst=0 pa_in=1010  se_out=0 $time=0
# clk=1 rst=1 pa_in=1010  se_out=0 $time=10
# clk=0 rst=1 pa_in=1010  se_out=0 $time=20
# clk=1 rst=1 pa_in=1010  se_out=0 $time=30
# clk=0 rst=1 pa_in=1010  se_out=0 $time=40
# clk=1 rst=1 pa_in=1010  se_out=0 $time=50
# clk=0 rst=1 pa_in=1010  se_out=0 $time=60
# clk=1 rst=1 pa_in=1010  se_out=0 $time=70
# clk=0 rst=1 pa_in=1010  se_out=0 $time=80
# clk=1 rst=1 pa_in=1010  se_out=0 $time=90
# clk=0 rst=1 pa_in=1010  se_out=0 $time=100
# clk=1 rst=1 pa_in=1010  se_out=0 $time=110
# clk=0 rst=1 pa_in=1010  se_out=0 $time=120
# clk=1 rst=1 pa_in=1010  se_out=0 $time=130
# clk=0 rst=1 pa_in=1010  se_out=0 $time=140
# clk=1 rst=1 pa_in=1010  se_out=0 $time=150
# clk=0 rst=1 pa_in=1010  se_out=0 $time=160
# clk=1 rst=1 pa_in=1010  se_out=0 $time=170
# clk=0 rst=1 pa_in=1010  se_out=0 $time=180
# clk=1 rst=1 pa_in=1010  se_out=0 $time=190
# ** Note: $stop    : piso.v(46)
#    Time: 200 ns  Iteration: 0  Instance: /piso_tb
# Break in Module piso_tb at piso.v line 46
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 08:49:25 on Sep 17,2025
# vlog -reportprogress 300 piso.v "+acc" 
# -- Compiling module piso
# -- Compiling module piso_tb
# 
# Top level modules:
# 	piso_tb
# End time: 08:49:25 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:49:29 on Sep 17,2025, Elapsed time: 0:09:57
# Errors: 0, Warnings: 0
# vsim piso_tb 
# Start time: 08:49:29 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.piso_tb(fast)
# Loading work.piso(fast)
# clk=0 rst=0 mod=x pa_in=1010  se_out=0 $time=0
# clk=1 rst=1 mod=x pa_in=1010  se_out=x $time=10
# clk=0 rst=1 mod=x pa_in=1010  se_out=x $time=20
# clk=1 rst=1 mod=1 pa_in=1010  se_out=x $time=30
# clk=0 rst=1 mod=1 pa_in=1010  se_out=x $time=40
# clk=1 rst=1 mod=1 pa_in=1010  se_out=x $time=50
# clk=0 rst=1 mod=1 pa_in=1010  se_out=x $time=60
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=70
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=80
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=90
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=100
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=110
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=120
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=130
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=140
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=150
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=160
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=170
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=180
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=190
# ** Note: $stop    : piso.v(57)
#    Time: 200 ns  Iteration: 0  Instance: /piso_tb
# Break in Module piso_tb at piso.v line 57
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 08:50:42 on Sep 17,2025
# vlog -reportprogress 300 piso.v "+acc" 
# -- Compiling module piso
# -- Compiling module piso_tb
# 
# Top level modules:
# 	piso_tb
# End time: 08:50:42 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:50:46 on Sep 17,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim piso_tb 
# Start time: 08:50:46 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.piso_tb(fast)
# Loading work.piso(fast)
# clk=0 rst=0 mod=0 pa_in=1010  se_out=0 $time=0
# clk=1 rst=1 mod=0 pa_in=1010  se_out=0 $time=10
# clk=0 rst=1 mod=0 pa_in=1010  se_out=0 $time=20
# clk=1 rst=1 mod=1 pa_in=1010  se_out=x $time=30
# clk=0 rst=1 mod=1 pa_in=1010  se_out=x $time=40
# clk=1 rst=1 mod=1 pa_in=1010  se_out=x $time=50
# clk=0 rst=1 mod=1 pa_in=1010  se_out=x $time=60
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=70
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=80
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=90
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=100
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=110
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=120
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=130
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=140
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=150
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=160
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=170
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=180
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=190
# ** Note: $stop    : piso.v(58)
#    Time: 200 ns  Iteration: 0  Instance: /piso_tb
# Break in Module piso_tb at piso.v line 58
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 09:21:09 on Sep 17,2025
# vlog -reportprogress 300 piso.v "+acc" 
# -- Compiling module piso
# -- Compiling module piso_tb
# 
# Top level modules:
# 	piso_tb
# End time: 09:21:10 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:21:13 on Sep 17,2025, Elapsed time: 0:30:27
# Errors: 0, Warnings: 0
# vsim piso_tb 
# Start time: 09:21:13 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.piso_tb(fast)
# Loading work.piso(fast)
# clk=0 rst=0 mod=0 pa_in=1010  se_out=0 $time=0
# clk=1 rst=1 mod=0 pa_in=1010  se_out=0 $time=10
# clk=0 rst=1 mod=0 pa_in=1010  se_out=0 $time=20
# clk=1 rst=1 mod=1 pa_in=1010  se_out=x $time=30
# clk=0 rst=1 mod=1 pa_in=1010  se_out=x $time=40
# clk=1 rst=1 mod=1 pa_in=1010  se_out=x $time=50
# clk=0 rst=1 mod=1 pa_in=1010  se_out=x $time=60
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=70
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=80
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=90
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=100
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=110
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=120
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=130
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=140
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=150
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=160
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=170
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=180
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=190
# ** Note: $stop    : piso.v(59)
#    Time: 200 ns  Iteration: 0  Instance: /piso_tb
# Break in Module piso_tb at piso.v line 59
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 09:22:41 on Sep 17,2025
# vlog -reportprogress 300 piso.v "+acc" 
# -- Compiling module piso
# -- Compiling module piso_tb
# 
# Top level modules:
# 	piso_tb
# End time: 09:22:41 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:22:45 on Sep 17,2025, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
# vsim piso_tb 
# Start time: 09:22:45 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.piso_tb(fast)
# Loading work.piso(fast)
# clk=0 rst=0 mod=0 pa_in=1010  se_out=0 $time=0
# clk=1 rst=1 mod=0 pa_in=1010  se_out=0 $time=10
# clk=0 rst=1 mod=0 pa_in=1010  se_out=0 $time=20
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=30
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=40
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=50
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=60
# clk=1 rst=1 mod=1 pa_in=1010  se_out=0 $time=70
# clk=0 rst=1 mod=1 pa_in=1010  se_out=0 $time=80
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=90
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=100
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=110
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=120
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=130
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=140
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=150
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=160
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=170
# clk=0 rst=1 mod=1 pa_in=1010  se_out=1 $time=180
# clk=1 rst=1 mod=1 pa_in=1010  se_out=1 $time=190
# ** Note: $stop    : piso.v(61)
#    Time: 200 ns  Iteration: 0  Instance: /piso_tb
# Break in Module piso_tb at piso.v line 61
# End time: 09:45:30 on Sep 17,2025, Elapsed time: 0:22:45
# Errors: 0, Warnings: 0
