# TimDIFF
The TimDIFF method produces a wider variety of complex equivalent variants for Verilog programs with respect to timing and logic, facilitating a more comprehensive detection of underlying errors in FPGA simulation and verification tools.
