# system info sfpp_reconfig on 2015.11.06.12:41:43
system_info:
name,value
DEVICE,5SGXMA7H2F35C2
DEVICE_FAMILY,Stratix V
GENERATION_ID,1446834915
#
#
# Files generated for sfpp_reconfig on 2015.11.06.12:41:43
files:
filepath,kind,attributes,module,is_top
simulation/sfpp_reconfig.vhd,VHDL,,sfpp_reconfig,true
simulation/sfpp_reconfig_rst_controller.vhd,VHDL,,sfpp_reconfig,false
simulation/sfpp_reconfig_rst_controller_001.vhd,VHDL,,sfpp_reconfig,false
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/altera_xcvr_functions.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_dfe_cal_sweep_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_dfe_cal_sweep_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cal_seq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_cal_seq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_cif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_cif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_uif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_uif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_basic_acq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_basic_acq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_analog.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_analog.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_analog_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_analog_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_datactrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_datactrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_rmw.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_rmw.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_ctrlsm.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_ctrlsm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_offset_cancellation.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/ber_reader_dcfifo.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/step_to_mon_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mon_to_step_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/ber_reader_dcfifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/step_to_mon_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/mon_to_step_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_reg_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_cal.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_control.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_datapath.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_eye_width.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_align_clk.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_get_sum.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_control.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_datapath.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_pll_reset.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_eye_width.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_align_clk.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_get_sum.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_mif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_mif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif_ctrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif_avmm.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_pll.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_pll.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_pll_ctrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_pll_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_soc.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_ram.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_ram.hex,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_direct.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_addr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_ch.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_rom.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_lif_csr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_lif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_arbiter_acq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_addr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_ch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_rom.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_lif_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_lif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_arbiter_acq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_m2s.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_wait_generate.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_m2s.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/altera_wait_generate.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/plain_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/mentor_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/cadence_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/synopsys_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/aldec_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/sfpp_reconfig_master_0.vhd,VHDL,,sfpp_reconfig_master_0,false
simulation/submodules/sfpp_reconfig_mm_interconnect_0.vhd,VHDL,,sfpp_reconfig_mm_interconnect_0,false
simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/cadence/altera_reset_controller.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
simulation/submodules/cadence/altera_reset_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
simulation/submodules/synopsys/altera_reset_controller.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
simulation/submodules/synopsys/altera_reset_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/sfpp_reconfig_master_0_timing_adt.vho,VHDL,,sfpp_reconfig_master_0_timing_adt,false
simulation/submodules/sfpp_reconfig_master_0_fifo.vho,VHDL,,sfpp_reconfig_master_0_fifo,false
simulation/submodules/sfpp_reconfig_master_0_b2p.vho,VHDL,,sfpp_reconfig_master_0_b2p,false
simulation/submodules/sfpp_reconfig_master_0_p2b.vho,VHDL,,sfpp_reconfig_master_0_p2b,false
simulation/submodules/sfpp_reconfig_master_0_transacto.vho,VHDL,,sfpp_reconfig_master_0_transacto,false
simulation/submodules/sfpp_reconfig_master_0_b2p_adapter.vho,VHDL,,sfpp_reconfig_master_0_b2p_adapter,false
simulation/submodules/sfpp_reconfig_master_0_p2b_adapter.vho,VHDL,,sfpp_reconfig_master_0_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/cadence/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/synopsys/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_slave_translator,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sfpp_reconfig.alt_xcvr_reconfig_0,alt_xcvr_reconfig
sfpp_reconfig.master_0,sfpp_reconfig_master_0
sfpp_reconfig.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
sfpp_reconfig.master_0.timing_adt,sfpp_reconfig_master_0_timing_adt
sfpp_reconfig.master_0.fifo,sfpp_reconfig_master_0_fifo
sfpp_reconfig.master_0.b2p,sfpp_reconfig_master_0_b2p
sfpp_reconfig.master_0.p2b,sfpp_reconfig_master_0_p2b
sfpp_reconfig.master_0.transacto,sfpp_reconfig_master_0_transacto
sfpp_reconfig.master_0.b2p_adapter,sfpp_reconfig_master_0_b2p_adapter
sfpp_reconfig.master_0.p2b_adapter,sfpp_reconfig_master_0_p2b_adapter
sfpp_reconfig.master_0.rst_controller,altera_reset_controller
sfpp_reconfig.mm_interconnect_0,sfpp_reconfig_mm_interconnect_0
sfpp_reconfig.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
sfpp_reconfig.mm_interconnect_0.alt_xcvr_reconfig_0_reconfig_mgmt_translator,altera_merlin_slave_translator
sfpp_reconfig.rst_controller,altera_reset_controller
sfpp_reconfig.rst_controller_001,altera_reset_controller
sfpp_reconfig.rst_controller,altera_reset_controller
sfpp_reconfig.rst_controller_001,altera_reset_controller
