
Motor test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e04  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  08009f18  08009f18  0000af18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3e0  0800a3e0  0000c278  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3e0  0800a3e0  0000b3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3e8  0800a3e8  0000c278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3e8  0800a3e8  0000b3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3ec  0800a3ec  0000b3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  20000000  0800a3f0  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  20000278  0800a668  0000c278  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000590  0800a668  0000c590  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c278  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bda1  00000000  00000000  0000c2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000204a  00000000  00000000  00018042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  0001a090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a73  00000000  00000000  0001ae00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019086  00000000  00000000  0001b873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a14  00000000  00000000  000348f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e803  00000000  00000000  0004530d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3b10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f54  00000000  00000000  000d3b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000d8aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000278 	.word	0x20000278
 800012c:	00000000 	.word	0x00000000
 8000130:	08009efc 	.word	0x08009efc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000027c 	.word	0x2000027c
 800014c:	08009efc 	.word	0x08009efc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_d2lz>:
 800115c:	b538      	push	{r3, r4, r5, lr}
 800115e:	2200      	movs	r2, #0
 8001160:	2300      	movs	r3, #0
 8001162:	4604      	mov	r4, r0
 8001164:	460d      	mov	r5, r1
 8001166:	f7ff fc29 	bl	80009bc <__aeabi_dcmplt>
 800116a:	b928      	cbnz	r0, 8001178 <__aeabi_d2lz+0x1c>
 800116c:	4620      	mov	r0, r4
 800116e:	4629      	mov	r1, r5
 8001170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001174:	f000 b80a 	b.w	800118c <__aeabi_d2ulz>
 8001178:	4620      	mov	r0, r4
 800117a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800117e:	f000 f805 	bl	800118c <__aeabi_d2ulz>
 8001182:	4240      	negs	r0, r0
 8001184:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001188:	bd38      	pop	{r3, r4, r5, pc}
 800118a:	bf00      	nop

0800118c <__aeabi_d2ulz>:
 800118c:	b5d0      	push	{r4, r6, r7, lr}
 800118e:	2200      	movs	r2, #0
 8001190:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <__aeabi_d2ulz+0x34>)
 8001192:	4606      	mov	r6, r0
 8001194:	460f      	mov	r7, r1
 8001196:	f7ff f99f 	bl	80004d8 <__aeabi_dmul>
 800119a:	f7ff fc75 	bl	8000a88 <__aeabi_d2uiz>
 800119e:	4604      	mov	r4, r0
 80011a0:	f7ff f920 	bl	80003e4 <__aeabi_ui2d>
 80011a4:	2200      	movs	r2, #0
 80011a6:	4b07      	ldr	r3, [pc, #28]	@ (80011c4 <__aeabi_d2ulz+0x38>)
 80011a8:	f7ff f996 	bl	80004d8 <__aeabi_dmul>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4630      	mov	r0, r6
 80011b2:	4639      	mov	r1, r7
 80011b4:	f7fe ffd8 	bl	8000168 <__aeabi_dsub>
 80011b8:	f7ff fc66 	bl	8000a88 <__aeabi_d2uiz>
 80011bc:	4621      	mov	r1, r4
 80011be:	bdd0      	pop	{r4, r6, r7, pc}
 80011c0:	3df00000 	.word	0x3df00000
 80011c4:	41f00000 	.word	0x41f00000

080011c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ce:	4b14      	ldr	r3, [pc, #80]	@ (8001220 <MX_GPIO_Init+0x58>)
 80011d0:	699b      	ldr	r3, [r3, #24]
 80011d2:	4a13      	ldr	r2, [pc, #76]	@ (8001220 <MX_GPIO_Init+0x58>)
 80011d4:	f043 0320 	orr.w	r3, r3, #32
 80011d8:	6193      	str	r3, [r2, #24]
 80011da:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <MX_GPIO_Init+0x58>)
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	f003 0320 	and.w	r3, r3, #32
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <MX_GPIO_Init+0x58>)
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001220 <MX_GPIO_Init+0x58>)
 80011ec:	f043 0304 	orr.w	r3, r3, #4
 80011f0:	6193      	str	r3, [r2, #24]
 80011f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <MX_GPIO_Init+0x58>)
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	f003 0304 	and.w	r3, r3, #4
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <MX_GPIO_Init+0x58>)
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	4a07      	ldr	r2, [pc, #28]	@ (8001220 <MX_GPIO_Init+0x58>)
 8001204:	f043 0308 	orr.w	r3, r3, #8
 8001208:	6193      	str	r3, [r2, #24]
 800120a:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <MX_GPIO_Init+0x58>)
 800120c:	699b      	ldr	r3, [r3, #24]
 800120e:	f003 0308 	and.w	r3, r3, #8
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]

}
 8001216:	bf00      	nop
 8001218:	3714      	adds	r7, #20
 800121a:	46bd      	mov	sp, r7
 800121c:	bc80      	pop	{r7}
 800121e:	4770      	bx	lr
 8001220:	40021000 	.word	0x40021000

08001224 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001228:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <MX_I2C2_Init+0x50>)
 800122a:	4a13      	ldr	r2, [pc, #76]	@ (8001278 <MX_I2C2_Init+0x54>)
 800122c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800122e:	4b11      	ldr	r3, [pc, #68]	@ (8001274 <MX_I2C2_Init+0x50>)
 8001230:	4a12      	ldr	r2, [pc, #72]	@ (800127c <MX_I2C2_Init+0x58>)
 8001232:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001234:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <MX_I2C2_Init+0x50>)
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800123a:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <MX_I2C2_Init+0x50>)
 800123c:	2200      	movs	r2, #0
 800123e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001240:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <MX_I2C2_Init+0x50>)
 8001242:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001246:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001248:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <MX_I2C2_Init+0x50>)
 800124a:	2200      	movs	r2, #0
 800124c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <MX_I2C2_Init+0x50>)
 8001250:	2200      	movs	r2, #0
 8001252:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001254:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <MX_I2C2_Init+0x50>)
 8001256:	2200      	movs	r2, #0
 8001258:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800125a:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <MX_I2C2_Init+0x50>)
 800125c:	2200      	movs	r2, #0
 800125e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001260:	4804      	ldr	r0, [pc, #16]	@ (8001274 <MX_I2C2_Init+0x50>)
 8001262:	f001 fc31 	bl	8002ac8 <HAL_I2C_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800126c:	f000 fa68 	bl	8001740 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20000294 	.word	0x20000294
 8001278:	40005800 	.word	0x40005800
 800127c:	000186a0 	.word	0x000186a0

08001280 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a16      	ldr	r2, [pc, #88]	@ (80012f4 <HAL_I2C_MspInit+0x74>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d124      	bne.n	80012ea <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a0:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <HAL_I2C_MspInit+0x78>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	4a14      	ldr	r2, [pc, #80]	@ (80012f8 <HAL_I2C_MspInit+0x78>)
 80012a6:	f043 0308 	orr.w	r3, r3, #8
 80012aa:	6193      	str	r3, [r2, #24]
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <HAL_I2C_MspInit+0x78>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	f003 0308 	and.w	r3, r3, #8
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80012b8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80012bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012be:	2312      	movs	r3, #18
 80012c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012c2:	2303      	movs	r3, #3
 80012c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c6:	f107 0310 	add.w	r3, r7, #16
 80012ca:	4619      	mov	r1, r3
 80012cc:	480b      	ldr	r0, [pc, #44]	@ (80012fc <HAL_I2C_MspInit+0x7c>)
 80012ce:	f001 fa77 	bl	80027c0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80012d2:	4b09      	ldr	r3, [pc, #36]	@ (80012f8 <HAL_I2C_MspInit+0x78>)
 80012d4:	69db      	ldr	r3, [r3, #28]
 80012d6:	4a08      	ldr	r2, [pc, #32]	@ (80012f8 <HAL_I2C_MspInit+0x78>)
 80012d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012dc:	61d3      	str	r3, [r2, #28]
 80012de:	4b06      	ldr	r3, [pc, #24]	@ (80012f8 <HAL_I2C_MspInit+0x78>)
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80012ea:	bf00      	nop
 80012ec:	3720      	adds	r7, #32
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40005800 	.word	0x40005800
 80012f8:	40021000 	.word	0x40021000
 80012fc:	40010c00 	.word	0x40010c00

08001300 <Motor_Control>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Control Motor
void Motor_Control(int16_t M2_velocity , int16_t M1_velocity)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	460a      	mov	r2, r1
 800130a:	80fb      	strh	r3, [r7, #6]
 800130c:	4613      	mov	r3, r2
 800130e:	80bb      	strh	r3, [r7, #4]
	//Left Motor
	if(M1_velocity < 0)
 8001310:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	da08      	bge.n	800132a <Motor_Control+0x2a>
	{
		TIM3 -> CCR1 = 0;
 8001318:	4b18      	ldr	r3, [pc, #96]	@ (800137c <Motor_Control+0x7c>)
 800131a:	2200      	movs	r2, #0
 800131c:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM3 -> CCR2 = - M1_velocity;
 800131e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001322:	425a      	negs	r2, r3
 8001324:	4b15      	ldr	r3, [pc, #84]	@ (800137c <Motor_Control+0x7c>)
 8001326:	639a      	str	r2, [r3, #56]	@ 0x38
 8001328:	e00a      	b.n	8001340 <Motor_Control+0x40>
	}

	else if(M1_velocity > 0)
 800132a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	dd06      	ble.n	8001340 <Motor_Control+0x40>
	{
		TIM3 -> CCR1 = M1_velocity;
 8001332:	4a12      	ldr	r2, [pc, #72]	@ (800137c <Motor_Control+0x7c>)
 8001334:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001338:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = 0;
 800133a:	4b10      	ldr	r3, [pc, #64]	@ (800137c <Motor_Control+0x7c>)
 800133c:	2200      	movs	r2, #0
 800133e:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	//Right Motor
	if(M2_velocity < 0)
 8001340:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001344:	2b00      	cmp	r3, #0
 8001346:	da08      	bge.n	800135a <Motor_Control+0x5a>
	{
		TIM3 -> CCR3 = 0;
 8001348:	4b0c      	ldr	r3, [pc, #48]	@ (800137c <Motor_Control+0x7c>)
 800134a:	2200      	movs	r2, #0
 800134c:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3 -> CCR4 = - M2_velocity;
 800134e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001352:	425a      	negs	r2, r3
 8001354:	4b09      	ldr	r3, [pc, #36]	@ (800137c <Motor_Control+0x7c>)
 8001356:	641a      	str	r2, [r3, #64]	@ 0x40
	{
		TIM3 -> CCR3 = M2_velocity;
		TIM3 -> CCR4 = 0;
	}

}
 8001358:	e00a      	b.n	8001370 <Motor_Control+0x70>
	else if(M2_velocity > 0)
 800135a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135e:	2b00      	cmp	r3, #0
 8001360:	dd06      	ble.n	8001370 <Motor_Control+0x70>
		TIM3 -> CCR3 = M2_velocity;
 8001362:	4a06      	ldr	r2, [pc, #24]	@ (800137c <Motor_Control+0x7c>)
 8001364:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001368:	63d3      	str	r3, [r2, #60]	@ 0x3c
		TIM3 -> CCR4 = 0;
 800136a:	4b04      	ldr	r3, [pc, #16]	@ (800137c <Motor_Control+0x7c>)
 800136c:	2200      	movs	r2, #0
 800136e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	40000400 	.word	0x40000400

08001380 <PID_Control>:


void PID_Control(float _Kp , float _Ki , float _Kd , float angle)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08c      	sub	sp, #48	@ 0x30
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
	float angleError ;
	float oldAngleError = 0;
 800138e:	f04f 0300 	mov.w	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
	float I = 0;
 8001394:	f04f 0300 	mov.w	r3, #0
 8001398:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float P = 0, D = 0;
 800139a:	f04f 0300 	mov.w	r3, #0
 800139e:	623b      	str	r3, [r7, #32]
 80013a0:	f04f 0300 	mov.w	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]
	float Total = 0;
 80013a6:	f04f 0300 	mov.w	r3, #0
 80013aa:	61bb      	str	r3, [r7, #24]
	int16_t increased_speed = 0, decreased_speed = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80013b0:	2300      	movs	r3, #0
 80013b2:	853b      	strh	r3, [r7, #40]	@ 0x28

	//Calculate PID
	angleError = -2.51846361 - angle;
 80013b4:	6838      	ldr	r0, [r7, #0]
 80013b6:	f7ff f837 	bl	8000428 <__aeabi_f2d>
 80013ba:	4602      	mov	r2, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	a164      	add	r1, pc, #400	@ (adr r1, 8001550 <PID_Control+0x1d0>)
 80013c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013c4:	f7fe fed0 	bl	8000168 <__aeabi_dsub>
 80013c8:	4602      	mov	r2, r0
 80013ca:	460b      	mov	r3, r1
 80013cc:	4610      	mov	r0, r2
 80013ce:	4619      	mov	r1, r3
 80013d0:	f7ff fb7a 	bl	8000ac8 <__aeabi_d2f>
 80013d4:	4603      	mov	r3, r0
 80013d6:	617b      	str	r3, [r7, #20]
	P = _Kp * angleError ;
 80013d8:	6979      	ldr	r1, [r7, #20]
 80013da:	68f8      	ldr	r0, [r7, #12]
 80013dc:	f7ff fcd2 	bl	8000d84 <__aeabi_fmul>
 80013e0:	4603      	mov	r3, r0
 80013e2:	623b      	str	r3, [r7, #32]
	D = _Kd * (angleError - oldAngleError);
 80013e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80013e6:	6978      	ldr	r0, [r7, #20]
 80013e8:	f7ff fbc2 	bl	8000b70 <__aeabi_fsub>
 80013ec:	4603      	mov	r3, r0
 80013ee:	4619      	mov	r1, r3
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff fcc7 	bl	8000d84 <__aeabi_fmul>
 80013f6:	4603      	mov	r3, r0
 80013f8:	61fb      	str	r3, [r7, #28]

	oldAngleError = angleError;
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24

	if((- 0.2 < angleError) && ( angleError < 0.2))
 80013fe:	6978      	ldr	r0, [r7, #20]
 8001400:	f7ff f812 	bl	8000428 <__aeabi_f2d>
 8001404:	a354      	add	r3, pc, #336	@ (adr r3, 8001558 <PID_Control+0x1d8>)
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	f7ff faf5 	bl	80009f8 <__aeabi_dcmpgt>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d016      	beq.n	8001442 <PID_Control+0xc2>
 8001414:	6978      	ldr	r0, [r7, #20]
 8001416:	f7ff f807 	bl	8000428 <__aeabi_f2d>
 800141a:	a351      	add	r3, pc, #324	@ (adr r3, 8001560 <PID_Control+0x1e0>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f7ff facc 	bl	80009bc <__aeabi_dcmplt>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d00b      	beq.n	8001442 <PID_Control+0xc2>
	{
		I = I + (_Ki * angleError);
 800142a:	6979      	ldr	r1, [r7, #20]
 800142c:	68b8      	ldr	r0, [r7, #8]
 800142e:	f7ff fca9 	bl	8000d84 <__aeabi_fmul>
 8001432:	4603      	mov	r3, r0
 8001434:	4619      	mov	r1, r3
 8001436:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001438:	f7ff fb9c 	bl	8000b74 <__addsf3>
 800143c:	4603      	mov	r3, r0
 800143e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001440:	e002      	b.n	8001448 <PID_Control+0xc8>
	}
	else
	{
		_Ki = 0;
 8001442:	f04f 0300 	mov.w	r3, #0
 8001446:	60bb      	str	r3, [r7, #8]
	}

	Total = P + I + D;
 8001448:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800144a:	6a38      	ldr	r0, [r7, #32]
 800144c:	f7ff fb92 	bl	8000b74 <__addsf3>
 8001450:	4603      	mov	r3, r0
 8001452:	4619      	mov	r1, r3
 8001454:	69f8      	ldr	r0, [r7, #28]
 8001456:	f7ff fb8d 	bl	8000b74 <__addsf3>
 800145a:	4603      	mov	r3, r0
 800145c:	61bb      	str	r3, [r7, #24]

	increased_speed =  + ((Total > 0) ? Total : -Total);
 800145e:	f04f 0100 	mov.w	r1, #0
 8001462:	69b8      	ldr	r0, [r7, #24]
 8001464:	f7ff fe4a 	bl	80010fc <__aeabi_fcmpgt>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d005      	beq.n	800147a <PID_Control+0xfa>
 800146e:	69b8      	ldr	r0, [r7, #24]
 8001470:	f7ff fe4e 	bl	8001110 <__aeabi_f2iz>
 8001474:	4603      	mov	r3, r0
 8001476:	b21b      	sxth	r3, r3
 8001478:	e007      	b.n	800148a <PID_Control+0x10a>
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff fe45 	bl	8001110 <__aeabi_f2iz>
 8001486:	4603      	mov	r3, r0
 8001488:	b21b      	sxth	r3, r3
 800148a:	857b      	strh	r3, [r7, #42]	@ 0x2a
	decreased_speed =  - ((Total > 0) ? Total : -Total);
 800148c:	f04f 0100 	mov.w	r1, #0
 8001490:	69b8      	ldr	r0, [r7, #24]
 8001492:	f7ff fe33 	bl	80010fc <__aeabi_fcmpgt>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d008      	beq.n	80014ae <PID_Control+0x12e>
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fe34 	bl	8001110 <__aeabi_f2iz>
 80014a8:	4603      	mov	r3, r0
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	e004      	b.n	80014b8 <PID_Control+0x138>
 80014ae:	69b8      	ldr	r0, [r7, #24]
 80014b0:	f7ff fe2e 	bl	8001110 <__aeabi_f2iz>
 80014b4:	4603      	mov	r3, r0
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	853b      	strh	r3, [r7, #40]	@ 0x28

	if(increased_speed < -900)
 80014ba:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80014be:	f513 7f61 	cmn.w	r3, #900	@ 0x384
 80014c2:	da02      	bge.n	80014ca <PID_Control+0x14a>
		increased_speed = -900;
 80014c4:	f64f 437c 	movw	r3, #64636	@ 0xfc7c
 80014c8:	857b      	strh	r3, [r7, #42]	@ 0x2a
	if(increased_speed > 900)
 80014ca:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80014ce:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80014d2:	dd02      	ble.n	80014da <PID_Control+0x15a>
		increased_speed = 900;
 80014d4:	f44f 7361 	mov.w	r3, #900	@ 0x384
 80014d8:	857b      	strh	r3, [r7, #42]	@ 0x2a
	if(decreased_speed < -900)
 80014da:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80014de:	f513 7f61 	cmn.w	r3, #900	@ 0x384
 80014e2:	da02      	bge.n	80014ea <PID_Control+0x16a>
		decreased_speed = -900;
 80014e4:	f64f 437c 	movw	r3, #64636	@ 0xfc7c
 80014e8:	853b      	strh	r3, [r7, #40]	@ 0x28
	if(decreased_speed > 900)
 80014ea:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80014ee:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80014f2:	dd02      	ble.n	80014fa <PID_Control+0x17a>
		decreased_speed = 900;
 80014f4:	f44f 7361 	mov.w	r3, #900	@ 0x384
 80014f8:	853b      	strh	r3, [r7, #40]	@ 0x28

	//Control Motor
	if (angleError > 0)
 80014fa:	f04f 0100 	mov.w	r1, #0
 80014fe:	6978      	ldr	r0, [r7, #20]
 8001500:	f7ff fdfc 	bl	80010fc <__aeabi_fcmpgt>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d008      	beq.n	800151c <PID_Control+0x19c>
	{
		Motor_Control(decreased_speed, decreased_speed);
 800150a:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 800150e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8001512:	4611      	mov	r1, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff fef3 	bl	8001300 <Motor_Control>
	}
	else
	{
		Motor_Control(0 , 0);
	}
}
 800151a:	e014      	b.n	8001546 <PID_Control+0x1c6>
	else if (angleError < 0)
 800151c:	f04f 0100 	mov.w	r1, #0
 8001520:	6978      	ldr	r0, [r7, #20]
 8001522:	f7ff fdcd 	bl	80010c0 <__aeabi_fcmplt>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d008      	beq.n	800153e <PID_Control+0x1be>
		Motor_Control(increased_speed, increased_speed);
 800152c:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8001530:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001534:	4611      	mov	r1, r2
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fee2 	bl	8001300 <Motor_Control>
}
 800153c:	e003      	b.n	8001546 <PID_Control+0x1c6>
		Motor_Control(0 , 0);
 800153e:	2100      	movs	r1, #0
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff fedd 	bl	8001300 <Motor_Control>
}
 8001546:	bf00      	nop
 8001548:	3730      	adds	r7, #48	@ 0x30
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	3fc8edc5 	.word	0x3fc8edc5
 8001554:	c00425d0 	.word	0xc00425d0
 8001558:	9999999a 	.word	0x9999999a
 800155c:	bfc99999 	.word	0xbfc99999
 8001560:	9999999a 	.word	0x9999999a
 8001564:	3fc99999 	.word	0x3fc99999

08001568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800156c:	f000 ffe2 	bl	8002534 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001570:	f000 f8a6 	bl	80016c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001574:	f7ff fe28 	bl	80011c8 <MX_GPIO_Init>
  MX_TIM4_Init();
 8001578:	f000 fe8a 	bl	8002290 <MX_TIM4_Init>
  MX_TIM1_Init();
 800157c:	f000 fd98 	bl	80020b0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001580:	f000 fdee 	bl	8002160 <MX_TIM3_Init>
  MX_I2C2_Init();
 8001584:	f7ff fe4e 	bl	8001224 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001588:	2100      	movs	r1, #0
 800158a:	483e      	ldr	r0, [pc, #248]	@ (8001684 <main+0x11c>)
 800158c:	f002 ff9a 	bl	80044c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001590:	2104      	movs	r1, #4
 8001592:	483c      	ldr	r0, [pc, #240]	@ (8001684 <main+0x11c>)
 8001594:	f002 ff96 	bl	80044c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001598:	2108      	movs	r1, #8
 800159a:	483a      	ldr	r0, [pc, #232]	@ (8001684 <main+0x11c>)
 800159c:	f002 ff92 	bl	80044c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80015a0:	210c      	movs	r1, #12
 80015a2:	4838      	ldr	r0, [pc, #224]	@ (8001684 <main+0x11c>)
 80015a4:	f002 ff8e 	bl	80044c4 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80015a8:	2104      	movs	r1, #4
 80015aa:	4837      	ldr	r0, [pc, #220]	@ (8001688 <main+0x120>)
 80015ac:	f003 f8ce 	bl	800474c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80015b0:	2104      	movs	r1, #4
 80015b2:	4836      	ldr	r0, [pc, #216]	@ (800168c <main+0x124>)
 80015b4:	f003 f8ca 	bl	800474c <HAL_TIM_Encoder_Start>

  while (MPU6050_Init(&hi2c2) == 1);
 80015b8:	bf00      	nop
 80015ba:	4835      	ldr	r0, [pc, #212]	@ (8001690 <main+0x128>)
 80015bc:	f000 f8c6 	bl	800174c <MPU6050_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d0f9      	beq.n	80015ba <main+0x52>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MPU6050_Read_All(&hi2c2, &MPU6050);
 80015c6:	4933      	ldr	r1, [pc, #204]	@ (8001694 <main+0x12c>)
 80015c8:	4831      	ldr	r0, [pc, #196]	@ (8001690 <main+0x128>)
 80015ca:	f000 f919 	bl	8001800 <MPU6050_Read_All>
	  Ax = MPU6050.Ax;
 80015ce:	4b31      	ldr	r3, [pc, #196]	@ (8001694 <main+0x12c>)
 80015d0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015d4:	4610      	mov	r0, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	f7ff fa76 	bl	8000ac8 <__aeabi_d2f>
 80015dc:	4603      	mov	r3, r0
 80015de:	4a2e      	ldr	r2, [pc, #184]	@ (8001698 <main+0x130>)
 80015e0:	6013      	str	r3, [r2, #0]
	  Ay = MPU6050.Ay;
 80015e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001694 <main+0x12c>)
 80015e4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	f7ff fa6c 	bl	8000ac8 <__aeabi_d2f>
 80015f0:	4603      	mov	r3, r0
 80015f2:	4a2a      	ldr	r2, [pc, #168]	@ (800169c <main+0x134>)
 80015f4:	6013      	str	r3, [r2, #0]
	  Az = MPU6050.Az;
 80015f6:	4b27      	ldr	r3, [pc, #156]	@ (8001694 <main+0x12c>)
 80015f8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80015fc:	4610      	mov	r0, r2
 80015fe:	4619      	mov	r1, r3
 8001600:	f7ff fa62 	bl	8000ac8 <__aeabi_d2f>
 8001604:	4603      	mov	r3, r0
 8001606:	4a26      	ldr	r2, [pc, #152]	@ (80016a0 <main+0x138>)
 8001608:	6013      	str	r3, [r2, #0]
	  Gx = MPU6050.Gx;
 800160a:	4b22      	ldr	r3, [pc, #136]	@ (8001694 <main+0x12c>)
 800160c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001610:	4610      	mov	r0, r2
 8001612:	4619      	mov	r1, r3
 8001614:	f7ff fa58 	bl	8000ac8 <__aeabi_d2f>
 8001618:	4603      	mov	r3, r0
 800161a:	4a22      	ldr	r2, [pc, #136]	@ (80016a4 <main+0x13c>)
 800161c:	6013      	str	r3, [r2, #0]
	  Gy = MPU6050.Gy;
 800161e:	4b1d      	ldr	r3, [pc, #116]	@ (8001694 <main+0x12c>)
 8001620:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001624:	4610      	mov	r0, r2
 8001626:	4619      	mov	r1, r3
 8001628:	f7ff fa4e 	bl	8000ac8 <__aeabi_d2f>
 800162c:	4603      	mov	r3, r0
 800162e:	4a1e      	ldr	r2, [pc, #120]	@ (80016a8 <main+0x140>)
 8001630:	6013      	str	r3, [r2, #0]
	  Gz = MPU6050.Gz;
 8001632:	4b18      	ldr	r3, [pc, #96]	@ (8001694 <main+0x12c>)
 8001634:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001638:	4610      	mov	r0, r2
 800163a:	4619      	mov	r1, r3
 800163c:	f7ff fa44 	bl	8000ac8 <__aeabi_d2f>
 8001640:	4603      	mov	r3, r0
 8001642:	4a1a      	ldr	r2, [pc, #104]	@ (80016ac <main+0x144>)
 8001644:	6013      	str	r3, [r2, #0]
	  Kalman_X = MPU6050.KalmanAngleX;
 8001646:	4b13      	ldr	r3, [pc, #76]	@ (8001694 <main+0x12c>)
 8001648:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	f7ff fa3a 	bl	8000ac8 <__aeabi_d2f>
 8001654:	4603      	mov	r3, r0
 8001656:	4a16      	ldr	r2, [pc, #88]	@ (80016b0 <main+0x148>)
 8001658:	6013      	str	r3, [r2, #0]
	  Kalman_Y = MPU6050.KalmanAngleY;
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <main+0x12c>)
 800165c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f7ff fa30 	bl	8000ac8 <__aeabi_d2f>
 8001668:	4603      	mov	r3, r0
 800166a:	4a12      	ldr	r2, [pc, #72]	@ (80016b4 <main+0x14c>)
 800166c:	6013      	str	r3, [r2, #0]

	  PID_Control(85, 0.02, 1.0, Kalman_Y);
 800166e:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <main+0x14c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001676:	4910      	ldr	r1, [pc, #64]	@ (80016b8 <main+0x150>)
 8001678:	4810      	ldr	r0, [pc, #64]	@ (80016bc <main+0x154>)
 800167a:	f7ff fe81 	bl	8001380 <PID_Control>
	  MPU6050_Read_All(&hi2c2, &MPU6050);
 800167e:	bf00      	nop
 8001680:	e7a1      	b.n	80015c6 <main+0x5e>
 8001682:	bf00      	nop
 8001684:	200003b0 	.word	0x200003b0
 8001688:	20000368 	.word	0x20000368
 800168c:	200003f8 	.word	0x200003f8
 8001690:	20000294 	.word	0x20000294
 8001694:	200002e8 	.word	0x200002e8
 8001698:	20000340 	.word	0x20000340
 800169c:	20000344 	.word	0x20000344
 80016a0:	20000348 	.word	0x20000348
 80016a4:	2000034c 	.word	0x2000034c
 80016a8:	20000350 	.word	0x20000350
 80016ac:	20000354 	.word	0x20000354
 80016b0:	20000358 	.word	0x20000358
 80016b4:	2000035c 	.word	0x2000035c
 80016b8:	3ca3d70a 	.word	0x3ca3d70a
 80016bc:	42aa0000 	.word	0x42aa0000

080016c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b090      	sub	sp, #64	@ 0x40
 80016c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c6:	f107 0318 	add.w	r3, r7, #24
 80016ca:	2228      	movs	r2, #40	@ 0x28
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f004 fce7 	bl	80060a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]
 80016dc:	609a      	str	r2, [r3, #8]
 80016de:	60da      	str	r2, [r3, #12]
 80016e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e2:	2302      	movs	r3, #2
 80016e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016e6:	2301      	movs	r3, #1
 80016e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ea:	2310      	movs	r3, #16
 80016ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ee:	2302      	movs	r3, #2
 80016f0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80016f2:	2300      	movs	r3, #0
 80016f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 80016f6:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 80016fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016fc:	f107 0318 	add.w	r3, r7, #24
 8001700:	4618      	mov	r0, r3
 8001702:	f002 fa3b 	bl	8003b7c <HAL_RCC_OscConfig>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800170c:	f000 f818 	bl	8001740 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001710:	230f      	movs	r3, #15
 8001712:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001714:	2302      	movs	r3, #2
 8001716:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800171c:	2300      	movs	r3, #0
 800171e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	2100      	movs	r1, #0
 8001728:	4618      	mov	r0, r3
 800172a:	f002 fca9 	bl	8004080 <HAL_RCC_ClockConfig>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001734:	f000 f804 	bl	8001740 <Error_Handler>
  }
}
 8001738:	bf00      	nop
 800173a:	3740      	adds	r7, #64	@ 0x40
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001744:	b672      	cpsid	i
}
 8001746:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <Error_Handler+0x8>

0800174c <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b088      	sub	sp, #32
 8001750:	af04      	add	r7, sp, #16
 8001752:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001754:	2364      	movs	r3, #100	@ 0x64
 8001756:	9302      	str	r3, [sp, #8]
 8001758:	2301      	movs	r3, #1
 800175a:	9301      	str	r3, [sp, #4]
 800175c:	f107 030f 	add.w	r3, r7, #15
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	2301      	movs	r3, #1
 8001764:	2275      	movs	r2, #117	@ 0x75
 8001766:	21d0      	movs	r1, #208	@ 0xd0
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f001 fbeb 	bl	8002f44 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800176e:	7bfb      	ldrb	r3, [r7, #15]
 8001770:	2b68      	cmp	r3, #104	@ 0x68
 8001772:	d13d      	bne.n	80017f0 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001778:	2364      	movs	r3, #100	@ 0x64
 800177a:	9302      	str	r3, [sp, #8]
 800177c:	2301      	movs	r3, #1
 800177e:	9301      	str	r3, [sp, #4]
 8001780:	f107 030e 	add.w	r3, r7, #14
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	2301      	movs	r3, #1
 8001788:	226b      	movs	r2, #107	@ 0x6b
 800178a:	21d0      	movs	r1, #208	@ 0xd0
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f001 fadf 	bl	8002d50 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001792:	2307      	movs	r3, #7
 8001794:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001796:	2364      	movs	r3, #100	@ 0x64
 8001798:	9302      	str	r3, [sp, #8]
 800179a:	2301      	movs	r3, #1
 800179c:	9301      	str	r3, [sp, #4]
 800179e:	f107 030e 	add.w	r3, r7, #14
 80017a2:	9300      	str	r3, [sp, #0]
 80017a4:	2301      	movs	r3, #1
 80017a6:	2219      	movs	r2, #25
 80017a8:	21d0      	movs	r1, #208	@ 0xd0
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f001 fad0 	bl	8002d50 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 80017b0:	2300      	movs	r3, #0
 80017b2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80017b4:	2364      	movs	r3, #100	@ 0x64
 80017b6:	9302      	str	r3, [sp, #8]
 80017b8:	2301      	movs	r3, #1
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	f107 030e 	add.w	r3, r7, #14
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2301      	movs	r3, #1
 80017c4:	221c      	movs	r2, #28
 80017c6:	21d0      	movs	r1, #208	@ 0xd0
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f001 fac1 	bl	8002d50 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 80017ce:	2300      	movs	r3, #0
 80017d0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80017d2:	2364      	movs	r3, #100	@ 0x64
 80017d4:	9302      	str	r3, [sp, #8]
 80017d6:	2301      	movs	r3, #1
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	f107 030e 	add.w	r3, r7, #14
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	2301      	movs	r3, #1
 80017e2:	221b      	movs	r2, #27
 80017e4:	21d0      	movs	r1, #208	@ 0xd0
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f001 fab2 	bl	8002d50 <HAL_I2C_Mem_Write>
        return 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	e000      	b.n	80017f2 <MPU6050_Init+0xa6>
    }
    return 1;
 80017f0:	2301      	movs	r3, #1
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	0000      	movs	r0, r0
 80017fc:	0000      	movs	r0, r0
	...

08001800 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001804:	b094      	sub	sp, #80	@ 0x50
 8001806:	af04      	add	r7, sp, #16
 8001808:	6078      	str	r0, [r7, #4]
 800180a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800180c:	2364      	movs	r3, #100	@ 0x64
 800180e:	9302      	str	r3, [sp, #8]
 8001810:	230e      	movs	r3, #14
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	f107 0308 	add.w	r3, r7, #8
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	2301      	movs	r3, #1
 800181c:	223b      	movs	r2, #59	@ 0x3b
 800181e:	21d0      	movs	r1, #208	@ 0xd0
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f001 fb8f 	bl	8002f44 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001826:	7a3b      	ldrb	r3, [r7, #8]
 8001828:	021b      	lsls	r3, r3, #8
 800182a:	b21a      	sxth	r2, r3
 800182c:	7a7b      	ldrb	r3, [r7, #9]
 800182e:	b21b      	sxth	r3, r3
 8001830:	4313      	orrs	r3, r2
 8001832:	b21a      	sxth	r2, r3
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001838:	7abb      	ldrb	r3, [r7, #10]
 800183a:	021b      	lsls	r3, r3, #8
 800183c:	b21a      	sxth	r2, r3
 800183e:	7afb      	ldrb	r3, [r7, #11]
 8001840:	b21b      	sxth	r3, r3
 8001842:	4313      	orrs	r3, r2
 8001844:	b21a      	sxth	r2, r3
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800184a:	7b3b      	ldrb	r3, [r7, #12]
 800184c:	021b      	lsls	r3, r3, #8
 800184e:	b21a      	sxth	r2, r3
 8001850:	7b7b      	ldrb	r3, [r7, #13]
 8001852:	b21b      	sxth	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	b21a      	sxth	r2, r3
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 800185c:	7bbb      	ldrb	r3, [r7, #14]
 800185e:	021b      	lsls	r3, r3, #8
 8001860:	b21a      	sxth	r2, r3
 8001862:	7bfb      	ldrb	r3, [r7, #15]
 8001864:	b21b      	sxth	r3, r3
 8001866:	4313      	orrs	r3, r2
 8001868:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800186a:	7c3b      	ldrb	r3, [r7, #16]
 800186c:	021b      	lsls	r3, r3, #8
 800186e:	b21a      	sxth	r2, r3
 8001870:	7c7b      	ldrb	r3, [r7, #17]
 8001872:	b21b      	sxth	r3, r3
 8001874:	4313      	orrs	r3, r2
 8001876:	b21a      	sxth	r2, r3
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 800187c:	7cbb      	ldrb	r3, [r7, #18]
 800187e:	021b      	lsls	r3, r3, #8
 8001880:	b21a      	sxth	r2, r3
 8001882:	7cfb      	ldrb	r3, [r7, #19]
 8001884:	b21b      	sxth	r3, r3
 8001886:	4313      	orrs	r3, r2
 8001888:	b21a      	sxth	r2, r3
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 800188e:	7d3b      	ldrb	r3, [r7, #20]
 8001890:	021b      	lsls	r3, r3, #8
 8001892:	b21a      	sxth	r2, r3
 8001894:	7d7b      	ldrb	r3, [r7, #21]
 8001896:	b21b      	sxth	r3, r3
 8001898:	4313      	orrs	r3, r2
 800189a:	b21a      	sxth	r2, r3
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fdac 	bl	8000404 <__aeabi_i2d>
 80018ac:	f04f 0200 	mov.w	r2, #0
 80018b0:	4b95      	ldr	r3, [pc, #596]	@ (8001b08 <MPU6050_Read_All+0x308>)
 80018b2:	f7fe ff3b 	bl	800072c <__aeabi_ddiv>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	6839      	ldr	r1, [r7, #0]
 80018bc:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7fe fd9c 	bl	8000404 <__aeabi_i2d>
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	4b8d      	ldr	r3, [pc, #564]	@ (8001b08 <MPU6050_Read_All+0x308>)
 80018d2:	f7fe ff2b 	bl	800072c <__aeabi_ddiv>
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	6839      	ldr	r1, [r7, #0]
 80018dc:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fd8c 	bl	8000404 <__aeabi_i2d>
 80018ec:	a380      	add	r3, pc, #512	@ (adr r3, 8001af0 <MPU6050_Read_All+0x2f0>)
 80018ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f2:	f7fe ff1b 	bl	800072c <__aeabi_ddiv>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	6839      	ldr	r1, [r7, #0]
 80018fc:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001900:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff f9e9 	bl	8000cdc <__aeabi_i2f>
 800190a:	4603      	mov	r3, r0
 800190c:	497f      	ldr	r1, [pc, #508]	@ (8001b0c <MPU6050_Read_All+0x30c>)
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff faec 	bl	8000eec <__aeabi_fdiv>
 8001914:	4603      	mov	r3, r0
 8001916:	497e      	ldr	r1, [pc, #504]	@ (8001b10 <MPU6050_Read_All+0x310>)
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff f92b 	bl	8000b74 <__addsf3>
 800191e:	4603      	mov	r3, r0
 8001920:	461a      	mov	r2, r3
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	641a      	str	r2, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe fd69 	bl	8000404 <__aeabi_i2d>
 8001932:	a371      	add	r3, pc, #452	@ (adr r3, 8001af8 <MPU6050_Read_All+0x2f8>)
 8001934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001938:	f7fe fef8 	bl	800072c <__aeabi_ddiv>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	6839      	ldr	r1, [r7, #0]
 8001942:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800194c:	4618      	mov	r0, r3
 800194e:	f7fe fd59 	bl	8000404 <__aeabi_i2d>
 8001952:	a369      	add	r3, pc, #420	@ (adr r3, 8001af8 <MPU6050_Read_All+0x2f8>)
 8001954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001958:	f7fe fee8 	bl	800072c <__aeabi_ddiv>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	6839      	ldr	r1, [r7, #0]
 8001962:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fd49 	bl	8000404 <__aeabi_i2d>
 8001972:	a361      	add	r3, pc, #388	@ (adr r3, 8001af8 <MPU6050_Read_All+0x2f8>)
 8001974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001978:	f7fe fed8 	bl	800072c <__aeabi_ddiv>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	6839      	ldr	r1, [r7, #0]
 8001982:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001986:	f000 fe2d 	bl	80025e4 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	4b61      	ldr	r3, [pc, #388]	@ (8001b14 <MPU6050_Read_All+0x314>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fd26 	bl	80003e4 <__aeabi_ui2d>
 8001998:	f04f 0200 	mov.w	r2, #0
 800199c:	4b5e      	ldr	r3, [pc, #376]	@ (8001b18 <MPU6050_Read_All+0x318>)
 800199e:	f7fe fec5 	bl	800072c <__aeabi_ddiv>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 80019aa:	f000 fe1b 	bl	80025e4 <HAL_GetTick>
 80019ae:	4603      	mov	r3, r0
 80019b0:	4a58      	ldr	r2, [pc, #352]	@ (8001b14 <MPU6050_Read_All+0x314>)
 80019b2:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ba:	461a      	mov	r2, r3
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019c2:	fb03 f202 	mul.w	r2, r3, r2
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019cc:	4619      	mov	r1, r3
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019d4:	fb01 f303 	mul.w	r3, r1, r3
 80019d8:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fd12 	bl	8000404 <__aeabi_i2d>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4610      	mov	r0, r2
 80019e6:	4619      	mov	r1, r3
 80019e8:	f007 ff26 	bl	8009838 <sqrt>
 80019ec:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 80019f0:	f04f 0200 	mov.w	r2, #0
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80019fc:	f7fe ffd4 	bl	80009a8 <__aeabi_dcmpeq>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d119      	bne.n	8001a3a <MPU6050_Read_All+0x23a>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7fe fcf9 	bl	8000404 <__aeabi_i2d>
 8001a12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a16:	f7fe fe89 	bl	800072c <__aeabi_ddiv>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4610      	mov	r0, r2
 8001a20:	4619      	mov	r1, r3
 8001a22:	f007 ff2d 	bl	8009880 <atan>
 8001a26:	a336      	add	r3, pc, #216	@ (adr r3, 8001b00 <MPU6050_Read_All+0x300>)
 8001a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2c:	f7fe fd54 	bl	80004d8 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001a38:	e005      	b.n	8001a46 <MPU6050_Read_All+0x246>
    }
    else
    {
        roll = 0.0;
 8001a3a:	f04f 0200 	mov.w	r2, #0
 8001a3e:	f04f 0300 	mov.w	r3, #0
 8001a42:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a4c:	425b      	negs	r3, r3
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7fe fcd8 	bl	8000404 <__aeabi_i2d>
 8001a54:	4682      	mov	sl, r0
 8001a56:	468b      	mov	fp, r1
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7fe fcd0 	bl	8000404 <__aeabi_i2d>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4650      	mov	r0, sl
 8001a6a:	4659      	mov	r1, fp
 8001a6c:	f007 fee2 	bl	8009834 <atan2>
 8001a70:	a323      	add	r3, pc, #140	@ (adr r3, 8001b00 <MPU6050_Read_All+0x300>)
 8001a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a76:	f7fe fd2f 	bl	80004d8 <__aeabi_dmul>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	4b25      	ldr	r3, [pc, #148]	@ (8001b1c <MPU6050_Read_All+0x31c>)
 8001a88:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a8c:	f7fe ff96 	bl	80009bc <__aeabi_dcmplt>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00a      	beq.n	8001aac <MPU6050_Read_All+0x2ac>
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b20 <MPU6050_Read_All+0x320>)
 8001aa2:	f7fe ffa9 	bl	80009f8 <__aeabi_dcmpgt>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d114      	bne.n	8001ad6 <MPU6050_Read_All+0x2d6>
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <MPU6050_Read_All+0x320>)
 8001ab2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ab6:	f7fe ff9f 	bl	80009f8 <__aeabi_dcmpgt>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d033      	beq.n	8001b28 <MPU6050_Read_All+0x328>
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	4b14      	ldr	r3, [pc, #80]	@ (8001b1c <MPU6050_Read_All+0x31c>)
 8001acc:	f7fe ff76 	bl	80009bc <__aeabi_dcmplt>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d028      	beq.n	8001b28 <MPU6050_Read_All+0x328>
    {
        KalmanY.angle = pitch;
 8001ad6:	4913      	ldr	r1, [pc, #76]	@ (8001b24 <MPU6050_Read_All+0x324>)
 8001ad8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001adc:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001ae0:	6839      	ldr	r1, [r7, #0]
 8001ae2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ae6:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8001aea:	e030      	b.n	8001b4e <MPU6050_Read_All+0x34e>
 8001aec:	f3af 8000 	nop.w
 8001af0:	00000000 	.word	0x00000000
 8001af4:	40cc2900 	.word	0x40cc2900
 8001af8:	00000000 	.word	0x00000000
 8001afc:	40606000 	.word	0x40606000
 8001b00:	1a63c1f8 	.word	0x1a63c1f8
 8001b04:	404ca5dc 	.word	0x404ca5dc
 8001b08:	40d00000 	.word	0x40d00000
 8001b0c:	43aa0000 	.word	0x43aa0000
 8001b10:	42121eb8 	.word	0x42121eb8
 8001b14:	20000360 	.word	0x20000360
 8001b18:	408f4000 	.word	0x408f4000
 8001b1c:	c0568000 	.word	0xc0568000
 8001b20:	40568000 	.word	0x40568000
 8001b24:	20000048 	.word	0x20000048
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001b2e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b36:	e9cd 2300 	strd	r2, r3, [sp]
 8001b3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b3e:	481c      	ldr	r0, [pc, #112]	@ (8001bb0 <MPU6050_Read_All+0x3b0>)
 8001b40:	f000 f83c 	bl	8001bbc <Kalman_getAngle>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	6839      	ldr	r1, [r7, #0]
 8001b4a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001b54:	4690      	mov	r8, r2
 8001b56:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	4b15      	ldr	r3, [pc, #84]	@ (8001bb4 <MPU6050_Read_All+0x3b4>)
 8001b60:	4640      	mov	r0, r8
 8001b62:	4649      	mov	r1, r9
 8001b64:	f7fe ff48 	bl	80009f8 <__aeabi_dcmpgt>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d008      	beq.n	8001b80 <MPU6050_Read_All+0x380>
        DataStruct->Gx = -DataStruct->Gx;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001b74:	4614      	mov	r4, r2
 8001b76:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001b86:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001b8e:	e9cd 2300 	strd	r2, r3, [sp]
 8001b92:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001b96:	4808      	ldr	r0, [pc, #32]	@ (8001bb8 <MPU6050_Read_All+0x3b8>)
 8001b98:	f000 f810 	bl	8001bbc <Kalman_getAngle>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	6839      	ldr	r1, [r7, #0]
 8001ba2:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 8001ba6:	bf00      	nop
 8001ba8:	3740      	adds	r7, #64	@ 0x40
 8001baa:	46bd      	mov	sp, r7
 8001bac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bb0:	20000048 	.word	0x20000048
 8001bb4:	40568000 	.word	0x40568000
 8001bb8:	20000000 	.word	0x20000000

08001bbc <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8001bbc:	b5b0      	push	{r4, r5, r7, lr}
 8001bbe:	b092      	sub	sp, #72	@ 0x48
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001bce:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001bd2:	f7fe fac9 	bl	8000168 <__aeabi_dsub>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += dt * rate;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001be4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001be8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001bec:	f7fe fc74 	bl	80004d8 <__aeabi_dmul>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4620      	mov	r0, r4
 8001bf6:	4629      	mov	r1, r5
 8001bf8:	f7fe fab8 	bl	800016c <__adddf3>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	460b      	mov	r3, r1
 8001c00:	68f9      	ldr	r1, [r7, #12]
 8001c02:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001c12:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001c16:	f7fe fc5f 	bl	80004d8 <__aeabi_dmul>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4619      	mov	r1, r3
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001c28:	f7fe fa9e 	bl	8000168 <__aeabi_dsub>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4610      	mov	r0, r2
 8001c32:	4619      	mov	r1, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001c3a:	f7fe fa95 	bl	8000168 <__aeabi_dsub>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	4610      	mov	r0, r2
 8001c44:	4619      	mov	r1, r3
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4c:	f7fe fa8e 	bl	800016c <__adddf3>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4610      	mov	r0, r2
 8001c56:	4619      	mov	r1, r3
 8001c58:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001c5c:	f7fe fc3c 	bl	80004d8 <__aeabi_dmul>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4620      	mov	r0, r4
 8001c66:	4629      	mov	r1, r5
 8001c68:	f7fe fa80 	bl	800016c <__adddf3>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	68f9      	ldr	r1, [r7, #12]
 8001c72:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001c82:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001c86:	f7fe fc27 	bl	80004d8 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4620      	mov	r0, r4
 8001c90:	4629      	mov	r1, r5
 8001c92:	f7fe fa69 	bl	8000168 <__aeabi_dsub>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	68f9      	ldr	r1, [r7, #12]
 8001c9c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001cac:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001cb0:	f7fe fc12 	bl	80004d8 <__aeabi_dmul>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4620      	mov	r0, r4
 8001cba:	4629      	mov	r1, r5
 8001cbc:	f7fe fa54 	bl	8000168 <__aeabi_dsub>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	68f9      	ldr	r1, [r7, #12]
 8001cc6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001cd6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001cda:	f7fe fbfd 	bl	80004d8 <__aeabi_dmul>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	4629      	mov	r1, r5
 8001ce6:	f7fe fa41 	bl	800016c <__adddf3>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	68f9      	ldr	r1, [r7, #12]
 8001cf0:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001d00:	f7fe fa34 	bl	800016c <__adddf3>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001d12:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001d16:	f7fe fd09 	bl	800072c <__aeabi_ddiv>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001d28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001d2c:	f7fe fcfe 	bl	800072c <__aeabi_ddiv>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001d3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d42:	f7fe fa11 	bl	8000168 <__aeabi_dsub>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Kalman->angle += K[0] * y;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001d54:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d58:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d5c:	f7fe fbbc 	bl	80004d8 <__aeabi_dmul>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	4620      	mov	r0, r4
 8001d66:	4629      	mov	r1, r5
 8001d68:	f7fe fa00 	bl	800016c <__adddf3>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	68f9      	ldr	r1, [r7, #12]
 8001d72:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001d7c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d80:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d84:	f7fe fba8 	bl	80004d8 <__aeabi_dmul>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	4620      	mov	r0, r4
 8001d8e:	4629      	mov	r1, r5
 8001d90:	f7fe f9ec 	bl	800016c <__adddf3>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	68f9      	ldr	r1, [r7, #12]
 8001d9a:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001da4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double P01_temp = Kalman->P[0][1];
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001dae:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001db8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001dbc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001dc0:	f7fe fb8a 	bl	80004d8 <__aeabi_dmul>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4620      	mov	r0, r4
 8001dca:	4629      	mov	r1, r5
 8001dcc:	f7fe f9cc 	bl	8000168 <__aeabi_dsub>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	68f9      	ldr	r1, [r7, #12]
 8001dd6:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001de0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001de4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001de8:	f7fe fb76 	bl	80004d8 <__aeabi_dmul>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	4620      	mov	r0, r4
 8001df2:	4629      	mov	r1, r5
 8001df4:	f7fe f9b8 	bl	8000168 <__aeabi_dsub>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	68f9      	ldr	r1, [r7, #12]
 8001dfe:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001e08:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e10:	f7fe fb62 	bl	80004d8 <__aeabi_dmul>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4620      	mov	r0, r4
 8001e1a:	4629      	mov	r1, r5
 8001e1c:	f7fe f9a4 	bl	8000168 <__aeabi_dsub>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	68f9      	ldr	r1, [r7, #12]
 8001e26:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001e30:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e34:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e38:	f7fe fb4e 	bl	80004d8 <__aeabi_dmul>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4620      	mov	r0, r4
 8001e42:	4629      	mov	r1, r5
 8001e44:	f7fe f990 	bl	8000168 <__aeabi_dsub>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	68f9      	ldr	r1, [r7, #12]
 8001e4e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8001e58:	4610      	mov	r0, r2
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	3748      	adds	r7, #72	@ 0x48
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001e64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <HAL_MspInit+0x5c>)
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	4a14      	ldr	r2, [pc, #80]	@ (8001ec0 <HAL_MspInit+0x5c>)
 8001e70:	f043 0301 	orr.w	r3, r3, #1
 8001e74:	6193      	str	r3, [r2, #24]
 8001e76:	4b12      	ldr	r3, [pc, #72]	@ (8001ec0 <HAL_MspInit+0x5c>)
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	60bb      	str	r3, [r7, #8]
 8001e80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e82:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec0 <HAL_MspInit+0x5c>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec0 <HAL_MspInit+0x5c>)
 8001e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e8c:	61d3      	str	r3, [r2, #28]
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <HAL_MspInit+0x5c>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec4 <HAL_MspInit+0x60>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	4a04      	ldr	r2, [pc, #16]	@ (8001ec4 <HAL_MspInit+0x60>)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010000 	.word	0x40010000

08001ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ecc:	bf00      	nop
 8001ece:	e7fd      	b.n	8001ecc <NMI_Handler+0x4>

08001ed0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed4:	bf00      	nop
 8001ed6:	e7fd      	b.n	8001ed4 <HardFault_Handler+0x4>

08001ed8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001edc:	bf00      	nop
 8001ede:	e7fd      	b.n	8001edc <MemManage_Handler+0x4>

08001ee0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee4:	bf00      	nop
 8001ee6:	e7fd      	b.n	8001ee4 <BusFault_Handler+0x4>

08001ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <UsageFault_Handler+0x4>

08001ef0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr

08001f14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f18:	f000 fb52 	bl	80025c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  return 1;
 8001f24:	2301      	movs	r3, #1
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bc80      	pop	{r7}
 8001f2c:	4770      	bx	lr

08001f2e <_kill>:

int _kill(int pid, int sig)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
 8001f36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f38:	f004 f906 	bl	8006148 <__errno>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2216      	movs	r2, #22
 8001f40:	601a      	str	r2, [r3, #0]
  return -1;
 8001f42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <_exit>:

void _exit (int status)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b082      	sub	sp, #8
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f56:	f04f 31ff 	mov.w	r1, #4294967295
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7ff ffe7 	bl	8001f2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <_exit+0x12>

08001f64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	e00a      	b.n	8001f8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f76:	f3af 8000 	nop.w
 8001f7a:	4601      	mov	r1, r0
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	60ba      	str	r2, [r7, #8]
 8001f82:	b2ca      	uxtb	r2, r1
 8001f84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	dbf0      	blt.n	8001f76 <_read+0x12>
  }

  return len;
 8001f94:	687b      	ldr	r3, [r7, #4]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b086      	sub	sp, #24
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	60f8      	str	r0, [r7, #12]
 8001fa6:	60b9      	str	r1, [r7, #8]
 8001fa8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	e009      	b.n	8001fc4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	60ba      	str	r2, [r7, #8]
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	dbf1      	blt.n	8001fb0 <_write+0x12>
  }
  return len;
 8001fcc:	687b      	ldr	r3, [r7, #4]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <_close>:

int _close(int file)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr

08001fec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ffc:	605a      	str	r2, [r3, #4]
  return 0;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	bc80      	pop	{r7}
 8002008:	4770      	bx	lr

0800200a <_isatty>:

int _isatty(int file)
{
 800200a:	b480      	push	{r7}
 800200c:	b083      	sub	sp, #12
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002012:	2301      	movs	r3, #1
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr

0800201e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800201e:	b480      	push	{r7}
 8002020:	b085      	sub	sp, #20
 8002022:	af00      	add	r7, sp, #0
 8002024:	60f8      	str	r0, [r7, #12]
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800202a:	2300      	movs	r3, #0
}
 800202c:	4618      	mov	r0, r3
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	bc80      	pop	{r7}
 8002034:	4770      	bx	lr
	...

08002038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002040:	4a14      	ldr	r2, [pc, #80]	@ (8002094 <_sbrk+0x5c>)
 8002042:	4b15      	ldr	r3, [pc, #84]	@ (8002098 <_sbrk+0x60>)
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800204c:	4b13      	ldr	r3, [pc, #76]	@ (800209c <_sbrk+0x64>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d102      	bne.n	800205a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002054:	4b11      	ldr	r3, [pc, #68]	@ (800209c <_sbrk+0x64>)
 8002056:	4a12      	ldr	r2, [pc, #72]	@ (80020a0 <_sbrk+0x68>)
 8002058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800205a:	4b10      	ldr	r3, [pc, #64]	@ (800209c <_sbrk+0x64>)
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4413      	add	r3, r2
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	429a      	cmp	r2, r3
 8002066:	d207      	bcs.n	8002078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002068:	f004 f86e 	bl	8006148 <__errno>
 800206c:	4603      	mov	r3, r0
 800206e:	220c      	movs	r2, #12
 8002070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002072:	f04f 33ff 	mov.w	r3, #4294967295
 8002076:	e009      	b.n	800208c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002078:	4b08      	ldr	r3, [pc, #32]	@ (800209c <_sbrk+0x64>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800207e:	4b07      	ldr	r3, [pc, #28]	@ (800209c <_sbrk+0x64>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4413      	add	r3, r2
 8002086:	4a05      	ldr	r2, [pc, #20]	@ (800209c <_sbrk+0x64>)
 8002088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800208a:	68fb      	ldr	r3, [r7, #12]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	20005000 	.word	0x20005000
 8002098:	00000400 	.word	0x00000400
 800209c:	20000364 	.word	0x20000364
 80020a0:	20000590 	.word	0x20000590

080020a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr

080020b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08c      	sub	sp, #48	@ 0x30
 80020b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020b6:	f107 030c 	add.w	r3, r7, #12
 80020ba:	2224      	movs	r2, #36	@ 0x24
 80020bc:	2100      	movs	r1, #0
 80020be:	4618      	mov	r0, r3
 80020c0:	f003 ffef 	bl	80060a2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020cc:	4b22      	ldr	r3, [pc, #136]	@ (8002158 <MX_TIM1_Init+0xa8>)
 80020ce:	4a23      	ldr	r2, [pc, #140]	@ (800215c <MX_TIM1_Init+0xac>)
 80020d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80020d2:	4b21      	ldr	r3, [pc, #132]	@ (8002158 <MX_TIM1_Init+0xa8>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002158 <MX_TIM1_Init+0xa8>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80020de:	4b1e      	ldr	r3, [pc, #120]	@ (8002158 <MX_TIM1_Init+0xa8>)
 80020e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002158 <MX_TIM1_Init+0xa8>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002158 <MX_TIM1_Init+0xa8>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f2:	4b19      	ldr	r3, [pc, #100]	@ (8002158 <MX_TIM1_Init+0xa8>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020f8:	2303      	movs	r3, #3
 80020fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002100:	2301      	movs	r3, #1
 8002102:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002104:	2300      	movs	r3, #0
 8002106:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800210c:	2300      	movs	r3, #0
 800210e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002110:	2301      	movs	r3, #1
 8002112:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002114:	2300      	movs	r3, #0
 8002116:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	4619      	mov	r1, r3
 8002122:	480d      	ldr	r0, [pc, #52]	@ (8002158 <MX_TIM1_Init+0xa8>)
 8002124:	f002 fa70 	bl	8004608 <HAL_TIM_Encoder_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800212e:	f7ff fb07 	bl	8001740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	4619      	mov	r1, r3
 800213e:	4806      	ldr	r0, [pc, #24]	@ (8002158 <MX_TIM1_Init+0xa8>)
 8002140:	f002 ffc0 	bl	80050c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800214a:	f7ff faf9 	bl	8001740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800214e:	bf00      	nop
 8002150:	3730      	adds	r7, #48	@ 0x30
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000368 	.word	0x20000368
 800215c:	40012c00 	.word	0x40012c00

08002160 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b08e      	sub	sp, #56	@ 0x38
 8002164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	609a      	str	r2, [r3, #8]
 8002172:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002174:	f107 0320 	add.w	r3, r7, #32
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800217e:	1d3b      	adds	r3, r7, #4
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
 800218a:	611a      	str	r2, [r3, #16]
 800218c:	615a      	str	r2, [r3, #20]
 800218e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002190:	4b3d      	ldr	r3, [pc, #244]	@ (8002288 <MX_TIM3_Init+0x128>)
 8002192:	4a3e      	ldr	r2, [pc, #248]	@ (800228c <MX_TIM3_Init+0x12c>)
 8002194:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8002196:	4b3c      	ldr	r3, [pc, #240]	@ (8002288 <MX_TIM3_Init+0x128>)
 8002198:	2201      	movs	r2, #1
 800219a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800219c:	4b3a      	ldr	r3, [pc, #232]	@ (8002288 <MX_TIM3_Init+0x128>)
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80021a2:	4b39      	ldr	r3, [pc, #228]	@ (8002288 <MX_TIM3_Init+0x128>)
 80021a4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021aa:	4b37      	ldr	r3, [pc, #220]	@ (8002288 <MX_TIM3_Init+0x128>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021b0:	4b35      	ldr	r3, [pc, #212]	@ (8002288 <MX_TIM3_Init+0x128>)
 80021b2:	2280      	movs	r2, #128	@ 0x80
 80021b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80021b6:	4834      	ldr	r0, [pc, #208]	@ (8002288 <MX_TIM3_Init+0x128>)
 80021b8:	f002 f8dc 	bl	8004374 <HAL_TIM_Base_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80021c2:	f7ff fabd 	bl	8001740 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021d0:	4619      	mov	r1, r3
 80021d2:	482d      	ldr	r0, [pc, #180]	@ (8002288 <MX_TIM3_Init+0x128>)
 80021d4:	f002 fc0a 	bl	80049ec <HAL_TIM_ConfigClockSource>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80021de:	f7ff faaf 	bl	8001740 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021e2:	4829      	ldr	r0, [pc, #164]	@ (8002288 <MX_TIM3_Init+0x128>)
 80021e4:	f002 f915 	bl	8004412 <HAL_TIM_PWM_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80021ee:	f7ff faa7 	bl	8001740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f2:	2300      	movs	r3, #0
 80021f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f6:	2300      	movs	r3, #0
 80021f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021fa:	f107 0320 	add.w	r3, r7, #32
 80021fe:	4619      	mov	r1, r3
 8002200:	4821      	ldr	r0, [pc, #132]	@ (8002288 <MX_TIM3_Init+0x128>)
 8002202:	f002 ff5f 	bl	80050c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800220c:	f7ff fa98 	bl	8001740 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002210:	2360      	movs	r3, #96	@ 0x60
 8002212:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002220:	1d3b      	adds	r3, r7, #4
 8002222:	2200      	movs	r2, #0
 8002224:	4619      	mov	r1, r3
 8002226:	4818      	ldr	r0, [pc, #96]	@ (8002288 <MX_TIM3_Init+0x128>)
 8002228:	f002 fb1e 	bl	8004868 <HAL_TIM_PWM_ConfigChannel>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002232:	f7ff fa85 	bl	8001740 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002236:	1d3b      	adds	r3, r7, #4
 8002238:	2204      	movs	r2, #4
 800223a:	4619      	mov	r1, r3
 800223c:	4812      	ldr	r0, [pc, #72]	@ (8002288 <MX_TIM3_Init+0x128>)
 800223e:	f002 fb13 	bl	8004868 <HAL_TIM_PWM_ConfigChannel>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002248:	f7ff fa7a 	bl	8001740 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800224c:	1d3b      	adds	r3, r7, #4
 800224e:	2208      	movs	r2, #8
 8002250:	4619      	mov	r1, r3
 8002252:	480d      	ldr	r0, [pc, #52]	@ (8002288 <MX_TIM3_Init+0x128>)
 8002254:	f002 fb08 	bl	8004868 <HAL_TIM_PWM_ConfigChannel>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800225e:	f7ff fa6f 	bl	8001740 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002262:	1d3b      	adds	r3, r7, #4
 8002264:	220c      	movs	r2, #12
 8002266:	4619      	mov	r1, r3
 8002268:	4807      	ldr	r0, [pc, #28]	@ (8002288 <MX_TIM3_Init+0x128>)
 800226a:	f002 fafd 	bl	8004868 <HAL_TIM_PWM_ConfigChannel>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002274:	f7ff fa64 	bl	8001740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002278:	4803      	ldr	r0, [pc, #12]	@ (8002288 <MX_TIM3_Init+0x128>)
 800227a:	f000 f8e9 	bl	8002450 <HAL_TIM_MspPostInit>

}
 800227e:	bf00      	nop
 8002280:	3738      	adds	r7, #56	@ 0x38
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	200003b0 	.word	0x200003b0
 800228c:	40000400 	.word	0x40000400

08002290 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b08c      	sub	sp, #48	@ 0x30
 8002294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002296:	f107 030c 	add.w	r3, r7, #12
 800229a:	2224      	movs	r2, #36	@ 0x24
 800229c:	2100      	movs	r1, #0
 800229e:	4618      	mov	r0, r3
 80022a0:	f003 feff 	bl	80060a2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022a4:	1d3b      	adds	r3, r7, #4
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80022ac:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <MX_TIM4_Init+0xa0>)
 80022ae:	4a21      	ldr	r2, [pc, #132]	@ (8002334 <MX_TIM4_Init+0xa4>)
 80022b0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80022b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002330 <MX_TIM4_Init+0xa0>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002330 <MX_TIM4_Init+0xa0>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65534;
 80022be:	4b1c      	ldr	r3, [pc, #112]	@ (8002330 <MX_TIM4_Init+0xa0>)
 80022c0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80022c4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002330 <MX_TIM4_Init+0xa0>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022cc:	4b18      	ldr	r3, [pc, #96]	@ (8002330 <MX_TIM4_Init+0xa0>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80022d2:	2303      	movs	r3, #3
 80022d4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80022da:	2301      	movs	r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022de:	2300      	movs	r3, #0
 80022e0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022e6:	2300      	movs	r3, #0
 80022e8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022ea:	2301      	movs	r3, #1
 80022ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022ee:	2300      	movs	r3, #0
 80022f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80022f6:	f107 030c 	add.w	r3, r7, #12
 80022fa:	4619      	mov	r1, r3
 80022fc:	480c      	ldr	r0, [pc, #48]	@ (8002330 <MX_TIM4_Init+0xa0>)
 80022fe:	f002 f983 	bl	8004608 <HAL_TIM_Encoder_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002308:	f7ff fa1a 	bl	8001740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800230c:	2300      	movs	r3, #0
 800230e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002310:	2300      	movs	r3, #0
 8002312:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002314:	1d3b      	adds	r3, r7, #4
 8002316:	4619      	mov	r1, r3
 8002318:	4805      	ldr	r0, [pc, #20]	@ (8002330 <MX_TIM4_Init+0xa0>)
 800231a:	f002 fed3 	bl	80050c4 <HAL_TIMEx_MasterConfigSynchronization>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002324:	f7ff fa0c 	bl	8001740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002328:	bf00      	nop
 800232a:	3730      	adds	r7, #48	@ 0x30
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	200003f8 	.word	0x200003f8
 8002334:	40000800 	.word	0x40000800

08002338 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08a      	sub	sp, #40	@ 0x28
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 0318 	add.w	r3, r7, #24
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM1)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a2b      	ldr	r2, [pc, #172]	@ (8002400 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d125      	bne.n	80023a4 <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002358:	4b2a      	ldr	r3, [pc, #168]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	4a29      	ldr	r2, [pc, #164]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 800235e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002362:	6193      	str	r3, [r2, #24]
 8002364:	4b27      	ldr	r3, [pc, #156]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800236c:	617b      	str	r3, [r7, #20]
 800236e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002370:	4b24      	ldr	r3, [pc, #144]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	4a23      	ldr	r2, [pc, #140]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 8002376:	f043 0304 	orr.w	r3, r3, #4
 800237a:	6193      	str	r3, [r2, #24]
 800237c:	4b21      	ldr	r3, [pc, #132]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	f003 0304 	and.w	r3, r3, #4
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002388:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800238c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800238e:	2300      	movs	r3, #0
 8002390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002396:	f107 0318 	add.w	r3, r7, #24
 800239a:	4619      	mov	r1, r3
 800239c:	481a      	ldr	r0, [pc, #104]	@ (8002408 <HAL_TIM_Encoder_MspInit+0xd0>)
 800239e:	f000 fa0f 	bl	80027c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80023a2:	e028      	b.n	80023f6 <HAL_TIM_Encoder_MspInit+0xbe>
  else if(tim_encoderHandle->Instance==TIM4)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a18      	ldr	r2, [pc, #96]	@ (800240c <HAL_TIM_Encoder_MspInit+0xd4>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d123      	bne.n	80023f6 <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023ae:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	4a14      	ldr	r2, [pc, #80]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 80023b4:	f043 0304 	orr.w	r3, r3, #4
 80023b8:	61d3      	str	r3, [r2, #28]
 80023ba:	4b12      	ldr	r3, [pc, #72]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	f003 0304 	and.w	r3, r3, #4
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 80023cc:	f043 0308 	orr.w	r3, r3, #8
 80023d0:	6193      	str	r3, [r2, #24]
 80023d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <HAL_TIM_Encoder_MspInit+0xcc>)
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023de:	23c0      	movs	r3, #192	@ 0xc0
 80023e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ea:	f107 0318 	add.w	r3, r7, #24
 80023ee:	4619      	mov	r1, r3
 80023f0:	4807      	ldr	r0, [pc, #28]	@ (8002410 <HAL_TIM_Encoder_MspInit+0xd8>)
 80023f2:	f000 f9e5 	bl	80027c0 <HAL_GPIO_Init>
}
 80023f6:	bf00      	nop
 80023f8:	3728      	adds	r7, #40	@ 0x28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	40012c00 	.word	0x40012c00
 8002404:	40021000 	.word	0x40021000
 8002408:	40010800 	.word	0x40010800
 800240c:	40000800 	.word	0x40000800
 8002410:	40010c00 	.word	0x40010c00

08002414 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a09      	ldr	r2, [pc, #36]	@ (8002448 <HAL_TIM_Base_MspInit+0x34>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d10b      	bne.n	800243e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002426:	4b09      	ldr	r3, [pc, #36]	@ (800244c <HAL_TIM_Base_MspInit+0x38>)
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	4a08      	ldr	r2, [pc, #32]	@ (800244c <HAL_TIM_Base_MspInit+0x38>)
 800242c:	f043 0302 	orr.w	r3, r3, #2
 8002430:	61d3      	str	r3, [r2, #28]
 8002432:	4b06      	ldr	r3, [pc, #24]	@ (800244c <HAL_TIM_Base_MspInit+0x38>)
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800243e:	bf00      	nop
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr
 8002448:	40000400 	.word	0x40000400
 800244c:	40021000 	.word	0x40021000

08002450 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002458:	f107 0310 	add.w	r3, r7, #16
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a1b      	ldr	r2, [pc, #108]	@ (80024d8 <HAL_TIM_MspPostInit+0x88>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d12f      	bne.n	80024d0 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002470:	4b1a      	ldr	r3, [pc, #104]	@ (80024dc <HAL_TIM_MspPostInit+0x8c>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4a19      	ldr	r2, [pc, #100]	@ (80024dc <HAL_TIM_MspPostInit+0x8c>)
 8002476:	f043 0304 	orr.w	r3, r3, #4
 800247a:	6193      	str	r3, [r2, #24]
 800247c:	4b17      	ldr	r3, [pc, #92]	@ (80024dc <HAL_TIM_MspPostInit+0x8c>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002488:	4b14      	ldr	r3, [pc, #80]	@ (80024dc <HAL_TIM_MspPostInit+0x8c>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	4a13      	ldr	r2, [pc, #76]	@ (80024dc <HAL_TIM_MspPostInit+0x8c>)
 800248e:	f043 0308 	orr.w	r3, r3, #8
 8002492:	6193      	str	r3, [r2, #24]
 8002494:	4b11      	ldr	r3, [pc, #68]	@ (80024dc <HAL_TIM_MspPostInit+0x8c>)
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	f003 0308 	and.w	r3, r3, #8
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024a0:	23c0      	movs	r3, #192	@ 0xc0
 80024a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a4:	2302      	movs	r3, #2
 80024a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a8:	2302      	movs	r3, #2
 80024aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ac:	f107 0310 	add.w	r3, r7, #16
 80024b0:	4619      	mov	r1, r3
 80024b2:	480b      	ldr	r0, [pc, #44]	@ (80024e0 <HAL_TIM_MspPostInit+0x90>)
 80024b4:	f000 f984 	bl	80027c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024b8:	2303      	movs	r3, #3
 80024ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024bc:	2302      	movs	r3, #2
 80024be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	2302      	movs	r3, #2
 80024c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c4:	f107 0310 	add.w	r3, r7, #16
 80024c8:	4619      	mov	r1, r3
 80024ca:	4806      	ldr	r0, [pc, #24]	@ (80024e4 <HAL_TIM_MspPostInit+0x94>)
 80024cc:	f000 f978 	bl	80027c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024d0:	bf00      	nop
 80024d2:	3720      	adds	r7, #32
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40000400 	.word	0x40000400
 80024dc:	40021000 	.word	0x40021000
 80024e0:	40010800 	.word	0x40010800
 80024e4:	40010c00 	.word	0x40010c00

080024e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024e8:	f7ff fddc 	bl	80020a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024ec:	480b      	ldr	r0, [pc, #44]	@ (800251c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80024ee:	490c      	ldr	r1, [pc, #48]	@ (8002520 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80024f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002524 <LoopFillZerobss+0x16>)
  movs r3, #0
 80024f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024f4:	e002      	b.n	80024fc <LoopCopyDataInit>

080024f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024fa:	3304      	adds	r3, #4

080024fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002500:	d3f9      	bcc.n	80024f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002502:	4a09      	ldr	r2, [pc, #36]	@ (8002528 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002504:	4c09      	ldr	r4, [pc, #36]	@ (800252c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002506:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002508:	e001      	b.n	800250e <LoopFillZerobss>

0800250a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800250a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800250c:	3204      	adds	r2, #4

0800250e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800250e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002510:	d3fb      	bcc.n	800250a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002512:	f003 fe1f 	bl	8006154 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002516:	f7ff f827 	bl	8001568 <main>
  bx lr
 800251a:	4770      	bx	lr
  ldr r0, =_sdata
 800251c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002520:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 8002524:	0800a3f0 	.word	0x0800a3f0
  ldr r2, =_sbss
 8002528:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 800252c:	20000590 	.word	0x20000590

08002530 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002530:	e7fe      	b.n	8002530 <ADC1_2_IRQHandler>
	...

08002534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002538:	4b08      	ldr	r3, [pc, #32]	@ (800255c <HAL_Init+0x28>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a07      	ldr	r2, [pc, #28]	@ (800255c <HAL_Init+0x28>)
 800253e:	f043 0310 	orr.w	r3, r3, #16
 8002542:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002544:	2003      	movs	r0, #3
 8002546:	f000 f907 	bl	8002758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800254a:	200f      	movs	r0, #15
 800254c:	f000 f808 	bl	8002560 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002550:	f7ff fc88 	bl	8001e64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40022000 	.word	0x40022000

08002560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002568:	4b12      	ldr	r3, [pc, #72]	@ (80025b4 <HAL_InitTick+0x54>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_InitTick+0x58>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	4619      	mov	r1, r3
 8002572:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002576:	fbb3 f3f1 	udiv	r3, r3, r1
 800257a:	fbb2 f3f3 	udiv	r3, r2, r3
 800257e:	4618      	mov	r0, r3
 8002580:	f000 f911 	bl	80027a6 <HAL_SYSTICK_Config>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e00e      	b.n	80025ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b0f      	cmp	r3, #15
 8002592:	d80a      	bhi.n	80025aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002594:	2200      	movs	r2, #0
 8002596:	6879      	ldr	r1, [r7, #4]
 8002598:	f04f 30ff 	mov.w	r0, #4294967295
 800259c:	f000 f8e7 	bl	800276e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025a0:	4a06      	ldr	r2, [pc, #24]	@ (80025bc <HAL_InitTick+0x5c>)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
 80025a8:	e000      	b.n	80025ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20000090 	.word	0x20000090
 80025b8:	20000098 	.word	0x20000098
 80025bc:	20000094 	.word	0x20000094

080025c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025c4:	4b05      	ldr	r3, [pc, #20]	@ (80025dc <HAL_IncTick+0x1c>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	461a      	mov	r2, r3
 80025ca:	4b05      	ldr	r3, [pc, #20]	@ (80025e0 <HAL_IncTick+0x20>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4413      	add	r3, r2
 80025d0:	4a03      	ldr	r2, [pc, #12]	@ (80025e0 <HAL_IncTick+0x20>)
 80025d2:	6013      	str	r3, [r2, #0]
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr
 80025dc:	20000098 	.word	0x20000098
 80025e0:	20000440 	.word	0x20000440

080025e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  return uwTick;
 80025e8:	4b02      	ldr	r3, [pc, #8]	@ (80025f4 <HAL_GetTick+0x10>)
 80025ea:	681b      	ldr	r3, [r3, #0]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	20000440 	.word	0x20000440

080025f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002608:	4b0c      	ldr	r3, [pc, #48]	@ (800263c <__NVIC_SetPriorityGrouping+0x44>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002614:	4013      	ands	r3, r2
 8002616:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002620:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800262a:	4a04      	ldr	r2, [pc, #16]	@ (800263c <__NVIC_SetPriorityGrouping+0x44>)
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	60d3      	str	r3, [r2, #12]
}
 8002630:	bf00      	nop
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002644:	4b04      	ldr	r3, [pc, #16]	@ (8002658 <__NVIC_GetPriorityGrouping+0x18>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	0a1b      	lsrs	r3, r3, #8
 800264a:	f003 0307 	and.w	r3, r3, #7
}
 800264e:	4618      	mov	r0, r3
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	6039      	str	r1, [r7, #0]
 8002666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266c:	2b00      	cmp	r3, #0
 800266e:	db0a      	blt.n	8002686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	b2da      	uxtb	r2, r3
 8002674:	490c      	ldr	r1, [pc, #48]	@ (80026a8 <__NVIC_SetPriority+0x4c>)
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	0112      	lsls	r2, r2, #4
 800267c:	b2d2      	uxtb	r2, r2
 800267e:	440b      	add	r3, r1
 8002680:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002684:	e00a      	b.n	800269c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	b2da      	uxtb	r2, r3
 800268a:	4908      	ldr	r1, [pc, #32]	@ (80026ac <__NVIC_SetPriority+0x50>)
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	3b04      	subs	r3, #4
 8002694:	0112      	lsls	r2, r2, #4
 8002696:	b2d2      	uxtb	r2, r2
 8002698:	440b      	add	r3, r1
 800269a:	761a      	strb	r2, [r3, #24]
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bc80      	pop	{r7}
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	e000e100 	.word	0xe000e100
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b089      	sub	sp, #36	@ 0x24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	f1c3 0307 	rsb	r3, r3, #7
 80026ca:	2b04      	cmp	r3, #4
 80026cc:	bf28      	it	cs
 80026ce:	2304      	movcs	r3, #4
 80026d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	3304      	adds	r3, #4
 80026d6:	2b06      	cmp	r3, #6
 80026d8:	d902      	bls.n	80026e0 <NVIC_EncodePriority+0x30>
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	3b03      	subs	r3, #3
 80026de:	e000      	b.n	80026e2 <NVIC_EncodePriority+0x32>
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e4:	f04f 32ff 	mov.w	r2, #4294967295
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43da      	mvns	r2, r3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	401a      	ands	r2, r3
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f8:	f04f 31ff 	mov.w	r1, #4294967295
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	43d9      	mvns	r1, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002708:	4313      	orrs	r3, r2
         );
}
 800270a:	4618      	mov	r0, r3
 800270c:	3724      	adds	r7, #36	@ 0x24
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr

08002714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002724:	d301      	bcc.n	800272a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002726:	2301      	movs	r3, #1
 8002728:	e00f      	b.n	800274a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800272a:	4a0a      	ldr	r2, [pc, #40]	@ (8002754 <SysTick_Config+0x40>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002732:	210f      	movs	r1, #15
 8002734:	f04f 30ff 	mov.w	r0, #4294967295
 8002738:	f7ff ff90 	bl	800265c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800273c:	4b05      	ldr	r3, [pc, #20]	@ (8002754 <SysTick_Config+0x40>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002742:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <SysTick_Config+0x40>)
 8002744:	2207      	movs	r2, #7
 8002746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	e000e010 	.word	0xe000e010

08002758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff49 	bl	80025f8 <__NVIC_SetPriorityGrouping>
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800276e:	b580      	push	{r7, lr}
 8002770:	b086      	sub	sp, #24
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002780:	f7ff ff5e 	bl	8002640 <__NVIC_GetPriorityGrouping>
 8002784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	6978      	ldr	r0, [r7, #20]
 800278c:	f7ff ff90 	bl	80026b0 <NVIC_EncodePriority>
 8002790:	4602      	mov	r2, r0
 8002792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002796:	4611      	mov	r1, r2
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff5f 	bl	800265c <__NVIC_SetPriority>
}
 800279e:	bf00      	nop
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff ffb0 	bl	8002714 <SysTick_Config>
 80027b4:	4603      	mov	r3, r0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b08b      	sub	sp, #44	@ 0x2c
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027ca:	2300      	movs	r3, #0
 80027cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027ce:	2300      	movs	r3, #0
 80027d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027d2:	e169      	b.n	8002aa8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027d4:	2201      	movs	r2, #1
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	69fa      	ldr	r2, [r7, #28]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	f040 8158 	bne.w	8002aa2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	4a9a      	ldr	r2, [pc, #616]	@ (8002a60 <HAL_GPIO_Init+0x2a0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d05e      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 80027fc:	4a98      	ldr	r2, [pc, #608]	@ (8002a60 <HAL_GPIO_Init+0x2a0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d875      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 8002802:	4a98      	ldr	r2, [pc, #608]	@ (8002a64 <HAL_GPIO_Init+0x2a4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d058      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 8002808:	4a96      	ldr	r2, [pc, #600]	@ (8002a64 <HAL_GPIO_Init+0x2a4>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d86f      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 800280e:	4a96      	ldr	r2, [pc, #600]	@ (8002a68 <HAL_GPIO_Init+0x2a8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d052      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 8002814:	4a94      	ldr	r2, [pc, #592]	@ (8002a68 <HAL_GPIO_Init+0x2a8>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d869      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 800281a:	4a94      	ldr	r2, [pc, #592]	@ (8002a6c <HAL_GPIO_Init+0x2ac>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d04c      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 8002820:	4a92      	ldr	r2, [pc, #584]	@ (8002a6c <HAL_GPIO_Init+0x2ac>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d863      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 8002826:	4a92      	ldr	r2, [pc, #584]	@ (8002a70 <HAL_GPIO_Init+0x2b0>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d046      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
 800282c:	4a90      	ldr	r2, [pc, #576]	@ (8002a70 <HAL_GPIO_Init+0x2b0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d85d      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 8002832:	2b12      	cmp	r3, #18
 8002834:	d82a      	bhi.n	800288c <HAL_GPIO_Init+0xcc>
 8002836:	2b12      	cmp	r3, #18
 8002838:	d859      	bhi.n	80028ee <HAL_GPIO_Init+0x12e>
 800283a:	a201      	add	r2, pc, #4	@ (adr r2, 8002840 <HAL_GPIO_Init+0x80>)
 800283c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002840:	080028bb 	.word	0x080028bb
 8002844:	08002895 	.word	0x08002895
 8002848:	080028a7 	.word	0x080028a7
 800284c:	080028e9 	.word	0x080028e9
 8002850:	080028ef 	.word	0x080028ef
 8002854:	080028ef 	.word	0x080028ef
 8002858:	080028ef 	.word	0x080028ef
 800285c:	080028ef 	.word	0x080028ef
 8002860:	080028ef 	.word	0x080028ef
 8002864:	080028ef 	.word	0x080028ef
 8002868:	080028ef 	.word	0x080028ef
 800286c:	080028ef 	.word	0x080028ef
 8002870:	080028ef 	.word	0x080028ef
 8002874:	080028ef 	.word	0x080028ef
 8002878:	080028ef 	.word	0x080028ef
 800287c:	080028ef 	.word	0x080028ef
 8002880:	080028ef 	.word	0x080028ef
 8002884:	0800289d 	.word	0x0800289d
 8002888:	080028b1 	.word	0x080028b1
 800288c:	4a79      	ldr	r2, [pc, #484]	@ (8002a74 <HAL_GPIO_Init+0x2b4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d013      	beq.n	80028ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002892:	e02c      	b.n	80028ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	623b      	str	r3, [r7, #32]
          break;
 800289a:	e029      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	3304      	adds	r3, #4
 80028a2:	623b      	str	r3, [r7, #32]
          break;
 80028a4:	e024      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	3308      	adds	r3, #8
 80028ac:	623b      	str	r3, [r7, #32]
          break;
 80028ae:	e01f      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	330c      	adds	r3, #12
 80028b6:	623b      	str	r3, [r7, #32]
          break;
 80028b8:	e01a      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d102      	bne.n	80028c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028c2:	2304      	movs	r3, #4
 80028c4:	623b      	str	r3, [r7, #32]
          break;
 80028c6:	e013      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d105      	bne.n	80028dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028d0:	2308      	movs	r3, #8
 80028d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69fa      	ldr	r2, [r7, #28]
 80028d8:	611a      	str	r2, [r3, #16]
          break;
 80028da:	e009      	b.n	80028f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028dc:	2308      	movs	r3, #8
 80028de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	69fa      	ldr	r2, [r7, #28]
 80028e4:	615a      	str	r2, [r3, #20]
          break;
 80028e6:	e003      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028e8:	2300      	movs	r3, #0
 80028ea:	623b      	str	r3, [r7, #32]
          break;
 80028ec:	e000      	b.n	80028f0 <HAL_GPIO_Init+0x130>
          break;
 80028ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	2bff      	cmp	r3, #255	@ 0xff
 80028f4:	d801      	bhi.n	80028fa <HAL_GPIO_Init+0x13a>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	e001      	b.n	80028fe <HAL_GPIO_Init+0x13e>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	3304      	adds	r3, #4
 80028fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	2bff      	cmp	r3, #255	@ 0xff
 8002904:	d802      	bhi.n	800290c <HAL_GPIO_Init+0x14c>
 8002906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	e002      	b.n	8002912 <HAL_GPIO_Init+0x152>
 800290c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290e:	3b08      	subs	r3, #8
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	210f      	movs	r1, #15
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	fa01 f303 	lsl.w	r3, r1, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	401a      	ands	r2, r3
 8002924:	6a39      	ldr	r1, [r7, #32]
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	fa01 f303 	lsl.w	r3, r1, r3
 800292c:	431a      	orrs	r2, r3
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 80b1 	beq.w	8002aa2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002940:	4b4d      	ldr	r3, [pc, #308]	@ (8002a78 <HAL_GPIO_Init+0x2b8>)
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	4a4c      	ldr	r2, [pc, #304]	@ (8002a78 <HAL_GPIO_Init+0x2b8>)
 8002946:	f043 0301 	orr.w	r3, r3, #1
 800294a:	6193      	str	r3, [r2, #24]
 800294c:	4b4a      	ldr	r3, [pc, #296]	@ (8002a78 <HAL_GPIO_Init+0x2b8>)
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002958:	4a48      	ldr	r2, [pc, #288]	@ (8002a7c <HAL_GPIO_Init+0x2bc>)
 800295a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295c:	089b      	lsrs	r3, r3, #2
 800295e:	3302      	adds	r3, #2
 8002960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002964:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	f003 0303 	and.w	r3, r3, #3
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	220f      	movs	r2, #15
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	43db      	mvns	r3, r3
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	4013      	ands	r3, r2
 800297a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a40      	ldr	r2, [pc, #256]	@ (8002a80 <HAL_GPIO_Init+0x2c0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d013      	beq.n	80029ac <HAL_GPIO_Init+0x1ec>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a3f      	ldr	r2, [pc, #252]	@ (8002a84 <HAL_GPIO_Init+0x2c4>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d00d      	beq.n	80029a8 <HAL_GPIO_Init+0x1e8>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a3e      	ldr	r2, [pc, #248]	@ (8002a88 <HAL_GPIO_Init+0x2c8>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d007      	beq.n	80029a4 <HAL_GPIO_Init+0x1e4>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a3d      	ldr	r2, [pc, #244]	@ (8002a8c <HAL_GPIO_Init+0x2cc>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d101      	bne.n	80029a0 <HAL_GPIO_Init+0x1e0>
 800299c:	2303      	movs	r3, #3
 800299e:	e006      	b.n	80029ae <HAL_GPIO_Init+0x1ee>
 80029a0:	2304      	movs	r3, #4
 80029a2:	e004      	b.n	80029ae <HAL_GPIO_Init+0x1ee>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e002      	b.n	80029ae <HAL_GPIO_Init+0x1ee>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <HAL_GPIO_Init+0x1ee>
 80029ac:	2300      	movs	r3, #0
 80029ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029b0:	f002 0203 	and.w	r2, r2, #3
 80029b4:	0092      	lsls	r2, r2, #2
 80029b6:	4093      	lsls	r3, r2
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029be:	492f      	ldr	r1, [pc, #188]	@ (8002a7c <HAL_GPIO_Init+0x2bc>)
 80029c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c2:	089b      	lsrs	r3, r3, #2
 80029c4:	3302      	adds	r3, #2
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d006      	beq.n	80029e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	492c      	ldr	r1, [pc, #176]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	608b      	str	r3, [r1, #8]
 80029e4:	e006      	b.n	80029f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	43db      	mvns	r3, r3
 80029ee:	4928      	ldr	r1, [pc, #160]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 80029f0:	4013      	ands	r3, r2
 80029f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d006      	beq.n	8002a0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a00:	4b23      	ldr	r3, [pc, #140]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a02:	68da      	ldr	r2, [r3, #12]
 8002a04:	4922      	ldr	r1, [pc, #136]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60cb      	str	r3, [r1, #12]
 8002a0c:	e006      	b.n	8002a1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a0e:	4b20      	ldr	r3, [pc, #128]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	43db      	mvns	r3, r3
 8002a16:	491e      	ldr	r1, [pc, #120]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d006      	beq.n	8002a36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a28:	4b19      	ldr	r3, [pc, #100]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	4918      	ldr	r1, [pc, #96]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	604b      	str	r3, [r1, #4]
 8002a34:	e006      	b.n	8002a44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a36:	4b16      	ldr	r3, [pc, #88]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	4914      	ldr	r1, [pc, #80]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a40:	4013      	ands	r3, r2
 8002a42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d021      	beq.n	8002a94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a50:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	490e      	ldr	r1, [pc, #56]	@ (8002a90 <HAL_GPIO_Init+0x2d0>)
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	600b      	str	r3, [r1, #0]
 8002a5c:	e021      	b.n	8002aa2 <HAL_GPIO_Init+0x2e2>
 8002a5e:	bf00      	nop
 8002a60:	10320000 	.word	0x10320000
 8002a64:	10310000 	.word	0x10310000
 8002a68:	10220000 	.word	0x10220000
 8002a6c:	10210000 	.word	0x10210000
 8002a70:	10120000 	.word	0x10120000
 8002a74:	10110000 	.word	0x10110000
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40010000 	.word	0x40010000
 8002a80:	40010800 	.word	0x40010800
 8002a84:	40010c00 	.word	0x40010c00
 8002a88:	40011000 	.word	0x40011000
 8002a8c:	40011400 	.word	0x40011400
 8002a90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac4 <HAL_GPIO_Init+0x304>)
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	4909      	ldr	r1, [pc, #36]	@ (8002ac4 <HAL_GPIO_Init+0x304>)
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f47f ae8e 	bne.w	80027d4 <HAL_GPIO_Init+0x14>
  }
}
 8002ab8:	bf00      	nop
 8002aba:	bf00      	nop
 8002abc:	372c      	adds	r7, #44	@ 0x2c
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr
 8002ac4:	40010400 	.word	0x40010400

08002ac8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e12b      	b.n	8002d32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d106      	bne.n	8002af4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7fe fbc6 	bl	8001280 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2224      	movs	r2, #36	@ 0x24
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f022 0201 	bic.w	r2, r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b2c:	f001 fbf0 	bl	8004310 <HAL_RCC_GetPCLK1Freq>
 8002b30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	4a81      	ldr	r2, [pc, #516]	@ (8002d3c <HAL_I2C_Init+0x274>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d807      	bhi.n	8002b4c <HAL_I2C_Init+0x84>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4a80      	ldr	r2, [pc, #512]	@ (8002d40 <HAL_I2C_Init+0x278>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	bf94      	ite	ls
 8002b44:	2301      	movls	r3, #1
 8002b46:	2300      	movhi	r3, #0
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	e006      	b.n	8002b5a <HAL_I2C_Init+0x92>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4a7d      	ldr	r2, [pc, #500]	@ (8002d44 <HAL_I2C_Init+0x27c>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	bf94      	ite	ls
 8002b54:	2301      	movls	r3, #1
 8002b56:	2300      	movhi	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e0e7      	b.n	8002d32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	4a78      	ldr	r2, [pc, #480]	@ (8002d48 <HAL_I2C_Init+0x280>)
 8002b66:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6a:	0c9b      	lsrs	r3, r3, #18
 8002b6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	68ba      	ldr	r2, [r7, #8]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	4a6a      	ldr	r2, [pc, #424]	@ (8002d3c <HAL_I2C_Init+0x274>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d802      	bhi.n	8002b9c <HAL_I2C_Init+0xd4>
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	e009      	b.n	8002bb0 <HAL_I2C_Init+0xe8>
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ba2:	fb02 f303 	mul.w	r3, r2, r3
 8002ba6:	4a69      	ldr	r2, [pc, #420]	@ (8002d4c <HAL_I2C_Init+0x284>)
 8002ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bac:	099b      	lsrs	r3, r3, #6
 8002bae:	3301      	adds	r3, #1
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	430b      	orrs	r3, r1
 8002bb6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002bc2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	495c      	ldr	r1, [pc, #368]	@ (8002d3c <HAL_I2C_Init+0x274>)
 8002bcc:	428b      	cmp	r3, r1
 8002bce:	d819      	bhi.n	8002c04 <HAL_I2C_Init+0x13c>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	1e59      	subs	r1, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bde:	1c59      	adds	r1, r3, #1
 8002be0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002be4:	400b      	ands	r3, r1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00a      	beq.n	8002c00 <HAL_I2C_Init+0x138>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	1e59      	subs	r1, r3, #1
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bfe:	e051      	b.n	8002ca4 <HAL_I2C_Init+0x1dc>
 8002c00:	2304      	movs	r3, #4
 8002c02:	e04f      	b.n	8002ca4 <HAL_I2C_Init+0x1dc>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d111      	bne.n	8002c30 <HAL_I2C_Init+0x168>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	1e58      	subs	r0, r3, #1
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6859      	ldr	r1, [r3, #4]
 8002c14:	460b      	mov	r3, r1
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	440b      	add	r3, r1
 8002c1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1e:	3301      	adds	r3, #1
 8002c20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	bf0c      	ite	eq
 8002c28:	2301      	moveq	r3, #1
 8002c2a:	2300      	movne	r3, #0
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	e012      	b.n	8002c56 <HAL_I2C_Init+0x18e>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	1e58      	subs	r0, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6859      	ldr	r1, [r3, #4]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	440b      	add	r3, r1
 8002c3e:	0099      	lsls	r1, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c46:	3301      	adds	r3, #1
 8002c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	bf0c      	ite	eq
 8002c50:	2301      	moveq	r3, #1
 8002c52:	2300      	movne	r3, #0
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <HAL_I2C_Init+0x196>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e022      	b.n	8002ca4 <HAL_I2C_Init+0x1dc>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10e      	bne.n	8002c84 <HAL_I2C_Init+0x1bc>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	1e58      	subs	r0, r3, #1
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6859      	ldr	r1, [r3, #4]
 8002c6e:	460b      	mov	r3, r1
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	440b      	add	r3, r1
 8002c74:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c78:	3301      	adds	r3, #1
 8002c7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c82:	e00f      	b.n	8002ca4 <HAL_I2C_Init+0x1dc>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	1e58      	subs	r0, r3, #1
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6859      	ldr	r1, [r3, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	0099      	lsls	r1, r3, #2
 8002c94:	440b      	add	r3, r1
 8002c96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ca0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ca4:	6879      	ldr	r1, [r7, #4]
 8002ca6:	6809      	ldr	r1, [r1, #0]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	69da      	ldr	r2, [r3, #28]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	431a      	orrs	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002cd2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6911      	ldr	r1, [r2, #16]
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	68d2      	ldr	r2, [r2, #12]
 8002cde:	4311      	orrs	r1, r2
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	6812      	ldr	r2, [r2, #0]
 8002ce4:	430b      	orrs	r3, r1
 8002ce6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	695a      	ldr	r2, [r3, #20]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f042 0201 	orr.w	r2, r2, #1
 8002d12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	000186a0 	.word	0x000186a0
 8002d40:	001e847f 	.word	0x001e847f
 8002d44:	003d08ff 	.word	0x003d08ff
 8002d48:	431bde83 	.word	0x431bde83
 8002d4c:	10624dd3 	.word	0x10624dd3

08002d50 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b088      	sub	sp, #32
 8002d54:	af02      	add	r7, sp, #8
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	4608      	mov	r0, r1
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4603      	mov	r3, r0
 8002d60:	817b      	strh	r3, [r7, #10]
 8002d62:	460b      	mov	r3, r1
 8002d64:	813b      	strh	r3, [r7, #8]
 8002d66:	4613      	mov	r3, r2
 8002d68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d6a:	f7ff fc3b 	bl	80025e4 <HAL_GetTick>
 8002d6e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b20      	cmp	r3, #32
 8002d7a:	f040 80d9 	bne.w	8002f30 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	2319      	movs	r3, #25
 8002d84:	2201      	movs	r2, #1
 8002d86:	496d      	ldr	r1, [pc, #436]	@ (8002f3c <HAL_I2C_Mem_Write+0x1ec>)
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fcc1 	bl	8003710 <I2C_WaitOnFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d94:	2302      	movs	r3, #2
 8002d96:	e0cc      	b.n	8002f32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d101      	bne.n	8002da6 <HAL_I2C_Mem_Write+0x56>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e0c5      	b.n	8002f32 <HAL_I2C_Mem_Write+0x1e2>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d007      	beq.n	8002dcc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0201 	orr.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2221      	movs	r2, #33	@ 0x21
 8002de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2240      	movs	r2, #64	@ 0x40
 8002de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6a3a      	ldr	r2, [r7, #32]
 8002df6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002dfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4a4d      	ldr	r2, [pc, #308]	@ (8002f40 <HAL_I2C_Mem_Write+0x1f0>)
 8002e0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e0e:	88f8      	ldrh	r0, [r7, #6]
 8002e10:	893a      	ldrh	r2, [r7, #8]
 8002e12:	8979      	ldrh	r1, [r7, #10]
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	9301      	str	r3, [sp, #4]
 8002e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f000 faf8 	bl	8003414 <I2C_RequestMemoryWrite>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d052      	beq.n	8002ed0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e081      	b.n	8002f32 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e2e:	697a      	ldr	r2, [r7, #20]
 8002e30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f000 fd86 	bl	8003944 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00d      	beq.n	8002e5a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d107      	bne.n	8002e56 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e06b      	b.n	8002f32 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5e:	781a      	ldrb	r2, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6a:	1c5a      	adds	r2, r3, #1
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e74:	3b01      	subs	r3, #1
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	3b01      	subs	r3, #1
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	695b      	ldr	r3, [r3, #20]
 8002e90:	f003 0304 	and.w	r3, r3, #4
 8002e94:	2b04      	cmp	r3, #4
 8002e96:	d11b      	bne.n	8002ed0 <HAL_I2C_Mem_Write+0x180>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d017      	beq.n	8002ed0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea4:	781a      	ldrb	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb0:	1c5a      	adds	r2, r3, #1
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1aa      	bne.n	8002e2e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f000 fd79 	bl	80039d4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00d      	beq.n	8002f04 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	2b04      	cmp	r3, #4
 8002eee:	d107      	bne.n	8002f00 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002efe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e016      	b.n	8002f32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2220      	movs	r2, #32
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	e000      	b.n	8002f32 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002f30:	2302      	movs	r3, #2
  }
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3718      	adds	r7, #24
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	00100002 	.word	0x00100002
 8002f40:	ffff0000 	.word	0xffff0000

08002f44 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08c      	sub	sp, #48	@ 0x30
 8002f48:	af02      	add	r7, sp, #8
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	4608      	mov	r0, r1
 8002f4e:	4611      	mov	r1, r2
 8002f50:	461a      	mov	r2, r3
 8002f52:	4603      	mov	r3, r0
 8002f54:	817b      	strh	r3, [r7, #10]
 8002f56:	460b      	mov	r3, r1
 8002f58:	813b      	strh	r3, [r7, #8]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f62:	f7ff fb3f 	bl	80025e4 <HAL_GetTick>
 8002f66:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b20      	cmp	r3, #32
 8002f72:	f040 8244 	bne.w	80033fe <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	2319      	movs	r3, #25
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	4982      	ldr	r1, [pc, #520]	@ (8003188 <HAL_I2C_Mem_Read+0x244>)
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 fbc5 	bl	8003710 <I2C_WaitOnFlagUntilTimeout>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e237      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d101      	bne.n	8002f9e <HAL_I2C_Mem_Read+0x5a>
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e230      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d007      	beq.n	8002fc4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fd2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2222      	movs	r2, #34	@ 0x22
 8002fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2240      	movs	r2, #64	@ 0x40
 8002fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002ff4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ffa:	b29a      	uxth	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4a62      	ldr	r2, [pc, #392]	@ (800318c <HAL_I2C_Mem_Read+0x248>)
 8003004:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003006:	88f8      	ldrh	r0, [r7, #6]
 8003008:	893a      	ldrh	r2, [r7, #8]
 800300a:	8979      	ldrh	r1, [r7, #10]
 800300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300e:	9301      	str	r3, [sp, #4]
 8003010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	4603      	mov	r3, r0
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 fa92 	bl	8003540 <I2C_RequestMemoryRead>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e1ec      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800302a:	2b00      	cmp	r3, #0
 800302c:	d113      	bne.n	8003056 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800302e:	2300      	movs	r3, #0
 8003030:	61fb      	str	r3, [r7, #28]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	61fb      	str	r3, [r7, #28]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	61fb      	str	r3, [r7, #28]
 8003042:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	e1c0      	b.n	80033d8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800305a:	2b01      	cmp	r3, #1
 800305c:	d11e      	bne.n	800309c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800306c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800306e:	b672      	cpsid	i
}
 8003070:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003072:	2300      	movs	r3, #0
 8003074:	61bb      	str	r3, [r7, #24]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	61bb      	str	r3, [r7, #24]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003096:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003098:	b662      	cpsie	i
}
 800309a:	e035      	b.n	8003108 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d11e      	bne.n	80030e2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80030b4:	b672      	cpsid	i
}
 80030b6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	617b      	str	r3, [r7, #20]
 80030cc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80030de:	b662      	cpsie	i
}
 80030e0:	e012      	b.n	8003108 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80030f0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f2:	2300      	movs	r3, #0
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	613b      	str	r3, [r7, #16]
 8003106:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003108:	e166      	b.n	80033d8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800310e:	2b03      	cmp	r3, #3
 8003110:	f200 811f 	bhi.w	8003352 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003118:	2b01      	cmp	r3, #1
 800311a:	d123      	bne.n	8003164 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800311c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800311e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f000 fc9f 	bl	8003a64 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e167      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691a      	ldr	r2, [r3, #16]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313a:	b2d2      	uxtb	r2, r2
 800313c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003142:	1c5a      	adds	r2, r3, #1
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800314c:	3b01      	subs	r3, #1
 800314e:	b29a      	uxth	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003158:	b29b      	uxth	r3, r3
 800315a:	3b01      	subs	r3, #1
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003162:	e139      	b.n	80033d8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003168:	2b02      	cmp	r3, #2
 800316a:	d152      	bne.n	8003212 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800316c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003172:	2200      	movs	r2, #0
 8003174:	4906      	ldr	r1, [pc, #24]	@ (8003190 <HAL_I2C_Mem_Read+0x24c>)
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 faca 	bl	8003710 <I2C_WaitOnFlagUntilTimeout>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d008      	beq.n	8003194 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e13c      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
 8003186:	bf00      	nop
 8003188:	00100002 	.word	0x00100002
 800318c:	ffff0000 	.word	0xffff0000
 8003190:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003194:	b672      	cpsid	i
}
 8003196:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	691a      	ldr	r2, [r3, #16]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c4:	3b01      	subs	r3, #1
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80031da:	b662      	cpsie	i
}
 80031dc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	691a      	ldr	r2, [r3, #16]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e8:	b2d2      	uxtb	r2, r2
 80031ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f0:	1c5a      	adds	r2, r3, #1
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fa:	3b01      	subs	r3, #1
 80031fc:	b29a      	uxth	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003206:	b29b      	uxth	r3, r3
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003210:	e0e2      	b.n	80033d8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003218:	2200      	movs	r2, #0
 800321a:	497b      	ldr	r1, [pc, #492]	@ (8003408 <HAL_I2C_Mem_Read+0x4c4>)
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 fa77 	bl	8003710 <I2C_WaitOnFlagUntilTimeout>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0e9      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800323a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800323c:	b672      	cpsid	i
}
 800323e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	691a      	ldr	r2, [r3, #16]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003268:	b29b      	uxth	r3, r3
 800326a:	3b01      	subs	r3, #1
 800326c:	b29a      	uxth	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003272:	4b66      	ldr	r3, [pc, #408]	@ (800340c <HAL_I2C_Mem_Read+0x4c8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	08db      	lsrs	r3, r3, #3
 8003278:	4a65      	ldr	r2, [pc, #404]	@ (8003410 <HAL_I2C_Mem_Read+0x4cc>)
 800327a:	fba2 2303 	umull	r2, r3, r2, r3
 800327e:	0a1a      	lsrs	r2, r3, #8
 8003280:	4613      	mov	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4413      	add	r3, r2
 8003286:	00da      	lsls	r2, r3, #3
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	3b01      	subs	r3, #1
 8003290:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d118      	bne.n	80032ca <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2220      	movs	r2, #32
 80032a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	f043 0220 	orr.w	r2, r3, #32
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80032ba:	b662      	cpsie	i
}
 80032bc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e09a      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	d1d9      	bne.n	800328c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	691a      	ldr	r2, [r3, #16]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fa:	1c5a      	adds	r2, r3, #1
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003304:	3b01      	subs	r3, #1
 8003306:	b29a      	uxth	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003310:	b29b      	uxth	r3, r3
 8003312:	3b01      	subs	r3, #1
 8003314:	b29a      	uxth	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800331a:	b662      	cpsie	i
}
 800331c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	691a      	ldr	r2, [r3, #16]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003328:	b2d2      	uxtb	r2, r2
 800332a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003346:	b29b      	uxth	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003350:	e042      	b.n	80033d8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003354:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 fb84 	bl	8003a64 <I2C_WaitOnRXNEFlagUntilTimeout>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e04c      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	691a      	ldr	r2, [r3, #16]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003370:	b2d2      	uxtb	r2, r2
 8003372:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003378:	1c5a      	adds	r2, r3, #1
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003382:	3b01      	subs	r3, #1
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	d118      	bne.n	80033d8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f47f ae94 	bne.w	800310a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2220      	movs	r2, #32
 80033e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033fa:	2300      	movs	r3, #0
 80033fc:	e000      	b.n	8003400 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80033fe:	2302      	movs	r3, #2
  }
}
 8003400:	4618      	mov	r0, r3
 8003402:	3728      	adds	r7, #40	@ 0x28
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	00010004 	.word	0x00010004
 800340c:	20000090 	.word	0x20000090
 8003410:	14f8b589 	.word	0x14f8b589

08003414 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af02      	add	r7, sp, #8
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	4608      	mov	r0, r1
 800341e:	4611      	mov	r1, r2
 8003420:	461a      	mov	r2, r3
 8003422:	4603      	mov	r3, r0
 8003424:	817b      	strh	r3, [r7, #10]
 8003426:	460b      	mov	r3, r1
 8003428:	813b      	strh	r3, [r7, #8]
 800342a:	4613      	mov	r3, r2
 800342c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800343c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	2200      	movs	r2, #0
 8003446:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f000 f960 	bl	8003710 <I2C_WaitOnFlagUntilTimeout>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00d      	beq.n	8003472 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003464:	d103      	bne.n	800346e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800346c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e05f      	b.n	8003532 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003472:	897b      	ldrh	r3, [r7, #10]
 8003474:	b2db      	uxtb	r3, r3
 8003476:	461a      	mov	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003480:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	6a3a      	ldr	r2, [r7, #32]
 8003486:	492d      	ldr	r1, [pc, #180]	@ (800353c <I2C_RequestMemoryWrite+0x128>)
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f000 f9bb 	bl	8003804 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e04c      	b.n	8003532 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003498:	2300      	movs	r3, #0
 800349a:	617b      	str	r3, [r7, #20]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	617b      	str	r3, [r7, #20]
 80034ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034b0:	6a39      	ldr	r1, [r7, #32]
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f000 fa46 	bl	8003944 <I2C_WaitOnTXEFlagUntilTimeout>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00d      	beq.n	80034da <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c2:	2b04      	cmp	r3, #4
 80034c4:	d107      	bne.n	80034d6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e02b      	b.n	8003532 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d105      	bne.n	80034ec <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034e0:	893b      	ldrh	r3, [r7, #8]
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	611a      	str	r2, [r3, #16]
 80034ea:	e021      	b.n	8003530 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034ec:	893b      	ldrh	r3, [r7, #8]
 80034ee:	0a1b      	lsrs	r3, r3, #8
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034fc:	6a39      	ldr	r1, [r7, #32]
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 fa20 	bl	8003944 <I2C_WaitOnTXEFlagUntilTimeout>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00d      	beq.n	8003526 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	2b04      	cmp	r3, #4
 8003510:	d107      	bne.n	8003522 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003520:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e005      	b.n	8003532 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003526:	893b      	ldrh	r3, [r7, #8]
 8003528:	b2da      	uxtb	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3718      	adds	r7, #24
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	00010002 	.word	0x00010002

08003540 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b088      	sub	sp, #32
 8003544:	af02      	add	r7, sp, #8
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	4608      	mov	r0, r1
 800354a:	4611      	mov	r1, r2
 800354c:	461a      	mov	r2, r3
 800354e:	4603      	mov	r3, r0
 8003550:	817b      	strh	r3, [r7, #10]
 8003552:	460b      	mov	r3, r1
 8003554:	813b      	strh	r3, [r7, #8]
 8003556:	4613      	mov	r3, r2
 8003558:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003568:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003578:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800357a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357c:	9300      	str	r3, [sp, #0]
 800357e:	6a3b      	ldr	r3, [r7, #32]
 8003580:	2200      	movs	r2, #0
 8003582:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003586:	68f8      	ldr	r0, [r7, #12]
 8003588:	f000 f8c2 	bl	8003710 <I2C_WaitOnFlagUntilTimeout>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00d      	beq.n	80035ae <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800359c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035a0:	d103      	bne.n	80035aa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e0aa      	b.n	8003704 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035ae:	897b      	ldrh	r3, [r7, #10]
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	461a      	mov	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035bc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	6a3a      	ldr	r2, [r7, #32]
 80035c2:	4952      	ldr	r1, [pc, #328]	@ (800370c <I2C_RequestMemoryRead+0x1cc>)
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 f91d 	bl	8003804 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e097      	b.n	8003704 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035d4:	2300      	movs	r3, #0
 80035d6:	617b      	str	r3, [r7, #20]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	617b      	str	r3, [r7, #20]
 80035e8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ec:	6a39      	ldr	r1, [r7, #32]
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f000 f9a8 	bl	8003944 <I2C_WaitOnTXEFlagUntilTimeout>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00d      	beq.n	8003616 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d107      	bne.n	8003612 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003610:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e076      	b.n	8003704 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003616:	88fb      	ldrh	r3, [r7, #6]
 8003618:	2b01      	cmp	r3, #1
 800361a:	d105      	bne.n	8003628 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800361c:	893b      	ldrh	r3, [r7, #8]
 800361e:	b2da      	uxtb	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	611a      	str	r2, [r3, #16]
 8003626:	e021      	b.n	800366c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003628:	893b      	ldrh	r3, [r7, #8]
 800362a:	0a1b      	lsrs	r3, r3, #8
 800362c:	b29b      	uxth	r3, r3
 800362e:	b2da      	uxtb	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003638:	6a39      	ldr	r1, [r7, #32]
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f000 f982 	bl	8003944 <I2C_WaitOnTXEFlagUntilTimeout>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00d      	beq.n	8003662 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364a:	2b04      	cmp	r3, #4
 800364c:	d107      	bne.n	800365e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800365c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e050      	b.n	8003704 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003662:	893b      	ldrh	r3, [r7, #8]
 8003664:	b2da      	uxtb	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800366c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800366e:	6a39      	ldr	r1, [r7, #32]
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 f967 	bl	8003944 <I2C_WaitOnTXEFlagUntilTimeout>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00d      	beq.n	8003698 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003680:	2b04      	cmp	r3, #4
 8003682:	d107      	bne.n	8003694 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003692:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e035      	b.n	8003704 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036a6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	9300      	str	r3, [sp, #0]
 80036ac:	6a3b      	ldr	r3, [r7, #32]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f000 f82b 	bl	8003710 <I2C_WaitOnFlagUntilTimeout>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00d      	beq.n	80036dc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036ce:	d103      	bne.n	80036d8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e013      	b.n	8003704 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036dc:	897b      	ldrh	r3, [r7, #10]
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ee:	6a3a      	ldr	r2, [r7, #32]
 80036f0:	4906      	ldr	r1, [pc, #24]	@ (800370c <I2C_RequestMemoryRead+0x1cc>)
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 f886 	bl	8003804 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3718      	adds	r7, #24
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	00010002 	.word	0x00010002

08003710 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	603b      	str	r3, [r7, #0]
 800371c:	4613      	mov	r3, r2
 800371e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003720:	e048      	b.n	80037b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003728:	d044      	beq.n	80037b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800372a:	f7fe ff5b 	bl	80025e4 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	429a      	cmp	r2, r3
 8003738:	d302      	bcc.n	8003740 <I2C_WaitOnFlagUntilTimeout+0x30>
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d139      	bne.n	80037b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	0c1b      	lsrs	r3, r3, #16
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b01      	cmp	r3, #1
 8003748:	d10d      	bne.n	8003766 <I2C_WaitOnFlagUntilTimeout+0x56>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	43da      	mvns	r2, r3
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	4013      	ands	r3, r2
 8003756:	b29b      	uxth	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	bf0c      	ite	eq
 800375c:	2301      	moveq	r3, #1
 800375e:	2300      	movne	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	461a      	mov	r2, r3
 8003764:	e00c      	b.n	8003780 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	43da      	mvns	r2, r3
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	4013      	ands	r3, r2
 8003772:	b29b      	uxth	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	bf0c      	ite	eq
 8003778:	2301      	moveq	r3, #1
 800377a:	2300      	movne	r3, #0
 800377c:	b2db      	uxtb	r3, r3
 800377e:	461a      	mov	r2, r3
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	429a      	cmp	r2, r3
 8003784:	d116      	bne.n	80037b4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2220      	movs	r2, #32
 8003790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a0:	f043 0220 	orr.w	r2, r3, #32
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e023      	b.n	80037fc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	0c1b      	lsrs	r3, r3, #16
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d10d      	bne.n	80037da <I2C_WaitOnFlagUntilTimeout+0xca>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	43da      	mvns	r2, r3
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	4013      	ands	r3, r2
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	bf0c      	ite	eq
 80037d0:	2301      	moveq	r3, #1
 80037d2:	2300      	movne	r3, #0
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	461a      	mov	r2, r3
 80037d8:	e00c      	b.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	43da      	mvns	r2, r3
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	4013      	ands	r3, r2
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	bf0c      	ite	eq
 80037ec:	2301      	moveq	r3, #1
 80037ee:	2300      	movne	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	461a      	mov	r2, r3
 80037f4:	79fb      	ldrb	r3, [r7, #7]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d093      	beq.n	8003722 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003812:	e071      	b.n	80038f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800381e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003822:	d123      	bne.n	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003832:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800383c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003858:	f043 0204 	orr.w	r2, r3, #4
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e067      	b.n	800393c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003872:	d041      	beq.n	80038f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003874:	f7fe feb6 	bl	80025e4 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	429a      	cmp	r2, r3
 8003882:	d302      	bcc.n	800388a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d136      	bne.n	80038f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	0c1b      	lsrs	r3, r3, #16
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b01      	cmp	r3, #1
 8003892:	d10c      	bne.n	80038ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	43da      	mvns	r2, r3
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	4013      	ands	r3, r2
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	bf14      	ite	ne
 80038a6:	2301      	movne	r3, #1
 80038a8:	2300      	moveq	r3, #0
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	e00b      	b.n	80038c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	43da      	mvns	r2, r3
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	4013      	ands	r3, r2
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	bf14      	ite	ne
 80038c0:	2301      	movne	r3, #1
 80038c2:	2300      	moveq	r3, #0
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d016      	beq.n	80038f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e4:	f043 0220 	orr.w	r2, r3, #32
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e021      	b.n	800393c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	0c1b      	lsrs	r3, r3, #16
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d10c      	bne.n	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	43da      	mvns	r2, r3
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	4013      	ands	r3, r2
 800390e:	b29b      	uxth	r3, r3
 8003910:	2b00      	cmp	r3, #0
 8003912:	bf14      	ite	ne
 8003914:	2301      	movne	r3, #1
 8003916:	2300      	moveq	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	e00b      	b.n	8003934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	43da      	mvns	r2, r3
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	4013      	ands	r3, r2
 8003928:	b29b      	uxth	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	bf14      	ite	ne
 800392e:	2301      	movne	r3, #1
 8003930:	2300      	moveq	r3, #0
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	f47f af6d 	bne.w	8003814 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3710      	adds	r7, #16
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003950:	e034      	b.n	80039bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 f8e3 	bl	8003b1e <I2C_IsAcknowledgeFailed>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e034      	b.n	80039cc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003968:	d028      	beq.n	80039bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800396a:	f7fe fe3b 	bl	80025e4 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	68ba      	ldr	r2, [r7, #8]
 8003976:	429a      	cmp	r2, r3
 8003978:	d302      	bcc.n	8003980 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d11d      	bne.n	80039bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800398a:	2b80      	cmp	r3, #128	@ 0x80
 800398c:	d016      	beq.n	80039bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2220      	movs	r2, #32
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a8:	f043 0220 	orr.w	r2, r3, #32
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e007      	b.n	80039cc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039c6:	2b80      	cmp	r3, #128	@ 0x80
 80039c8:	d1c3      	bne.n	8003952 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039e0:	e034      	b.n	8003a4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 f89b 	bl	8003b1e <I2C_IsAcknowledgeFailed>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e034      	b.n	8003a5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d028      	beq.n	8003a4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039fa:	f7fe fdf3 	bl	80025e4 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d302      	bcc.n	8003a10 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d11d      	bne.n	8003a4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d016      	beq.n	8003a4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a38:	f043 0220 	orr.w	r2, r3, #32
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e007      	b.n	8003a5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	f003 0304 	and.w	r3, r3, #4
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d1c3      	bne.n	80039e2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a70:	e049      	b.n	8003b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	f003 0310 	and.w	r3, r3, #16
 8003a7c:	2b10      	cmp	r3, #16
 8003a7e:	d119      	bne.n	8003ab4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f06f 0210 	mvn.w	r2, #16
 8003a88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2220      	movs	r2, #32
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e030      	b.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ab4:	f7fe fd96 	bl	80025e4 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	68ba      	ldr	r2, [r7, #8]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d302      	bcc.n	8003aca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d11d      	bne.n	8003b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad4:	2b40      	cmp	r3, #64	@ 0x40
 8003ad6:	d016      	beq.n	8003b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af2:	f043 0220 	orr.w	r2, r3, #32
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e007      	b.n	8003b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b10:	2b40      	cmp	r3, #64	@ 0x40
 8003b12:	d1ae      	bne.n	8003a72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	695b      	ldr	r3, [r3, #20]
 8003b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b34:	d11b      	bne.n	8003b6e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b3e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	f043 0204 	orr.w	r2, r3, #4
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bc80      	pop	{r7}
 8003b78:	4770      	bx	lr
	...

08003b7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e272      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f000 8087 	beq.w	8003caa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b9c:	4b92      	ldr	r3, [pc, #584]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f003 030c 	and.w	r3, r3, #12
 8003ba4:	2b04      	cmp	r3, #4
 8003ba6:	d00c      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ba8:	4b8f      	ldr	r3, [pc, #572]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f003 030c 	and.w	r3, r3, #12
 8003bb0:	2b08      	cmp	r3, #8
 8003bb2:	d112      	bne.n	8003bda <HAL_RCC_OscConfig+0x5e>
 8003bb4:	4b8c      	ldr	r3, [pc, #560]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bc0:	d10b      	bne.n	8003bda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc2:	4b89      	ldr	r3, [pc, #548]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d06c      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x12c>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d168      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e24c      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003be2:	d106      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x76>
 8003be4:	4b80      	ldr	r3, [pc, #512]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a7f      	ldr	r2, [pc, #508]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003bea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bee:	6013      	str	r3, [r2, #0]
 8003bf0:	e02e      	b.n	8003c50 <HAL_RCC_OscConfig+0xd4>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10c      	bne.n	8003c14 <HAL_RCC_OscConfig+0x98>
 8003bfa:	4b7b      	ldr	r3, [pc, #492]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a7a      	ldr	r2, [pc, #488]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c04:	6013      	str	r3, [r2, #0]
 8003c06:	4b78      	ldr	r3, [pc, #480]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a77      	ldr	r2, [pc, #476]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c10:	6013      	str	r3, [r2, #0]
 8003c12:	e01d      	b.n	8003c50 <HAL_RCC_OscConfig+0xd4>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c1c:	d10c      	bne.n	8003c38 <HAL_RCC_OscConfig+0xbc>
 8003c1e:	4b72      	ldr	r3, [pc, #456]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a71      	ldr	r2, [pc, #452]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	4b6f      	ldr	r3, [pc, #444]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a6e      	ldr	r2, [pc, #440]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	e00b      	b.n	8003c50 <HAL_RCC_OscConfig+0xd4>
 8003c38:	4b6b      	ldr	r3, [pc, #428]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a6a      	ldr	r2, [pc, #424]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c42:	6013      	str	r3, [r2, #0]
 8003c44:	4b68      	ldr	r3, [pc, #416]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a67      	ldr	r2, [pc, #412]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d013      	beq.n	8003c80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c58:	f7fe fcc4 	bl	80025e4 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c60:	f7fe fcc0 	bl	80025e4 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b64      	cmp	r3, #100	@ 0x64
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e200      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c72:	4b5d      	ldr	r3, [pc, #372]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0f0      	beq.n	8003c60 <HAL_RCC_OscConfig+0xe4>
 8003c7e:	e014      	b.n	8003caa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c80:	f7fe fcb0 	bl	80025e4 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c88:	f7fe fcac 	bl	80025e4 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b64      	cmp	r3, #100	@ 0x64
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e1ec      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c9a:	4b53      	ldr	r3, [pc, #332]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0x10c>
 8003ca6:	e000      	b.n	8003caa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d063      	beq.n	8003d7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cb6:	4b4c      	ldr	r3, [pc, #304]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f003 030c 	and.w	r3, r3, #12
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00b      	beq.n	8003cda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003cc2:	4b49      	ldr	r3, [pc, #292]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f003 030c 	and.w	r3, r3, #12
 8003cca:	2b08      	cmp	r3, #8
 8003ccc:	d11c      	bne.n	8003d08 <HAL_RCC_OscConfig+0x18c>
 8003cce:	4b46      	ldr	r3, [pc, #280]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d116      	bne.n	8003d08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cda:	4b43      	ldr	r3, [pc, #268]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d005      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x176>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d001      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e1c0      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf2:	4b3d      	ldr	r3, [pc, #244]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	00db      	lsls	r3, r3, #3
 8003d00:	4939      	ldr	r1, [pc, #228]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d06:	e03a      	b.n	8003d7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d020      	beq.n	8003d52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d10:	4b36      	ldr	r3, [pc, #216]	@ (8003dec <HAL_RCC_OscConfig+0x270>)
 8003d12:	2201      	movs	r2, #1
 8003d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d16:	f7fe fc65 	bl	80025e4 <HAL_GetTick>
 8003d1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d1c:	e008      	b.n	8003d30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d1e:	f7fe fc61 	bl	80025e4 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d901      	bls.n	8003d30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e1a1      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d30:	4b2d      	ldr	r3, [pc, #180]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0f0      	beq.n	8003d1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d3c:	4b2a      	ldr	r3, [pc, #168]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	00db      	lsls	r3, r3, #3
 8003d4a:	4927      	ldr	r1, [pc, #156]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	600b      	str	r3, [r1, #0]
 8003d50:	e015      	b.n	8003d7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d52:	4b26      	ldr	r3, [pc, #152]	@ (8003dec <HAL_RCC_OscConfig+0x270>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d58:	f7fe fc44 	bl	80025e4 <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d60:	f7fe fc40 	bl	80025e4 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e180      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d72:	4b1d      	ldr	r3, [pc, #116]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f0      	bne.n	8003d60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d03a      	beq.n	8003e00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d019      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d92:	4b17      	ldr	r3, [pc, #92]	@ (8003df0 <HAL_RCC_OscConfig+0x274>)
 8003d94:	2201      	movs	r2, #1
 8003d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d98:	f7fe fc24 	bl	80025e4 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003da0:	f7fe fc20 	bl	80025e4 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e160      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003db2:	4b0d      	ldr	r3, [pc, #52]	@ (8003de8 <HAL_RCC_OscConfig+0x26c>)
 8003db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d0f0      	beq.n	8003da0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003dbe:	2001      	movs	r0, #1
 8003dc0:	f000 faba 	bl	8004338 <RCC_Delay>
 8003dc4:	e01c      	b.n	8003e00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8003df0 <HAL_RCC_OscConfig+0x274>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dcc:	f7fe fc0a 	bl	80025e4 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd2:	e00f      	b.n	8003df4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dd4:	f7fe fc06 	bl	80025e4 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d908      	bls.n	8003df4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e146      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
 8003de6:	bf00      	nop
 8003de8:	40021000 	.word	0x40021000
 8003dec:	42420000 	.word	0x42420000
 8003df0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df4:	4b92      	ldr	r3, [pc, #584]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1e9      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0304 	and.w	r3, r3, #4
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80a6 	beq.w	8003f5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e12:	4b8b      	ldr	r3, [pc, #556]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10d      	bne.n	8003e3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e1e:	4b88      	ldr	r3, [pc, #544]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	4a87      	ldr	r2, [pc, #540]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003e24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e28:	61d3      	str	r3, [r2, #28]
 8003e2a:	4b85      	ldr	r3, [pc, #532]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003e2c:	69db      	ldr	r3, [r3, #28]
 8003e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e32:	60bb      	str	r3, [r7, #8]
 8003e34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e36:	2301      	movs	r3, #1
 8003e38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e3a:	4b82      	ldr	r3, [pc, #520]	@ (8004044 <HAL_RCC_OscConfig+0x4c8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d118      	bne.n	8003e78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e46:	4b7f      	ldr	r3, [pc, #508]	@ (8004044 <HAL_RCC_OscConfig+0x4c8>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a7e      	ldr	r2, [pc, #504]	@ (8004044 <HAL_RCC_OscConfig+0x4c8>)
 8003e4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e52:	f7fe fbc7 	bl	80025e4 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e5a:	f7fe fbc3 	bl	80025e4 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b64      	cmp	r3, #100	@ 0x64
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e103      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e6c:	4b75      	ldr	r3, [pc, #468]	@ (8004044 <HAL_RCC_OscConfig+0x4c8>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0f0      	beq.n	8003e5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d106      	bne.n	8003e8e <HAL_RCC_OscConfig+0x312>
 8003e80:	4b6f      	ldr	r3, [pc, #444]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	4a6e      	ldr	r2, [pc, #440]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003e86:	f043 0301 	orr.w	r3, r3, #1
 8003e8a:	6213      	str	r3, [r2, #32]
 8003e8c:	e02d      	b.n	8003eea <HAL_RCC_OscConfig+0x36e>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10c      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x334>
 8003e96:	4b6a      	ldr	r3, [pc, #424]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	4a69      	ldr	r2, [pc, #420]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003e9c:	f023 0301 	bic.w	r3, r3, #1
 8003ea0:	6213      	str	r3, [r2, #32]
 8003ea2:	4b67      	ldr	r3, [pc, #412]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	4a66      	ldr	r2, [pc, #408]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ea8:	f023 0304 	bic.w	r3, r3, #4
 8003eac:	6213      	str	r3, [r2, #32]
 8003eae:	e01c      	b.n	8003eea <HAL_RCC_OscConfig+0x36e>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	2b05      	cmp	r3, #5
 8003eb6:	d10c      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x356>
 8003eb8:	4b61      	ldr	r3, [pc, #388]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	4a60      	ldr	r2, [pc, #384]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ebe:	f043 0304 	orr.w	r3, r3, #4
 8003ec2:	6213      	str	r3, [r2, #32]
 8003ec4:	4b5e      	ldr	r3, [pc, #376]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	4a5d      	ldr	r2, [pc, #372]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003eca:	f043 0301 	orr.w	r3, r3, #1
 8003ece:	6213      	str	r3, [r2, #32]
 8003ed0:	e00b      	b.n	8003eea <HAL_RCC_OscConfig+0x36e>
 8003ed2:	4b5b      	ldr	r3, [pc, #364]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	4a5a      	ldr	r2, [pc, #360]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ed8:	f023 0301 	bic.w	r3, r3, #1
 8003edc:	6213      	str	r3, [r2, #32]
 8003ede:	4b58      	ldr	r3, [pc, #352]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	4a57      	ldr	r2, [pc, #348]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ee4:	f023 0304 	bic.w	r3, r3, #4
 8003ee8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d015      	beq.n	8003f1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ef2:	f7fe fb77 	bl	80025e4 <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef8:	e00a      	b.n	8003f10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efa:	f7fe fb73 	bl	80025e4 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e0b1      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f10:	4b4b      	ldr	r3, [pc, #300]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003f12:	6a1b      	ldr	r3, [r3, #32]
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0ee      	beq.n	8003efa <HAL_RCC_OscConfig+0x37e>
 8003f1c:	e014      	b.n	8003f48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f1e:	f7fe fb61 	bl	80025e4 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f24:	e00a      	b.n	8003f3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f26:	f7fe fb5d 	bl	80025e4 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e09b      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f3c:	4b40      	ldr	r3, [pc, #256]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003f3e:	6a1b      	ldr	r3, [r3, #32]
 8003f40:	f003 0302 	and.w	r3, r3, #2
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1ee      	bne.n	8003f26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f48:	7dfb      	ldrb	r3, [r7, #23]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d105      	bne.n	8003f5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f4e:	4b3c      	ldr	r3, [pc, #240]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	4a3b      	ldr	r2, [pc, #236]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003f54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f000 8087 	beq.w	8004072 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f64:	4b36      	ldr	r3, [pc, #216]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f003 030c 	and.w	r3, r3, #12
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d061      	beq.n	8004034 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d146      	bne.n	8004006 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f78:	4b33      	ldr	r3, [pc, #204]	@ (8004048 <HAL_RCC_OscConfig+0x4cc>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7e:	f7fe fb31 	bl	80025e4 <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f84:	e008      	b.n	8003f98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f86:	f7fe fb2d 	bl	80025e4 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e06d      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f98:	4b29      	ldr	r3, [pc, #164]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1f0      	bne.n	8003f86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fac:	d108      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fae:	4b24      	ldr	r3, [pc, #144]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	4921      	ldr	r1, [pc, #132]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fc0:	4b1f      	ldr	r3, [pc, #124]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a19      	ldr	r1, [r3, #32]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd0:	430b      	orrs	r3, r1
 8003fd2:	491b      	ldr	r1, [pc, #108]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8004048 <HAL_RCC_OscConfig+0x4cc>)
 8003fda:	2201      	movs	r2, #1
 8003fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fde:	f7fe fb01 	bl	80025e4 <HAL_GetTick>
 8003fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fe4:	e008      	b.n	8003ff8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fe6:	f7fe fafd 	bl	80025e4 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e03d      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ff8:	4b11      	ldr	r3, [pc, #68]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0f0      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x46a>
 8004004:	e035      	b.n	8004072 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004006:	4b10      	ldr	r3, [pc, #64]	@ (8004048 <HAL_RCC_OscConfig+0x4cc>)
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400c:	f7fe faea 	bl	80025e4 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004014:	f7fe fae6 	bl	80025e4 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e026      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004026:	4b06      	ldr	r3, [pc, #24]	@ (8004040 <HAL_RCC_OscConfig+0x4c4>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f0      	bne.n	8004014 <HAL_RCC_OscConfig+0x498>
 8004032:	e01e      	b.n	8004072 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	69db      	ldr	r3, [r3, #28]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d107      	bne.n	800404c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e019      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
 8004040:	40021000 	.word	0x40021000
 8004044:	40007000 	.word	0x40007000
 8004048:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800404c:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <HAL_RCC_OscConfig+0x500>)
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	429a      	cmp	r2, r3
 800405e:	d106      	bne.n	800406e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800406a:	429a      	cmp	r2, r3
 800406c:	d001      	beq.n	8004072 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e000      	b.n	8004074 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3718      	adds	r7, #24
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40021000 	.word	0x40021000

08004080 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d101      	bne.n	8004094 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e0d0      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004094:	4b6a      	ldr	r3, [pc, #424]	@ (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d910      	bls.n	80040c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040a2:	4b67      	ldr	r3, [pc, #412]	@ (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f023 0207 	bic.w	r2, r3, #7
 80040aa:	4965      	ldr	r1, [pc, #404]	@ (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040b2:	4b63      	ldr	r3, [pc, #396]	@ (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	683a      	ldr	r2, [r7, #0]
 80040bc:	429a      	cmp	r2, r3
 80040be:	d001      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e0b8      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d020      	beq.n	8004112 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0304 	and.w	r3, r3, #4
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040dc:	4b59      	ldr	r3, [pc, #356]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	4a58      	ldr	r2, [pc, #352]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80040e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0308 	and.w	r3, r3, #8
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d005      	beq.n	8004100 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040f4:	4b53      	ldr	r3, [pc, #332]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	4a52      	ldr	r2, [pc, #328]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80040fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004100:	4b50      	ldr	r3, [pc, #320]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	494d      	ldr	r1, [pc, #308]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 800410e:	4313      	orrs	r3, r2
 8004110:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d040      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b01      	cmp	r3, #1
 8004124:	d107      	bne.n	8004136 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004126:	4b47      	ldr	r3, [pc, #284]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d115      	bne.n	800415e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e07f      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	2b02      	cmp	r3, #2
 800413c:	d107      	bne.n	800414e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800413e:	4b41      	ldr	r3, [pc, #260]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d109      	bne.n	800415e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e073      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800414e:	4b3d      	ldr	r3, [pc, #244]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e06b      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800415e:	4b39      	ldr	r3, [pc, #228]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f023 0203 	bic.w	r2, r3, #3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	4936      	ldr	r1, [pc, #216]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 800416c:	4313      	orrs	r3, r2
 800416e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004170:	f7fe fa38 	bl	80025e4 <HAL_GetTick>
 8004174:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004176:	e00a      	b.n	800418e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004178:	f7fe fa34 	bl	80025e4 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004186:	4293      	cmp	r3, r2
 8004188:	d901      	bls.n	800418e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e053      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418e:	4b2d      	ldr	r3, [pc, #180]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f003 020c 	and.w	r2, r3, #12
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	429a      	cmp	r2, r3
 800419e:	d1eb      	bne.n	8004178 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041a0:	4b27      	ldr	r3, [pc, #156]	@ (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0307 	and.w	r3, r3, #7
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d210      	bcs.n	80041d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ae:	4b24      	ldr	r3, [pc, #144]	@ (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f023 0207 	bic.w	r2, r3, #7
 80041b6:	4922      	ldr	r1, [pc, #136]	@ (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041be:	4b20      	ldr	r3, [pc, #128]	@ (8004240 <HAL_RCC_ClockConfig+0x1c0>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0307 	and.w	r3, r3, #7
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d001      	beq.n	80041d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e032      	b.n	8004236 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041dc:	4b19      	ldr	r3, [pc, #100]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	4916      	ldr	r1, [pc, #88]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0308 	and.w	r3, r3, #8
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d009      	beq.n	800420e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041fa:	4b12      	ldr	r3, [pc, #72]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	490e      	ldr	r1, [pc, #56]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 800420a:	4313      	orrs	r3, r2
 800420c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800420e:	f000 f821 	bl	8004254 <HAL_RCC_GetSysClockFreq>
 8004212:	4602      	mov	r2, r0
 8004214:	4b0b      	ldr	r3, [pc, #44]	@ (8004244 <HAL_RCC_ClockConfig+0x1c4>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	091b      	lsrs	r3, r3, #4
 800421a:	f003 030f 	and.w	r3, r3, #15
 800421e:	490a      	ldr	r1, [pc, #40]	@ (8004248 <HAL_RCC_ClockConfig+0x1c8>)
 8004220:	5ccb      	ldrb	r3, [r1, r3]
 8004222:	fa22 f303 	lsr.w	r3, r2, r3
 8004226:	4a09      	ldr	r2, [pc, #36]	@ (800424c <HAL_RCC_ClockConfig+0x1cc>)
 8004228:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800422a:	4b09      	ldr	r3, [pc, #36]	@ (8004250 <HAL_RCC_ClockConfig+0x1d0>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f7fe f996 	bl	8002560 <HAL_InitTick>

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40022000 	.word	0x40022000
 8004244:	40021000 	.word	0x40021000
 8004248:	08009f18 	.word	0x08009f18
 800424c:	20000090 	.word	0x20000090
 8004250:	20000094 	.word	0x20000094

08004254 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004254:	b480      	push	{r7}
 8004256:	b087      	sub	sp, #28
 8004258:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800425a:	2300      	movs	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]
 800425e:	2300      	movs	r3, #0
 8004260:	60bb      	str	r3, [r7, #8]
 8004262:	2300      	movs	r3, #0
 8004264:	617b      	str	r3, [r7, #20]
 8004266:	2300      	movs	r3, #0
 8004268:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800426a:	2300      	movs	r3, #0
 800426c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800426e:	4b1e      	ldr	r3, [pc, #120]	@ (80042e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f003 030c 	and.w	r3, r3, #12
 800427a:	2b04      	cmp	r3, #4
 800427c:	d002      	beq.n	8004284 <HAL_RCC_GetSysClockFreq+0x30>
 800427e:	2b08      	cmp	r3, #8
 8004280:	d003      	beq.n	800428a <HAL_RCC_GetSysClockFreq+0x36>
 8004282:	e027      	b.n	80042d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004284:	4b19      	ldr	r3, [pc, #100]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x98>)
 8004286:	613b      	str	r3, [r7, #16]
      break;
 8004288:	e027      	b.n	80042da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	0c9b      	lsrs	r3, r3, #18
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	4a17      	ldr	r2, [pc, #92]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004294:	5cd3      	ldrb	r3, [r2, r3]
 8004296:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d010      	beq.n	80042c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042a2:	4b11      	ldr	r3, [pc, #68]	@ (80042e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	0c5b      	lsrs	r3, r3, #17
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	4a11      	ldr	r2, [pc, #68]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80042ae:	5cd3      	ldrb	r3, [r2, r3]
 80042b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a0d      	ldr	r2, [pc, #52]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x98>)
 80042b6:	fb03 f202 	mul.w	r2, r3, r2
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c0:	617b      	str	r3, [r7, #20]
 80042c2:	e004      	b.n	80042ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a0c      	ldr	r2, [pc, #48]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042c8:	fb02 f303 	mul.w	r3, r2, r3
 80042cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	613b      	str	r3, [r7, #16]
      break;
 80042d2:	e002      	b.n	80042da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042d4:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x98>)
 80042d6:	613b      	str	r3, [r7, #16]
      break;
 80042d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042da:	693b      	ldr	r3, [r7, #16]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	371c      	adds	r7, #28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc80      	pop	{r7}
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40021000 	.word	0x40021000
 80042ec:	007a1200 	.word	0x007a1200
 80042f0:	08009f30 	.word	0x08009f30
 80042f4:	08009f40 	.word	0x08009f40
 80042f8:	003d0900 	.word	0x003d0900

080042fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004300:	4b02      	ldr	r3, [pc, #8]	@ (800430c <HAL_RCC_GetHCLKFreq+0x10>)
 8004302:	681b      	ldr	r3, [r3, #0]
}
 8004304:	4618      	mov	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	bc80      	pop	{r7}
 800430a:	4770      	bx	lr
 800430c:	20000090 	.word	0x20000090

08004310 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004314:	f7ff fff2 	bl	80042fc <HAL_RCC_GetHCLKFreq>
 8004318:	4602      	mov	r2, r0
 800431a:	4b05      	ldr	r3, [pc, #20]	@ (8004330 <HAL_RCC_GetPCLK1Freq+0x20>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	0a1b      	lsrs	r3, r3, #8
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	4903      	ldr	r1, [pc, #12]	@ (8004334 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004326:	5ccb      	ldrb	r3, [r1, r3]
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800432c:	4618      	mov	r0, r3
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40021000 	.word	0x40021000
 8004334:	08009f28 	.word	0x08009f28

08004338 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004340:	4b0a      	ldr	r3, [pc, #40]	@ (800436c <RCC_Delay+0x34>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a0a      	ldr	r2, [pc, #40]	@ (8004370 <RCC_Delay+0x38>)
 8004346:	fba2 2303 	umull	r2, r3, r2, r3
 800434a:	0a5b      	lsrs	r3, r3, #9
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	fb02 f303 	mul.w	r3, r2, r3
 8004352:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004354:	bf00      	nop
  }
  while (Delay --);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	1e5a      	subs	r2, r3, #1
 800435a:	60fa      	str	r2, [r7, #12]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f9      	bne.n	8004354 <RCC_Delay+0x1c>
}
 8004360:	bf00      	nop
 8004362:	bf00      	nop
 8004364:	3714      	adds	r7, #20
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr
 800436c:	20000090 	.word	0x20000090
 8004370:	10624dd3 	.word	0x10624dd3

08004374 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e041      	b.n	800440a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d106      	bne.n	80043a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7fe f83a 	bl	8002414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3304      	adds	r3, #4
 80043b0:	4619      	mov	r1, r3
 80043b2:	4610      	mov	r0, r2
 80043b4:	f000 fbe2 	bl	8004b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b082      	sub	sp, #8
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e041      	b.n	80044a8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d106      	bne.n	800443e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f839 	bl	80044b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2202      	movs	r2, #2
 8004442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	3304      	adds	r3, #4
 800444e:	4619      	mov	r1, r3
 8004450:	4610      	mov	r0, r2
 8004452:	f000 fb93 	bl	8004b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	bc80      	pop	{r7}
 80044c0:	4770      	bx	lr
	...

080044c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d109      	bne.n	80044e8 <HAL_TIM_PWM_Start+0x24>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	2b01      	cmp	r3, #1
 80044de:	bf14      	ite	ne
 80044e0:	2301      	movne	r3, #1
 80044e2:	2300      	moveq	r3, #0
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	e022      	b.n	800452e <HAL_TIM_PWM_Start+0x6a>
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	2b04      	cmp	r3, #4
 80044ec:	d109      	bne.n	8004502 <HAL_TIM_PWM_Start+0x3e>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	bf14      	ite	ne
 80044fa:	2301      	movne	r3, #1
 80044fc:	2300      	moveq	r3, #0
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	e015      	b.n	800452e <HAL_TIM_PWM_Start+0x6a>
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	2b08      	cmp	r3, #8
 8004506:	d109      	bne.n	800451c <HAL_TIM_PWM_Start+0x58>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800450e:	b2db      	uxtb	r3, r3
 8004510:	2b01      	cmp	r3, #1
 8004512:	bf14      	ite	ne
 8004514:	2301      	movne	r3, #1
 8004516:	2300      	moveq	r3, #0
 8004518:	b2db      	uxtb	r3, r3
 800451a:	e008      	b.n	800452e <HAL_TIM_PWM_Start+0x6a>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004522:	b2db      	uxtb	r3, r3
 8004524:	2b01      	cmp	r3, #1
 8004526:	bf14      	ite	ne
 8004528:	2301      	movne	r3, #1
 800452a:	2300      	moveq	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e05e      	b.n	80045f4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d104      	bne.n	8004546 <HAL_TIM_PWM_Start+0x82>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004544:	e013      	b.n	800456e <HAL_TIM_PWM_Start+0xaa>
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	2b04      	cmp	r3, #4
 800454a:	d104      	bne.n	8004556 <HAL_TIM_PWM_Start+0x92>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2202      	movs	r2, #2
 8004550:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004554:	e00b      	b.n	800456e <HAL_TIM_PWM_Start+0xaa>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	2b08      	cmp	r3, #8
 800455a:	d104      	bne.n	8004566 <HAL_TIM_PWM_Start+0xa2>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004564:	e003      	b.n	800456e <HAL_TIM_PWM_Start+0xaa>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2202      	movs	r2, #2
 800456a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2201      	movs	r2, #1
 8004574:	6839      	ldr	r1, [r7, #0]
 8004576:	4618      	mov	r0, r3
 8004578:	f000 fd80 	bl	800507c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a1e      	ldr	r2, [pc, #120]	@ (80045fc <HAL_TIM_PWM_Start+0x138>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d107      	bne.n	8004596 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004594:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a18      	ldr	r2, [pc, #96]	@ (80045fc <HAL_TIM_PWM_Start+0x138>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d00e      	beq.n	80045be <HAL_TIM_PWM_Start+0xfa>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a8:	d009      	beq.n	80045be <HAL_TIM_PWM_Start+0xfa>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a14      	ldr	r2, [pc, #80]	@ (8004600 <HAL_TIM_PWM_Start+0x13c>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d004      	beq.n	80045be <HAL_TIM_PWM_Start+0xfa>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a12      	ldr	r2, [pc, #72]	@ (8004604 <HAL_TIM_PWM_Start+0x140>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d111      	bne.n	80045e2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f003 0307 	and.w	r3, r3, #7
 80045c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2b06      	cmp	r3, #6
 80045ce:	d010      	beq.n	80045f2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f042 0201 	orr.w	r2, r2, #1
 80045de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e0:	e007      	b.n	80045f2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f042 0201 	orr.w	r2, r2, #1
 80045f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	40012c00 	.word	0x40012c00
 8004600:	40000400 	.word	0x40000400
 8004604:	40000800 	.word	0x40000800

08004608 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e093      	b.n	8004744 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	d106      	bne.n	8004636 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f7fd fe81 	bl	8002338 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2202      	movs	r2, #2
 800463a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	6812      	ldr	r2, [r2, #0]
 8004648:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800464c:	f023 0307 	bic.w	r3, r3, #7
 8004650:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	3304      	adds	r3, #4
 800465a:	4619      	mov	r1, r3
 800465c:	4610      	mov	r0, r2
 800465e:	f000 fa8d 	bl	8004b7c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	699b      	ldr	r3, [r3, #24]
 8004670:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6a1b      	ldr	r3, [r3, #32]
 8004678:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	4313      	orrs	r3, r2
 8004682:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800468a:	f023 0303 	bic.w	r3, r3, #3
 800468e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	021b      	lsls	r3, r3, #8
 800469a:	4313      	orrs	r3, r2
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	4313      	orrs	r3, r2
 80046a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80046a8:	f023 030c 	bic.w	r3, r3, #12
 80046ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80046b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	68da      	ldr	r2, [r3, #12]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	021b      	lsls	r3, r3, #8
 80046c4:	4313      	orrs	r3, r2
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	011a      	lsls	r2, r3, #4
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	031b      	lsls	r3, r3, #12
 80046d8:	4313      	orrs	r3, r2
 80046da:	693a      	ldr	r2, [r7, #16]
 80046dc:	4313      	orrs	r3, r2
 80046de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80046e6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	4313      	orrs	r3, r2
 80046f4:	68fa      	ldr	r2, [r7, #12]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	693a      	ldr	r2, [r7, #16]
 8004708:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800475c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004764:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800476c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004774:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d110      	bne.n	800479e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d102      	bne.n	8004788 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004782:	7b7b      	ldrb	r3, [r7, #13]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d001      	beq.n	800478c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e069      	b.n	8004860 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2202      	movs	r2, #2
 8004790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800479c:	e031      	b.n	8004802 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b04      	cmp	r3, #4
 80047a2:	d110      	bne.n	80047c6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047a4:	7bbb      	ldrb	r3, [r7, #14]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d102      	bne.n	80047b0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047aa:	7b3b      	ldrb	r3, [r7, #12]
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d001      	beq.n	80047b4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e055      	b.n	8004860 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047c4:	e01d      	b.n	8004802 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047c6:	7bfb      	ldrb	r3, [r7, #15]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d108      	bne.n	80047de <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047cc:	7bbb      	ldrb	r3, [r7, #14]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d105      	bne.n	80047de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047d2:	7b7b      	ldrb	r3, [r7, #13]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d102      	bne.n	80047de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047d8:	7b3b      	ldrb	r3, [r7, #12]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d001      	beq.n	80047e2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e03e      	b.n	8004860 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2202      	movs	r2, #2
 80047e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2202      	movs	r2, #2
 80047ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2202      	movs	r2, #2
 80047f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2202      	movs	r2, #2
 80047fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d003      	beq.n	8004810 <HAL_TIM_Encoder_Start+0xc4>
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	2b04      	cmp	r3, #4
 800480c:	d008      	beq.n	8004820 <HAL_TIM_Encoder_Start+0xd4>
 800480e:	e00f      	b.n	8004830 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2201      	movs	r2, #1
 8004816:	2100      	movs	r1, #0
 8004818:	4618      	mov	r0, r3
 800481a:	f000 fc2f 	bl	800507c <TIM_CCxChannelCmd>
      break;
 800481e:	e016      	b.n	800484e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2201      	movs	r2, #1
 8004826:	2104      	movs	r1, #4
 8004828:	4618      	mov	r0, r3
 800482a:	f000 fc27 	bl	800507c <TIM_CCxChannelCmd>
      break;
 800482e:	e00e      	b.n	800484e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2201      	movs	r2, #1
 8004836:	2100      	movs	r1, #0
 8004838:	4618      	mov	r0, r3
 800483a:	f000 fc1f 	bl	800507c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2201      	movs	r2, #1
 8004844:	2104      	movs	r1, #4
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fc18 	bl	800507c <TIM_CCxChannelCmd>
      break;
 800484c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0201 	orr.w	r2, r2, #1
 800485c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3710      	adds	r7, #16
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004874:	2300      	movs	r3, #0
 8004876:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800487e:	2b01      	cmp	r3, #1
 8004880:	d101      	bne.n	8004886 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004882:	2302      	movs	r3, #2
 8004884:	e0ae      	b.n	80049e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b0c      	cmp	r3, #12
 8004892:	f200 809f 	bhi.w	80049d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004896:	a201      	add	r2, pc, #4	@ (adr r2, 800489c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489c:	080048d1 	.word	0x080048d1
 80048a0:	080049d5 	.word	0x080049d5
 80048a4:	080049d5 	.word	0x080049d5
 80048a8:	080049d5 	.word	0x080049d5
 80048ac:	08004911 	.word	0x08004911
 80048b0:	080049d5 	.word	0x080049d5
 80048b4:	080049d5 	.word	0x080049d5
 80048b8:	080049d5 	.word	0x080049d5
 80048bc:	08004953 	.word	0x08004953
 80048c0:	080049d5 	.word	0x080049d5
 80048c4:	080049d5 	.word	0x080049d5
 80048c8:	080049d5 	.word	0x080049d5
 80048cc:	08004993 	.word	0x08004993
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68b9      	ldr	r1, [r7, #8]
 80048d6:	4618      	mov	r0, r3
 80048d8:	f000 f9b2 	bl	8004c40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	699a      	ldr	r2, [r3, #24]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0208 	orr.w	r2, r2, #8
 80048ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699a      	ldr	r2, [r3, #24]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0204 	bic.w	r2, r2, #4
 80048fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6999      	ldr	r1, [r3, #24]
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	691a      	ldr	r2, [r3, #16]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	619a      	str	r2, [r3, #24]
      break;
 800490e:	e064      	b.n	80049da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68b9      	ldr	r1, [r7, #8]
 8004916:	4618      	mov	r0, r3
 8004918:	f000 f9f8 	bl	8004d0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	699a      	ldr	r2, [r3, #24]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800492a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699a      	ldr	r2, [r3, #24]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800493a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6999      	ldr	r1, [r3, #24]
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	021a      	lsls	r2, r3, #8
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	430a      	orrs	r2, r1
 800494e:	619a      	str	r2, [r3, #24]
      break;
 8004950:	e043      	b.n	80049da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68b9      	ldr	r1, [r7, #8]
 8004958:	4618      	mov	r0, r3
 800495a:	f000 fa41 	bl	8004de0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	69da      	ldr	r2, [r3, #28]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f042 0208 	orr.w	r2, r2, #8
 800496c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	69da      	ldr	r2, [r3, #28]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f022 0204 	bic.w	r2, r2, #4
 800497c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	69d9      	ldr	r1, [r3, #28]
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	61da      	str	r2, [r3, #28]
      break;
 8004990:	e023      	b.n	80049da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68b9      	ldr	r1, [r7, #8]
 8004998:	4618      	mov	r0, r3
 800499a:	f000 fa8b 	bl	8004eb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	69da      	ldr	r2, [r3, #28]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	69da      	ldr	r2, [r3, #28]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	69d9      	ldr	r1, [r3, #28]
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	021a      	lsls	r2, r3, #8
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	61da      	str	r2, [r3, #28]
      break;
 80049d2:	e002      	b.n	80049da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	75fb      	strb	r3, [r7, #23]
      break;
 80049d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d101      	bne.n	8004a08 <HAL_TIM_ConfigClockSource+0x1c>
 8004a04:	2302      	movs	r3, #2
 8004a06:	e0b4      	b.n	8004b72 <HAL_TIM_ConfigClockSource+0x186>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a40:	d03e      	beq.n	8004ac0 <HAL_TIM_ConfigClockSource+0xd4>
 8004a42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a46:	f200 8087 	bhi.w	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a4e:	f000 8086 	beq.w	8004b5e <HAL_TIM_ConfigClockSource+0x172>
 8004a52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a56:	d87f      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a58:	2b70      	cmp	r3, #112	@ 0x70
 8004a5a:	d01a      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0xa6>
 8004a5c:	2b70      	cmp	r3, #112	@ 0x70
 8004a5e:	d87b      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a60:	2b60      	cmp	r3, #96	@ 0x60
 8004a62:	d050      	beq.n	8004b06 <HAL_TIM_ConfigClockSource+0x11a>
 8004a64:	2b60      	cmp	r3, #96	@ 0x60
 8004a66:	d877      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a68:	2b50      	cmp	r3, #80	@ 0x50
 8004a6a:	d03c      	beq.n	8004ae6 <HAL_TIM_ConfigClockSource+0xfa>
 8004a6c:	2b50      	cmp	r3, #80	@ 0x50
 8004a6e:	d873      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a70:	2b40      	cmp	r3, #64	@ 0x40
 8004a72:	d058      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x13a>
 8004a74:	2b40      	cmp	r3, #64	@ 0x40
 8004a76:	d86f      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a78:	2b30      	cmp	r3, #48	@ 0x30
 8004a7a:	d064      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x15a>
 8004a7c:	2b30      	cmp	r3, #48	@ 0x30
 8004a7e:	d86b      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a80:	2b20      	cmp	r3, #32
 8004a82:	d060      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x15a>
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	d867      	bhi.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d05c      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x15a>
 8004a8c:	2b10      	cmp	r3, #16
 8004a8e:	d05a      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x15a>
 8004a90:	e062      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004aa2:	f000 facc 	bl	800503e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ab4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	609a      	str	r2, [r3, #8]
      break;
 8004abe:	e04f      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ad0:	f000 fab5 	bl	800503e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689a      	ldr	r2, [r3, #8]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ae2:	609a      	str	r2, [r3, #8]
      break;
 8004ae4:	e03c      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004af2:	461a      	mov	r2, r3
 8004af4:	f000 fa2c 	bl	8004f50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2150      	movs	r1, #80	@ 0x50
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fa83 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004b04:	e02c      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b12:	461a      	mov	r2, r3
 8004b14:	f000 fa4a 	bl	8004fac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2160      	movs	r1, #96	@ 0x60
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 fa73 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004b24:	e01c      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b32:	461a      	mov	r2, r3
 8004b34:	f000 fa0c 	bl	8004f50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2140      	movs	r1, #64	@ 0x40
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 fa63 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004b44:	e00c      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4619      	mov	r1, r3
 8004b50:	4610      	mov	r0, r2
 8004b52:	f000 fa5a 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004b56:	e003      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b5c:	e000      	b.n	8004b60 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
	...

08004b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a29      	ldr	r2, [pc, #164]	@ (8004c34 <TIM_Base_SetConfig+0xb8>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d00b      	beq.n	8004bac <TIM_Base_SetConfig+0x30>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b9a:	d007      	beq.n	8004bac <TIM_Base_SetConfig+0x30>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a26      	ldr	r2, [pc, #152]	@ (8004c38 <TIM_Base_SetConfig+0xbc>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d003      	beq.n	8004bac <TIM_Base_SetConfig+0x30>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a25      	ldr	r2, [pc, #148]	@ (8004c3c <TIM_Base_SetConfig+0xc0>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d108      	bne.n	8004bbe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c34 <TIM_Base_SetConfig+0xb8>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00b      	beq.n	8004bde <TIM_Base_SetConfig+0x62>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bcc:	d007      	beq.n	8004bde <TIM_Base_SetConfig+0x62>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a19      	ldr	r2, [pc, #100]	@ (8004c38 <TIM_Base_SetConfig+0xbc>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d003      	beq.n	8004bde <TIM_Base_SetConfig+0x62>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a18      	ldr	r2, [pc, #96]	@ (8004c3c <TIM_Base_SetConfig+0xc0>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d108      	bne.n	8004bf0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a07      	ldr	r2, [pc, #28]	@ (8004c34 <TIM_Base_SetConfig+0xb8>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d103      	bne.n	8004c24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	615a      	str	r2, [r3, #20]
}
 8004c2a:	bf00      	nop
 8004c2c:	3714      	adds	r7, #20
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr
 8004c34:	40012c00 	.word	0x40012c00
 8004c38:	40000400 	.word	0x40000400
 8004c3c:	40000800 	.word	0x40000800

08004c40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	f023 0201 	bic.w	r2, r3, #1
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0303 	bic.w	r3, r3, #3
 8004c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f023 0302 	bic.w	r3, r3, #2
 8004c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a1c      	ldr	r2, [pc, #112]	@ (8004d08 <TIM_OC1_SetConfig+0xc8>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d10c      	bne.n	8004cb6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	f023 0308 	bic.w	r3, r3, #8
 8004ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f023 0304 	bic.w	r3, r3, #4
 8004cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a13      	ldr	r2, [pc, #76]	@ (8004d08 <TIM_OC1_SetConfig+0xc8>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d111      	bne.n	8004ce2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	621a      	str	r2, [r3, #32]
}
 8004cfc:	bf00      	nop
 8004cfe:	371c      	adds	r7, #28
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bc80      	pop	{r7}
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	40012c00 	.word	0x40012c00

08004d0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b087      	sub	sp, #28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a1b      	ldr	r3, [r3, #32]
 8004d20:	f023 0210 	bic.w	r2, r3, #16
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	021b      	lsls	r3, r3, #8
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	f023 0320 	bic.w	r3, r3, #32
 8004d56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a1d      	ldr	r2, [pc, #116]	@ (8004ddc <TIM_OC2_SetConfig+0xd0>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d10d      	bne.n	8004d88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	011b      	lsls	r3, r3, #4
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a14      	ldr	r2, [pc, #80]	@ (8004ddc <TIM_OC2_SetConfig+0xd0>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d113      	bne.n	8004db8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	695b      	ldr	r3, [r3, #20]
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685a      	ldr	r2, [r3, #4]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	621a      	str	r2, [r3, #32]
}
 8004dd2:	bf00      	nop
 8004dd4:	371c      	adds	r7, #28
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr
 8004ddc:	40012c00 	.word	0x40012c00

08004de0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f023 0303 	bic.w	r3, r3, #3
 8004e16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	021b      	lsls	r3, r3, #8
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb0 <TIM_OC3_SetConfig+0xd0>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d10d      	bne.n	8004e5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	021b      	lsls	r3, r3, #8
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a14      	ldr	r2, [pc, #80]	@ (8004eb0 <TIM_OC3_SetConfig+0xd0>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d113      	bne.n	8004e8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	697a      	ldr	r2, [r7, #20]
 8004ea2:	621a      	str	r2, [r3, #32]
}
 8004ea4:	bf00      	nop
 8004ea6:	371c      	adds	r7, #28
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bc80      	pop	{r7}
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40012c00 	.word	0x40012c00

08004eb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a1b      	ldr	r3, [r3, #32]
 8004ec8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	021b      	lsls	r3, r3, #8
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004efe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	031b      	lsls	r3, r3, #12
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a0f      	ldr	r2, [pc, #60]	@ (8004f4c <TIM_OC4_SetConfig+0x98>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d109      	bne.n	8004f28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	019b      	lsls	r3, r3, #6
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	621a      	str	r2, [r3, #32]
}
 8004f42:	bf00      	nop
 8004f44:	371c      	adds	r7, #28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bc80      	pop	{r7}
 8004f4a:	4770      	bx	lr
 8004f4c:	40012c00 	.word	0x40012c00

08004f50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b087      	sub	sp, #28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	f023 0201 	bic.w	r2, r3, #1
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f023 030a 	bic.w	r3, r3, #10
 8004f8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	621a      	str	r2, [r3, #32]
}
 8004fa2:	bf00      	nop
 8004fa4:	371c      	adds	r7, #28
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bc80      	pop	{r7}
 8004faa:	4770      	bx	lr

08004fac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	f023 0210 	bic.w	r2, r3, #16
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	699b      	ldr	r3, [r3, #24]
 8004fce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	031b      	lsls	r3, r3, #12
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fe8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	011b      	lsls	r3, r3, #4
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	621a      	str	r2, [r3, #32]
}
 8005000:	bf00      	nop
 8005002:	371c      	adds	r7, #28
 8005004:	46bd      	mov	sp, r7
 8005006:	bc80      	pop	{r7}
 8005008:	4770      	bx	lr

0800500a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800500a:	b480      	push	{r7}
 800500c:	b085      	sub	sp, #20
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
 8005012:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005020:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	4313      	orrs	r3, r2
 8005028:	f043 0307 	orr.w	r3, r3, #7
 800502c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	609a      	str	r2, [r3, #8]
}
 8005034:	bf00      	nop
 8005036:	3714      	adds	r7, #20
 8005038:	46bd      	mov	sp, r7
 800503a:	bc80      	pop	{r7}
 800503c:	4770      	bx	lr

0800503e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800503e:	b480      	push	{r7}
 8005040:	b087      	sub	sp, #28
 8005042:	af00      	add	r7, sp, #0
 8005044:	60f8      	str	r0, [r7, #12]
 8005046:	60b9      	str	r1, [r7, #8]
 8005048:	607a      	str	r2, [r7, #4]
 800504a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005058:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	021a      	lsls	r2, r3, #8
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	431a      	orrs	r2, r3
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	4313      	orrs	r3, r2
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	4313      	orrs	r3, r2
 800506a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	609a      	str	r2, [r3, #8]
}
 8005072:	bf00      	nop
 8005074:	371c      	adds	r7, #28
 8005076:	46bd      	mov	sp, r7
 8005078:	bc80      	pop	{r7}
 800507a:	4770      	bx	lr

0800507c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	f003 031f 	and.w	r3, r3, #31
 800508e:	2201      	movs	r2, #1
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6a1a      	ldr	r2, [r3, #32]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	43db      	mvns	r3, r3
 800509e:	401a      	ands	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6a1a      	ldr	r2, [r3, #32]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f003 031f 	and.w	r3, r3, #31
 80050ae:	6879      	ldr	r1, [r7, #4]
 80050b0:	fa01 f303 	lsl.w	r3, r1, r3
 80050b4:	431a      	orrs	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	621a      	str	r2, [r3, #32]
}
 80050ba:	bf00      	nop
 80050bc:	371c      	adds	r7, #28
 80050be:	46bd      	mov	sp, r7
 80050c0:	bc80      	pop	{r7}
 80050c2:	4770      	bx	lr

080050c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d101      	bne.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050d8:	2302      	movs	r3, #2
 80050da:	e046      	b.n	800516a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2202      	movs	r2, #2
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005102:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a16      	ldr	r2, [pc, #88]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d00e      	beq.n	800513e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005128:	d009      	beq.n	800513e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a12      	ldr	r2, [pc, #72]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d004      	beq.n	800513e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a10      	ldr	r2, [pc, #64]	@ (800517c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d10c      	bne.n	8005158 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005144:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	4313      	orrs	r3, r2
 800514e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3714      	adds	r7, #20
 800516e:	46bd      	mov	sp, r7
 8005170:	bc80      	pop	{r7}
 8005172:	4770      	bx	lr
 8005174:	40012c00 	.word	0x40012c00
 8005178:	40000400 	.word	0x40000400
 800517c:	40000800 	.word	0x40000800

08005180 <__cvt>:
 8005180:	2b00      	cmp	r3, #0
 8005182:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005186:	461d      	mov	r5, r3
 8005188:	bfbb      	ittet	lt
 800518a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800518e:	461d      	movlt	r5, r3
 8005190:	2300      	movge	r3, #0
 8005192:	232d      	movlt	r3, #45	@ 0x2d
 8005194:	b088      	sub	sp, #32
 8005196:	4614      	mov	r4, r2
 8005198:	bfb8      	it	lt
 800519a:	4614      	movlt	r4, r2
 800519c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800519e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80051a0:	7013      	strb	r3, [r2, #0]
 80051a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80051a4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80051a8:	f023 0820 	bic.w	r8, r3, #32
 80051ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051b0:	d005      	beq.n	80051be <__cvt+0x3e>
 80051b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80051b6:	d100      	bne.n	80051ba <__cvt+0x3a>
 80051b8:	3601      	adds	r6, #1
 80051ba:	2302      	movs	r3, #2
 80051bc:	e000      	b.n	80051c0 <__cvt+0x40>
 80051be:	2303      	movs	r3, #3
 80051c0:	aa07      	add	r2, sp, #28
 80051c2:	9204      	str	r2, [sp, #16]
 80051c4:	aa06      	add	r2, sp, #24
 80051c6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80051ca:	e9cd 3600 	strd	r3, r6, [sp]
 80051ce:	4622      	mov	r2, r4
 80051d0:	462b      	mov	r3, r5
 80051d2:	f001 f881 	bl	80062d8 <_dtoa_r>
 80051d6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80051da:	4607      	mov	r7, r0
 80051dc:	d119      	bne.n	8005212 <__cvt+0x92>
 80051de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80051e0:	07db      	lsls	r3, r3, #31
 80051e2:	d50e      	bpl.n	8005202 <__cvt+0x82>
 80051e4:	eb00 0906 	add.w	r9, r0, r6
 80051e8:	2200      	movs	r2, #0
 80051ea:	2300      	movs	r3, #0
 80051ec:	4620      	mov	r0, r4
 80051ee:	4629      	mov	r1, r5
 80051f0:	f7fb fbda 	bl	80009a8 <__aeabi_dcmpeq>
 80051f4:	b108      	cbz	r0, 80051fa <__cvt+0x7a>
 80051f6:	f8cd 901c 	str.w	r9, [sp, #28]
 80051fa:	2230      	movs	r2, #48	@ 0x30
 80051fc:	9b07      	ldr	r3, [sp, #28]
 80051fe:	454b      	cmp	r3, r9
 8005200:	d31e      	bcc.n	8005240 <__cvt+0xc0>
 8005202:	4638      	mov	r0, r7
 8005204:	9b07      	ldr	r3, [sp, #28]
 8005206:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005208:	1bdb      	subs	r3, r3, r7
 800520a:	6013      	str	r3, [r2, #0]
 800520c:	b008      	add	sp, #32
 800520e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005212:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005216:	eb00 0906 	add.w	r9, r0, r6
 800521a:	d1e5      	bne.n	80051e8 <__cvt+0x68>
 800521c:	7803      	ldrb	r3, [r0, #0]
 800521e:	2b30      	cmp	r3, #48	@ 0x30
 8005220:	d10a      	bne.n	8005238 <__cvt+0xb8>
 8005222:	2200      	movs	r2, #0
 8005224:	2300      	movs	r3, #0
 8005226:	4620      	mov	r0, r4
 8005228:	4629      	mov	r1, r5
 800522a:	f7fb fbbd 	bl	80009a8 <__aeabi_dcmpeq>
 800522e:	b918      	cbnz	r0, 8005238 <__cvt+0xb8>
 8005230:	f1c6 0601 	rsb	r6, r6, #1
 8005234:	f8ca 6000 	str.w	r6, [sl]
 8005238:	f8da 3000 	ldr.w	r3, [sl]
 800523c:	4499      	add	r9, r3
 800523e:	e7d3      	b.n	80051e8 <__cvt+0x68>
 8005240:	1c59      	adds	r1, r3, #1
 8005242:	9107      	str	r1, [sp, #28]
 8005244:	701a      	strb	r2, [r3, #0]
 8005246:	e7d9      	b.n	80051fc <__cvt+0x7c>

08005248 <__exponent>:
 8005248:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800524a:	2900      	cmp	r1, #0
 800524c:	bfb6      	itet	lt
 800524e:	232d      	movlt	r3, #45	@ 0x2d
 8005250:	232b      	movge	r3, #43	@ 0x2b
 8005252:	4249      	neglt	r1, r1
 8005254:	2909      	cmp	r1, #9
 8005256:	7002      	strb	r2, [r0, #0]
 8005258:	7043      	strb	r3, [r0, #1]
 800525a:	dd29      	ble.n	80052b0 <__exponent+0x68>
 800525c:	f10d 0307 	add.w	r3, sp, #7
 8005260:	461d      	mov	r5, r3
 8005262:	270a      	movs	r7, #10
 8005264:	fbb1 f6f7 	udiv	r6, r1, r7
 8005268:	461a      	mov	r2, r3
 800526a:	fb07 1416 	mls	r4, r7, r6, r1
 800526e:	3430      	adds	r4, #48	@ 0x30
 8005270:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005274:	460c      	mov	r4, r1
 8005276:	2c63      	cmp	r4, #99	@ 0x63
 8005278:	4631      	mov	r1, r6
 800527a:	f103 33ff 	add.w	r3, r3, #4294967295
 800527e:	dcf1      	bgt.n	8005264 <__exponent+0x1c>
 8005280:	3130      	adds	r1, #48	@ 0x30
 8005282:	1e94      	subs	r4, r2, #2
 8005284:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005288:	4623      	mov	r3, r4
 800528a:	1c41      	adds	r1, r0, #1
 800528c:	42ab      	cmp	r3, r5
 800528e:	d30a      	bcc.n	80052a6 <__exponent+0x5e>
 8005290:	f10d 0309 	add.w	r3, sp, #9
 8005294:	1a9b      	subs	r3, r3, r2
 8005296:	42ac      	cmp	r4, r5
 8005298:	bf88      	it	hi
 800529a:	2300      	movhi	r3, #0
 800529c:	3302      	adds	r3, #2
 800529e:	4403      	add	r3, r0
 80052a0:	1a18      	subs	r0, r3, r0
 80052a2:	b003      	add	sp, #12
 80052a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052a6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80052aa:	f801 6f01 	strb.w	r6, [r1, #1]!
 80052ae:	e7ed      	b.n	800528c <__exponent+0x44>
 80052b0:	2330      	movs	r3, #48	@ 0x30
 80052b2:	3130      	adds	r1, #48	@ 0x30
 80052b4:	7083      	strb	r3, [r0, #2]
 80052b6:	70c1      	strb	r1, [r0, #3]
 80052b8:	1d03      	adds	r3, r0, #4
 80052ba:	e7f1      	b.n	80052a0 <__exponent+0x58>

080052bc <_printf_float>:
 80052bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c0:	b091      	sub	sp, #68	@ 0x44
 80052c2:	460c      	mov	r4, r1
 80052c4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80052c8:	4616      	mov	r6, r2
 80052ca:	461f      	mov	r7, r3
 80052cc:	4605      	mov	r5, r0
 80052ce:	f000 fef1 	bl	80060b4 <_localeconv_r>
 80052d2:	6803      	ldr	r3, [r0, #0]
 80052d4:	4618      	mov	r0, r3
 80052d6:	9308      	str	r3, [sp, #32]
 80052d8:	f7fa ff3a 	bl	8000150 <strlen>
 80052dc:	2300      	movs	r3, #0
 80052de:	930e      	str	r3, [sp, #56]	@ 0x38
 80052e0:	f8d8 3000 	ldr.w	r3, [r8]
 80052e4:	9009      	str	r0, [sp, #36]	@ 0x24
 80052e6:	3307      	adds	r3, #7
 80052e8:	f023 0307 	bic.w	r3, r3, #7
 80052ec:	f103 0208 	add.w	r2, r3, #8
 80052f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80052f4:	f8d4 b000 	ldr.w	fp, [r4]
 80052f8:	f8c8 2000 	str.w	r2, [r8]
 80052fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005300:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005304:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005306:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800530a:	f04f 32ff 	mov.w	r2, #4294967295
 800530e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005312:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005316:	4b9c      	ldr	r3, [pc, #624]	@ (8005588 <_printf_float+0x2cc>)
 8005318:	f7fb fb78 	bl	8000a0c <__aeabi_dcmpun>
 800531c:	bb70      	cbnz	r0, 800537c <_printf_float+0xc0>
 800531e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005322:	f04f 32ff 	mov.w	r2, #4294967295
 8005326:	4b98      	ldr	r3, [pc, #608]	@ (8005588 <_printf_float+0x2cc>)
 8005328:	f7fb fb52 	bl	80009d0 <__aeabi_dcmple>
 800532c:	bb30      	cbnz	r0, 800537c <_printf_float+0xc0>
 800532e:	2200      	movs	r2, #0
 8005330:	2300      	movs	r3, #0
 8005332:	4640      	mov	r0, r8
 8005334:	4649      	mov	r1, r9
 8005336:	f7fb fb41 	bl	80009bc <__aeabi_dcmplt>
 800533a:	b110      	cbz	r0, 8005342 <_printf_float+0x86>
 800533c:	232d      	movs	r3, #45	@ 0x2d
 800533e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005342:	4a92      	ldr	r2, [pc, #584]	@ (800558c <_printf_float+0x2d0>)
 8005344:	4b92      	ldr	r3, [pc, #584]	@ (8005590 <_printf_float+0x2d4>)
 8005346:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800534a:	bf94      	ite	ls
 800534c:	4690      	movls	r8, r2
 800534e:	4698      	movhi	r8, r3
 8005350:	2303      	movs	r3, #3
 8005352:	f04f 0900 	mov.w	r9, #0
 8005356:	6123      	str	r3, [r4, #16]
 8005358:	f02b 0304 	bic.w	r3, fp, #4
 800535c:	6023      	str	r3, [r4, #0]
 800535e:	4633      	mov	r3, r6
 8005360:	4621      	mov	r1, r4
 8005362:	4628      	mov	r0, r5
 8005364:	9700      	str	r7, [sp, #0]
 8005366:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005368:	f000 f9d4 	bl	8005714 <_printf_common>
 800536c:	3001      	adds	r0, #1
 800536e:	f040 8090 	bne.w	8005492 <_printf_float+0x1d6>
 8005372:	f04f 30ff 	mov.w	r0, #4294967295
 8005376:	b011      	add	sp, #68	@ 0x44
 8005378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800537c:	4642      	mov	r2, r8
 800537e:	464b      	mov	r3, r9
 8005380:	4640      	mov	r0, r8
 8005382:	4649      	mov	r1, r9
 8005384:	f7fb fb42 	bl	8000a0c <__aeabi_dcmpun>
 8005388:	b148      	cbz	r0, 800539e <_printf_float+0xe2>
 800538a:	464b      	mov	r3, r9
 800538c:	2b00      	cmp	r3, #0
 800538e:	bfb8      	it	lt
 8005390:	232d      	movlt	r3, #45	@ 0x2d
 8005392:	4a80      	ldr	r2, [pc, #512]	@ (8005594 <_printf_float+0x2d8>)
 8005394:	bfb8      	it	lt
 8005396:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800539a:	4b7f      	ldr	r3, [pc, #508]	@ (8005598 <_printf_float+0x2dc>)
 800539c:	e7d3      	b.n	8005346 <_printf_float+0x8a>
 800539e:	6863      	ldr	r3, [r4, #4]
 80053a0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80053a4:	1c5a      	adds	r2, r3, #1
 80053a6:	d13f      	bne.n	8005428 <_printf_float+0x16c>
 80053a8:	2306      	movs	r3, #6
 80053aa:	6063      	str	r3, [r4, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80053b2:	6023      	str	r3, [r4, #0]
 80053b4:	9206      	str	r2, [sp, #24]
 80053b6:	aa0e      	add	r2, sp, #56	@ 0x38
 80053b8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80053bc:	aa0d      	add	r2, sp, #52	@ 0x34
 80053be:	9203      	str	r2, [sp, #12]
 80053c0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80053c4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80053c8:	6863      	ldr	r3, [r4, #4]
 80053ca:	4642      	mov	r2, r8
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	4628      	mov	r0, r5
 80053d0:	464b      	mov	r3, r9
 80053d2:	910a      	str	r1, [sp, #40]	@ 0x28
 80053d4:	f7ff fed4 	bl	8005180 <__cvt>
 80053d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80053da:	4680      	mov	r8, r0
 80053dc:	2947      	cmp	r1, #71	@ 0x47
 80053de:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80053e0:	d128      	bne.n	8005434 <_printf_float+0x178>
 80053e2:	1cc8      	adds	r0, r1, #3
 80053e4:	db02      	blt.n	80053ec <_printf_float+0x130>
 80053e6:	6863      	ldr	r3, [r4, #4]
 80053e8:	4299      	cmp	r1, r3
 80053ea:	dd40      	ble.n	800546e <_printf_float+0x1b2>
 80053ec:	f1aa 0a02 	sub.w	sl, sl, #2
 80053f0:	fa5f fa8a 	uxtb.w	sl, sl
 80053f4:	4652      	mov	r2, sl
 80053f6:	3901      	subs	r1, #1
 80053f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80053fc:	910d      	str	r1, [sp, #52]	@ 0x34
 80053fe:	f7ff ff23 	bl	8005248 <__exponent>
 8005402:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005404:	4681      	mov	r9, r0
 8005406:	1813      	adds	r3, r2, r0
 8005408:	2a01      	cmp	r2, #1
 800540a:	6123      	str	r3, [r4, #16]
 800540c:	dc02      	bgt.n	8005414 <_printf_float+0x158>
 800540e:	6822      	ldr	r2, [r4, #0]
 8005410:	07d2      	lsls	r2, r2, #31
 8005412:	d501      	bpl.n	8005418 <_printf_float+0x15c>
 8005414:	3301      	adds	r3, #1
 8005416:	6123      	str	r3, [r4, #16]
 8005418:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800541c:	2b00      	cmp	r3, #0
 800541e:	d09e      	beq.n	800535e <_printf_float+0xa2>
 8005420:	232d      	movs	r3, #45	@ 0x2d
 8005422:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005426:	e79a      	b.n	800535e <_printf_float+0xa2>
 8005428:	2947      	cmp	r1, #71	@ 0x47
 800542a:	d1bf      	bne.n	80053ac <_printf_float+0xf0>
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1bd      	bne.n	80053ac <_printf_float+0xf0>
 8005430:	2301      	movs	r3, #1
 8005432:	e7ba      	b.n	80053aa <_printf_float+0xee>
 8005434:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005438:	d9dc      	bls.n	80053f4 <_printf_float+0x138>
 800543a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800543e:	d118      	bne.n	8005472 <_printf_float+0x1b6>
 8005440:	2900      	cmp	r1, #0
 8005442:	6863      	ldr	r3, [r4, #4]
 8005444:	dd0b      	ble.n	800545e <_printf_float+0x1a2>
 8005446:	6121      	str	r1, [r4, #16]
 8005448:	b913      	cbnz	r3, 8005450 <_printf_float+0x194>
 800544a:	6822      	ldr	r2, [r4, #0]
 800544c:	07d0      	lsls	r0, r2, #31
 800544e:	d502      	bpl.n	8005456 <_printf_float+0x19a>
 8005450:	3301      	adds	r3, #1
 8005452:	440b      	add	r3, r1
 8005454:	6123      	str	r3, [r4, #16]
 8005456:	f04f 0900 	mov.w	r9, #0
 800545a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800545c:	e7dc      	b.n	8005418 <_printf_float+0x15c>
 800545e:	b913      	cbnz	r3, 8005466 <_printf_float+0x1aa>
 8005460:	6822      	ldr	r2, [r4, #0]
 8005462:	07d2      	lsls	r2, r2, #31
 8005464:	d501      	bpl.n	800546a <_printf_float+0x1ae>
 8005466:	3302      	adds	r3, #2
 8005468:	e7f4      	b.n	8005454 <_printf_float+0x198>
 800546a:	2301      	movs	r3, #1
 800546c:	e7f2      	b.n	8005454 <_printf_float+0x198>
 800546e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005472:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005474:	4299      	cmp	r1, r3
 8005476:	db05      	blt.n	8005484 <_printf_float+0x1c8>
 8005478:	6823      	ldr	r3, [r4, #0]
 800547a:	6121      	str	r1, [r4, #16]
 800547c:	07d8      	lsls	r0, r3, #31
 800547e:	d5ea      	bpl.n	8005456 <_printf_float+0x19a>
 8005480:	1c4b      	adds	r3, r1, #1
 8005482:	e7e7      	b.n	8005454 <_printf_float+0x198>
 8005484:	2900      	cmp	r1, #0
 8005486:	bfcc      	ite	gt
 8005488:	2201      	movgt	r2, #1
 800548a:	f1c1 0202 	rsble	r2, r1, #2
 800548e:	4413      	add	r3, r2
 8005490:	e7e0      	b.n	8005454 <_printf_float+0x198>
 8005492:	6823      	ldr	r3, [r4, #0]
 8005494:	055a      	lsls	r2, r3, #21
 8005496:	d407      	bmi.n	80054a8 <_printf_float+0x1ec>
 8005498:	6923      	ldr	r3, [r4, #16]
 800549a:	4642      	mov	r2, r8
 800549c:	4631      	mov	r1, r6
 800549e:	4628      	mov	r0, r5
 80054a0:	47b8      	blx	r7
 80054a2:	3001      	adds	r0, #1
 80054a4:	d12b      	bne.n	80054fe <_printf_float+0x242>
 80054a6:	e764      	b.n	8005372 <_printf_float+0xb6>
 80054a8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80054ac:	f240 80dc 	bls.w	8005668 <_printf_float+0x3ac>
 80054b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054b4:	2200      	movs	r2, #0
 80054b6:	2300      	movs	r3, #0
 80054b8:	f7fb fa76 	bl	80009a8 <__aeabi_dcmpeq>
 80054bc:	2800      	cmp	r0, #0
 80054be:	d033      	beq.n	8005528 <_printf_float+0x26c>
 80054c0:	2301      	movs	r3, #1
 80054c2:	4631      	mov	r1, r6
 80054c4:	4628      	mov	r0, r5
 80054c6:	4a35      	ldr	r2, [pc, #212]	@ (800559c <_printf_float+0x2e0>)
 80054c8:	47b8      	blx	r7
 80054ca:	3001      	adds	r0, #1
 80054cc:	f43f af51 	beq.w	8005372 <_printf_float+0xb6>
 80054d0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80054d4:	4543      	cmp	r3, r8
 80054d6:	db02      	blt.n	80054de <_printf_float+0x222>
 80054d8:	6823      	ldr	r3, [r4, #0]
 80054da:	07d8      	lsls	r0, r3, #31
 80054dc:	d50f      	bpl.n	80054fe <_printf_float+0x242>
 80054de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054e2:	4631      	mov	r1, r6
 80054e4:	4628      	mov	r0, r5
 80054e6:	47b8      	blx	r7
 80054e8:	3001      	adds	r0, #1
 80054ea:	f43f af42 	beq.w	8005372 <_printf_float+0xb6>
 80054ee:	f04f 0900 	mov.w	r9, #0
 80054f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80054f6:	f104 0a1a 	add.w	sl, r4, #26
 80054fa:	45c8      	cmp	r8, r9
 80054fc:	dc09      	bgt.n	8005512 <_printf_float+0x256>
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	079b      	lsls	r3, r3, #30
 8005502:	f100 8102 	bmi.w	800570a <_printf_float+0x44e>
 8005506:	68e0      	ldr	r0, [r4, #12]
 8005508:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800550a:	4298      	cmp	r0, r3
 800550c:	bfb8      	it	lt
 800550e:	4618      	movlt	r0, r3
 8005510:	e731      	b.n	8005376 <_printf_float+0xba>
 8005512:	2301      	movs	r3, #1
 8005514:	4652      	mov	r2, sl
 8005516:	4631      	mov	r1, r6
 8005518:	4628      	mov	r0, r5
 800551a:	47b8      	blx	r7
 800551c:	3001      	adds	r0, #1
 800551e:	f43f af28 	beq.w	8005372 <_printf_float+0xb6>
 8005522:	f109 0901 	add.w	r9, r9, #1
 8005526:	e7e8      	b.n	80054fa <_printf_float+0x23e>
 8005528:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800552a:	2b00      	cmp	r3, #0
 800552c:	dc38      	bgt.n	80055a0 <_printf_float+0x2e4>
 800552e:	2301      	movs	r3, #1
 8005530:	4631      	mov	r1, r6
 8005532:	4628      	mov	r0, r5
 8005534:	4a19      	ldr	r2, [pc, #100]	@ (800559c <_printf_float+0x2e0>)
 8005536:	47b8      	blx	r7
 8005538:	3001      	adds	r0, #1
 800553a:	f43f af1a 	beq.w	8005372 <_printf_float+0xb6>
 800553e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005542:	ea59 0303 	orrs.w	r3, r9, r3
 8005546:	d102      	bne.n	800554e <_printf_float+0x292>
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	07d9      	lsls	r1, r3, #31
 800554c:	d5d7      	bpl.n	80054fe <_printf_float+0x242>
 800554e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005552:	4631      	mov	r1, r6
 8005554:	4628      	mov	r0, r5
 8005556:	47b8      	blx	r7
 8005558:	3001      	adds	r0, #1
 800555a:	f43f af0a 	beq.w	8005372 <_printf_float+0xb6>
 800555e:	f04f 0a00 	mov.w	sl, #0
 8005562:	f104 0b1a 	add.w	fp, r4, #26
 8005566:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005568:	425b      	negs	r3, r3
 800556a:	4553      	cmp	r3, sl
 800556c:	dc01      	bgt.n	8005572 <_printf_float+0x2b6>
 800556e:	464b      	mov	r3, r9
 8005570:	e793      	b.n	800549a <_printf_float+0x1de>
 8005572:	2301      	movs	r3, #1
 8005574:	465a      	mov	r2, fp
 8005576:	4631      	mov	r1, r6
 8005578:	4628      	mov	r0, r5
 800557a:	47b8      	blx	r7
 800557c:	3001      	adds	r0, #1
 800557e:	f43f aef8 	beq.w	8005372 <_printf_float+0xb6>
 8005582:	f10a 0a01 	add.w	sl, sl, #1
 8005586:	e7ee      	b.n	8005566 <_printf_float+0x2aa>
 8005588:	7fefffff 	.word	0x7fefffff
 800558c:	08009f42 	.word	0x08009f42
 8005590:	08009f46 	.word	0x08009f46
 8005594:	08009f4a 	.word	0x08009f4a
 8005598:	08009f4e 	.word	0x08009f4e
 800559c:	08009f52 	.word	0x08009f52
 80055a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055a2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80055a6:	4553      	cmp	r3, sl
 80055a8:	bfa8      	it	ge
 80055aa:	4653      	movge	r3, sl
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	4699      	mov	r9, r3
 80055b0:	dc36      	bgt.n	8005620 <_printf_float+0x364>
 80055b2:	f04f 0b00 	mov.w	fp, #0
 80055b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055ba:	f104 021a 	add.w	r2, r4, #26
 80055be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80055c2:	eba3 0309 	sub.w	r3, r3, r9
 80055c6:	455b      	cmp	r3, fp
 80055c8:	dc31      	bgt.n	800562e <_printf_float+0x372>
 80055ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055cc:	459a      	cmp	sl, r3
 80055ce:	dc3a      	bgt.n	8005646 <_printf_float+0x38a>
 80055d0:	6823      	ldr	r3, [r4, #0]
 80055d2:	07da      	lsls	r2, r3, #31
 80055d4:	d437      	bmi.n	8005646 <_printf_float+0x38a>
 80055d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055d8:	ebaa 0903 	sub.w	r9, sl, r3
 80055dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055de:	ebaa 0303 	sub.w	r3, sl, r3
 80055e2:	4599      	cmp	r9, r3
 80055e4:	bfa8      	it	ge
 80055e6:	4699      	movge	r9, r3
 80055e8:	f1b9 0f00 	cmp.w	r9, #0
 80055ec:	dc33      	bgt.n	8005656 <_printf_float+0x39a>
 80055ee:	f04f 0800 	mov.w	r8, #0
 80055f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055f6:	f104 0b1a 	add.w	fp, r4, #26
 80055fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055fc:	ebaa 0303 	sub.w	r3, sl, r3
 8005600:	eba3 0309 	sub.w	r3, r3, r9
 8005604:	4543      	cmp	r3, r8
 8005606:	f77f af7a 	ble.w	80054fe <_printf_float+0x242>
 800560a:	2301      	movs	r3, #1
 800560c:	465a      	mov	r2, fp
 800560e:	4631      	mov	r1, r6
 8005610:	4628      	mov	r0, r5
 8005612:	47b8      	blx	r7
 8005614:	3001      	adds	r0, #1
 8005616:	f43f aeac 	beq.w	8005372 <_printf_float+0xb6>
 800561a:	f108 0801 	add.w	r8, r8, #1
 800561e:	e7ec      	b.n	80055fa <_printf_float+0x33e>
 8005620:	4642      	mov	r2, r8
 8005622:	4631      	mov	r1, r6
 8005624:	4628      	mov	r0, r5
 8005626:	47b8      	blx	r7
 8005628:	3001      	adds	r0, #1
 800562a:	d1c2      	bne.n	80055b2 <_printf_float+0x2f6>
 800562c:	e6a1      	b.n	8005372 <_printf_float+0xb6>
 800562e:	2301      	movs	r3, #1
 8005630:	4631      	mov	r1, r6
 8005632:	4628      	mov	r0, r5
 8005634:	920a      	str	r2, [sp, #40]	@ 0x28
 8005636:	47b8      	blx	r7
 8005638:	3001      	adds	r0, #1
 800563a:	f43f ae9a 	beq.w	8005372 <_printf_float+0xb6>
 800563e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005640:	f10b 0b01 	add.w	fp, fp, #1
 8005644:	e7bb      	b.n	80055be <_printf_float+0x302>
 8005646:	4631      	mov	r1, r6
 8005648:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800564c:	4628      	mov	r0, r5
 800564e:	47b8      	blx	r7
 8005650:	3001      	adds	r0, #1
 8005652:	d1c0      	bne.n	80055d6 <_printf_float+0x31a>
 8005654:	e68d      	b.n	8005372 <_printf_float+0xb6>
 8005656:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005658:	464b      	mov	r3, r9
 800565a:	4631      	mov	r1, r6
 800565c:	4628      	mov	r0, r5
 800565e:	4442      	add	r2, r8
 8005660:	47b8      	blx	r7
 8005662:	3001      	adds	r0, #1
 8005664:	d1c3      	bne.n	80055ee <_printf_float+0x332>
 8005666:	e684      	b.n	8005372 <_printf_float+0xb6>
 8005668:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800566c:	f1ba 0f01 	cmp.w	sl, #1
 8005670:	dc01      	bgt.n	8005676 <_printf_float+0x3ba>
 8005672:	07db      	lsls	r3, r3, #31
 8005674:	d536      	bpl.n	80056e4 <_printf_float+0x428>
 8005676:	2301      	movs	r3, #1
 8005678:	4642      	mov	r2, r8
 800567a:	4631      	mov	r1, r6
 800567c:	4628      	mov	r0, r5
 800567e:	47b8      	blx	r7
 8005680:	3001      	adds	r0, #1
 8005682:	f43f ae76 	beq.w	8005372 <_printf_float+0xb6>
 8005686:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800568a:	4631      	mov	r1, r6
 800568c:	4628      	mov	r0, r5
 800568e:	47b8      	blx	r7
 8005690:	3001      	adds	r0, #1
 8005692:	f43f ae6e 	beq.w	8005372 <_printf_float+0xb6>
 8005696:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800569a:	2200      	movs	r2, #0
 800569c:	2300      	movs	r3, #0
 800569e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056a2:	f7fb f981 	bl	80009a8 <__aeabi_dcmpeq>
 80056a6:	b9c0      	cbnz	r0, 80056da <_printf_float+0x41e>
 80056a8:	4653      	mov	r3, sl
 80056aa:	f108 0201 	add.w	r2, r8, #1
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	d10c      	bne.n	80056d2 <_printf_float+0x416>
 80056b8:	e65b      	b.n	8005372 <_printf_float+0xb6>
 80056ba:	2301      	movs	r3, #1
 80056bc:	465a      	mov	r2, fp
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b8      	blx	r7
 80056c4:	3001      	adds	r0, #1
 80056c6:	f43f ae54 	beq.w	8005372 <_printf_float+0xb6>
 80056ca:	f108 0801 	add.w	r8, r8, #1
 80056ce:	45d0      	cmp	r8, sl
 80056d0:	dbf3      	blt.n	80056ba <_printf_float+0x3fe>
 80056d2:	464b      	mov	r3, r9
 80056d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80056d8:	e6e0      	b.n	800549c <_printf_float+0x1e0>
 80056da:	f04f 0800 	mov.w	r8, #0
 80056de:	f104 0b1a 	add.w	fp, r4, #26
 80056e2:	e7f4      	b.n	80056ce <_printf_float+0x412>
 80056e4:	2301      	movs	r3, #1
 80056e6:	4642      	mov	r2, r8
 80056e8:	e7e1      	b.n	80056ae <_printf_float+0x3f2>
 80056ea:	2301      	movs	r3, #1
 80056ec:	464a      	mov	r2, r9
 80056ee:	4631      	mov	r1, r6
 80056f0:	4628      	mov	r0, r5
 80056f2:	47b8      	blx	r7
 80056f4:	3001      	adds	r0, #1
 80056f6:	f43f ae3c 	beq.w	8005372 <_printf_float+0xb6>
 80056fa:	f108 0801 	add.w	r8, r8, #1
 80056fe:	68e3      	ldr	r3, [r4, #12]
 8005700:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005702:	1a5b      	subs	r3, r3, r1
 8005704:	4543      	cmp	r3, r8
 8005706:	dcf0      	bgt.n	80056ea <_printf_float+0x42e>
 8005708:	e6fd      	b.n	8005506 <_printf_float+0x24a>
 800570a:	f04f 0800 	mov.w	r8, #0
 800570e:	f104 0919 	add.w	r9, r4, #25
 8005712:	e7f4      	b.n	80056fe <_printf_float+0x442>

08005714 <_printf_common>:
 8005714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005718:	4616      	mov	r6, r2
 800571a:	4698      	mov	r8, r3
 800571c:	688a      	ldr	r2, [r1, #8]
 800571e:	690b      	ldr	r3, [r1, #16]
 8005720:	4607      	mov	r7, r0
 8005722:	4293      	cmp	r3, r2
 8005724:	bfb8      	it	lt
 8005726:	4613      	movlt	r3, r2
 8005728:	6033      	str	r3, [r6, #0]
 800572a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800572e:	460c      	mov	r4, r1
 8005730:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005734:	b10a      	cbz	r2, 800573a <_printf_common+0x26>
 8005736:	3301      	adds	r3, #1
 8005738:	6033      	str	r3, [r6, #0]
 800573a:	6823      	ldr	r3, [r4, #0]
 800573c:	0699      	lsls	r1, r3, #26
 800573e:	bf42      	ittt	mi
 8005740:	6833      	ldrmi	r3, [r6, #0]
 8005742:	3302      	addmi	r3, #2
 8005744:	6033      	strmi	r3, [r6, #0]
 8005746:	6825      	ldr	r5, [r4, #0]
 8005748:	f015 0506 	ands.w	r5, r5, #6
 800574c:	d106      	bne.n	800575c <_printf_common+0x48>
 800574e:	f104 0a19 	add.w	sl, r4, #25
 8005752:	68e3      	ldr	r3, [r4, #12]
 8005754:	6832      	ldr	r2, [r6, #0]
 8005756:	1a9b      	subs	r3, r3, r2
 8005758:	42ab      	cmp	r3, r5
 800575a:	dc2b      	bgt.n	80057b4 <_printf_common+0xa0>
 800575c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005760:	6822      	ldr	r2, [r4, #0]
 8005762:	3b00      	subs	r3, #0
 8005764:	bf18      	it	ne
 8005766:	2301      	movne	r3, #1
 8005768:	0692      	lsls	r2, r2, #26
 800576a:	d430      	bmi.n	80057ce <_printf_common+0xba>
 800576c:	4641      	mov	r1, r8
 800576e:	4638      	mov	r0, r7
 8005770:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005774:	47c8      	blx	r9
 8005776:	3001      	adds	r0, #1
 8005778:	d023      	beq.n	80057c2 <_printf_common+0xae>
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	6922      	ldr	r2, [r4, #16]
 800577e:	f003 0306 	and.w	r3, r3, #6
 8005782:	2b04      	cmp	r3, #4
 8005784:	bf14      	ite	ne
 8005786:	2500      	movne	r5, #0
 8005788:	6833      	ldreq	r3, [r6, #0]
 800578a:	f04f 0600 	mov.w	r6, #0
 800578e:	bf08      	it	eq
 8005790:	68e5      	ldreq	r5, [r4, #12]
 8005792:	f104 041a 	add.w	r4, r4, #26
 8005796:	bf08      	it	eq
 8005798:	1aed      	subeq	r5, r5, r3
 800579a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800579e:	bf08      	it	eq
 80057a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057a4:	4293      	cmp	r3, r2
 80057a6:	bfc4      	itt	gt
 80057a8:	1a9b      	subgt	r3, r3, r2
 80057aa:	18ed      	addgt	r5, r5, r3
 80057ac:	42b5      	cmp	r5, r6
 80057ae:	d11a      	bne.n	80057e6 <_printf_common+0xd2>
 80057b0:	2000      	movs	r0, #0
 80057b2:	e008      	b.n	80057c6 <_printf_common+0xb2>
 80057b4:	2301      	movs	r3, #1
 80057b6:	4652      	mov	r2, sl
 80057b8:	4641      	mov	r1, r8
 80057ba:	4638      	mov	r0, r7
 80057bc:	47c8      	blx	r9
 80057be:	3001      	adds	r0, #1
 80057c0:	d103      	bne.n	80057ca <_printf_common+0xb6>
 80057c2:	f04f 30ff 	mov.w	r0, #4294967295
 80057c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ca:	3501      	adds	r5, #1
 80057cc:	e7c1      	b.n	8005752 <_printf_common+0x3e>
 80057ce:	2030      	movs	r0, #48	@ 0x30
 80057d0:	18e1      	adds	r1, r4, r3
 80057d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80057d6:	1c5a      	adds	r2, r3, #1
 80057d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80057dc:	4422      	add	r2, r4
 80057de:	3302      	adds	r3, #2
 80057e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80057e4:	e7c2      	b.n	800576c <_printf_common+0x58>
 80057e6:	2301      	movs	r3, #1
 80057e8:	4622      	mov	r2, r4
 80057ea:	4641      	mov	r1, r8
 80057ec:	4638      	mov	r0, r7
 80057ee:	47c8      	blx	r9
 80057f0:	3001      	adds	r0, #1
 80057f2:	d0e6      	beq.n	80057c2 <_printf_common+0xae>
 80057f4:	3601      	adds	r6, #1
 80057f6:	e7d9      	b.n	80057ac <_printf_common+0x98>

080057f8 <_printf_i>:
 80057f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057fc:	7e0f      	ldrb	r7, [r1, #24]
 80057fe:	4691      	mov	r9, r2
 8005800:	2f78      	cmp	r7, #120	@ 0x78
 8005802:	4680      	mov	r8, r0
 8005804:	460c      	mov	r4, r1
 8005806:	469a      	mov	sl, r3
 8005808:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800580a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800580e:	d807      	bhi.n	8005820 <_printf_i+0x28>
 8005810:	2f62      	cmp	r7, #98	@ 0x62
 8005812:	d80a      	bhi.n	800582a <_printf_i+0x32>
 8005814:	2f00      	cmp	r7, #0
 8005816:	f000 80d3 	beq.w	80059c0 <_printf_i+0x1c8>
 800581a:	2f58      	cmp	r7, #88	@ 0x58
 800581c:	f000 80ba 	beq.w	8005994 <_printf_i+0x19c>
 8005820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005828:	e03a      	b.n	80058a0 <_printf_i+0xa8>
 800582a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800582e:	2b15      	cmp	r3, #21
 8005830:	d8f6      	bhi.n	8005820 <_printf_i+0x28>
 8005832:	a101      	add	r1, pc, #4	@ (adr r1, 8005838 <_printf_i+0x40>)
 8005834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005838:	08005891 	.word	0x08005891
 800583c:	080058a5 	.word	0x080058a5
 8005840:	08005821 	.word	0x08005821
 8005844:	08005821 	.word	0x08005821
 8005848:	08005821 	.word	0x08005821
 800584c:	08005821 	.word	0x08005821
 8005850:	080058a5 	.word	0x080058a5
 8005854:	08005821 	.word	0x08005821
 8005858:	08005821 	.word	0x08005821
 800585c:	08005821 	.word	0x08005821
 8005860:	08005821 	.word	0x08005821
 8005864:	080059a7 	.word	0x080059a7
 8005868:	080058cf 	.word	0x080058cf
 800586c:	08005961 	.word	0x08005961
 8005870:	08005821 	.word	0x08005821
 8005874:	08005821 	.word	0x08005821
 8005878:	080059c9 	.word	0x080059c9
 800587c:	08005821 	.word	0x08005821
 8005880:	080058cf 	.word	0x080058cf
 8005884:	08005821 	.word	0x08005821
 8005888:	08005821 	.word	0x08005821
 800588c:	08005969 	.word	0x08005969
 8005890:	6833      	ldr	r3, [r6, #0]
 8005892:	1d1a      	adds	r2, r3, #4
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	6032      	str	r2, [r6, #0]
 8005898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800589c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058a0:	2301      	movs	r3, #1
 80058a2:	e09e      	b.n	80059e2 <_printf_i+0x1ea>
 80058a4:	6833      	ldr	r3, [r6, #0]
 80058a6:	6820      	ldr	r0, [r4, #0]
 80058a8:	1d19      	adds	r1, r3, #4
 80058aa:	6031      	str	r1, [r6, #0]
 80058ac:	0606      	lsls	r6, r0, #24
 80058ae:	d501      	bpl.n	80058b4 <_printf_i+0xbc>
 80058b0:	681d      	ldr	r5, [r3, #0]
 80058b2:	e003      	b.n	80058bc <_printf_i+0xc4>
 80058b4:	0645      	lsls	r5, r0, #25
 80058b6:	d5fb      	bpl.n	80058b0 <_printf_i+0xb8>
 80058b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058bc:	2d00      	cmp	r5, #0
 80058be:	da03      	bge.n	80058c8 <_printf_i+0xd0>
 80058c0:	232d      	movs	r3, #45	@ 0x2d
 80058c2:	426d      	negs	r5, r5
 80058c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058c8:	230a      	movs	r3, #10
 80058ca:	4859      	ldr	r0, [pc, #356]	@ (8005a30 <_printf_i+0x238>)
 80058cc:	e011      	b.n	80058f2 <_printf_i+0xfa>
 80058ce:	6821      	ldr	r1, [r4, #0]
 80058d0:	6833      	ldr	r3, [r6, #0]
 80058d2:	0608      	lsls	r0, r1, #24
 80058d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80058d8:	d402      	bmi.n	80058e0 <_printf_i+0xe8>
 80058da:	0649      	lsls	r1, r1, #25
 80058dc:	bf48      	it	mi
 80058de:	b2ad      	uxthmi	r5, r5
 80058e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80058e2:	6033      	str	r3, [r6, #0]
 80058e4:	bf14      	ite	ne
 80058e6:	230a      	movne	r3, #10
 80058e8:	2308      	moveq	r3, #8
 80058ea:	4851      	ldr	r0, [pc, #324]	@ (8005a30 <_printf_i+0x238>)
 80058ec:	2100      	movs	r1, #0
 80058ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80058f2:	6866      	ldr	r6, [r4, #4]
 80058f4:	2e00      	cmp	r6, #0
 80058f6:	bfa8      	it	ge
 80058f8:	6821      	ldrge	r1, [r4, #0]
 80058fa:	60a6      	str	r6, [r4, #8]
 80058fc:	bfa4      	itt	ge
 80058fe:	f021 0104 	bicge.w	r1, r1, #4
 8005902:	6021      	strge	r1, [r4, #0]
 8005904:	b90d      	cbnz	r5, 800590a <_printf_i+0x112>
 8005906:	2e00      	cmp	r6, #0
 8005908:	d04b      	beq.n	80059a2 <_printf_i+0x1aa>
 800590a:	4616      	mov	r6, r2
 800590c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005910:	fb03 5711 	mls	r7, r3, r1, r5
 8005914:	5dc7      	ldrb	r7, [r0, r7]
 8005916:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800591a:	462f      	mov	r7, r5
 800591c:	42bb      	cmp	r3, r7
 800591e:	460d      	mov	r5, r1
 8005920:	d9f4      	bls.n	800590c <_printf_i+0x114>
 8005922:	2b08      	cmp	r3, #8
 8005924:	d10b      	bne.n	800593e <_printf_i+0x146>
 8005926:	6823      	ldr	r3, [r4, #0]
 8005928:	07df      	lsls	r7, r3, #31
 800592a:	d508      	bpl.n	800593e <_printf_i+0x146>
 800592c:	6923      	ldr	r3, [r4, #16]
 800592e:	6861      	ldr	r1, [r4, #4]
 8005930:	4299      	cmp	r1, r3
 8005932:	bfde      	ittt	le
 8005934:	2330      	movle	r3, #48	@ 0x30
 8005936:	f806 3c01 	strble.w	r3, [r6, #-1]
 800593a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800593e:	1b92      	subs	r2, r2, r6
 8005940:	6122      	str	r2, [r4, #16]
 8005942:	464b      	mov	r3, r9
 8005944:	4621      	mov	r1, r4
 8005946:	4640      	mov	r0, r8
 8005948:	f8cd a000 	str.w	sl, [sp]
 800594c:	aa03      	add	r2, sp, #12
 800594e:	f7ff fee1 	bl	8005714 <_printf_common>
 8005952:	3001      	adds	r0, #1
 8005954:	d14a      	bne.n	80059ec <_printf_i+0x1f4>
 8005956:	f04f 30ff 	mov.w	r0, #4294967295
 800595a:	b004      	add	sp, #16
 800595c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	f043 0320 	orr.w	r3, r3, #32
 8005966:	6023      	str	r3, [r4, #0]
 8005968:	2778      	movs	r7, #120	@ 0x78
 800596a:	4832      	ldr	r0, [pc, #200]	@ (8005a34 <_printf_i+0x23c>)
 800596c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005970:	6823      	ldr	r3, [r4, #0]
 8005972:	6831      	ldr	r1, [r6, #0]
 8005974:	061f      	lsls	r7, r3, #24
 8005976:	f851 5b04 	ldr.w	r5, [r1], #4
 800597a:	d402      	bmi.n	8005982 <_printf_i+0x18a>
 800597c:	065f      	lsls	r7, r3, #25
 800597e:	bf48      	it	mi
 8005980:	b2ad      	uxthmi	r5, r5
 8005982:	6031      	str	r1, [r6, #0]
 8005984:	07d9      	lsls	r1, r3, #31
 8005986:	bf44      	itt	mi
 8005988:	f043 0320 	orrmi.w	r3, r3, #32
 800598c:	6023      	strmi	r3, [r4, #0]
 800598e:	b11d      	cbz	r5, 8005998 <_printf_i+0x1a0>
 8005990:	2310      	movs	r3, #16
 8005992:	e7ab      	b.n	80058ec <_printf_i+0xf4>
 8005994:	4826      	ldr	r0, [pc, #152]	@ (8005a30 <_printf_i+0x238>)
 8005996:	e7e9      	b.n	800596c <_printf_i+0x174>
 8005998:	6823      	ldr	r3, [r4, #0]
 800599a:	f023 0320 	bic.w	r3, r3, #32
 800599e:	6023      	str	r3, [r4, #0]
 80059a0:	e7f6      	b.n	8005990 <_printf_i+0x198>
 80059a2:	4616      	mov	r6, r2
 80059a4:	e7bd      	b.n	8005922 <_printf_i+0x12a>
 80059a6:	6833      	ldr	r3, [r6, #0]
 80059a8:	6825      	ldr	r5, [r4, #0]
 80059aa:	1d18      	adds	r0, r3, #4
 80059ac:	6961      	ldr	r1, [r4, #20]
 80059ae:	6030      	str	r0, [r6, #0]
 80059b0:	062e      	lsls	r6, r5, #24
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	d501      	bpl.n	80059ba <_printf_i+0x1c2>
 80059b6:	6019      	str	r1, [r3, #0]
 80059b8:	e002      	b.n	80059c0 <_printf_i+0x1c8>
 80059ba:	0668      	lsls	r0, r5, #25
 80059bc:	d5fb      	bpl.n	80059b6 <_printf_i+0x1be>
 80059be:	8019      	strh	r1, [r3, #0]
 80059c0:	2300      	movs	r3, #0
 80059c2:	4616      	mov	r6, r2
 80059c4:	6123      	str	r3, [r4, #16]
 80059c6:	e7bc      	b.n	8005942 <_printf_i+0x14a>
 80059c8:	6833      	ldr	r3, [r6, #0]
 80059ca:	2100      	movs	r1, #0
 80059cc:	1d1a      	adds	r2, r3, #4
 80059ce:	6032      	str	r2, [r6, #0]
 80059d0:	681e      	ldr	r6, [r3, #0]
 80059d2:	6862      	ldr	r2, [r4, #4]
 80059d4:	4630      	mov	r0, r6
 80059d6:	f000 fbe4 	bl	80061a2 <memchr>
 80059da:	b108      	cbz	r0, 80059e0 <_printf_i+0x1e8>
 80059dc:	1b80      	subs	r0, r0, r6
 80059de:	6060      	str	r0, [r4, #4]
 80059e0:	6863      	ldr	r3, [r4, #4]
 80059e2:	6123      	str	r3, [r4, #16]
 80059e4:	2300      	movs	r3, #0
 80059e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059ea:	e7aa      	b.n	8005942 <_printf_i+0x14a>
 80059ec:	4632      	mov	r2, r6
 80059ee:	4649      	mov	r1, r9
 80059f0:	4640      	mov	r0, r8
 80059f2:	6923      	ldr	r3, [r4, #16]
 80059f4:	47d0      	blx	sl
 80059f6:	3001      	adds	r0, #1
 80059f8:	d0ad      	beq.n	8005956 <_printf_i+0x15e>
 80059fa:	6823      	ldr	r3, [r4, #0]
 80059fc:	079b      	lsls	r3, r3, #30
 80059fe:	d413      	bmi.n	8005a28 <_printf_i+0x230>
 8005a00:	68e0      	ldr	r0, [r4, #12]
 8005a02:	9b03      	ldr	r3, [sp, #12]
 8005a04:	4298      	cmp	r0, r3
 8005a06:	bfb8      	it	lt
 8005a08:	4618      	movlt	r0, r3
 8005a0a:	e7a6      	b.n	800595a <_printf_i+0x162>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	4632      	mov	r2, r6
 8005a10:	4649      	mov	r1, r9
 8005a12:	4640      	mov	r0, r8
 8005a14:	47d0      	blx	sl
 8005a16:	3001      	adds	r0, #1
 8005a18:	d09d      	beq.n	8005956 <_printf_i+0x15e>
 8005a1a:	3501      	adds	r5, #1
 8005a1c:	68e3      	ldr	r3, [r4, #12]
 8005a1e:	9903      	ldr	r1, [sp, #12]
 8005a20:	1a5b      	subs	r3, r3, r1
 8005a22:	42ab      	cmp	r3, r5
 8005a24:	dcf2      	bgt.n	8005a0c <_printf_i+0x214>
 8005a26:	e7eb      	b.n	8005a00 <_printf_i+0x208>
 8005a28:	2500      	movs	r5, #0
 8005a2a:	f104 0619 	add.w	r6, r4, #25
 8005a2e:	e7f5      	b.n	8005a1c <_printf_i+0x224>
 8005a30:	08009f54 	.word	0x08009f54
 8005a34:	08009f65 	.word	0x08009f65

08005a38 <_scanf_float>:
 8005a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3c:	b087      	sub	sp, #28
 8005a3e:	9303      	str	r3, [sp, #12]
 8005a40:	688b      	ldr	r3, [r1, #8]
 8005a42:	4617      	mov	r7, r2
 8005a44:	1e5a      	subs	r2, r3, #1
 8005a46:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005a4a:	bf82      	ittt	hi
 8005a4c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005a50:	eb03 0b05 	addhi.w	fp, r3, r5
 8005a54:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005a58:	460a      	mov	r2, r1
 8005a5a:	f04f 0500 	mov.w	r5, #0
 8005a5e:	bf88      	it	hi
 8005a60:	608b      	strhi	r3, [r1, #8]
 8005a62:	680b      	ldr	r3, [r1, #0]
 8005a64:	4680      	mov	r8, r0
 8005a66:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005a6a:	f842 3b1c 	str.w	r3, [r2], #28
 8005a6e:	460c      	mov	r4, r1
 8005a70:	bf98      	it	ls
 8005a72:	f04f 0b00 	movls.w	fp, #0
 8005a76:	4616      	mov	r6, r2
 8005a78:	46aa      	mov	sl, r5
 8005a7a:	46a9      	mov	r9, r5
 8005a7c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005a80:	9201      	str	r2, [sp, #4]
 8005a82:	9502      	str	r5, [sp, #8]
 8005a84:	68a2      	ldr	r2, [r4, #8]
 8005a86:	b152      	cbz	r2, 8005a9e <_scanf_float+0x66>
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	2b4e      	cmp	r3, #78	@ 0x4e
 8005a8e:	d865      	bhi.n	8005b5c <_scanf_float+0x124>
 8005a90:	2b40      	cmp	r3, #64	@ 0x40
 8005a92:	d83d      	bhi.n	8005b10 <_scanf_float+0xd8>
 8005a94:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005a98:	b2c8      	uxtb	r0, r1
 8005a9a:	280e      	cmp	r0, #14
 8005a9c:	d93b      	bls.n	8005b16 <_scanf_float+0xde>
 8005a9e:	f1b9 0f00 	cmp.w	r9, #0
 8005aa2:	d003      	beq.n	8005aac <_scanf_float+0x74>
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005aaa:	6023      	str	r3, [r4, #0]
 8005aac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ab0:	f1ba 0f01 	cmp.w	sl, #1
 8005ab4:	f200 8118 	bhi.w	8005ce8 <_scanf_float+0x2b0>
 8005ab8:	9b01      	ldr	r3, [sp, #4]
 8005aba:	429e      	cmp	r6, r3
 8005abc:	f200 8109 	bhi.w	8005cd2 <_scanf_float+0x29a>
 8005ac0:	2001      	movs	r0, #1
 8005ac2:	b007      	add	sp, #28
 8005ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005acc:	2a0d      	cmp	r2, #13
 8005ace:	d8e6      	bhi.n	8005a9e <_scanf_float+0x66>
 8005ad0:	a101      	add	r1, pc, #4	@ (adr r1, 8005ad8 <_scanf_float+0xa0>)
 8005ad2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005ad6:	bf00      	nop
 8005ad8:	08005c1f 	.word	0x08005c1f
 8005adc:	08005a9f 	.word	0x08005a9f
 8005ae0:	08005a9f 	.word	0x08005a9f
 8005ae4:	08005a9f 	.word	0x08005a9f
 8005ae8:	08005c7f 	.word	0x08005c7f
 8005aec:	08005c57 	.word	0x08005c57
 8005af0:	08005a9f 	.word	0x08005a9f
 8005af4:	08005a9f 	.word	0x08005a9f
 8005af8:	08005c2d 	.word	0x08005c2d
 8005afc:	08005a9f 	.word	0x08005a9f
 8005b00:	08005a9f 	.word	0x08005a9f
 8005b04:	08005a9f 	.word	0x08005a9f
 8005b08:	08005a9f 	.word	0x08005a9f
 8005b0c:	08005be5 	.word	0x08005be5
 8005b10:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005b14:	e7da      	b.n	8005acc <_scanf_float+0x94>
 8005b16:	290e      	cmp	r1, #14
 8005b18:	d8c1      	bhi.n	8005a9e <_scanf_float+0x66>
 8005b1a:	a001      	add	r0, pc, #4	@ (adr r0, 8005b20 <_scanf_float+0xe8>)
 8005b1c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005b20:	08005bd5 	.word	0x08005bd5
 8005b24:	08005a9f 	.word	0x08005a9f
 8005b28:	08005bd5 	.word	0x08005bd5
 8005b2c:	08005c6b 	.word	0x08005c6b
 8005b30:	08005a9f 	.word	0x08005a9f
 8005b34:	08005b7d 	.word	0x08005b7d
 8005b38:	08005bbb 	.word	0x08005bbb
 8005b3c:	08005bbb 	.word	0x08005bbb
 8005b40:	08005bbb 	.word	0x08005bbb
 8005b44:	08005bbb 	.word	0x08005bbb
 8005b48:	08005bbb 	.word	0x08005bbb
 8005b4c:	08005bbb 	.word	0x08005bbb
 8005b50:	08005bbb 	.word	0x08005bbb
 8005b54:	08005bbb 	.word	0x08005bbb
 8005b58:	08005bbb 	.word	0x08005bbb
 8005b5c:	2b6e      	cmp	r3, #110	@ 0x6e
 8005b5e:	d809      	bhi.n	8005b74 <_scanf_float+0x13c>
 8005b60:	2b60      	cmp	r3, #96	@ 0x60
 8005b62:	d8b1      	bhi.n	8005ac8 <_scanf_float+0x90>
 8005b64:	2b54      	cmp	r3, #84	@ 0x54
 8005b66:	d07b      	beq.n	8005c60 <_scanf_float+0x228>
 8005b68:	2b59      	cmp	r3, #89	@ 0x59
 8005b6a:	d198      	bne.n	8005a9e <_scanf_float+0x66>
 8005b6c:	2d07      	cmp	r5, #7
 8005b6e:	d196      	bne.n	8005a9e <_scanf_float+0x66>
 8005b70:	2508      	movs	r5, #8
 8005b72:	e02c      	b.n	8005bce <_scanf_float+0x196>
 8005b74:	2b74      	cmp	r3, #116	@ 0x74
 8005b76:	d073      	beq.n	8005c60 <_scanf_float+0x228>
 8005b78:	2b79      	cmp	r3, #121	@ 0x79
 8005b7a:	e7f6      	b.n	8005b6a <_scanf_float+0x132>
 8005b7c:	6821      	ldr	r1, [r4, #0]
 8005b7e:	05c8      	lsls	r0, r1, #23
 8005b80:	d51b      	bpl.n	8005bba <_scanf_float+0x182>
 8005b82:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005b86:	6021      	str	r1, [r4, #0]
 8005b88:	f109 0901 	add.w	r9, r9, #1
 8005b8c:	f1bb 0f00 	cmp.w	fp, #0
 8005b90:	d003      	beq.n	8005b9a <_scanf_float+0x162>
 8005b92:	3201      	adds	r2, #1
 8005b94:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b98:	60a2      	str	r2, [r4, #8]
 8005b9a:	68a3      	ldr	r3, [r4, #8]
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	60a3      	str	r3, [r4, #8]
 8005ba0:	6923      	ldr	r3, [r4, #16]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	6123      	str	r3, [r4, #16]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	607b      	str	r3, [r7, #4]
 8005bae:	f340 8087 	ble.w	8005cc0 <_scanf_float+0x288>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	603b      	str	r3, [r7, #0]
 8005bb8:	e764      	b.n	8005a84 <_scanf_float+0x4c>
 8005bba:	eb1a 0105 	adds.w	r1, sl, r5
 8005bbe:	f47f af6e 	bne.w	8005a9e <_scanf_float+0x66>
 8005bc2:	460d      	mov	r5, r1
 8005bc4:	468a      	mov	sl, r1
 8005bc6:	6822      	ldr	r2, [r4, #0]
 8005bc8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005bcc:	6022      	str	r2, [r4, #0]
 8005bce:	f806 3b01 	strb.w	r3, [r6], #1
 8005bd2:	e7e2      	b.n	8005b9a <_scanf_float+0x162>
 8005bd4:	6822      	ldr	r2, [r4, #0]
 8005bd6:	0610      	lsls	r0, r2, #24
 8005bd8:	f57f af61 	bpl.w	8005a9e <_scanf_float+0x66>
 8005bdc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005be0:	6022      	str	r2, [r4, #0]
 8005be2:	e7f4      	b.n	8005bce <_scanf_float+0x196>
 8005be4:	f1ba 0f00 	cmp.w	sl, #0
 8005be8:	d10e      	bne.n	8005c08 <_scanf_float+0x1d0>
 8005bea:	f1b9 0f00 	cmp.w	r9, #0
 8005bee:	d10e      	bne.n	8005c0e <_scanf_float+0x1d6>
 8005bf0:	6822      	ldr	r2, [r4, #0]
 8005bf2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005bf6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005bfa:	d108      	bne.n	8005c0e <_scanf_float+0x1d6>
 8005bfc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005c00:	f04f 0a01 	mov.w	sl, #1
 8005c04:	6022      	str	r2, [r4, #0]
 8005c06:	e7e2      	b.n	8005bce <_scanf_float+0x196>
 8005c08:	f1ba 0f02 	cmp.w	sl, #2
 8005c0c:	d055      	beq.n	8005cba <_scanf_float+0x282>
 8005c0e:	2d01      	cmp	r5, #1
 8005c10:	d002      	beq.n	8005c18 <_scanf_float+0x1e0>
 8005c12:	2d04      	cmp	r5, #4
 8005c14:	f47f af43 	bne.w	8005a9e <_scanf_float+0x66>
 8005c18:	3501      	adds	r5, #1
 8005c1a:	b2ed      	uxtb	r5, r5
 8005c1c:	e7d7      	b.n	8005bce <_scanf_float+0x196>
 8005c1e:	f1ba 0f01 	cmp.w	sl, #1
 8005c22:	f47f af3c 	bne.w	8005a9e <_scanf_float+0x66>
 8005c26:	f04f 0a02 	mov.w	sl, #2
 8005c2a:	e7d0      	b.n	8005bce <_scanf_float+0x196>
 8005c2c:	b97d      	cbnz	r5, 8005c4e <_scanf_float+0x216>
 8005c2e:	f1b9 0f00 	cmp.w	r9, #0
 8005c32:	f47f af37 	bne.w	8005aa4 <_scanf_float+0x6c>
 8005c36:	6822      	ldr	r2, [r4, #0]
 8005c38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005c3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005c40:	f040 8103 	bne.w	8005e4a <_scanf_float+0x412>
 8005c44:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005c48:	2501      	movs	r5, #1
 8005c4a:	6022      	str	r2, [r4, #0]
 8005c4c:	e7bf      	b.n	8005bce <_scanf_float+0x196>
 8005c4e:	2d03      	cmp	r5, #3
 8005c50:	d0e2      	beq.n	8005c18 <_scanf_float+0x1e0>
 8005c52:	2d05      	cmp	r5, #5
 8005c54:	e7de      	b.n	8005c14 <_scanf_float+0x1dc>
 8005c56:	2d02      	cmp	r5, #2
 8005c58:	f47f af21 	bne.w	8005a9e <_scanf_float+0x66>
 8005c5c:	2503      	movs	r5, #3
 8005c5e:	e7b6      	b.n	8005bce <_scanf_float+0x196>
 8005c60:	2d06      	cmp	r5, #6
 8005c62:	f47f af1c 	bne.w	8005a9e <_scanf_float+0x66>
 8005c66:	2507      	movs	r5, #7
 8005c68:	e7b1      	b.n	8005bce <_scanf_float+0x196>
 8005c6a:	6822      	ldr	r2, [r4, #0]
 8005c6c:	0591      	lsls	r1, r2, #22
 8005c6e:	f57f af16 	bpl.w	8005a9e <_scanf_float+0x66>
 8005c72:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005c76:	6022      	str	r2, [r4, #0]
 8005c78:	f8cd 9008 	str.w	r9, [sp, #8]
 8005c7c:	e7a7      	b.n	8005bce <_scanf_float+0x196>
 8005c7e:	6822      	ldr	r2, [r4, #0]
 8005c80:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005c84:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005c88:	d006      	beq.n	8005c98 <_scanf_float+0x260>
 8005c8a:	0550      	lsls	r0, r2, #21
 8005c8c:	f57f af07 	bpl.w	8005a9e <_scanf_float+0x66>
 8005c90:	f1b9 0f00 	cmp.w	r9, #0
 8005c94:	f000 80d9 	beq.w	8005e4a <_scanf_float+0x412>
 8005c98:	0591      	lsls	r1, r2, #22
 8005c9a:	bf58      	it	pl
 8005c9c:	9902      	ldrpl	r1, [sp, #8]
 8005c9e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005ca2:	bf58      	it	pl
 8005ca4:	eba9 0101 	subpl.w	r1, r9, r1
 8005ca8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005cac:	f04f 0900 	mov.w	r9, #0
 8005cb0:	bf58      	it	pl
 8005cb2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005cb6:	6022      	str	r2, [r4, #0]
 8005cb8:	e789      	b.n	8005bce <_scanf_float+0x196>
 8005cba:	f04f 0a03 	mov.w	sl, #3
 8005cbe:	e786      	b.n	8005bce <_scanf_float+0x196>
 8005cc0:	4639      	mov	r1, r7
 8005cc2:	4640      	mov	r0, r8
 8005cc4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005cc8:	4798      	blx	r3
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	f43f aeda 	beq.w	8005a84 <_scanf_float+0x4c>
 8005cd0:	e6e5      	b.n	8005a9e <_scanf_float+0x66>
 8005cd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005cd6:	463a      	mov	r2, r7
 8005cd8:	4640      	mov	r0, r8
 8005cda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005cde:	4798      	blx	r3
 8005ce0:	6923      	ldr	r3, [r4, #16]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	6123      	str	r3, [r4, #16]
 8005ce6:	e6e7      	b.n	8005ab8 <_scanf_float+0x80>
 8005ce8:	1e6b      	subs	r3, r5, #1
 8005cea:	2b06      	cmp	r3, #6
 8005cec:	d824      	bhi.n	8005d38 <_scanf_float+0x300>
 8005cee:	2d02      	cmp	r5, #2
 8005cf0:	d836      	bhi.n	8005d60 <_scanf_float+0x328>
 8005cf2:	9b01      	ldr	r3, [sp, #4]
 8005cf4:	429e      	cmp	r6, r3
 8005cf6:	f67f aee3 	bls.w	8005ac0 <_scanf_float+0x88>
 8005cfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005cfe:	463a      	mov	r2, r7
 8005d00:	4640      	mov	r0, r8
 8005d02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d06:	4798      	blx	r3
 8005d08:	6923      	ldr	r3, [r4, #16]
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	6123      	str	r3, [r4, #16]
 8005d0e:	e7f0      	b.n	8005cf2 <_scanf_float+0x2ba>
 8005d10:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d14:	463a      	mov	r2, r7
 8005d16:	4640      	mov	r0, r8
 8005d18:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005d1c:	4798      	blx	r3
 8005d1e:	6923      	ldr	r3, [r4, #16]
 8005d20:	3b01      	subs	r3, #1
 8005d22:	6123      	str	r3, [r4, #16]
 8005d24:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d28:	fa5f fa8a 	uxtb.w	sl, sl
 8005d2c:	f1ba 0f02 	cmp.w	sl, #2
 8005d30:	d1ee      	bne.n	8005d10 <_scanf_float+0x2d8>
 8005d32:	3d03      	subs	r5, #3
 8005d34:	b2ed      	uxtb	r5, r5
 8005d36:	1b76      	subs	r6, r6, r5
 8005d38:	6823      	ldr	r3, [r4, #0]
 8005d3a:	05da      	lsls	r2, r3, #23
 8005d3c:	d530      	bpl.n	8005da0 <_scanf_float+0x368>
 8005d3e:	055b      	lsls	r3, r3, #21
 8005d40:	d511      	bpl.n	8005d66 <_scanf_float+0x32e>
 8005d42:	9b01      	ldr	r3, [sp, #4]
 8005d44:	429e      	cmp	r6, r3
 8005d46:	f67f aebb 	bls.w	8005ac0 <_scanf_float+0x88>
 8005d4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d4e:	463a      	mov	r2, r7
 8005d50:	4640      	mov	r0, r8
 8005d52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d56:	4798      	blx	r3
 8005d58:	6923      	ldr	r3, [r4, #16]
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	6123      	str	r3, [r4, #16]
 8005d5e:	e7f0      	b.n	8005d42 <_scanf_float+0x30a>
 8005d60:	46aa      	mov	sl, r5
 8005d62:	46b3      	mov	fp, r6
 8005d64:	e7de      	b.n	8005d24 <_scanf_float+0x2ec>
 8005d66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005d6a:	6923      	ldr	r3, [r4, #16]
 8005d6c:	2965      	cmp	r1, #101	@ 0x65
 8005d6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d72:	f106 35ff 	add.w	r5, r6, #4294967295
 8005d76:	6123      	str	r3, [r4, #16]
 8005d78:	d00c      	beq.n	8005d94 <_scanf_float+0x35c>
 8005d7a:	2945      	cmp	r1, #69	@ 0x45
 8005d7c:	d00a      	beq.n	8005d94 <_scanf_float+0x35c>
 8005d7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d82:	463a      	mov	r2, r7
 8005d84:	4640      	mov	r0, r8
 8005d86:	4798      	blx	r3
 8005d88:	6923      	ldr	r3, [r4, #16]
 8005d8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	1eb5      	subs	r5, r6, #2
 8005d92:	6123      	str	r3, [r4, #16]
 8005d94:	463a      	mov	r2, r7
 8005d96:	4640      	mov	r0, r8
 8005d98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d9c:	4798      	blx	r3
 8005d9e:	462e      	mov	r6, r5
 8005da0:	6822      	ldr	r2, [r4, #0]
 8005da2:	f012 0210 	ands.w	r2, r2, #16
 8005da6:	d001      	beq.n	8005dac <_scanf_float+0x374>
 8005da8:	2000      	movs	r0, #0
 8005daa:	e68a      	b.n	8005ac2 <_scanf_float+0x8a>
 8005dac:	7032      	strb	r2, [r6, #0]
 8005dae:	6823      	ldr	r3, [r4, #0]
 8005db0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db8:	d11c      	bne.n	8005df4 <_scanf_float+0x3bc>
 8005dba:	9b02      	ldr	r3, [sp, #8]
 8005dbc:	454b      	cmp	r3, r9
 8005dbe:	eba3 0209 	sub.w	r2, r3, r9
 8005dc2:	d123      	bne.n	8005e0c <_scanf_float+0x3d4>
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	4640      	mov	r0, r8
 8005dc8:	9901      	ldr	r1, [sp, #4]
 8005dca:	f002 fbed 	bl	80085a8 <_strtod_r>
 8005dce:	9b03      	ldr	r3, [sp, #12]
 8005dd0:	6825      	ldr	r5, [r4, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f015 0f02 	tst.w	r5, #2
 8005dd8:	4606      	mov	r6, r0
 8005dda:	460f      	mov	r7, r1
 8005ddc:	f103 0204 	add.w	r2, r3, #4
 8005de0:	d01f      	beq.n	8005e22 <_scanf_float+0x3ea>
 8005de2:	9903      	ldr	r1, [sp, #12]
 8005de4:	600a      	str	r2, [r1, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	e9c3 6700 	strd	r6, r7, [r3]
 8005dec:	68e3      	ldr	r3, [r4, #12]
 8005dee:	3301      	adds	r3, #1
 8005df0:	60e3      	str	r3, [r4, #12]
 8005df2:	e7d9      	b.n	8005da8 <_scanf_float+0x370>
 8005df4:	9b04      	ldr	r3, [sp, #16]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0e4      	beq.n	8005dc4 <_scanf_float+0x38c>
 8005dfa:	9905      	ldr	r1, [sp, #20]
 8005dfc:	230a      	movs	r3, #10
 8005dfe:	4640      	mov	r0, r8
 8005e00:	3101      	adds	r1, #1
 8005e02:	f002 fc51 	bl	80086a8 <_strtol_r>
 8005e06:	9b04      	ldr	r3, [sp, #16]
 8005e08:	9e05      	ldr	r6, [sp, #20]
 8005e0a:	1ac2      	subs	r2, r0, r3
 8005e0c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005e10:	429e      	cmp	r6, r3
 8005e12:	bf28      	it	cs
 8005e14:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005e18:	4630      	mov	r0, r6
 8005e1a:	490d      	ldr	r1, [pc, #52]	@ (8005e50 <_scanf_float+0x418>)
 8005e1c:	f000 f8de 	bl	8005fdc <siprintf>
 8005e20:	e7d0      	b.n	8005dc4 <_scanf_float+0x38c>
 8005e22:	076d      	lsls	r5, r5, #29
 8005e24:	d4dd      	bmi.n	8005de2 <_scanf_float+0x3aa>
 8005e26:	9d03      	ldr	r5, [sp, #12]
 8005e28:	602a      	str	r2, [r5, #0]
 8005e2a:	681d      	ldr	r5, [r3, #0]
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	f7fa fdec 	bl	8000a0c <__aeabi_dcmpun>
 8005e34:	b120      	cbz	r0, 8005e40 <_scanf_float+0x408>
 8005e36:	4807      	ldr	r0, [pc, #28]	@ (8005e54 <_scanf_float+0x41c>)
 8005e38:	f000 f9c2 	bl	80061c0 <nanf>
 8005e3c:	6028      	str	r0, [r5, #0]
 8005e3e:	e7d5      	b.n	8005dec <_scanf_float+0x3b4>
 8005e40:	4630      	mov	r0, r6
 8005e42:	4639      	mov	r1, r7
 8005e44:	f7fa fe40 	bl	8000ac8 <__aeabi_d2f>
 8005e48:	e7f8      	b.n	8005e3c <_scanf_float+0x404>
 8005e4a:	f04f 0900 	mov.w	r9, #0
 8005e4e:	e62d      	b.n	8005aac <_scanf_float+0x74>
 8005e50:	08009f76 	.word	0x08009f76
 8005e54:	0800a30d 	.word	0x0800a30d

08005e58 <std>:
 8005e58:	2300      	movs	r3, #0
 8005e5a:	b510      	push	{r4, lr}
 8005e5c:	4604      	mov	r4, r0
 8005e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8005e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e66:	6083      	str	r3, [r0, #8]
 8005e68:	8181      	strh	r1, [r0, #12]
 8005e6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e6c:	81c2      	strh	r2, [r0, #14]
 8005e6e:	6183      	str	r3, [r0, #24]
 8005e70:	4619      	mov	r1, r3
 8005e72:	2208      	movs	r2, #8
 8005e74:	305c      	adds	r0, #92	@ 0x5c
 8005e76:	f000 f914 	bl	80060a2 <memset>
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <std+0x58>)
 8005e7c:	6224      	str	r4, [r4, #32]
 8005e7e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e80:	4b0c      	ldr	r3, [pc, #48]	@ (8005eb4 <std+0x5c>)
 8005e82:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e84:	4b0c      	ldr	r3, [pc, #48]	@ (8005eb8 <std+0x60>)
 8005e86:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e88:	4b0c      	ldr	r3, [pc, #48]	@ (8005ebc <std+0x64>)
 8005e8a:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec0 <std+0x68>)
 8005e8e:	429c      	cmp	r4, r3
 8005e90:	d006      	beq.n	8005ea0 <std+0x48>
 8005e92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e96:	4294      	cmp	r4, r2
 8005e98:	d002      	beq.n	8005ea0 <std+0x48>
 8005e9a:	33d0      	adds	r3, #208	@ 0xd0
 8005e9c:	429c      	cmp	r4, r3
 8005e9e:	d105      	bne.n	8005eac <std+0x54>
 8005ea0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ea8:	f000 b978 	b.w	800619c <__retarget_lock_init_recursive>
 8005eac:	bd10      	pop	{r4, pc}
 8005eae:	bf00      	nop
 8005eb0:	0800601d 	.word	0x0800601d
 8005eb4:	0800603f 	.word	0x0800603f
 8005eb8:	08006077 	.word	0x08006077
 8005ebc:	0800609b 	.word	0x0800609b
 8005ec0:	20000444 	.word	0x20000444

08005ec4 <stdio_exit_handler>:
 8005ec4:	4a02      	ldr	r2, [pc, #8]	@ (8005ed0 <stdio_exit_handler+0xc>)
 8005ec6:	4903      	ldr	r1, [pc, #12]	@ (8005ed4 <stdio_exit_handler+0x10>)
 8005ec8:	4803      	ldr	r0, [pc, #12]	@ (8005ed8 <stdio_exit_handler+0x14>)
 8005eca:	f000 b869 	b.w	8005fa0 <_fwalk_sglue>
 8005ece:	bf00      	nop
 8005ed0:	2000009c 	.word	0x2000009c
 8005ed4:	08008a5d 	.word	0x08008a5d
 8005ed8:	200000ac 	.word	0x200000ac

08005edc <cleanup_stdio>:
 8005edc:	6841      	ldr	r1, [r0, #4]
 8005ede:	4b0c      	ldr	r3, [pc, #48]	@ (8005f10 <cleanup_stdio+0x34>)
 8005ee0:	b510      	push	{r4, lr}
 8005ee2:	4299      	cmp	r1, r3
 8005ee4:	4604      	mov	r4, r0
 8005ee6:	d001      	beq.n	8005eec <cleanup_stdio+0x10>
 8005ee8:	f002 fdb8 	bl	8008a5c <_fflush_r>
 8005eec:	68a1      	ldr	r1, [r4, #8]
 8005eee:	4b09      	ldr	r3, [pc, #36]	@ (8005f14 <cleanup_stdio+0x38>)
 8005ef0:	4299      	cmp	r1, r3
 8005ef2:	d002      	beq.n	8005efa <cleanup_stdio+0x1e>
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	f002 fdb1 	bl	8008a5c <_fflush_r>
 8005efa:	68e1      	ldr	r1, [r4, #12]
 8005efc:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <cleanup_stdio+0x3c>)
 8005efe:	4299      	cmp	r1, r3
 8005f00:	d004      	beq.n	8005f0c <cleanup_stdio+0x30>
 8005f02:	4620      	mov	r0, r4
 8005f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f08:	f002 bda8 	b.w	8008a5c <_fflush_r>
 8005f0c:	bd10      	pop	{r4, pc}
 8005f0e:	bf00      	nop
 8005f10:	20000444 	.word	0x20000444
 8005f14:	200004ac 	.word	0x200004ac
 8005f18:	20000514 	.word	0x20000514

08005f1c <global_stdio_init.part.0>:
 8005f1c:	b510      	push	{r4, lr}
 8005f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f4c <global_stdio_init.part.0+0x30>)
 8005f20:	4c0b      	ldr	r4, [pc, #44]	@ (8005f50 <global_stdio_init.part.0+0x34>)
 8005f22:	4a0c      	ldr	r2, [pc, #48]	@ (8005f54 <global_stdio_init.part.0+0x38>)
 8005f24:	4620      	mov	r0, r4
 8005f26:	601a      	str	r2, [r3, #0]
 8005f28:	2104      	movs	r1, #4
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f7ff ff94 	bl	8005e58 <std>
 8005f30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f34:	2201      	movs	r2, #1
 8005f36:	2109      	movs	r1, #9
 8005f38:	f7ff ff8e 	bl	8005e58 <std>
 8005f3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f40:	2202      	movs	r2, #2
 8005f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f46:	2112      	movs	r1, #18
 8005f48:	f7ff bf86 	b.w	8005e58 <std>
 8005f4c:	2000057c 	.word	0x2000057c
 8005f50:	20000444 	.word	0x20000444
 8005f54:	08005ec5 	.word	0x08005ec5

08005f58 <__sfp_lock_acquire>:
 8005f58:	4801      	ldr	r0, [pc, #4]	@ (8005f60 <__sfp_lock_acquire+0x8>)
 8005f5a:	f000 b920 	b.w	800619e <__retarget_lock_acquire_recursive>
 8005f5e:	bf00      	nop
 8005f60:	20000585 	.word	0x20000585

08005f64 <__sfp_lock_release>:
 8005f64:	4801      	ldr	r0, [pc, #4]	@ (8005f6c <__sfp_lock_release+0x8>)
 8005f66:	f000 b91b 	b.w	80061a0 <__retarget_lock_release_recursive>
 8005f6a:	bf00      	nop
 8005f6c:	20000585 	.word	0x20000585

08005f70 <__sinit>:
 8005f70:	b510      	push	{r4, lr}
 8005f72:	4604      	mov	r4, r0
 8005f74:	f7ff fff0 	bl	8005f58 <__sfp_lock_acquire>
 8005f78:	6a23      	ldr	r3, [r4, #32]
 8005f7a:	b11b      	cbz	r3, 8005f84 <__sinit+0x14>
 8005f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f80:	f7ff bff0 	b.w	8005f64 <__sfp_lock_release>
 8005f84:	4b04      	ldr	r3, [pc, #16]	@ (8005f98 <__sinit+0x28>)
 8005f86:	6223      	str	r3, [r4, #32]
 8005f88:	4b04      	ldr	r3, [pc, #16]	@ (8005f9c <__sinit+0x2c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d1f5      	bne.n	8005f7c <__sinit+0xc>
 8005f90:	f7ff ffc4 	bl	8005f1c <global_stdio_init.part.0>
 8005f94:	e7f2      	b.n	8005f7c <__sinit+0xc>
 8005f96:	bf00      	nop
 8005f98:	08005edd 	.word	0x08005edd
 8005f9c:	2000057c 	.word	0x2000057c

08005fa0 <_fwalk_sglue>:
 8005fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fa4:	4607      	mov	r7, r0
 8005fa6:	4688      	mov	r8, r1
 8005fa8:	4614      	mov	r4, r2
 8005faa:	2600      	movs	r6, #0
 8005fac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fb0:	f1b9 0901 	subs.w	r9, r9, #1
 8005fb4:	d505      	bpl.n	8005fc2 <_fwalk_sglue+0x22>
 8005fb6:	6824      	ldr	r4, [r4, #0]
 8005fb8:	2c00      	cmp	r4, #0
 8005fba:	d1f7      	bne.n	8005fac <_fwalk_sglue+0xc>
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fc2:	89ab      	ldrh	r3, [r5, #12]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d907      	bls.n	8005fd8 <_fwalk_sglue+0x38>
 8005fc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	d003      	beq.n	8005fd8 <_fwalk_sglue+0x38>
 8005fd0:	4629      	mov	r1, r5
 8005fd2:	4638      	mov	r0, r7
 8005fd4:	47c0      	blx	r8
 8005fd6:	4306      	orrs	r6, r0
 8005fd8:	3568      	adds	r5, #104	@ 0x68
 8005fda:	e7e9      	b.n	8005fb0 <_fwalk_sglue+0x10>

08005fdc <siprintf>:
 8005fdc:	b40e      	push	{r1, r2, r3}
 8005fde:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005fe2:	b500      	push	{lr}
 8005fe4:	b09c      	sub	sp, #112	@ 0x70
 8005fe6:	ab1d      	add	r3, sp, #116	@ 0x74
 8005fe8:	9002      	str	r0, [sp, #8]
 8005fea:	9006      	str	r0, [sp, #24]
 8005fec:	9107      	str	r1, [sp, #28]
 8005fee:	9104      	str	r1, [sp, #16]
 8005ff0:	4808      	ldr	r0, [pc, #32]	@ (8006014 <siprintf+0x38>)
 8005ff2:	4909      	ldr	r1, [pc, #36]	@ (8006018 <siprintf+0x3c>)
 8005ff4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ff8:	9105      	str	r1, [sp, #20]
 8005ffa:	6800      	ldr	r0, [r0, #0]
 8005ffc:	a902      	add	r1, sp, #8
 8005ffe:	9301      	str	r3, [sp, #4]
 8006000:	f002 fbb0 	bl	8008764 <_svfiprintf_r>
 8006004:	2200      	movs	r2, #0
 8006006:	9b02      	ldr	r3, [sp, #8]
 8006008:	701a      	strb	r2, [r3, #0]
 800600a:	b01c      	add	sp, #112	@ 0x70
 800600c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006010:	b003      	add	sp, #12
 8006012:	4770      	bx	lr
 8006014:	200000a8 	.word	0x200000a8
 8006018:	ffff0208 	.word	0xffff0208

0800601c <__sread>:
 800601c:	b510      	push	{r4, lr}
 800601e:	460c      	mov	r4, r1
 8006020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006024:	f000 f86c 	bl	8006100 <_read_r>
 8006028:	2800      	cmp	r0, #0
 800602a:	bfab      	itete	ge
 800602c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800602e:	89a3      	ldrhlt	r3, [r4, #12]
 8006030:	181b      	addge	r3, r3, r0
 8006032:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006036:	bfac      	ite	ge
 8006038:	6563      	strge	r3, [r4, #84]	@ 0x54
 800603a:	81a3      	strhlt	r3, [r4, #12]
 800603c:	bd10      	pop	{r4, pc}

0800603e <__swrite>:
 800603e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006042:	461f      	mov	r7, r3
 8006044:	898b      	ldrh	r3, [r1, #12]
 8006046:	4605      	mov	r5, r0
 8006048:	05db      	lsls	r3, r3, #23
 800604a:	460c      	mov	r4, r1
 800604c:	4616      	mov	r6, r2
 800604e:	d505      	bpl.n	800605c <__swrite+0x1e>
 8006050:	2302      	movs	r3, #2
 8006052:	2200      	movs	r2, #0
 8006054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006058:	f000 f840 	bl	80060dc <_lseek_r>
 800605c:	89a3      	ldrh	r3, [r4, #12]
 800605e:	4632      	mov	r2, r6
 8006060:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006064:	81a3      	strh	r3, [r4, #12]
 8006066:	4628      	mov	r0, r5
 8006068:	463b      	mov	r3, r7
 800606a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800606e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006072:	f000 b857 	b.w	8006124 <_write_r>

08006076 <__sseek>:
 8006076:	b510      	push	{r4, lr}
 8006078:	460c      	mov	r4, r1
 800607a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800607e:	f000 f82d 	bl	80060dc <_lseek_r>
 8006082:	1c43      	adds	r3, r0, #1
 8006084:	89a3      	ldrh	r3, [r4, #12]
 8006086:	bf15      	itete	ne
 8006088:	6560      	strne	r0, [r4, #84]	@ 0x54
 800608a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800608e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006092:	81a3      	strheq	r3, [r4, #12]
 8006094:	bf18      	it	ne
 8006096:	81a3      	strhne	r3, [r4, #12]
 8006098:	bd10      	pop	{r4, pc}

0800609a <__sclose>:
 800609a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800609e:	f000 b80d 	b.w	80060bc <_close_r>

080060a2 <memset>:
 80060a2:	4603      	mov	r3, r0
 80060a4:	4402      	add	r2, r0
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d100      	bne.n	80060ac <memset+0xa>
 80060aa:	4770      	bx	lr
 80060ac:	f803 1b01 	strb.w	r1, [r3], #1
 80060b0:	e7f9      	b.n	80060a6 <memset+0x4>
	...

080060b4 <_localeconv_r>:
 80060b4:	4800      	ldr	r0, [pc, #0]	@ (80060b8 <_localeconv_r+0x4>)
 80060b6:	4770      	bx	lr
 80060b8:	200001e8 	.word	0x200001e8

080060bc <_close_r>:
 80060bc:	b538      	push	{r3, r4, r5, lr}
 80060be:	2300      	movs	r3, #0
 80060c0:	4d05      	ldr	r5, [pc, #20]	@ (80060d8 <_close_r+0x1c>)
 80060c2:	4604      	mov	r4, r0
 80060c4:	4608      	mov	r0, r1
 80060c6:	602b      	str	r3, [r5, #0]
 80060c8:	f7fb ff85 	bl	8001fd6 <_close>
 80060cc:	1c43      	adds	r3, r0, #1
 80060ce:	d102      	bne.n	80060d6 <_close_r+0x1a>
 80060d0:	682b      	ldr	r3, [r5, #0]
 80060d2:	b103      	cbz	r3, 80060d6 <_close_r+0x1a>
 80060d4:	6023      	str	r3, [r4, #0]
 80060d6:	bd38      	pop	{r3, r4, r5, pc}
 80060d8:	20000580 	.word	0x20000580

080060dc <_lseek_r>:
 80060dc:	b538      	push	{r3, r4, r5, lr}
 80060de:	4604      	mov	r4, r0
 80060e0:	4608      	mov	r0, r1
 80060e2:	4611      	mov	r1, r2
 80060e4:	2200      	movs	r2, #0
 80060e6:	4d05      	ldr	r5, [pc, #20]	@ (80060fc <_lseek_r+0x20>)
 80060e8:	602a      	str	r2, [r5, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	f7fb ff97 	bl	800201e <_lseek>
 80060f0:	1c43      	adds	r3, r0, #1
 80060f2:	d102      	bne.n	80060fa <_lseek_r+0x1e>
 80060f4:	682b      	ldr	r3, [r5, #0]
 80060f6:	b103      	cbz	r3, 80060fa <_lseek_r+0x1e>
 80060f8:	6023      	str	r3, [r4, #0]
 80060fa:	bd38      	pop	{r3, r4, r5, pc}
 80060fc:	20000580 	.word	0x20000580

08006100 <_read_r>:
 8006100:	b538      	push	{r3, r4, r5, lr}
 8006102:	4604      	mov	r4, r0
 8006104:	4608      	mov	r0, r1
 8006106:	4611      	mov	r1, r2
 8006108:	2200      	movs	r2, #0
 800610a:	4d05      	ldr	r5, [pc, #20]	@ (8006120 <_read_r+0x20>)
 800610c:	602a      	str	r2, [r5, #0]
 800610e:	461a      	mov	r2, r3
 8006110:	f7fb ff28 	bl	8001f64 <_read>
 8006114:	1c43      	adds	r3, r0, #1
 8006116:	d102      	bne.n	800611e <_read_r+0x1e>
 8006118:	682b      	ldr	r3, [r5, #0]
 800611a:	b103      	cbz	r3, 800611e <_read_r+0x1e>
 800611c:	6023      	str	r3, [r4, #0]
 800611e:	bd38      	pop	{r3, r4, r5, pc}
 8006120:	20000580 	.word	0x20000580

08006124 <_write_r>:
 8006124:	b538      	push	{r3, r4, r5, lr}
 8006126:	4604      	mov	r4, r0
 8006128:	4608      	mov	r0, r1
 800612a:	4611      	mov	r1, r2
 800612c:	2200      	movs	r2, #0
 800612e:	4d05      	ldr	r5, [pc, #20]	@ (8006144 <_write_r+0x20>)
 8006130:	602a      	str	r2, [r5, #0]
 8006132:	461a      	mov	r2, r3
 8006134:	f7fb ff33 	bl	8001f9e <_write>
 8006138:	1c43      	adds	r3, r0, #1
 800613a:	d102      	bne.n	8006142 <_write_r+0x1e>
 800613c:	682b      	ldr	r3, [r5, #0]
 800613e:	b103      	cbz	r3, 8006142 <_write_r+0x1e>
 8006140:	6023      	str	r3, [r4, #0]
 8006142:	bd38      	pop	{r3, r4, r5, pc}
 8006144:	20000580 	.word	0x20000580

08006148 <__errno>:
 8006148:	4b01      	ldr	r3, [pc, #4]	@ (8006150 <__errno+0x8>)
 800614a:	6818      	ldr	r0, [r3, #0]
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	200000a8 	.word	0x200000a8

08006154 <__libc_init_array>:
 8006154:	b570      	push	{r4, r5, r6, lr}
 8006156:	2600      	movs	r6, #0
 8006158:	4d0c      	ldr	r5, [pc, #48]	@ (800618c <__libc_init_array+0x38>)
 800615a:	4c0d      	ldr	r4, [pc, #52]	@ (8006190 <__libc_init_array+0x3c>)
 800615c:	1b64      	subs	r4, r4, r5
 800615e:	10a4      	asrs	r4, r4, #2
 8006160:	42a6      	cmp	r6, r4
 8006162:	d109      	bne.n	8006178 <__libc_init_array+0x24>
 8006164:	f003 feca 	bl	8009efc <_init>
 8006168:	2600      	movs	r6, #0
 800616a:	4d0a      	ldr	r5, [pc, #40]	@ (8006194 <__libc_init_array+0x40>)
 800616c:	4c0a      	ldr	r4, [pc, #40]	@ (8006198 <__libc_init_array+0x44>)
 800616e:	1b64      	subs	r4, r4, r5
 8006170:	10a4      	asrs	r4, r4, #2
 8006172:	42a6      	cmp	r6, r4
 8006174:	d105      	bne.n	8006182 <__libc_init_array+0x2e>
 8006176:	bd70      	pop	{r4, r5, r6, pc}
 8006178:	f855 3b04 	ldr.w	r3, [r5], #4
 800617c:	4798      	blx	r3
 800617e:	3601      	adds	r6, #1
 8006180:	e7ee      	b.n	8006160 <__libc_init_array+0xc>
 8006182:	f855 3b04 	ldr.w	r3, [r5], #4
 8006186:	4798      	blx	r3
 8006188:	3601      	adds	r6, #1
 800618a:	e7f2      	b.n	8006172 <__libc_init_array+0x1e>
 800618c:	0800a3e8 	.word	0x0800a3e8
 8006190:	0800a3e8 	.word	0x0800a3e8
 8006194:	0800a3e8 	.word	0x0800a3e8
 8006198:	0800a3ec 	.word	0x0800a3ec

0800619c <__retarget_lock_init_recursive>:
 800619c:	4770      	bx	lr

0800619e <__retarget_lock_acquire_recursive>:
 800619e:	4770      	bx	lr

080061a0 <__retarget_lock_release_recursive>:
 80061a0:	4770      	bx	lr

080061a2 <memchr>:
 80061a2:	4603      	mov	r3, r0
 80061a4:	b510      	push	{r4, lr}
 80061a6:	b2c9      	uxtb	r1, r1
 80061a8:	4402      	add	r2, r0
 80061aa:	4293      	cmp	r3, r2
 80061ac:	4618      	mov	r0, r3
 80061ae:	d101      	bne.n	80061b4 <memchr+0x12>
 80061b0:	2000      	movs	r0, #0
 80061b2:	e003      	b.n	80061bc <memchr+0x1a>
 80061b4:	7804      	ldrb	r4, [r0, #0]
 80061b6:	3301      	adds	r3, #1
 80061b8:	428c      	cmp	r4, r1
 80061ba:	d1f6      	bne.n	80061aa <memchr+0x8>
 80061bc:	bd10      	pop	{r4, pc}
	...

080061c0 <nanf>:
 80061c0:	4800      	ldr	r0, [pc, #0]	@ (80061c4 <nanf+0x4>)
 80061c2:	4770      	bx	lr
 80061c4:	7fc00000 	.word	0x7fc00000

080061c8 <quorem>:
 80061c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061cc:	6903      	ldr	r3, [r0, #16]
 80061ce:	690c      	ldr	r4, [r1, #16]
 80061d0:	4607      	mov	r7, r0
 80061d2:	42a3      	cmp	r3, r4
 80061d4:	db7e      	blt.n	80062d4 <quorem+0x10c>
 80061d6:	3c01      	subs	r4, #1
 80061d8:	00a3      	lsls	r3, r4, #2
 80061da:	f100 0514 	add.w	r5, r0, #20
 80061de:	f101 0814 	add.w	r8, r1, #20
 80061e2:	9300      	str	r3, [sp, #0]
 80061e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061e8:	9301      	str	r3, [sp, #4]
 80061ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061f2:	3301      	adds	r3, #1
 80061f4:	429a      	cmp	r2, r3
 80061f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80061fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80061fe:	d32e      	bcc.n	800625e <quorem+0x96>
 8006200:	f04f 0a00 	mov.w	sl, #0
 8006204:	46c4      	mov	ip, r8
 8006206:	46ae      	mov	lr, r5
 8006208:	46d3      	mov	fp, sl
 800620a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800620e:	b298      	uxth	r0, r3
 8006210:	fb06 a000 	mla	r0, r6, r0, sl
 8006214:	0c1b      	lsrs	r3, r3, #16
 8006216:	0c02      	lsrs	r2, r0, #16
 8006218:	fb06 2303 	mla	r3, r6, r3, r2
 800621c:	f8de 2000 	ldr.w	r2, [lr]
 8006220:	b280      	uxth	r0, r0
 8006222:	b292      	uxth	r2, r2
 8006224:	1a12      	subs	r2, r2, r0
 8006226:	445a      	add	r2, fp
 8006228:	f8de 0000 	ldr.w	r0, [lr]
 800622c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006230:	b29b      	uxth	r3, r3
 8006232:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006236:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800623a:	b292      	uxth	r2, r2
 800623c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006240:	45e1      	cmp	r9, ip
 8006242:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006246:	f84e 2b04 	str.w	r2, [lr], #4
 800624a:	d2de      	bcs.n	800620a <quorem+0x42>
 800624c:	9b00      	ldr	r3, [sp, #0]
 800624e:	58eb      	ldr	r3, [r5, r3]
 8006250:	b92b      	cbnz	r3, 800625e <quorem+0x96>
 8006252:	9b01      	ldr	r3, [sp, #4]
 8006254:	3b04      	subs	r3, #4
 8006256:	429d      	cmp	r5, r3
 8006258:	461a      	mov	r2, r3
 800625a:	d32f      	bcc.n	80062bc <quorem+0xf4>
 800625c:	613c      	str	r4, [r7, #16]
 800625e:	4638      	mov	r0, r7
 8006260:	f001 f9c2 	bl	80075e8 <__mcmp>
 8006264:	2800      	cmp	r0, #0
 8006266:	db25      	blt.n	80062b4 <quorem+0xec>
 8006268:	4629      	mov	r1, r5
 800626a:	2000      	movs	r0, #0
 800626c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006270:	f8d1 c000 	ldr.w	ip, [r1]
 8006274:	fa1f fe82 	uxth.w	lr, r2
 8006278:	fa1f f38c 	uxth.w	r3, ip
 800627c:	eba3 030e 	sub.w	r3, r3, lr
 8006280:	4403      	add	r3, r0
 8006282:	0c12      	lsrs	r2, r2, #16
 8006284:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006288:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800628c:	b29b      	uxth	r3, r3
 800628e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006292:	45c1      	cmp	r9, r8
 8006294:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006298:	f841 3b04 	str.w	r3, [r1], #4
 800629c:	d2e6      	bcs.n	800626c <quorem+0xa4>
 800629e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062a6:	b922      	cbnz	r2, 80062b2 <quorem+0xea>
 80062a8:	3b04      	subs	r3, #4
 80062aa:	429d      	cmp	r5, r3
 80062ac:	461a      	mov	r2, r3
 80062ae:	d30b      	bcc.n	80062c8 <quorem+0x100>
 80062b0:	613c      	str	r4, [r7, #16]
 80062b2:	3601      	adds	r6, #1
 80062b4:	4630      	mov	r0, r6
 80062b6:	b003      	add	sp, #12
 80062b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062bc:	6812      	ldr	r2, [r2, #0]
 80062be:	3b04      	subs	r3, #4
 80062c0:	2a00      	cmp	r2, #0
 80062c2:	d1cb      	bne.n	800625c <quorem+0x94>
 80062c4:	3c01      	subs	r4, #1
 80062c6:	e7c6      	b.n	8006256 <quorem+0x8e>
 80062c8:	6812      	ldr	r2, [r2, #0]
 80062ca:	3b04      	subs	r3, #4
 80062cc:	2a00      	cmp	r2, #0
 80062ce:	d1ef      	bne.n	80062b0 <quorem+0xe8>
 80062d0:	3c01      	subs	r4, #1
 80062d2:	e7ea      	b.n	80062aa <quorem+0xe2>
 80062d4:	2000      	movs	r0, #0
 80062d6:	e7ee      	b.n	80062b6 <quorem+0xee>

080062d8 <_dtoa_r>:
 80062d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062dc:	4614      	mov	r4, r2
 80062de:	461d      	mov	r5, r3
 80062e0:	69c7      	ldr	r7, [r0, #28]
 80062e2:	b097      	sub	sp, #92	@ 0x5c
 80062e4:	4683      	mov	fp, r0
 80062e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80062ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80062ec:	b97f      	cbnz	r7, 800630e <_dtoa_r+0x36>
 80062ee:	2010      	movs	r0, #16
 80062f0:	f000 fe02 	bl	8006ef8 <malloc>
 80062f4:	4602      	mov	r2, r0
 80062f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80062fa:	b920      	cbnz	r0, 8006306 <_dtoa_r+0x2e>
 80062fc:	21ef      	movs	r1, #239	@ 0xef
 80062fe:	4ba8      	ldr	r3, [pc, #672]	@ (80065a0 <_dtoa_r+0x2c8>)
 8006300:	48a8      	ldr	r0, [pc, #672]	@ (80065a4 <_dtoa_r+0x2cc>)
 8006302:	f002 fc23 	bl	8008b4c <__assert_func>
 8006306:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800630a:	6007      	str	r7, [r0, #0]
 800630c:	60c7      	str	r7, [r0, #12]
 800630e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006312:	6819      	ldr	r1, [r3, #0]
 8006314:	b159      	cbz	r1, 800632e <_dtoa_r+0x56>
 8006316:	685a      	ldr	r2, [r3, #4]
 8006318:	2301      	movs	r3, #1
 800631a:	4093      	lsls	r3, r2
 800631c:	604a      	str	r2, [r1, #4]
 800631e:	608b      	str	r3, [r1, #8]
 8006320:	4658      	mov	r0, fp
 8006322:	f000 fedf 	bl	80070e4 <_Bfree>
 8006326:	2200      	movs	r2, #0
 8006328:	f8db 301c 	ldr.w	r3, [fp, #28]
 800632c:	601a      	str	r2, [r3, #0]
 800632e:	1e2b      	subs	r3, r5, #0
 8006330:	bfaf      	iteee	ge
 8006332:	2300      	movge	r3, #0
 8006334:	2201      	movlt	r2, #1
 8006336:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800633a:	9303      	strlt	r3, [sp, #12]
 800633c:	bfa8      	it	ge
 800633e:	6033      	strge	r3, [r6, #0]
 8006340:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006344:	4b98      	ldr	r3, [pc, #608]	@ (80065a8 <_dtoa_r+0x2d0>)
 8006346:	bfb8      	it	lt
 8006348:	6032      	strlt	r2, [r6, #0]
 800634a:	ea33 0308 	bics.w	r3, r3, r8
 800634e:	d112      	bne.n	8006376 <_dtoa_r+0x9e>
 8006350:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006354:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006356:	6013      	str	r3, [r2, #0]
 8006358:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800635c:	4323      	orrs	r3, r4
 800635e:	f000 8550 	beq.w	8006e02 <_dtoa_r+0xb2a>
 8006362:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006364:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80065ac <_dtoa_r+0x2d4>
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 8552 	beq.w	8006e12 <_dtoa_r+0xb3a>
 800636e:	f10a 0303 	add.w	r3, sl, #3
 8006372:	f000 bd4c 	b.w	8006e0e <_dtoa_r+0xb36>
 8006376:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800637a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800637e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006382:	2200      	movs	r2, #0
 8006384:	2300      	movs	r3, #0
 8006386:	f7fa fb0f 	bl	80009a8 <__aeabi_dcmpeq>
 800638a:	4607      	mov	r7, r0
 800638c:	b158      	cbz	r0, 80063a6 <_dtoa_r+0xce>
 800638e:	2301      	movs	r3, #1
 8006390:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006392:	6013      	str	r3, [r2, #0]
 8006394:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006396:	b113      	cbz	r3, 800639e <_dtoa_r+0xc6>
 8006398:	4b85      	ldr	r3, [pc, #532]	@ (80065b0 <_dtoa_r+0x2d8>)
 800639a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800639c:	6013      	str	r3, [r2, #0]
 800639e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80065b4 <_dtoa_r+0x2dc>
 80063a2:	f000 bd36 	b.w	8006e12 <_dtoa_r+0xb3a>
 80063a6:	ab14      	add	r3, sp, #80	@ 0x50
 80063a8:	9301      	str	r3, [sp, #4]
 80063aa:	ab15      	add	r3, sp, #84	@ 0x54
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	4658      	mov	r0, fp
 80063b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80063b4:	f001 fa30 	bl	8007818 <__d2b>
 80063b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80063bc:	4681      	mov	r9, r0
 80063be:	2e00      	cmp	r6, #0
 80063c0:	d077      	beq.n	80064b2 <_dtoa_r+0x1da>
 80063c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80063c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80063cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80063d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80063d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80063da:	4619      	mov	r1, r3
 80063dc:	2200      	movs	r2, #0
 80063de:	4b76      	ldr	r3, [pc, #472]	@ (80065b8 <_dtoa_r+0x2e0>)
 80063e0:	f7f9 fec2 	bl	8000168 <__aeabi_dsub>
 80063e4:	a368      	add	r3, pc, #416	@ (adr r3, 8006588 <_dtoa_r+0x2b0>)
 80063e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ea:	f7fa f875 	bl	80004d8 <__aeabi_dmul>
 80063ee:	a368      	add	r3, pc, #416	@ (adr r3, 8006590 <_dtoa_r+0x2b8>)
 80063f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f4:	f7f9 feba 	bl	800016c <__adddf3>
 80063f8:	4604      	mov	r4, r0
 80063fa:	4630      	mov	r0, r6
 80063fc:	460d      	mov	r5, r1
 80063fe:	f7fa f801 	bl	8000404 <__aeabi_i2d>
 8006402:	a365      	add	r3, pc, #404	@ (adr r3, 8006598 <_dtoa_r+0x2c0>)
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f7fa f866 	bl	80004d8 <__aeabi_dmul>
 800640c:	4602      	mov	r2, r0
 800640e:	460b      	mov	r3, r1
 8006410:	4620      	mov	r0, r4
 8006412:	4629      	mov	r1, r5
 8006414:	f7f9 feaa 	bl	800016c <__adddf3>
 8006418:	4604      	mov	r4, r0
 800641a:	460d      	mov	r5, r1
 800641c:	f7fa fb0c 	bl	8000a38 <__aeabi_d2iz>
 8006420:	2200      	movs	r2, #0
 8006422:	4607      	mov	r7, r0
 8006424:	2300      	movs	r3, #0
 8006426:	4620      	mov	r0, r4
 8006428:	4629      	mov	r1, r5
 800642a:	f7fa fac7 	bl	80009bc <__aeabi_dcmplt>
 800642e:	b140      	cbz	r0, 8006442 <_dtoa_r+0x16a>
 8006430:	4638      	mov	r0, r7
 8006432:	f7f9 ffe7 	bl	8000404 <__aeabi_i2d>
 8006436:	4622      	mov	r2, r4
 8006438:	462b      	mov	r3, r5
 800643a:	f7fa fab5 	bl	80009a8 <__aeabi_dcmpeq>
 800643e:	b900      	cbnz	r0, 8006442 <_dtoa_r+0x16a>
 8006440:	3f01      	subs	r7, #1
 8006442:	2f16      	cmp	r7, #22
 8006444:	d853      	bhi.n	80064ee <_dtoa_r+0x216>
 8006446:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800644a:	4b5c      	ldr	r3, [pc, #368]	@ (80065bc <_dtoa_r+0x2e4>)
 800644c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006454:	f7fa fab2 	bl	80009bc <__aeabi_dcmplt>
 8006458:	2800      	cmp	r0, #0
 800645a:	d04a      	beq.n	80064f2 <_dtoa_r+0x21a>
 800645c:	2300      	movs	r3, #0
 800645e:	3f01      	subs	r7, #1
 8006460:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006462:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006464:	1b9b      	subs	r3, r3, r6
 8006466:	1e5a      	subs	r2, r3, #1
 8006468:	bf46      	itte	mi
 800646a:	f1c3 0801 	rsbmi	r8, r3, #1
 800646e:	2300      	movmi	r3, #0
 8006470:	f04f 0800 	movpl.w	r8, #0
 8006474:	9209      	str	r2, [sp, #36]	@ 0x24
 8006476:	bf48      	it	mi
 8006478:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800647a:	2f00      	cmp	r7, #0
 800647c:	db3b      	blt.n	80064f6 <_dtoa_r+0x21e>
 800647e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006480:	970e      	str	r7, [sp, #56]	@ 0x38
 8006482:	443b      	add	r3, r7
 8006484:	9309      	str	r3, [sp, #36]	@ 0x24
 8006486:	2300      	movs	r3, #0
 8006488:	930a      	str	r3, [sp, #40]	@ 0x28
 800648a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800648c:	2b09      	cmp	r3, #9
 800648e:	d866      	bhi.n	800655e <_dtoa_r+0x286>
 8006490:	2b05      	cmp	r3, #5
 8006492:	bfc4      	itt	gt
 8006494:	3b04      	subgt	r3, #4
 8006496:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006498:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800649a:	bfc8      	it	gt
 800649c:	2400      	movgt	r4, #0
 800649e:	f1a3 0302 	sub.w	r3, r3, #2
 80064a2:	bfd8      	it	le
 80064a4:	2401      	movle	r4, #1
 80064a6:	2b03      	cmp	r3, #3
 80064a8:	d864      	bhi.n	8006574 <_dtoa_r+0x29c>
 80064aa:	e8df f003 	tbb	[pc, r3]
 80064ae:	382b      	.short	0x382b
 80064b0:	5636      	.short	0x5636
 80064b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80064b6:	441e      	add	r6, r3
 80064b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80064bc:	2b20      	cmp	r3, #32
 80064be:	bfc1      	itttt	gt
 80064c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80064c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80064c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80064cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80064d0:	bfd6      	itet	le
 80064d2:	f1c3 0320 	rsble	r3, r3, #32
 80064d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80064da:	fa04 f003 	lslle.w	r0, r4, r3
 80064de:	f7f9 ff81 	bl	80003e4 <__aeabi_ui2d>
 80064e2:	2201      	movs	r2, #1
 80064e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80064e8:	3e01      	subs	r6, #1
 80064ea:	9212      	str	r2, [sp, #72]	@ 0x48
 80064ec:	e775      	b.n	80063da <_dtoa_r+0x102>
 80064ee:	2301      	movs	r3, #1
 80064f0:	e7b6      	b.n	8006460 <_dtoa_r+0x188>
 80064f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80064f4:	e7b5      	b.n	8006462 <_dtoa_r+0x18a>
 80064f6:	427b      	negs	r3, r7
 80064f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80064fa:	2300      	movs	r3, #0
 80064fc:	eba8 0807 	sub.w	r8, r8, r7
 8006500:	930e      	str	r3, [sp, #56]	@ 0x38
 8006502:	e7c2      	b.n	800648a <_dtoa_r+0x1b2>
 8006504:	2300      	movs	r3, #0
 8006506:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006508:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800650a:	2b00      	cmp	r3, #0
 800650c:	dc35      	bgt.n	800657a <_dtoa_r+0x2a2>
 800650e:	2301      	movs	r3, #1
 8006510:	461a      	mov	r2, r3
 8006512:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006516:	9221      	str	r2, [sp, #132]	@ 0x84
 8006518:	e00b      	b.n	8006532 <_dtoa_r+0x25a>
 800651a:	2301      	movs	r3, #1
 800651c:	e7f3      	b.n	8006506 <_dtoa_r+0x22e>
 800651e:	2300      	movs	r3, #0
 8006520:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006522:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006524:	18fb      	adds	r3, r7, r3
 8006526:	9308      	str	r3, [sp, #32]
 8006528:	3301      	adds	r3, #1
 800652a:	2b01      	cmp	r3, #1
 800652c:	9307      	str	r3, [sp, #28]
 800652e:	bfb8      	it	lt
 8006530:	2301      	movlt	r3, #1
 8006532:	2100      	movs	r1, #0
 8006534:	2204      	movs	r2, #4
 8006536:	f8db 001c 	ldr.w	r0, [fp, #28]
 800653a:	f102 0514 	add.w	r5, r2, #20
 800653e:	429d      	cmp	r5, r3
 8006540:	d91f      	bls.n	8006582 <_dtoa_r+0x2aa>
 8006542:	6041      	str	r1, [r0, #4]
 8006544:	4658      	mov	r0, fp
 8006546:	f000 fd8d 	bl	8007064 <_Balloc>
 800654a:	4682      	mov	sl, r0
 800654c:	2800      	cmp	r0, #0
 800654e:	d139      	bne.n	80065c4 <_dtoa_r+0x2ec>
 8006550:	4602      	mov	r2, r0
 8006552:	f240 11af 	movw	r1, #431	@ 0x1af
 8006556:	4b1a      	ldr	r3, [pc, #104]	@ (80065c0 <_dtoa_r+0x2e8>)
 8006558:	e6d2      	b.n	8006300 <_dtoa_r+0x28>
 800655a:	2301      	movs	r3, #1
 800655c:	e7e0      	b.n	8006520 <_dtoa_r+0x248>
 800655e:	2401      	movs	r4, #1
 8006560:	2300      	movs	r3, #0
 8006562:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006564:	9320      	str	r3, [sp, #128]	@ 0x80
 8006566:	f04f 33ff 	mov.w	r3, #4294967295
 800656a:	2200      	movs	r2, #0
 800656c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006570:	2312      	movs	r3, #18
 8006572:	e7d0      	b.n	8006516 <_dtoa_r+0x23e>
 8006574:	2301      	movs	r3, #1
 8006576:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006578:	e7f5      	b.n	8006566 <_dtoa_r+0x28e>
 800657a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800657c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006580:	e7d7      	b.n	8006532 <_dtoa_r+0x25a>
 8006582:	3101      	adds	r1, #1
 8006584:	0052      	lsls	r2, r2, #1
 8006586:	e7d8      	b.n	800653a <_dtoa_r+0x262>
 8006588:	636f4361 	.word	0x636f4361
 800658c:	3fd287a7 	.word	0x3fd287a7
 8006590:	8b60c8b3 	.word	0x8b60c8b3
 8006594:	3fc68a28 	.word	0x3fc68a28
 8006598:	509f79fb 	.word	0x509f79fb
 800659c:	3fd34413 	.word	0x3fd34413
 80065a0:	08009f88 	.word	0x08009f88
 80065a4:	08009f9f 	.word	0x08009f9f
 80065a8:	7ff00000 	.word	0x7ff00000
 80065ac:	08009f84 	.word	0x08009f84
 80065b0:	08009f53 	.word	0x08009f53
 80065b4:	08009f52 	.word	0x08009f52
 80065b8:	3ff80000 	.word	0x3ff80000
 80065bc:	0800a098 	.word	0x0800a098
 80065c0:	08009ff7 	.word	0x08009ff7
 80065c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80065c8:	6018      	str	r0, [r3, #0]
 80065ca:	9b07      	ldr	r3, [sp, #28]
 80065cc:	2b0e      	cmp	r3, #14
 80065ce:	f200 80a4 	bhi.w	800671a <_dtoa_r+0x442>
 80065d2:	2c00      	cmp	r4, #0
 80065d4:	f000 80a1 	beq.w	800671a <_dtoa_r+0x442>
 80065d8:	2f00      	cmp	r7, #0
 80065da:	dd33      	ble.n	8006644 <_dtoa_r+0x36c>
 80065dc:	4b86      	ldr	r3, [pc, #536]	@ (80067f8 <_dtoa_r+0x520>)
 80065de:	f007 020f 	and.w	r2, r7, #15
 80065e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065e6:	05f8      	lsls	r0, r7, #23
 80065e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80065ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80065f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80065f4:	d516      	bpl.n	8006624 <_dtoa_r+0x34c>
 80065f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065fa:	4b80      	ldr	r3, [pc, #512]	@ (80067fc <_dtoa_r+0x524>)
 80065fc:	2603      	movs	r6, #3
 80065fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006602:	f7fa f893 	bl	800072c <__aeabi_ddiv>
 8006606:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800660a:	f004 040f 	and.w	r4, r4, #15
 800660e:	4d7b      	ldr	r5, [pc, #492]	@ (80067fc <_dtoa_r+0x524>)
 8006610:	b954      	cbnz	r4, 8006628 <_dtoa_r+0x350>
 8006612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800661a:	f7fa f887 	bl	800072c <__aeabi_ddiv>
 800661e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006622:	e028      	b.n	8006676 <_dtoa_r+0x39e>
 8006624:	2602      	movs	r6, #2
 8006626:	e7f2      	b.n	800660e <_dtoa_r+0x336>
 8006628:	07e1      	lsls	r1, r4, #31
 800662a:	d508      	bpl.n	800663e <_dtoa_r+0x366>
 800662c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006630:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006634:	f7f9 ff50 	bl	80004d8 <__aeabi_dmul>
 8006638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800663c:	3601      	adds	r6, #1
 800663e:	1064      	asrs	r4, r4, #1
 8006640:	3508      	adds	r5, #8
 8006642:	e7e5      	b.n	8006610 <_dtoa_r+0x338>
 8006644:	f000 80d2 	beq.w	80067ec <_dtoa_r+0x514>
 8006648:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800664c:	427c      	negs	r4, r7
 800664e:	4b6a      	ldr	r3, [pc, #424]	@ (80067f8 <_dtoa_r+0x520>)
 8006650:	f004 020f 	and.w	r2, r4, #15
 8006654:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665c:	f7f9 ff3c 	bl	80004d8 <__aeabi_dmul>
 8006660:	2602      	movs	r6, #2
 8006662:	2300      	movs	r3, #0
 8006664:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006668:	4d64      	ldr	r5, [pc, #400]	@ (80067fc <_dtoa_r+0x524>)
 800666a:	1124      	asrs	r4, r4, #4
 800666c:	2c00      	cmp	r4, #0
 800666e:	f040 80b2 	bne.w	80067d6 <_dtoa_r+0x4fe>
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1d3      	bne.n	800661e <_dtoa_r+0x346>
 8006676:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800667a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800667c:	2b00      	cmp	r3, #0
 800667e:	f000 80b7 	beq.w	80067f0 <_dtoa_r+0x518>
 8006682:	2200      	movs	r2, #0
 8006684:	4620      	mov	r0, r4
 8006686:	4629      	mov	r1, r5
 8006688:	4b5d      	ldr	r3, [pc, #372]	@ (8006800 <_dtoa_r+0x528>)
 800668a:	f7fa f997 	bl	80009bc <__aeabi_dcmplt>
 800668e:	2800      	cmp	r0, #0
 8006690:	f000 80ae 	beq.w	80067f0 <_dtoa_r+0x518>
 8006694:	9b07      	ldr	r3, [sp, #28]
 8006696:	2b00      	cmp	r3, #0
 8006698:	f000 80aa 	beq.w	80067f0 <_dtoa_r+0x518>
 800669c:	9b08      	ldr	r3, [sp, #32]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	dd37      	ble.n	8006712 <_dtoa_r+0x43a>
 80066a2:	1e7b      	subs	r3, r7, #1
 80066a4:	4620      	mov	r0, r4
 80066a6:	9304      	str	r3, [sp, #16]
 80066a8:	2200      	movs	r2, #0
 80066aa:	4629      	mov	r1, r5
 80066ac:	4b55      	ldr	r3, [pc, #340]	@ (8006804 <_dtoa_r+0x52c>)
 80066ae:	f7f9 ff13 	bl	80004d8 <__aeabi_dmul>
 80066b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066b6:	9c08      	ldr	r4, [sp, #32]
 80066b8:	3601      	adds	r6, #1
 80066ba:	4630      	mov	r0, r6
 80066bc:	f7f9 fea2 	bl	8000404 <__aeabi_i2d>
 80066c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066c4:	f7f9 ff08 	bl	80004d8 <__aeabi_dmul>
 80066c8:	2200      	movs	r2, #0
 80066ca:	4b4f      	ldr	r3, [pc, #316]	@ (8006808 <_dtoa_r+0x530>)
 80066cc:	f7f9 fd4e 	bl	800016c <__adddf3>
 80066d0:	4605      	mov	r5, r0
 80066d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80066d6:	2c00      	cmp	r4, #0
 80066d8:	f040 809a 	bne.w	8006810 <_dtoa_r+0x538>
 80066dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066e0:	2200      	movs	r2, #0
 80066e2:	4b4a      	ldr	r3, [pc, #296]	@ (800680c <_dtoa_r+0x534>)
 80066e4:	f7f9 fd40 	bl	8000168 <__aeabi_dsub>
 80066e8:	4602      	mov	r2, r0
 80066ea:	460b      	mov	r3, r1
 80066ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066f0:	462a      	mov	r2, r5
 80066f2:	4633      	mov	r3, r6
 80066f4:	f7fa f980 	bl	80009f8 <__aeabi_dcmpgt>
 80066f8:	2800      	cmp	r0, #0
 80066fa:	f040 828e 	bne.w	8006c1a <_dtoa_r+0x942>
 80066fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006702:	462a      	mov	r2, r5
 8006704:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006708:	f7fa f958 	bl	80009bc <__aeabi_dcmplt>
 800670c:	2800      	cmp	r0, #0
 800670e:	f040 8127 	bne.w	8006960 <_dtoa_r+0x688>
 8006712:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006716:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800671a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800671c:	2b00      	cmp	r3, #0
 800671e:	f2c0 8163 	blt.w	80069e8 <_dtoa_r+0x710>
 8006722:	2f0e      	cmp	r7, #14
 8006724:	f300 8160 	bgt.w	80069e8 <_dtoa_r+0x710>
 8006728:	4b33      	ldr	r3, [pc, #204]	@ (80067f8 <_dtoa_r+0x520>)
 800672a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800672e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006732:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006736:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006738:	2b00      	cmp	r3, #0
 800673a:	da03      	bge.n	8006744 <_dtoa_r+0x46c>
 800673c:	9b07      	ldr	r3, [sp, #28]
 800673e:	2b00      	cmp	r3, #0
 8006740:	f340 8100 	ble.w	8006944 <_dtoa_r+0x66c>
 8006744:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006748:	4656      	mov	r6, sl
 800674a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800674e:	4620      	mov	r0, r4
 8006750:	4629      	mov	r1, r5
 8006752:	f7f9 ffeb 	bl	800072c <__aeabi_ddiv>
 8006756:	f7fa f96f 	bl	8000a38 <__aeabi_d2iz>
 800675a:	4680      	mov	r8, r0
 800675c:	f7f9 fe52 	bl	8000404 <__aeabi_i2d>
 8006760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006764:	f7f9 feb8 	bl	80004d8 <__aeabi_dmul>
 8006768:	4602      	mov	r2, r0
 800676a:	460b      	mov	r3, r1
 800676c:	4620      	mov	r0, r4
 800676e:	4629      	mov	r1, r5
 8006770:	f7f9 fcfa 	bl	8000168 <__aeabi_dsub>
 8006774:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006778:	9d07      	ldr	r5, [sp, #28]
 800677a:	f806 4b01 	strb.w	r4, [r6], #1
 800677e:	eba6 040a 	sub.w	r4, r6, sl
 8006782:	42a5      	cmp	r5, r4
 8006784:	4602      	mov	r2, r0
 8006786:	460b      	mov	r3, r1
 8006788:	f040 8116 	bne.w	80069b8 <_dtoa_r+0x6e0>
 800678c:	f7f9 fcee 	bl	800016c <__adddf3>
 8006790:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006794:	4604      	mov	r4, r0
 8006796:	460d      	mov	r5, r1
 8006798:	f7fa f92e 	bl	80009f8 <__aeabi_dcmpgt>
 800679c:	2800      	cmp	r0, #0
 800679e:	f040 80f8 	bne.w	8006992 <_dtoa_r+0x6ba>
 80067a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067a6:	4620      	mov	r0, r4
 80067a8:	4629      	mov	r1, r5
 80067aa:	f7fa f8fd 	bl	80009a8 <__aeabi_dcmpeq>
 80067ae:	b118      	cbz	r0, 80067b8 <_dtoa_r+0x4e0>
 80067b0:	f018 0f01 	tst.w	r8, #1
 80067b4:	f040 80ed 	bne.w	8006992 <_dtoa_r+0x6ba>
 80067b8:	4649      	mov	r1, r9
 80067ba:	4658      	mov	r0, fp
 80067bc:	f000 fc92 	bl	80070e4 <_Bfree>
 80067c0:	2300      	movs	r3, #0
 80067c2:	7033      	strb	r3, [r6, #0]
 80067c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80067c6:	3701      	adds	r7, #1
 80067c8:	601f      	str	r7, [r3, #0]
 80067ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f000 8320 	beq.w	8006e12 <_dtoa_r+0xb3a>
 80067d2:	601e      	str	r6, [r3, #0]
 80067d4:	e31d      	b.n	8006e12 <_dtoa_r+0xb3a>
 80067d6:	07e2      	lsls	r2, r4, #31
 80067d8:	d505      	bpl.n	80067e6 <_dtoa_r+0x50e>
 80067da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067de:	f7f9 fe7b 	bl	80004d8 <__aeabi_dmul>
 80067e2:	2301      	movs	r3, #1
 80067e4:	3601      	adds	r6, #1
 80067e6:	1064      	asrs	r4, r4, #1
 80067e8:	3508      	adds	r5, #8
 80067ea:	e73f      	b.n	800666c <_dtoa_r+0x394>
 80067ec:	2602      	movs	r6, #2
 80067ee:	e742      	b.n	8006676 <_dtoa_r+0x39e>
 80067f0:	9c07      	ldr	r4, [sp, #28]
 80067f2:	9704      	str	r7, [sp, #16]
 80067f4:	e761      	b.n	80066ba <_dtoa_r+0x3e2>
 80067f6:	bf00      	nop
 80067f8:	0800a098 	.word	0x0800a098
 80067fc:	0800a070 	.word	0x0800a070
 8006800:	3ff00000 	.word	0x3ff00000
 8006804:	40240000 	.word	0x40240000
 8006808:	401c0000 	.word	0x401c0000
 800680c:	40140000 	.word	0x40140000
 8006810:	4b70      	ldr	r3, [pc, #448]	@ (80069d4 <_dtoa_r+0x6fc>)
 8006812:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006814:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006818:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800681c:	4454      	add	r4, sl
 800681e:	2900      	cmp	r1, #0
 8006820:	d045      	beq.n	80068ae <_dtoa_r+0x5d6>
 8006822:	2000      	movs	r0, #0
 8006824:	496c      	ldr	r1, [pc, #432]	@ (80069d8 <_dtoa_r+0x700>)
 8006826:	f7f9 ff81 	bl	800072c <__aeabi_ddiv>
 800682a:	4633      	mov	r3, r6
 800682c:	462a      	mov	r2, r5
 800682e:	f7f9 fc9b 	bl	8000168 <__aeabi_dsub>
 8006832:	4656      	mov	r6, sl
 8006834:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006838:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800683c:	f7fa f8fc 	bl	8000a38 <__aeabi_d2iz>
 8006840:	4605      	mov	r5, r0
 8006842:	f7f9 fddf 	bl	8000404 <__aeabi_i2d>
 8006846:	4602      	mov	r2, r0
 8006848:	460b      	mov	r3, r1
 800684a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800684e:	f7f9 fc8b 	bl	8000168 <__aeabi_dsub>
 8006852:	4602      	mov	r2, r0
 8006854:	460b      	mov	r3, r1
 8006856:	3530      	adds	r5, #48	@ 0x30
 8006858:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800685c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006860:	f806 5b01 	strb.w	r5, [r6], #1
 8006864:	f7fa f8aa 	bl	80009bc <__aeabi_dcmplt>
 8006868:	2800      	cmp	r0, #0
 800686a:	d163      	bne.n	8006934 <_dtoa_r+0x65c>
 800686c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006870:	2000      	movs	r0, #0
 8006872:	495a      	ldr	r1, [pc, #360]	@ (80069dc <_dtoa_r+0x704>)
 8006874:	f7f9 fc78 	bl	8000168 <__aeabi_dsub>
 8006878:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800687c:	f7fa f89e 	bl	80009bc <__aeabi_dcmplt>
 8006880:	2800      	cmp	r0, #0
 8006882:	f040 8087 	bne.w	8006994 <_dtoa_r+0x6bc>
 8006886:	42a6      	cmp	r6, r4
 8006888:	f43f af43 	beq.w	8006712 <_dtoa_r+0x43a>
 800688c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006890:	2200      	movs	r2, #0
 8006892:	4b53      	ldr	r3, [pc, #332]	@ (80069e0 <_dtoa_r+0x708>)
 8006894:	f7f9 fe20 	bl	80004d8 <__aeabi_dmul>
 8006898:	2200      	movs	r2, #0
 800689a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800689e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068a2:	4b4f      	ldr	r3, [pc, #316]	@ (80069e0 <_dtoa_r+0x708>)
 80068a4:	f7f9 fe18 	bl	80004d8 <__aeabi_dmul>
 80068a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068ac:	e7c4      	b.n	8006838 <_dtoa_r+0x560>
 80068ae:	4631      	mov	r1, r6
 80068b0:	4628      	mov	r0, r5
 80068b2:	f7f9 fe11 	bl	80004d8 <__aeabi_dmul>
 80068b6:	4656      	mov	r6, sl
 80068b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80068bc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80068be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068c2:	f7fa f8b9 	bl	8000a38 <__aeabi_d2iz>
 80068c6:	4605      	mov	r5, r0
 80068c8:	f7f9 fd9c 	bl	8000404 <__aeabi_i2d>
 80068cc:	4602      	mov	r2, r0
 80068ce:	460b      	mov	r3, r1
 80068d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068d4:	f7f9 fc48 	bl	8000168 <__aeabi_dsub>
 80068d8:	4602      	mov	r2, r0
 80068da:	460b      	mov	r3, r1
 80068dc:	3530      	adds	r5, #48	@ 0x30
 80068de:	f806 5b01 	strb.w	r5, [r6], #1
 80068e2:	42a6      	cmp	r6, r4
 80068e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068e8:	f04f 0200 	mov.w	r2, #0
 80068ec:	d124      	bne.n	8006938 <_dtoa_r+0x660>
 80068ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80068f2:	4b39      	ldr	r3, [pc, #228]	@ (80069d8 <_dtoa_r+0x700>)
 80068f4:	f7f9 fc3a 	bl	800016c <__adddf3>
 80068f8:	4602      	mov	r2, r0
 80068fa:	460b      	mov	r3, r1
 80068fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006900:	f7fa f87a 	bl	80009f8 <__aeabi_dcmpgt>
 8006904:	2800      	cmp	r0, #0
 8006906:	d145      	bne.n	8006994 <_dtoa_r+0x6bc>
 8006908:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800690c:	2000      	movs	r0, #0
 800690e:	4932      	ldr	r1, [pc, #200]	@ (80069d8 <_dtoa_r+0x700>)
 8006910:	f7f9 fc2a 	bl	8000168 <__aeabi_dsub>
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800691c:	f7fa f84e 	bl	80009bc <__aeabi_dcmplt>
 8006920:	2800      	cmp	r0, #0
 8006922:	f43f aef6 	beq.w	8006712 <_dtoa_r+0x43a>
 8006926:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006928:	1e73      	subs	r3, r6, #1
 800692a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800692c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006930:	2b30      	cmp	r3, #48	@ 0x30
 8006932:	d0f8      	beq.n	8006926 <_dtoa_r+0x64e>
 8006934:	9f04      	ldr	r7, [sp, #16]
 8006936:	e73f      	b.n	80067b8 <_dtoa_r+0x4e0>
 8006938:	4b29      	ldr	r3, [pc, #164]	@ (80069e0 <_dtoa_r+0x708>)
 800693a:	f7f9 fdcd 	bl	80004d8 <__aeabi_dmul>
 800693e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006942:	e7bc      	b.n	80068be <_dtoa_r+0x5e6>
 8006944:	d10c      	bne.n	8006960 <_dtoa_r+0x688>
 8006946:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800694a:	2200      	movs	r2, #0
 800694c:	4b25      	ldr	r3, [pc, #148]	@ (80069e4 <_dtoa_r+0x70c>)
 800694e:	f7f9 fdc3 	bl	80004d8 <__aeabi_dmul>
 8006952:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006956:	f7fa f845 	bl	80009e4 <__aeabi_dcmpge>
 800695a:	2800      	cmp	r0, #0
 800695c:	f000 815b 	beq.w	8006c16 <_dtoa_r+0x93e>
 8006960:	2400      	movs	r4, #0
 8006962:	4625      	mov	r5, r4
 8006964:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006966:	4656      	mov	r6, sl
 8006968:	43db      	mvns	r3, r3
 800696a:	9304      	str	r3, [sp, #16]
 800696c:	2700      	movs	r7, #0
 800696e:	4621      	mov	r1, r4
 8006970:	4658      	mov	r0, fp
 8006972:	f000 fbb7 	bl	80070e4 <_Bfree>
 8006976:	2d00      	cmp	r5, #0
 8006978:	d0dc      	beq.n	8006934 <_dtoa_r+0x65c>
 800697a:	b12f      	cbz	r7, 8006988 <_dtoa_r+0x6b0>
 800697c:	42af      	cmp	r7, r5
 800697e:	d003      	beq.n	8006988 <_dtoa_r+0x6b0>
 8006980:	4639      	mov	r1, r7
 8006982:	4658      	mov	r0, fp
 8006984:	f000 fbae 	bl	80070e4 <_Bfree>
 8006988:	4629      	mov	r1, r5
 800698a:	4658      	mov	r0, fp
 800698c:	f000 fbaa 	bl	80070e4 <_Bfree>
 8006990:	e7d0      	b.n	8006934 <_dtoa_r+0x65c>
 8006992:	9704      	str	r7, [sp, #16]
 8006994:	4633      	mov	r3, r6
 8006996:	461e      	mov	r6, r3
 8006998:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800699c:	2a39      	cmp	r2, #57	@ 0x39
 800699e:	d107      	bne.n	80069b0 <_dtoa_r+0x6d8>
 80069a0:	459a      	cmp	sl, r3
 80069a2:	d1f8      	bne.n	8006996 <_dtoa_r+0x6be>
 80069a4:	9a04      	ldr	r2, [sp, #16]
 80069a6:	3201      	adds	r2, #1
 80069a8:	9204      	str	r2, [sp, #16]
 80069aa:	2230      	movs	r2, #48	@ 0x30
 80069ac:	f88a 2000 	strb.w	r2, [sl]
 80069b0:	781a      	ldrb	r2, [r3, #0]
 80069b2:	3201      	adds	r2, #1
 80069b4:	701a      	strb	r2, [r3, #0]
 80069b6:	e7bd      	b.n	8006934 <_dtoa_r+0x65c>
 80069b8:	2200      	movs	r2, #0
 80069ba:	4b09      	ldr	r3, [pc, #36]	@ (80069e0 <_dtoa_r+0x708>)
 80069bc:	f7f9 fd8c 	bl	80004d8 <__aeabi_dmul>
 80069c0:	2200      	movs	r2, #0
 80069c2:	2300      	movs	r3, #0
 80069c4:	4604      	mov	r4, r0
 80069c6:	460d      	mov	r5, r1
 80069c8:	f7f9 ffee 	bl	80009a8 <__aeabi_dcmpeq>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	f43f aebc 	beq.w	800674a <_dtoa_r+0x472>
 80069d2:	e6f1      	b.n	80067b8 <_dtoa_r+0x4e0>
 80069d4:	0800a098 	.word	0x0800a098
 80069d8:	3fe00000 	.word	0x3fe00000
 80069dc:	3ff00000 	.word	0x3ff00000
 80069e0:	40240000 	.word	0x40240000
 80069e4:	40140000 	.word	0x40140000
 80069e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80069ea:	2a00      	cmp	r2, #0
 80069ec:	f000 80db 	beq.w	8006ba6 <_dtoa_r+0x8ce>
 80069f0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80069f2:	2a01      	cmp	r2, #1
 80069f4:	f300 80bf 	bgt.w	8006b76 <_dtoa_r+0x89e>
 80069f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80069fa:	2a00      	cmp	r2, #0
 80069fc:	f000 80b7 	beq.w	8006b6e <_dtoa_r+0x896>
 8006a00:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006a04:	4646      	mov	r6, r8
 8006a06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006a08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a0a:	2101      	movs	r1, #1
 8006a0c:	441a      	add	r2, r3
 8006a0e:	4658      	mov	r0, fp
 8006a10:	4498      	add	r8, r3
 8006a12:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a14:	f000 fc64 	bl	80072e0 <__i2b>
 8006a18:	4605      	mov	r5, r0
 8006a1a:	b15e      	cbz	r6, 8006a34 <_dtoa_r+0x75c>
 8006a1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	dd08      	ble.n	8006a34 <_dtoa_r+0x75c>
 8006a22:	42b3      	cmp	r3, r6
 8006a24:	bfa8      	it	ge
 8006a26:	4633      	movge	r3, r6
 8006a28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a2a:	eba8 0803 	sub.w	r8, r8, r3
 8006a2e:	1af6      	subs	r6, r6, r3
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a36:	b1f3      	cbz	r3, 8006a76 <_dtoa_r+0x79e>
 8006a38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 80b7 	beq.w	8006bae <_dtoa_r+0x8d6>
 8006a40:	b18c      	cbz	r4, 8006a66 <_dtoa_r+0x78e>
 8006a42:	4629      	mov	r1, r5
 8006a44:	4622      	mov	r2, r4
 8006a46:	4658      	mov	r0, fp
 8006a48:	f000 fd08 	bl	800745c <__pow5mult>
 8006a4c:	464a      	mov	r2, r9
 8006a4e:	4601      	mov	r1, r0
 8006a50:	4605      	mov	r5, r0
 8006a52:	4658      	mov	r0, fp
 8006a54:	f000 fc5a 	bl	800730c <__multiply>
 8006a58:	4649      	mov	r1, r9
 8006a5a:	9004      	str	r0, [sp, #16]
 8006a5c:	4658      	mov	r0, fp
 8006a5e:	f000 fb41 	bl	80070e4 <_Bfree>
 8006a62:	9b04      	ldr	r3, [sp, #16]
 8006a64:	4699      	mov	r9, r3
 8006a66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a68:	1b1a      	subs	r2, r3, r4
 8006a6a:	d004      	beq.n	8006a76 <_dtoa_r+0x79e>
 8006a6c:	4649      	mov	r1, r9
 8006a6e:	4658      	mov	r0, fp
 8006a70:	f000 fcf4 	bl	800745c <__pow5mult>
 8006a74:	4681      	mov	r9, r0
 8006a76:	2101      	movs	r1, #1
 8006a78:	4658      	mov	r0, fp
 8006a7a:	f000 fc31 	bl	80072e0 <__i2b>
 8006a7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a80:	4604      	mov	r4, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	f000 81c9 	beq.w	8006e1a <_dtoa_r+0xb42>
 8006a88:	461a      	mov	r2, r3
 8006a8a:	4601      	mov	r1, r0
 8006a8c:	4658      	mov	r0, fp
 8006a8e:	f000 fce5 	bl	800745c <__pow5mult>
 8006a92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a94:	4604      	mov	r4, r0
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	f300 808f 	bgt.w	8006bba <_dtoa_r+0x8e2>
 8006a9c:	9b02      	ldr	r3, [sp, #8]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f040 8087 	bne.w	8006bb2 <_dtoa_r+0x8da>
 8006aa4:	9b03      	ldr	r3, [sp, #12]
 8006aa6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f040 8083 	bne.w	8006bb6 <_dtoa_r+0x8de>
 8006ab0:	9b03      	ldr	r3, [sp, #12]
 8006ab2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ab6:	0d1b      	lsrs	r3, r3, #20
 8006ab8:	051b      	lsls	r3, r3, #20
 8006aba:	b12b      	cbz	r3, 8006ac8 <_dtoa_r+0x7f0>
 8006abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006abe:	f108 0801 	add.w	r8, r8, #1
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006aca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	f000 81aa 	beq.w	8006e26 <_dtoa_r+0xb4e>
 8006ad2:	6923      	ldr	r3, [r4, #16]
 8006ad4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ad8:	6918      	ldr	r0, [r3, #16]
 8006ada:	f000 fbb5 	bl	8007248 <__hi0bits>
 8006ade:	f1c0 0020 	rsb	r0, r0, #32
 8006ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ae4:	4418      	add	r0, r3
 8006ae6:	f010 001f 	ands.w	r0, r0, #31
 8006aea:	d071      	beq.n	8006bd0 <_dtoa_r+0x8f8>
 8006aec:	f1c0 0320 	rsb	r3, r0, #32
 8006af0:	2b04      	cmp	r3, #4
 8006af2:	dd65      	ble.n	8006bc0 <_dtoa_r+0x8e8>
 8006af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006af6:	f1c0 001c 	rsb	r0, r0, #28
 8006afa:	4403      	add	r3, r0
 8006afc:	4480      	add	r8, r0
 8006afe:	4406      	add	r6, r0
 8006b00:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b02:	f1b8 0f00 	cmp.w	r8, #0
 8006b06:	dd05      	ble.n	8006b14 <_dtoa_r+0x83c>
 8006b08:	4649      	mov	r1, r9
 8006b0a:	4642      	mov	r2, r8
 8006b0c:	4658      	mov	r0, fp
 8006b0e:	f000 fcff 	bl	8007510 <__lshift>
 8006b12:	4681      	mov	r9, r0
 8006b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	dd05      	ble.n	8006b26 <_dtoa_r+0x84e>
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	4658      	mov	r0, fp
 8006b20:	f000 fcf6 	bl	8007510 <__lshift>
 8006b24:	4604      	mov	r4, r0
 8006b26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d053      	beq.n	8006bd4 <_dtoa_r+0x8fc>
 8006b2c:	4621      	mov	r1, r4
 8006b2e:	4648      	mov	r0, r9
 8006b30:	f000 fd5a 	bl	80075e8 <__mcmp>
 8006b34:	2800      	cmp	r0, #0
 8006b36:	da4d      	bge.n	8006bd4 <_dtoa_r+0x8fc>
 8006b38:	1e7b      	subs	r3, r7, #1
 8006b3a:	4649      	mov	r1, r9
 8006b3c:	9304      	str	r3, [sp, #16]
 8006b3e:	220a      	movs	r2, #10
 8006b40:	2300      	movs	r3, #0
 8006b42:	4658      	mov	r0, fp
 8006b44:	f000 faf0 	bl	8007128 <__multadd>
 8006b48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b4a:	4681      	mov	r9, r0
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 816c 	beq.w	8006e2a <_dtoa_r+0xb52>
 8006b52:	2300      	movs	r3, #0
 8006b54:	4629      	mov	r1, r5
 8006b56:	220a      	movs	r2, #10
 8006b58:	4658      	mov	r0, fp
 8006b5a:	f000 fae5 	bl	8007128 <__multadd>
 8006b5e:	9b08      	ldr	r3, [sp, #32]
 8006b60:	4605      	mov	r5, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	dc61      	bgt.n	8006c2a <_dtoa_r+0x952>
 8006b66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	dc3b      	bgt.n	8006be4 <_dtoa_r+0x90c>
 8006b6c:	e05d      	b.n	8006c2a <_dtoa_r+0x952>
 8006b6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b70:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006b74:	e746      	b.n	8006a04 <_dtoa_r+0x72c>
 8006b76:	9b07      	ldr	r3, [sp, #28]
 8006b78:	1e5c      	subs	r4, r3, #1
 8006b7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b7c:	42a3      	cmp	r3, r4
 8006b7e:	bfbf      	itttt	lt
 8006b80:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006b82:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006b84:	1ae3      	sublt	r3, r4, r3
 8006b86:	18d2      	addlt	r2, r2, r3
 8006b88:	bfa8      	it	ge
 8006b8a:	1b1c      	subge	r4, r3, r4
 8006b8c:	9b07      	ldr	r3, [sp, #28]
 8006b8e:	bfbe      	ittt	lt
 8006b90:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006b92:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006b94:	2400      	movlt	r4, #0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	bfb5      	itete	lt
 8006b9a:	eba8 0603 	sublt.w	r6, r8, r3
 8006b9e:	4646      	movge	r6, r8
 8006ba0:	2300      	movlt	r3, #0
 8006ba2:	9b07      	ldrge	r3, [sp, #28]
 8006ba4:	e730      	b.n	8006a08 <_dtoa_r+0x730>
 8006ba6:	4646      	mov	r6, r8
 8006ba8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006baa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006bac:	e735      	b.n	8006a1a <_dtoa_r+0x742>
 8006bae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006bb0:	e75c      	b.n	8006a6c <_dtoa_r+0x794>
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	e788      	b.n	8006ac8 <_dtoa_r+0x7f0>
 8006bb6:	9b02      	ldr	r3, [sp, #8]
 8006bb8:	e786      	b.n	8006ac8 <_dtoa_r+0x7f0>
 8006bba:	2300      	movs	r3, #0
 8006bbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bbe:	e788      	b.n	8006ad2 <_dtoa_r+0x7fa>
 8006bc0:	d09f      	beq.n	8006b02 <_dtoa_r+0x82a>
 8006bc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bc4:	331c      	adds	r3, #28
 8006bc6:	441a      	add	r2, r3
 8006bc8:	4498      	add	r8, r3
 8006bca:	441e      	add	r6, r3
 8006bcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bce:	e798      	b.n	8006b02 <_dtoa_r+0x82a>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	e7f6      	b.n	8006bc2 <_dtoa_r+0x8ea>
 8006bd4:	9b07      	ldr	r3, [sp, #28]
 8006bd6:	9704      	str	r7, [sp, #16]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	dc20      	bgt.n	8006c1e <_dtoa_r+0x946>
 8006bdc:	9308      	str	r3, [sp, #32]
 8006bde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	dd1e      	ble.n	8006c22 <_dtoa_r+0x94a>
 8006be4:	9b08      	ldr	r3, [sp, #32]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f47f aebc 	bne.w	8006964 <_dtoa_r+0x68c>
 8006bec:	4621      	mov	r1, r4
 8006bee:	2205      	movs	r2, #5
 8006bf0:	4658      	mov	r0, fp
 8006bf2:	f000 fa99 	bl	8007128 <__multadd>
 8006bf6:	4601      	mov	r1, r0
 8006bf8:	4604      	mov	r4, r0
 8006bfa:	4648      	mov	r0, r9
 8006bfc:	f000 fcf4 	bl	80075e8 <__mcmp>
 8006c00:	2800      	cmp	r0, #0
 8006c02:	f77f aeaf 	ble.w	8006964 <_dtoa_r+0x68c>
 8006c06:	2331      	movs	r3, #49	@ 0x31
 8006c08:	4656      	mov	r6, sl
 8006c0a:	f806 3b01 	strb.w	r3, [r6], #1
 8006c0e:	9b04      	ldr	r3, [sp, #16]
 8006c10:	3301      	adds	r3, #1
 8006c12:	9304      	str	r3, [sp, #16]
 8006c14:	e6aa      	b.n	800696c <_dtoa_r+0x694>
 8006c16:	9c07      	ldr	r4, [sp, #28]
 8006c18:	9704      	str	r7, [sp, #16]
 8006c1a:	4625      	mov	r5, r4
 8006c1c:	e7f3      	b.n	8006c06 <_dtoa_r+0x92e>
 8006c1e:	9b07      	ldr	r3, [sp, #28]
 8006c20:	9308      	str	r3, [sp, #32]
 8006c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f000 8104 	beq.w	8006e32 <_dtoa_r+0xb5a>
 8006c2a:	2e00      	cmp	r6, #0
 8006c2c:	dd05      	ble.n	8006c3a <_dtoa_r+0x962>
 8006c2e:	4629      	mov	r1, r5
 8006c30:	4632      	mov	r2, r6
 8006c32:	4658      	mov	r0, fp
 8006c34:	f000 fc6c 	bl	8007510 <__lshift>
 8006c38:	4605      	mov	r5, r0
 8006c3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d05a      	beq.n	8006cf6 <_dtoa_r+0xa1e>
 8006c40:	4658      	mov	r0, fp
 8006c42:	6869      	ldr	r1, [r5, #4]
 8006c44:	f000 fa0e 	bl	8007064 <_Balloc>
 8006c48:	4606      	mov	r6, r0
 8006c4a:	b928      	cbnz	r0, 8006c58 <_dtoa_r+0x980>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006c52:	4b83      	ldr	r3, [pc, #524]	@ (8006e60 <_dtoa_r+0xb88>)
 8006c54:	f7ff bb54 	b.w	8006300 <_dtoa_r+0x28>
 8006c58:	692a      	ldr	r2, [r5, #16]
 8006c5a:	f105 010c 	add.w	r1, r5, #12
 8006c5e:	3202      	adds	r2, #2
 8006c60:	0092      	lsls	r2, r2, #2
 8006c62:	300c      	adds	r0, #12
 8006c64:	f001 ff5e 	bl	8008b24 <memcpy>
 8006c68:	2201      	movs	r2, #1
 8006c6a:	4631      	mov	r1, r6
 8006c6c:	4658      	mov	r0, fp
 8006c6e:	f000 fc4f 	bl	8007510 <__lshift>
 8006c72:	462f      	mov	r7, r5
 8006c74:	4605      	mov	r5, r0
 8006c76:	f10a 0301 	add.w	r3, sl, #1
 8006c7a:	9307      	str	r3, [sp, #28]
 8006c7c:	9b08      	ldr	r3, [sp, #32]
 8006c7e:	4453      	add	r3, sl
 8006c80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c82:	9b02      	ldr	r3, [sp, #8]
 8006c84:	f003 0301 	and.w	r3, r3, #1
 8006c88:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c8a:	9b07      	ldr	r3, [sp, #28]
 8006c8c:	4621      	mov	r1, r4
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	4648      	mov	r0, r9
 8006c92:	9302      	str	r3, [sp, #8]
 8006c94:	f7ff fa98 	bl	80061c8 <quorem>
 8006c98:	4639      	mov	r1, r7
 8006c9a:	9008      	str	r0, [sp, #32]
 8006c9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006ca0:	4648      	mov	r0, r9
 8006ca2:	f000 fca1 	bl	80075e8 <__mcmp>
 8006ca6:	462a      	mov	r2, r5
 8006ca8:	9009      	str	r0, [sp, #36]	@ 0x24
 8006caa:	4621      	mov	r1, r4
 8006cac:	4658      	mov	r0, fp
 8006cae:	f000 fcb7 	bl	8007620 <__mdiff>
 8006cb2:	68c2      	ldr	r2, [r0, #12]
 8006cb4:	4606      	mov	r6, r0
 8006cb6:	bb02      	cbnz	r2, 8006cfa <_dtoa_r+0xa22>
 8006cb8:	4601      	mov	r1, r0
 8006cba:	4648      	mov	r0, r9
 8006cbc:	f000 fc94 	bl	80075e8 <__mcmp>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4658      	mov	r0, fp
 8006cc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006cc8:	f000 fa0c 	bl	80070e4 <_Bfree>
 8006ccc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006cce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006cd0:	9e07      	ldr	r6, [sp, #28]
 8006cd2:	ea43 0102 	orr.w	r1, r3, r2
 8006cd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cd8:	4319      	orrs	r1, r3
 8006cda:	d110      	bne.n	8006cfe <_dtoa_r+0xa26>
 8006cdc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ce0:	d029      	beq.n	8006d36 <_dtoa_r+0xa5e>
 8006ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	dd02      	ble.n	8006cee <_dtoa_r+0xa16>
 8006ce8:	9b08      	ldr	r3, [sp, #32]
 8006cea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006cee:	9b02      	ldr	r3, [sp, #8]
 8006cf0:	f883 8000 	strb.w	r8, [r3]
 8006cf4:	e63b      	b.n	800696e <_dtoa_r+0x696>
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	e7bb      	b.n	8006c72 <_dtoa_r+0x99a>
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	e7e1      	b.n	8006cc2 <_dtoa_r+0x9ea>
 8006cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	db04      	blt.n	8006d0e <_dtoa_r+0xa36>
 8006d04:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006d06:	430b      	orrs	r3, r1
 8006d08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d0a:	430b      	orrs	r3, r1
 8006d0c:	d120      	bne.n	8006d50 <_dtoa_r+0xa78>
 8006d0e:	2a00      	cmp	r2, #0
 8006d10:	dded      	ble.n	8006cee <_dtoa_r+0xa16>
 8006d12:	4649      	mov	r1, r9
 8006d14:	2201      	movs	r2, #1
 8006d16:	4658      	mov	r0, fp
 8006d18:	f000 fbfa 	bl	8007510 <__lshift>
 8006d1c:	4621      	mov	r1, r4
 8006d1e:	4681      	mov	r9, r0
 8006d20:	f000 fc62 	bl	80075e8 <__mcmp>
 8006d24:	2800      	cmp	r0, #0
 8006d26:	dc03      	bgt.n	8006d30 <_dtoa_r+0xa58>
 8006d28:	d1e1      	bne.n	8006cee <_dtoa_r+0xa16>
 8006d2a:	f018 0f01 	tst.w	r8, #1
 8006d2e:	d0de      	beq.n	8006cee <_dtoa_r+0xa16>
 8006d30:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006d34:	d1d8      	bne.n	8006ce8 <_dtoa_r+0xa10>
 8006d36:	2339      	movs	r3, #57	@ 0x39
 8006d38:	9a02      	ldr	r2, [sp, #8]
 8006d3a:	7013      	strb	r3, [r2, #0]
 8006d3c:	4633      	mov	r3, r6
 8006d3e:	461e      	mov	r6, r3
 8006d40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006d44:	3b01      	subs	r3, #1
 8006d46:	2a39      	cmp	r2, #57	@ 0x39
 8006d48:	d052      	beq.n	8006df0 <_dtoa_r+0xb18>
 8006d4a:	3201      	adds	r2, #1
 8006d4c:	701a      	strb	r2, [r3, #0]
 8006d4e:	e60e      	b.n	800696e <_dtoa_r+0x696>
 8006d50:	2a00      	cmp	r2, #0
 8006d52:	dd07      	ble.n	8006d64 <_dtoa_r+0xa8c>
 8006d54:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006d58:	d0ed      	beq.n	8006d36 <_dtoa_r+0xa5e>
 8006d5a:	9a02      	ldr	r2, [sp, #8]
 8006d5c:	f108 0301 	add.w	r3, r8, #1
 8006d60:	7013      	strb	r3, [r2, #0]
 8006d62:	e604      	b.n	800696e <_dtoa_r+0x696>
 8006d64:	9b07      	ldr	r3, [sp, #28]
 8006d66:	9a07      	ldr	r2, [sp, #28]
 8006d68:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006d6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d028      	beq.n	8006dc4 <_dtoa_r+0xaec>
 8006d72:	4649      	mov	r1, r9
 8006d74:	2300      	movs	r3, #0
 8006d76:	220a      	movs	r2, #10
 8006d78:	4658      	mov	r0, fp
 8006d7a:	f000 f9d5 	bl	8007128 <__multadd>
 8006d7e:	42af      	cmp	r7, r5
 8006d80:	4681      	mov	r9, r0
 8006d82:	f04f 0300 	mov.w	r3, #0
 8006d86:	f04f 020a 	mov.w	r2, #10
 8006d8a:	4639      	mov	r1, r7
 8006d8c:	4658      	mov	r0, fp
 8006d8e:	d107      	bne.n	8006da0 <_dtoa_r+0xac8>
 8006d90:	f000 f9ca 	bl	8007128 <__multadd>
 8006d94:	4607      	mov	r7, r0
 8006d96:	4605      	mov	r5, r0
 8006d98:	9b07      	ldr	r3, [sp, #28]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	9307      	str	r3, [sp, #28]
 8006d9e:	e774      	b.n	8006c8a <_dtoa_r+0x9b2>
 8006da0:	f000 f9c2 	bl	8007128 <__multadd>
 8006da4:	4629      	mov	r1, r5
 8006da6:	4607      	mov	r7, r0
 8006da8:	2300      	movs	r3, #0
 8006daa:	220a      	movs	r2, #10
 8006dac:	4658      	mov	r0, fp
 8006dae:	f000 f9bb 	bl	8007128 <__multadd>
 8006db2:	4605      	mov	r5, r0
 8006db4:	e7f0      	b.n	8006d98 <_dtoa_r+0xac0>
 8006db6:	9b08      	ldr	r3, [sp, #32]
 8006db8:	2700      	movs	r7, #0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	bfcc      	ite	gt
 8006dbe:	461e      	movgt	r6, r3
 8006dc0:	2601      	movle	r6, #1
 8006dc2:	4456      	add	r6, sl
 8006dc4:	4649      	mov	r1, r9
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	4658      	mov	r0, fp
 8006dca:	f000 fba1 	bl	8007510 <__lshift>
 8006dce:	4621      	mov	r1, r4
 8006dd0:	4681      	mov	r9, r0
 8006dd2:	f000 fc09 	bl	80075e8 <__mcmp>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	dcb0      	bgt.n	8006d3c <_dtoa_r+0xa64>
 8006dda:	d102      	bne.n	8006de2 <_dtoa_r+0xb0a>
 8006ddc:	f018 0f01 	tst.w	r8, #1
 8006de0:	d1ac      	bne.n	8006d3c <_dtoa_r+0xa64>
 8006de2:	4633      	mov	r3, r6
 8006de4:	461e      	mov	r6, r3
 8006de6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dea:	2a30      	cmp	r2, #48	@ 0x30
 8006dec:	d0fa      	beq.n	8006de4 <_dtoa_r+0xb0c>
 8006dee:	e5be      	b.n	800696e <_dtoa_r+0x696>
 8006df0:	459a      	cmp	sl, r3
 8006df2:	d1a4      	bne.n	8006d3e <_dtoa_r+0xa66>
 8006df4:	9b04      	ldr	r3, [sp, #16]
 8006df6:	3301      	adds	r3, #1
 8006df8:	9304      	str	r3, [sp, #16]
 8006dfa:	2331      	movs	r3, #49	@ 0x31
 8006dfc:	f88a 3000 	strb.w	r3, [sl]
 8006e00:	e5b5      	b.n	800696e <_dtoa_r+0x696>
 8006e02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006e04:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006e64 <_dtoa_r+0xb8c>
 8006e08:	b11b      	cbz	r3, 8006e12 <_dtoa_r+0xb3a>
 8006e0a:	f10a 0308 	add.w	r3, sl, #8
 8006e0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006e10:	6013      	str	r3, [r2, #0]
 8006e12:	4650      	mov	r0, sl
 8006e14:	b017      	add	sp, #92	@ 0x5c
 8006e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	f77f ae3d 	ble.w	8006a9c <_dtoa_r+0x7c4>
 8006e22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e24:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e26:	2001      	movs	r0, #1
 8006e28:	e65b      	b.n	8006ae2 <_dtoa_r+0x80a>
 8006e2a:	9b08      	ldr	r3, [sp, #32]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f77f aed6 	ble.w	8006bde <_dtoa_r+0x906>
 8006e32:	4656      	mov	r6, sl
 8006e34:	4621      	mov	r1, r4
 8006e36:	4648      	mov	r0, r9
 8006e38:	f7ff f9c6 	bl	80061c8 <quorem>
 8006e3c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006e40:	9b08      	ldr	r3, [sp, #32]
 8006e42:	f806 8b01 	strb.w	r8, [r6], #1
 8006e46:	eba6 020a 	sub.w	r2, r6, sl
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	ddb3      	ble.n	8006db6 <_dtoa_r+0xade>
 8006e4e:	4649      	mov	r1, r9
 8006e50:	2300      	movs	r3, #0
 8006e52:	220a      	movs	r2, #10
 8006e54:	4658      	mov	r0, fp
 8006e56:	f000 f967 	bl	8007128 <__multadd>
 8006e5a:	4681      	mov	r9, r0
 8006e5c:	e7ea      	b.n	8006e34 <_dtoa_r+0xb5c>
 8006e5e:	bf00      	nop
 8006e60:	08009ff7 	.word	0x08009ff7
 8006e64:	08009f7b 	.word	0x08009f7b

08006e68 <_free_r>:
 8006e68:	b538      	push	{r3, r4, r5, lr}
 8006e6a:	4605      	mov	r5, r0
 8006e6c:	2900      	cmp	r1, #0
 8006e6e:	d040      	beq.n	8006ef2 <_free_r+0x8a>
 8006e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e74:	1f0c      	subs	r4, r1, #4
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	bfb8      	it	lt
 8006e7a:	18e4      	addlt	r4, r4, r3
 8006e7c:	f000 f8e6 	bl	800704c <__malloc_lock>
 8006e80:	4a1c      	ldr	r2, [pc, #112]	@ (8006ef4 <_free_r+0x8c>)
 8006e82:	6813      	ldr	r3, [r2, #0]
 8006e84:	b933      	cbnz	r3, 8006e94 <_free_r+0x2c>
 8006e86:	6063      	str	r3, [r4, #4]
 8006e88:	6014      	str	r4, [r2, #0]
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e90:	f000 b8e2 	b.w	8007058 <__malloc_unlock>
 8006e94:	42a3      	cmp	r3, r4
 8006e96:	d908      	bls.n	8006eaa <_free_r+0x42>
 8006e98:	6820      	ldr	r0, [r4, #0]
 8006e9a:	1821      	adds	r1, r4, r0
 8006e9c:	428b      	cmp	r3, r1
 8006e9e:	bf01      	itttt	eq
 8006ea0:	6819      	ldreq	r1, [r3, #0]
 8006ea2:	685b      	ldreq	r3, [r3, #4]
 8006ea4:	1809      	addeq	r1, r1, r0
 8006ea6:	6021      	streq	r1, [r4, #0]
 8006ea8:	e7ed      	b.n	8006e86 <_free_r+0x1e>
 8006eaa:	461a      	mov	r2, r3
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	b10b      	cbz	r3, 8006eb4 <_free_r+0x4c>
 8006eb0:	42a3      	cmp	r3, r4
 8006eb2:	d9fa      	bls.n	8006eaa <_free_r+0x42>
 8006eb4:	6811      	ldr	r1, [r2, #0]
 8006eb6:	1850      	adds	r0, r2, r1
 8006eb8:	42a0      	cmp	r0, r4
 8006eba:	d10b      	bne.n	8006ed4 <_free_r+0x6c>
 8006ebc:	6820      	ldr	r0, [r4, #0]
 8006ebe:	4401      	add	r1, r0
 8006ec0:	1850      	adds	r0, r2, r1
 8006ec2:	4283      	cmp	r3, r0
 8006ec4:	6011      	str	r1, [r2, #0]
 8006ec6:	d1e0      	bne.n	8006e8a <_free_r+0x22>
 8006ec8:	6818      	ldr	r0, [r3, #0]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	4408      	add	r0, r1
 8006ece:	6010      	str	r0, [r2, #0]
 8006ed0:	6053      	str	r3, [r2, #4]
 8006ed2:	e7da      	b.n	8006e8a <_free_r+0x22>
 8006ed4:	d902      	bls.n	8006edc <_free_r+0x74>
 8006ed6:	230c      	movs	r3, #12
 8006ed8:	602b      	str	r3, [r5, #0]
 8006eda:	e7d6      	b.n	8006e8a <_free_r+0x22>
 8006edc:	6820      	ldr	r0, [r4, #0]
 8006ede:	1821      	adds	r1, r4, r0
 8006ee0:	428b      	cmp	r3, r1
 8006ee2:	bf01      	itttt	eq
 8006ee4:	6819      	ldreq	r1, [r3, #0]
 8006ee6:	685b      	ldreq	r3, [r3, #4]
 8006ee8:	1809      	addeq	r1, r1, r0
 8006eea:	6021      	streq	r1, [r4, #0]
 8006eec:	6063      	str	r3, [r4, #4]
 8006eee:	6054      	str	r4, [r2, #4]
 8006ef0:	e7cb      	b.n	8006e8a <_free_r+0x22>
 8006ef2:	bd38      	pop	{r3, r4, r5, pc}
 8006ef4:	2000058c 	.word	0x2000058c

08006ef8 <malloc>:
 8006ef8:	4b02      	ldr	r3, [pc, #8]	@ (8006f04 <malloc+0xc>)
 8006efa:	4601      	mov	r1, r0
 8006efc:	6818      	ldr	r0, [r3, #0]
 8006efe:	f000 b825 	b.w	8006f4c <_malloc_r>
 8006f02:	bf00      	nop
 8006f04:	200000a8 	.word	0x200000a8

08006f08 <sbrk_aligned>:
 8006f08:	b570      	push	{r4, r5, r6, lr}
 8006f0a:	4e0f      	ldr	r6, [pc, #60]	@ (8006f48 <sbrk_aligned+0x40>)
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	6831      	ldr	r1, [r6, #0]
 8006f10:	4605      	mov	r5, r0
 8006f12:	b911      	cbnz	r1, 8006f1a <sbrk_aligned+0x12>
 8006f14:	f001 fdf6 	bl	8008b04 <_sbrk_r>
 8006f18:	6030      	str	r0, [r6, #0]
 8006f1a:	4621      	mov	r1, r4
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	f001 fdf1 	bl	8008b04 <_sbrk_r>
 8006f22:	1c43      	adds	r3, r0, #1
 8006f24:	d103      	bne.n	8006f2e <sbrk_aligned+0x26>
 8006f26:	f04f 34ff 	mov.w	r4, #4294967295
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	bd70      	pop	{r4, r5, r6, pc}
 8006f2e:	1cc4      	adds	r4, r0, #3
 8006f30:	f024 0403 	bic.w	r4, r4, #3
 8006f34:	42a0      	cmp	r0, r4
 8006f36:	d0f8      	beq.n	8006f2a <sbrk_aligned+0x22>
 8006f38:	1a21      	subs	r1, r4, r0
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	f001 fde2 	bl	8008b04 <_sbrk_r>
 8006f40:	3001      	adds	r0, #1
 8006f42:	d1f2      	bne.n	8006f2a <sbrk_aligned+0x22>
 8006f44:	e7ef      	b.n	8006f26 <sbrk_aligned+0x1e>
 8006f46:	bf00      	nop
 8006f48:	20000588 	.word	0x20000588

08006f4c <_malloc_r>:
 8006f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f50:	1ccd      	adds	r5, r1, #3
 8006f52:	f025 0503 	bic.w	r5, r5, #3
 8006f56:	3508      	adds	r5, #8
 8006f58:	2d0c      	cmp	r5, #12
 8006f5a:	bf38      	it	cc
 8006f5c:	250c      	movcc	r5, #12
 8006f5e:	2d00      	cmp	r5, #0
 8006f60:	4606      	mov	r6, r0
 8006f62:	db01      	blt.n	8006f68 <_malloc_r+0x1c>
 8006f64:	42a9      	cmp	r1, r5
 8006f66:	d904      	bls.n	8006f72 <_malloc_r+0x26>
 8006f68:	230c      	movs	r3, #12
 8006f6a:	6033      	str	r3, [r6, #0]
 8006f6c:	2000      	movs	r0, #0
 8006f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007048 <_malloc_r+0xfc>
 8006f76:	f000 f869 	bl	800704c <__malloc_lock>
 8006f7a:	f8d8 3000 	ldr.w	r3, [r8]
 8006f7e:	461c      	mov	r4, r3
 8006f80:	bb44      	cbnz	r4, 8006fd4 <_malloc_r+0x88>
 8006f82:	4629      	mov	r1, r5
 8006f84:	4630      	mov	r0, r6
 8006f86:	f7ff ffbf 	bl	8006f08 <sbrk_aligned>
 8006f8a:	1c43      	adds	r3, r0, #1
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	d158      	bne.n	8007042 <_malloc_r+0xf6>
 8006f90:	f8d8 4000 	ldr.w	r4, [r8]
 8006f94:	4627      	mov	r7, r4
 8006f96:	2f00      	cmp	r7, #0
 8006f98:	d143      	bne.n	8007022 <_malloc_r+0xd6>
 8006f9a:	2c00      	cmp	r4, #0
 8006f9c:	d04b      	beq.n	8007036 <_malloc_r+0xea>
 8006f9e:	6823      	ldr	r3, [r4, #0]
 8006fa0:	4639      	mov	r1, r7
 8006fa2:	4630      	mov	r0, r6
 8006fa4:	eb04 0903 	add.w	r9, r4, r3
 8006fa8:	f001 fdac 	bl	8008b04 <_sbrk_r>
 8006fac:	4581      	cmp	r9, r0
 8006fae:	d142      	bne.n	8007036 <_malloc_r+0xea>
 8006fb0:	6821      	ldr	r1, [r4, #0]
 8006fb2:	4630      	mov	r0, r6
 8006fb4:	1a6d      	subs	r5, r5, r1
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	f7ff ffa6 	bl	8006f08 <sbrk_aligned>
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	d03a      	beq.n	8007036 <_malloc_r+0xea>
 8006fc0:	6823      	ldr	r3, [r4, #0]
 8006fc2:	442b      	add	r3, r5
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	f8d8 3000 	ldr.w	r3, [r8]
 8006fca:	685a      	ldr	r2, [r3, #4]
 8006fcc:	bb62      	cbnz	r2, 8007028 <_malloc_r+0xdc>
 8006fce:	f8c8 7000 	str.w	r7, [r8]
 8006fd2:	e00f      	b.n	8006ff4 <_malloc_r+0xa8>
 8006fd4:	6822      	ldr	r2, [r4, #0]
 8006fd6:	1b52      	subs	r2, r2, r5
 8006fd8:	d420      	bmi.n	800701c <_malloc_r+0xd0>
 8006fda:	2a0b      	cmp	r2, #11
 8006fdc:	d917      	bls.n	800700e <_malloc_r+0xc2>
 8006fde:	1961      	adds	r1, r4, r5
 8006fe0:	42a3      	cmp	r3, r4
 8006fe2:	6025      	str	r5, [r4, #0]
 8006fe4:	bf18      	it	ne
 8006fe6:	6059      	strne	r1, [r3, #4]
 8006fe8:	6863      	ldr	r3, [r4, #4]
 8006fea:	bf08      	it	eq
 8006fec:	f8c8 1000 	streq.w	r1, [r8]
 8006ff0:	5162      	str	r2, [r4, r5]
 8006ff2:	604b      	str	r3, [r1, #4]
 8006ff4:	4630      	mov	r0, r6
 8006ff6:	f000 f82f 	bl	8007058 <__malloc_unlock>
 8006ffa:	f104 000b 	add.w	r0, r4, #11
 8006ffe:	1d23      	adds	r3, r4, #4
 8007000:	f020 0007 	bic.w	r0, r0, #7
 8007004:	1ac2      	subs	r2, r0, r3
 8007006:	bf1c      	itt	ne
 8007008:	1a1b      	subne	r3, r3, r0
 800700a:	50a3      	strne	r3, [r4, r2]
 800700c:	e7af      	b.n	8006f6e <_malloc_r+0x22>
 800700e:	6862      	ldr	r2, [r4, #4]
 8007010:	42a3      	cmp	r3, r4
 8007012:	bf0c      	ite	eq
 8007014:	f8c8 2000 	streq.w	r2, [r8]
 8007018:	605a      	strne	r2, [r3, #4]
 800701a:	e7eb      	b.n	8006ff4 <_malloc_r+0xa8>
 800701c:	4623      	mov	r3, r4
 800701e:	6864      	ldr	r4, [r4, #4]
 8007020:	e7ae      	b.n	8006f80 <_malloc_r+0x34>
 8007022:	463c      	mov	r4, r7
 8007024:	687f      	ldr	r7, [r7, #4]
 8007026:	e7b6      	b.n	8006f96 <_malloc_r+0x4a>
 8007028:	461a      	mov	r2, r3
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	42a3      	cmp	r3, r4
 800702e:	d1fb      	bne.n	8007028 <_malloc_r+0xdc>
 8007030:	2300      	movs	r3, #0
 8007032:	6053      	str	r3, [r2, #4]
 8007034:	e7de      	b.n	8006ff4 <_malloc_r+0xa8>
 8007036:	230c      	movs	r3, #12
 8007038:	4630      	mov	r0, r6
 800703a:	6033      	str	r3, [r6, #0]
 800703c:	f000 f80c 	bl	8007058 <__malloc_unlock>
 8007040:	e794      	b.n	8006f6c <_malloc_r+0x20>
 8007042:	6005      	str	r5, [r0, #0]
 8007044:	e7d6      	b.n	8006ff4 <_malloc_r+0xa8>
 8007046:	bf00      	nop
 8007048:	2000058c 	.word	0x2000058c

0800704c <__malloc_lock>:
 800704c:	4801      	ldr	r0, [pc, #4]	@ (8007054 <__malloc_lock+0x8>)
 800704e:	f7ff b8a6 	b.w	800619e <__retarget_lock_acquire_recursive>
 8007052:	bf00      	nop
 8007054:	20000584 	.word	0x20000584

08007058 <__malloc_unlock>:
 8007058:	4801      	ldr	r0, [pc, #4]	@ (8007060 <__malloc_unlock+0x8>)
 800705a:	f7ff b8a1 	b.w	80061a0 <__retarget_lock_release_recursive>
 800705e:	bf00      	nop
 8007060:	20000584 	.word	0x20000584

08007064 <_Balloc>:
 8007064:	b570      	push	{r4, r5, r6, lr}
 8007066:	69c6      	ldr	r6, [r0, #28]
 8007068:	4604      	mov	r4, r0
 800706a:	460d      	mov	r5, r1
 800706c:	b976      	cbnz	r6, 800708c <_Balloc+0x28>
 800706e:	2010      	movs	r0, #16
 8007070:	f7ff ff42 	bl	8006ef8 <malloc>
 8007074:	4602      	mov	r2, r0
 8007076:	61e0      	str	r0, [r4, #28]
 8007078:	b920      	cbnz	r0, 8007084 <_Balloc+0x20>
 800707a:	216b      	movs	r1, #107	@ 0x6b
 800707c:	4b17      	ldr	r3, [pc, #92]	@ (80070dc <_Balloc+0x78>)
 800707e:	4818      	ldr	r0, [pc, #96]	@ (80070e0 <_Balloc+0x7c>)
 8007080:	f001 fd64 	bl	8008b4c <__assert_func>
 8007084:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007088:	6006      	str	r6, [r0, #0]
 800708a:	60c6      	str	r6, [r0, #12]
 800708c:	69e6      	ldr	r6, [r4, #28]
 800708e:	68f3      	ldr	r3, [r6, #12]
 8007090:	b183      	cbz	r3, 80070b4 <_Balloc+0x50>
 8007092:	69e3      	ldr	r3, [r4, #28]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800709a:	b9b8      	cbnz	r0, 80070cc <_Balloc+0x68>
 800709c:	2101      	movs	r1, #1
 800709e:	fa01 f605 	lsl.w	r6, r1, r5
 80070a2:	1d72      	adds	r2, r6, #5
 80070a4:	4620      	mov	r0, r4
 80070a6:	0092      	lsls	r2, r2, #2
 80070a8:	f001 fd6e 	bl	8008b88 <_calloc_r>
 80070ac:	b160      	cbz	r0, 80070c8 <_Balloc+0x64>
 80070ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80070b2:	e00e      	b.n	80070d2 <_Balloc+0x6e>
 80070b4:	2221      	movs	r2, #33	@ 0x21
 80070b6:	2104      	movs	r1, #4
 80070b8:	4620      	mov	r0, r4
 80070ba:	f001 fd65 	bl	8008b88 <_calloc_r>
 80070be:	69e3      	ldr	r3, [r4, #28]
 80070c0:	60f0      	str	r0, [r6, #12]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d1e4      	bne.n	8007092 <_Balloc+0x2e>
 80070c8:	2000      	movs	r0, #0
 80070ca:	bd70      	pop	{r4, r5, r6, pc}
 80070cc:	6802      	ldr	r2, [r0, #0]
 80070ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80070d2:	2300      	movs	r3, #0
 80070d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80070d8:	e7f7      	b.n	80070ca <_Balloc+0x66>
 80070da:	bf00      	nop
 80070dc:	08009f88 	.word	0x08009f88
 80070e0:	0800a008 	.word	0x0800a008

080070e4 <_Bfree>:
 80070e4:	b570      	push	{r4, r5, r6, lr}
 80070e6:	69c6      	ldr	r6, [r0, #28]
 80070e8:	4605      	mov	r5, r0
 80070ea:	460c      	mov	r4, r1
 80070ec:	b976      	cbnz	r6, 800710c <_Bfree+0x28>
 80070ee:	2010      	movs	r0, #16
 80070f0:	f7ff ff02 	bl	8006ef8 <malloc>
 80070f4:	4602      	mov	r2, r0
 80070f6:	61e8      	str	r0, [r5, #28]
 80070f8:	b920      	cbnz	r0, 8007104 <_Bfree+0x20>
 80070fa:	218f      	movs	r1, #143	@ 0x8f
 80070fc:	4b08      	ldr	r3, [pc, #32]	@ (8007120 <_Bfree+0x3c>)
 80070fe:	4809      	ldr	r0, [pc, #36]	@ (8007124 <_Bfree+0x40>)
 8007100:	f001 fd24 	bl	8008b4c <__assert_func>
 8007104:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007108:	6006      	str	r6, [r0, #0]
 800710a:	60c6      	str	r6, [r0, #12]
 800710c:	b13c      	cbz	r4, 800711e <_Bfree+0x3a>
 800710e:	69eb      	ldr	r3, [r5, #28]
 8007110:	6862      	ldr	r2, [r4, #4]
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007118:	6021      	str	r1, [r4, #0]
 800711a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800711e:	bd70      	pop	{r4, r5, r6, pc}
 8007120:	08009f88 	.word	0x08009f88
 8007124:	0800a008 	.word	0x0800a008

08007128 <__multadd>:
 8007128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800712c:	4607      	mov	r7, r0
 800712e:	460c      	mov	r4, r1
 8007130:	461e      	mov	r6, r3
 8007132:	2000      	movs	r0, #0
 8007134:	690d      	ldr	r5, [r1, #16]
 8007136:	f101 0c14 	add.w	ip, r1, #20
 800713a:	f8dc 3000 	ldr.w	r3, [ip]
 800713e:	3001      	adds	r0, #1
 8007140:	b299      	uxth	r1, r3
 8007142:	fb02 6101 	mla	r1, r2, r1, r6
 8007146:	0c1e      	lsrs	r6, r3, #16
 8007148:	0c0b      	lsrs	r3, r1, #16
 800714a:	fb02 3306 	mla	r3, r2, r6, r3
 800714e:	b289      	uxth	r1, r1
 8007150:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007154:	4285      	cmp	r5, r0
 8007156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800715a:	f84c 1b04 	str.w	r1, [ip], #4
 800715e:	dcec      	bgt.n	800713a <__multadd+0x12>
 8007160:	b30e      	cbz	r6, 80071a6 <__multadd+0x7e>
 8007162:	68a3      	ldr	r3, [r4, #8]
 8007164:	42ab      	cmp	r3, r5
 8007166:	dc19      	bgt.n	800719c <__multadd+0x74>
 8007168:	6861      	ldr	r1, [r4, #4]
 800716a:	4638      	mov	r0, r7
 800716c:	3101      	adds	r1, #1
 800716e:	f7ff ff79 	bl	8007064 <_Balloc>
 8007172:	4680      	mov	r8, r0
 8007174:	b928      	cbnz	r0, 8007182 <__multadd+0x5a>
 8007176:	4602      	mov	r2, r0
 8007178:	21ba      	movs	r1, #186	@ 0xba
 800717a:	4b0c      	ldr	r3, [pc, #48]	@ (80071ac <__multadd+0x84>)
 800717c:	480c      	ldr	r0, [pc, #48]	@ (80071b0 <__multadd+0x88>)
 800717e:	f001 fce5 	bl	8008b4c <__assert_func>
 8007182:	6922      	ldr	r2, [r4, #16]
 8007184:	f104 010c 	add.w	r1, r4, #12
 8007188:	3202      	adds	r2, #2
 800718a:	0092      	lsls	r2, r2, #2
 800718c:	300c      	adds	r0, #12
 800718e:	f001 fcc9 	bl	8008b24 <memcpy>
 8007192:	4621      	mov	r1, r4
 8007194:	4638      	mov	r0, r7
 8007196:	f7ff ffa5 	bl	80070e4 <_Bfree>
 800719a:	4644      	mov	r4, r8
 800719c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80071a0:	3501      	adds	r5, #1
 80071a2:	615e      	str	r6, [r3, #20]
 80071a4:	6125      	str	r5, [r4, #16]
 80071a6:	4620      	mov	r0, r4
 80071a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071ac:	08009ff7 	.word	0x08009ff7
 80071b0:	0800a008 	.word	0x0800a008

080071b4 <__s2b>:
 80071b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071b8:	4615      	mov	r5, r2
 80071ba:	2209      	movs	r2, #9
 80071bc:	461f      	mov	r7, r3
 80071be:	3308      	adds	r3, #8
 80071c0:	460c      	mov	r4, r1
 80071c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80071c6:	4606      	mov	r6, r0
 80071c8:	2201      	movs	r2, #1
 80071ca:	2100      	movs	r1, #0
 80071cc:	429a      	cmp	r2, r3
 80071ce:	db09      	blt.n	80071e4 <__s2b+0x30>
 80071d0:	4630      	mov	r0, r6
 80071d2:	f7ff ff47 	bl	8007064 <_Balloc>
 80071d6:	b940      	cbnz	r0, 80071ea <__s2b+0x36>
 80071d8:	4602      	mov	r2, r0
 80071da:	21d3      	movs	r1, #211	@ 0xd3
 80071dc:	4b18      	ldr	r3, [pc, #96]	@ (8007240 <__s2b+0x8c>)
 80071de:	4819      	ldr	r0, [pc, #100]	@ (8007244 <__s2b+0x90>)
 80071e0:	f001 fcb4 	bl	8008b4c <__assert_func>
 80071e4:	0052      	lsls	r2, r2, #1
 80071e6:	3101      	adds	r1, #1
 80071e8:	e7f0      	b.n	80071cc <__s2b+0x18>
 80071ea:	9b08      	ldr	r3, [sp, #32]
 80071ec:	2d09      	cmp	r5, #9
 80071ee:	6143      	str	r3, [r0, #20]
 80071f0:	f04f 0301 	mov.w	r3, #1
 80071f4:	6103      	str	r3, [r0, #16]
 80071f6:	dd16      	ble.n	8007226 <__s2b+0x72>
 80071f8:	f104 0909 	add.w	r9, r4, #9
 80071fc:	46c8      	mov	r8, r9
 80071fe:	442c      	add	r4, r5
 8007200:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007204:	4601      	mov	r1, r0
 8007206:	220a      	movs	r2, #10
 8007208:	4630      	mov	r0, r6
 800720a:	3b30      	subs	r3, #48	@ 0x30
 800720c:	f7ff ff8c 	bl	8007128 <__multadd>
 8007210:	45a0      	cmp	r8, r4
 8007212:	d1f5      	bne.n	8007200 <__s2b+0x4c>
 8007214:	f1a5 0408 	sub.w	r4, r5, #8
 8007218:	444c      	add	r4, r9
 800721a:	1b2d      	subs	r5, r5, r4
 800721c:	1963      	adds	r3, r4, r5
 800721e:	42bb      	cmp	r3, r7
 8007220:	db04      	blt.n	800722c <__s2b+0x78>
 8007222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007226:	2509      	movs	r5, #9
 8007228:	340a      	adds	r4, #10
 800722a:	e7f6      	b.n	800721a <__s2b+0x66>
 800722c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007230:	4601      	mov	r1, r0
 8007232:	220a      	movs	r2, #10
 8007234:	4630      	mov	r0, r6
 8007236:	3b30      	subs	r3, #48	@ 0x30
 8007238:	f7ff ff76 	bl	8007128 <__multadd>
 800723c:	e7ee      	b.n	800721c <__s2b+0x68>
 800723e:	bf00      	nop
 8007240:	08009ff7 	.word	0x08009ff7
 8007244:	0800a008 	.word	0x0800a008

08007248 <__hi0bits>:
 8007248:	4603      	mov	r3, r0
 800724a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800724e:	bf3a      	itte	cc
 8007250:	0403      	lslcc	r3, r0, #16
 8007252:	2010      	movcc	r0, #16
 8007254:	2000      	movcs	r0, #0
 8007256:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800725a:	bf3c      	itt	cc
 800725c:	021b      	lslcc	r3, r3, #8
 800725e:	3008      	addcc	r0, #8
 8007260:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007264:	bf3c      	itt	cc
 8007266:	011b      	lslcc	r3, r3, #4
 8007268:	3004      	addcc	r0, #4
 800726a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800726e:	bf3c      	itt	cc
 8007270:	009b      	lslcc	r3, r3, #2
 8007272:	3002      	addcc	r0, #2
 8007274:	2b00      	cmp	r3, #0
 8007276:	db05      	blt.n	8007284 <__hi0bits+0x3c>
 8007278:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800727c:	f100 0001 	add.w	r0, r0, #1
 8007280:	bf08      	it	eq
 8007282:	2020      	moveq	r0, #32
 8007284:	4770      	bx	lr

08007286 <__lo0bits>:
 8007286:	6803      	ldr	r3, [r0, #0]
 8007288:	4602      	mov	r2, r0
 800728a:	f013 0007 	ands.w	r0, r3, #7
 800728e:	d00b      	beq.n	80072a8 <__lo0bits+0x22>
 8007290:	07d9      	lsls	r1, r3, #31
 8007292:	d421      	bmi.n	80072d8 <__lo0bits+0x52>
 8007294:	0798      	lsls	r0, r3, #30
 8007296:	bf49      	itett	mi
 8007298:	085b      	lsrmi	r3, r3, #1
 800729a:	089b      	lsrpl	r3, r3, #2
 800729c:	2001      	movmi	r0, #1
 800729e:	6013      	strmi	r3, [r2, #0]
 80072a0:	bf5c      	itt	pl
 80072a2:	2002      	movpl	r0, #2
 80072a4:	6013      	strpl	r3, [r2, #0]
 80072a6:	4770      	bx	lr
 80072a8:	b299      	uxth	r1, r3
 80072aa:	b909      	cbnz	r1, 80072b0 <__lo0bits+0x2a>
 80072ac:	2010      	movs	r0, #16
 80072ae:	0c1b      	lsrs	r3, r3, #16
 80072b0:	b2d9      	uxtb	r1, r3
 80072b2:	b909      	cbnz	r1, 80072b8 <__lo0bits+0x32>
 80072b4:	3008      	adds	r0, #8
 80072b6:	0a1b      	lsrs	r3, r3, #8
 80072b8:	0719      	lsls	r1, r3, #28
 80072ba:	bf04      	itt	eq
 80072bc:	091b      	lsreq	r3, r3, #4
 80072be:	3004      	addeq	r0, #4
 80072c0:	0799      	lsls	r1, r3, #30
 80072c2:	bf04      	itt	eq
 80072c4:	089b      	lsreq	r3, r3, #2
 80072c6:	3002      	addeq	r0, #2
 80072c8:	07d9      	lsls	r1, r3, #31
 80072ca:	d403      	bmi.n	80072d4 <__lo0bits+0x4e>
 80072cc:	085b      	lsrs	r3, r3, #1
 80072ce:	f100 0001 	add.w	r0, r0, #1
 80072d2:	d003      	beq.n	80072dc <__lo0bits+0x56>
 80072d4:	6013      	str	r3, [r2, #0]
 80072d6:	4770      	bx	lr
 80072d8:	2000      	movs	r0, #0
 80072da:	4770      	bx	lr
 80072dc:	2020      	movs	r0, #32
 80072de:	4770      	bx	lr

080072e0 <__i2b>:
 80072e0:	b510      	push	{r4, lr}
 80072e2:	460c      	mov	r4, r1
 80072e4:	2101      	movs	r1, #1
 80072e6:	f7ff febd 	bl	8007064 <_Balloc>
 80072ea:	4602      	mov	r2, r0
 80072ec:	b928      	cbnz	r0, 80072fa <__i2b+0x1a>
 80072ee:	f240 1145 	movw	r1, #325	@ 0x145
 80072f2:	4b04      	ldr	r3, [pc, #16]	@ (8007304 <__i2b+0x24>)
 80072f4:	4804      	ldr	r0, [pc, #16]	@ (8007308 <__i2b+0x28>)
 80072f6:	f001 fc29 	bl	8008b4c <__assert_func>
 80072fa:	2301      	movs	r3, #1
 80072fc:	6144      	str	r4, [r0, #20]
 80072fe:	6103      	str	r3, [r0, #16]
 8007300:	bd10      	pop	{r4, pc}
 8007302:	bf00      	nop
 8007304:	08009ff7 	.word	0x08009ff7
 8007308:	0800a008 	.word	0x0800a008

0800730c <__multiply>:
 800730c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007310:	4614      	mov	r4, r2
 8007312:	690a      	ldr	r2, [r1, #16]
 8007314:	6923      	ldr	r3, [r4, #16]
 8007316:	460f      	mov	r7, r1
 8007318:	429a      	cmp	r2, r3
 800731a:	bfa2      	ittt	ge
 800731c:	4623      	movge	r3, r4
 800731e:	460c      	movge	r4, r1
 8007320:	461f      	movge	r7, r3
 8007322:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007326:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800732a:	68a3      	ldr	r3, [r4, #8]
 800732c:	6861      	ldr	r1, [r4, #4]
 800732e:	eb0a 0609 	add.w	r6, sl, r9
 8007332:	42b3      	cmp	r3, r6
 8007334:	b085      	sub	sp, #20
 8007336:	bfb8      	it	lt
 8007338:	3101      	addlt	r1, #1
 800733a:	f7ff fe93 	bl	8007064 <_Balloc>
 800733e:	b930      	cbnz	r0, 800734e <__multiply+0x42>
 8007340:	4602      	mov	r2, r0
 8007342:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007346:	4b43      	ldr	r3, [pc, #268]	@ (8007454 <__multiply+0x148>)
 8007348:	4843      	ldr	r0, [pc, #268]	@ (8007458 <__multiply+0x14c>)
 800734a:	f001 fbff 	bl	8008b4c <__assert_func>
 800734e:	f100 0514 	add.w	r5, r0, #20
 8007352:	462b      	mov	r3, r5
 8007354:	2200      	movs	r2, #0
 8007356:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800735a:	4543      	cmp	r3, r8
 800735c:	d321      	bcc.n	80073a2 <__multiply+0x96>
 800735e:	f107 0114 	add.w	r1, r7, #20
 8007362:	f104 0214 	add.w	r2, r4, #20
 8007366:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800736a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800736e:	9302      	str	r3, [sp, #8]
 8007370:	1b13      	subs	r3, r2, r4
 8007372:	3b15      	subs	r3, #21
 8007374:	f023 0303 	bic.w	r3, r3, #3
 8007378:	3304      	adds	r3, #4
 800737a:	f104 0715 	add.w	r7, r4, #21
 800737e:	42ba      	cmp	r2, r7
 8007380:	bf38      	it	cc
 8007382:	2304      	movcc	r3, #4
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	9b02      	ldr	r3, [sp, #8]
 8007388:	9103      	str	r1, [sp, #12]
 800738a:	428b      	cmp	r3, r1
 800738c:	d80c      	bhi.n	80073a8 <__multiply+0x9c>
 800738e:	2e00      	cmp	r6, #0
 8007390:	dd03      	ble.n	800739a <__multiply+0x8e>
 8007392:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007396:	2b00      	cmp	r3, #0
 8007398:	d05a      	beq.n	8007450 <__multiply+0x144>
 800739a:	6106      	str	r6, [r0, #16]
 800739c:	b005      	add	sp, #20
 800739e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a2:	f843 2b04 	str.w	r2, [r3], #4
 80073a6:	e7d8      	b.n	800735a <__multiply+0x4e>
 80073a8:	f8b1 a000 	ldrh.w	sl, [r1]
 80073ac:	f1ba 0f00 	cmp.w	sl, #0
 80073b0:	d023      	beq.n	80073fa <__multiply+0xee>
 80073b2:	46a9      	mov	r9, r5
 80073b4:	f04f 0c00 	mov.w	ip, #0
 80073b8:	f104 0e14 	add.w	lr, r4, #20
 80073bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 80073c0:	f8d9 3000 	ldr.w	r3, [r9]
 80073c4:	fa1f fb87 	uxth.w	fp, r7
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	fb0a 330b 	mla	r3, sl, fp, r3
 80073ce:	4463      	add	r3, ip
 80073d0:	f8d9 c000 	ldr.w	ip, [r9]
 80073d4:	0c3f      	lsrs	r7, r7, #16
 80073d6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80073da:	fb0a c707 	mla	r7, sl, r7, ip
 80073de:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80073e8:	4572      	cmp	r2, lr
 80073ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80073ee:	f849 3b04 	str.w	r3, [r9], #4
 80073f2:	d8e3      	bhi.n	80073bc <__multiply+0xb0>
 80073f4:	9b01      	ldr	r3, [sp, #4]
 80073f6:	f845 c003 	str.w	ip, [r5, r3]
 80073fa:	9b03      	ldr	r3, [sp, #12]
 80073fc:	3104      	adds	r1, #4
 80073fe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007402:	f1b9 0f00 	cmp.w	r9, #0
 8007406:	d021      	beq.n	800744c <__multiply+0x140>
 8007408:	46ae      	mov	lr, r5
 800740a:	f04f 0a00 	mov.w	sl, #0
 800740e:	682b      	ldr	r3, [r5, #0]
 8007410:	f104 0c14 	add.w	ip, r4, #20
 8007414:	f8bc b000 	ldrh.w	fp, [ip]
 8007418:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800741c:	b29b      	uxth	r3, r3
 800741e:	fb09 770b 	mla	r7, r9, fp, r7
 8007422:	4457      	add	r7, sl
 8007424:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007428:	f84e 3b04 	str.w	r3, [lr], #4
 800742c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007430:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007434:	f8be 3000 	ldrh.w	r3, [lr]
 8007438:	4562      	cmp	r2, ip
 800743a:	fb09 330a 	mla	r3, r9, sl, r3
 800743e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007442:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007446:	d8e5      	bhi.n	8007414 <__multiply+0x108>
 8007448:	9f01      	ldr	r7, [sp, #4]
 800744a:	51eb      	str	r3, [r5, r7]
 800744c:	3504      	adds	r5, #4
 800744e:	e79a      	b.n	8007386 <__multiply+0x7a>
 8007450:	3e01      	subs	r6, #1
 8007452:	e79c      	b.n	800738e <__multiply+0x82>
 8007454:	08009ff7 	.word	0x08009ff7
 8007458:	0800a008 	.word	0x0800a008

0800745c <__pow5mult>:
 800745c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007460:	4615      	mov	r5, r2
 8007462:	f012 0203 	ands.w	r2, r2, #3
 8007466:	4607      	mov	r7, r0
 8007468:	460e      	mov	r6, r1
 800746a:	d007      	beq.n	800747c <__pow5mult+0x20>
 800746c:	4c25      	ldr	r4, [pc, #148]	@ (8007504 <__pow5mult+0xa8>)
 800746e:	3a01      	subs	r2, #1
 8007470:	2300      	movs	r3, #0
 8007472:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007476:	f7ff fe57 	bl	8007128 <__multadd>
 800747a:	4606      	mov	r6, r0
 800747c:	10ad      	asrs	r5, r5, #2
 800747e:	d03d      	beq.n	80074fc <__pow5mult+0xa0>
 8007480:	69fc      	ldr	r4, [r7, #28]
 8007482:	b97c      	cbnz	r4, 80074a4 <__pow5mult+0x48>
 8007484:	2010      	movs	r0, #16
 8007486:	f7ff fd37 	bl	8006ef8 <malloc>
 800748a:	4602      	mov	r2, r0
 800748c:	61f8      	str	r0, [r7, #28]
 800748e:	b928      	cbnz	r0, 800749c <__pow5mult+0x40>
 8007490:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007494:	4b1c      	ldr	r3, [pc, #112]	@ (8007508 <__pow5mult+0xac>)
 8007496:	481d      	ldr	r0, [pc, #116]	@ (800750c <__pow5mult+0xb0>)
 8007498:	f001 fb58 	bl	8008b4c <__assert_func>
 800749c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074a0:	6004      	str	r4, [r0, #0]
 80074a2:	60c4      	str	r4, [r0, #12]
 80074a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80074a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074ac:	b94c      	cbnz	r4, 80074c2 <__pow5mult+0x66>
 80074ae:	f240 2171 	movw	r1, #625	@ 0x271
 80074b2:	4638      	mov	r0, r7
 80074b4:	f7ff ff14 	bl	80072e0 <__i2b>
 80074b8:	2300      	movs	r3, #0
 80074ba:	4604      	mov	r4, r0
 80074bc:	f8c8 0008 	str.w	r0, [r8, #8]
 80074c0:	6003      	str	r3, [r0, #0]
 80074c2:	f04f 0900 	mov.w	r9, #0
 80074c6:	07eb      	lsls	r3, r5, #31
 80074c8:	d50a      	bpl.n	80074e0 <__pow5mult+0x84>
 80074ca:	4631      	mov	r1, r6
 80074cc:	4622      	mov	r2, r4
 80074ce:	4638      	mov	r0, r7
 80074d0:	f7ff ff1c 	bl	800730c <__multiply>
 80074d4:	4680      	mov	r8, r0
 80074d6:	4631      	mov	r1, r6
 80074d8:	4638      	mov	r0, r7
 80074da:	f7ff fe03 	bl	80070e4 <_Bfree>
 80074de:	4646      	mov	r6, r8
 80074e0:	106d      	asrs	r5, r5, #1
 80074e2:	d00b      	beq.n	80074fc <__pow5mult+0xa0>
 80074e4:	6820      	ldr	r0, [r4, #0]
 80074e6:	b938      	cbnz	r0, 80074f8 <__pow5mult+0x9c>
 80074e8:	4622      	mov	r2, r4
 80074ea:	4621      	mov	r1, r4
 80074ec:	4638      	mov	r0, r7
 80074ee:	f7ff ff0d 	bl	800730c <__multiply>
 80074f2:	6020      	str	r0, [r4, #0]
 80074f4:	f8c0 9000 	str.w	r9, [r0]
 80074f8:	4604      	mov	r4, r0
 80074fa:	e7e4      	b.n	80074c6 <__pow5mult+0x6a>
 80074fc:	4630      	mov	r0, r6
 80074fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007502:	bf00      	nop
 8007504:	0800a064 	.word	0x0800a064
 8007508:	08009f88 	.word	0x08009f88
 800750c:	0800a008 	.word	0x0800a008

08007510 <__lshift>:
 8007510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007514:	460c      	mov	r4, r1
 8007516:	4607      	mov	r7, r0
 8007518:	4691      	mov	r9, r2
 800751a:	6923      	ldr	r3, [r4, #16]
 800751c:	6849      	ldr	r1, [r1, #4]
 800751e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007522:	68a3      	ldr	r3, [r4, #8]
 8007524:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007528:	f108 0601 	add.w	r6, r8, #1
 800752c:	42b3      	cmp	r3, r6
 800752e:	db0b      	blt.n	8007548 <__lshift+0x38>
 8007530:	4638      	mov	r0, r7
 8007532:	f7ff fd97 	bl	8007064 <_Balloc>
 8007536:	4605      	mov	r5, r0
 8007538:	b948      	cbnz	r0, 800754e <__lshift+0x3e>
 800753a:	4602      	mov	r2, r0
 800753c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007540:	4b27      	ldr	r3, [pc, #156]	@ (80075e0 <__lshift+0xd0>)
 8007542:	4828      	ldr	r0, [pc, #160]	@ (80075e4 <__lshift+0xd4>)
 8007544:	f001 fb02 	bl	8008b4c <__assert_func>
 8007548:	3101      	adds	r1, #1
 800754a:	005b      	lsls	r3, r3, #1
 800754c:	e7ee      	b.n	800752c <__lshift+0x1c>
 800754e:	2300      	movs	r3, #0
 8007550:	f100 0114 	add.w	r1, r0, #20
 8007554:	f100 0210 	add.w	r2, r0, #16
 8007558:	4618      	mov	r0, r3
 800755a:	4553      	cmp	r3, sl
 800755c:	db33      	blt.n	80075c6 <__lshift+0xb6>
 800755e:	6920      	ldr	r0, [r4, #16]
 8007560:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007564:	f104 0314 	add.w	r3, r4, #20
 8007568:	f019 091f 	ands.w	r9, r9, #31
 800756c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007570:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007574:	d02b      	beq.n	80075ce <__lshift+0xbe>
 8007576:	468a      	mov	sl, r1
 8007578:	2200      	movs	r2, #0
 800757a:	f1c9 0e20 	rsb	lr, r9, #32
 800757e:	6818      	ldr	r0, [r3, #0]
 8007580:	fa00 f009 	lsl.w	r0, r0, r9
 8007584:	4310      	orrs	r0, r2
 8007586:	f84a 0b04 	str.w	r0, [sl], #4
 800758a:	f853 2b04 	ldr.w	r2, [r3], #4
 800758e:	459c      	cmp	ip, r3
 8007590:	fa22 f20e 	lsr.w	r2, r2, lr
 8007594:	d8f3      	bhi.n	800757e <__lshift+0x6e>
 8007596:	ebac 0304 	sub.w	r3, ip, r4
 800759a:	3b15      	subs	r3, #21
 800759c:	f023 0303 	bic.w	r3, r3, #3
 80075a0:	3304      	adds	r3, #4
 80075a2:	f104 0015 	add.w	r0, r4, #21
 80075a6:	4584      	cmp	ip, r0
 80075a8:	bf38      	it	cc
 80075aa:	2304      	movcc	r3, #4
 80075ac:	50ca      	str	r2, [r1, r3]
 80075ae:	b10a      	cbz	r2, 80075b4 <__lshift+0xa4>
 80075b0:	f108 0602 	add.w	r6, r8, #2
 80075b4:	3e01      	subs	r6, #1
 80075b6:	4638      	mov	r0, r7
 80075b8:	4621      	mov	r1, r4
 80075ba:	612e      	str	r6, [r5, #16]
 80075bc:	f7ff fd92 	bl	80070e4 <_Bfree>
 80075c0:	4628      	mov	r0, r5
 80075c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80075ca:	3301      	adds	r3, #1
 80075cc:	e7c5      	b.n	800755a <__lshift+0x4a>
 80075ce:	3904      	subs	r1, #4
 80075d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80075d4:	459c      	cmp	ip, r3
 80075d6:	f841 2f04 	str.w	r2, [r1, #4]!
 80075da:	d8f9      	bhi.n	80075d0 <__lshift+0xc0>
 80075dc:	e7ea      	b.n	80075b4 <__lshift+0xa4>
 80075de:	bf00      	nop
 80075e0:	08009ff7 	.word	0x08009ff7
 80075e4:	0800a008 	.word	0x0800a008

080075e8 <__mcmp>:
 80075e8:	4603      	mov	r3, r0
 80075ea:	690a      	ldr	r2, [r1, #16]
 80075ec:	6900      	ldr	r0, [r0, #16]
 80075ee:	b530      	push	{r4, r5, lr}
 80075f0:	1a80      	subs	r0, r0, r2
 80075f2:	d10e      	bne.n	8007612 <__mcmp+0x2a>
 80075f4:	3314      	adds	r3, #20
 80075f6:	3114      	adds	r1, #20
 80075f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80075fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007600:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007604:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007608:	4295      	cmp	r5, r2
 800760a:	d003      	beq.n	8007614 <__mcmp+0x2c>
 800760c:	d205      	bcs.n	800761a <__mcmp+0x32>
 800760e:	f04f 30ff 	mov.w	r0, #4294967295
 8007612:	bd30      	pop	{r4, r5, pc}
 8007614:	42a3      	cmp	r3, r4
 8007616:	d3f3      	bcc.n	8007600 <__mcmp+0x18>
 8007618:	e7fb      	b.n	8007612 <__mcmp+0x2a>
 800761a:	2001      	movs	r0, #1
 800761c:	e7f9      	b.n	8007612 <__mcmp+0x2a>
	...

08007620 <__mdiff>:
 8007620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007624:	4689      	mov	r9, r1
 8007626:	4606      	mov	r6, r0
 8007628:	4611      	mov	r1, r2
 800762a:	4648      	mov	r0, r9
 800762c:	4614      	mov	r4, r2
 800762e:	f7ff ffdb 	bl	80075e8 <__mcmp>
 8007632:	1e05      	subs	r5, r0, #0
 8007634:	d112      	bne.n	800765c <__mdiff+0x3c>
 8007636:	4629      	mov	r1, r5
 8007638:	4630      	mov	r0, r6
 800763a:	f7ff fd13 	bl	8007064 <_Balloc>
 800763e:	4602      	mov	r2, r0
 8007640:	b928      	cbnz	r0, 800764e <__mdiff+0x2e>
 8007642:	f240 2137 	movw	r1, #567	@ 0x237
 8007646:	4b3e      	ldr	r3, [pc, #248]	@ (8007740 <__mdiff+0x120>)
 8007648:	483e      	ldr	r0, [pc, #248]	@ (8007744 <__mdiff+0x124>)
 800764a:	f001 fa7f 	bl	8008b4c <__assert_func>
 800764e:	2301      	movs	r3, #1
 8007650:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007654:	4610      	mov	r0, r2
 8007656:	b003      	add	sp, #12
 8007658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800765c:	bfbc      	itt	lt
 800765e:	464b      	movlt	r3, r9
 8007660:	46a1      	movlt	r9, r4
 8007662:	4630      	mov	r0, r6
 8007664:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007668:	bfba      	itte	lt
 800766a:	461c      	movlt	r4, r3
 800766c:	2501      	movlt	r5, #1
 800766e:	2500      	movge	r5, #0
 8007670:	f7ff fcf8 	bl	8007064 <_Balloc>
 8007674:	4602      	mov	r2, r0
 8007676:	b918      	cbnz	r0, 8007680 <__mdiff+0x60>
 8007678:	f240 2145 	movw	r1, #581	@ 0x245
 800767c:	4b30      	ldr	r3, [pc, #192]	@ (8007740 <__mdiff+0x120>)
 800767e:	e7e3      	b.n	8007648 <__mdiff+0x28>
 8007680:	f100 0b14 	add.w	fp, r0, #20
 8007684:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007688:	f109 0310 	add.w	r3, r9, #16
 800768c:	60c5      	str	r5, [r0, #12]
 800768e:	f04f 0c00 	mov.w	ip, #0
 8007692:	f109 0514 	add.w	r5, r9, #20
 8007696:	46d9      	mov	r9, fp
 8007698:	6926      	ldr	r6, [r4, #16]
 800769a:	f104 0e14 	add.w	lr, r4, #20
 800769e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80076a2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80076a6:	9301      	str	r3, [sp, #4]
 80076a8:	9b01      	ldr	r3, [sp, #4]
 80076aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80076ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 80076b2:	b281      	uxth	r1, r0
 80076b4:	9301      	str	r3, [sp, #4]
 80076b6:	fa1f f38a 	uxth.w	r3, sl
 80076ba:	1a5b      	subs	r3, r3, r1
 80076bc:	0c00      	lsrs	r0, r0, #16
 80076be:	4463      	add	r3, ip
 80076c0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80076c4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80076ce:	4576      	cmp	r6, lr
 80076d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80076d4:	f849 3b04 	str.w	r3, [r9], #4
 80076d8:	d8e6      	bhi.n	80076a8 <__mdiff+0x88>
 80076da:	1b33      	subs	r3, r6, r4
 80076dc:	3b15      	subs	r3, #21
 80076de:	f023 0303 	bic.w	r3, r3, #3
 80076e2:	3415      	adds	r4, #21
 80076e4:	3304      	adds	r3, #4
 80076e6:	42a6      	cmp	r6, r4
 80076e8:	bf38      	it	cc
 80076ea:	2304      	movcc	r3, #4
 80076ec:	441d      	add	r5, r3
 80076ee:	445b      	add	r3, fp
 80076f0:	461e      	mov	r6, r3
 80076f2:	462c      	mov	r4, r5
 80076f4:	4544      	cmp	r4, r8
 80076f6:	d30e      	bcc.n	8007716 <__mdiff+0xf6>
 80076f8:	f108 0103 	add.w	r1, r8, #3
 80076fc:	1b49      	subs	r1, r1, r5
 80076fe:	f021 0103 	bic.w	r1, r1, #3
 8007702:	3d03      	subs	r5, #3
 8007704:	45a8      	cmp	r8, r5
 8007706:	bf38      	it	cc
 8007708:	2100      	movcc	r1, #0
 800770a:	440b      	add	r3, r1
 800770c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007710:	b199      	cbz	r1, 800773a <__mdiff+0x11a>
 8007712:	6117      	str	r7, [r2, #16]
 8007714:	e79e      	b.n	8007654 <__mdiff+0x34>
 8007716:	46e6      	mov	lr, ip
 8007718:	f854 1b04 	ldr.w	r1, [r4], #4
 800771c:	fa1f fc81 	uxth.w	ip, r1
 8007720:	44f4      	add	ip, lr
 8007722:	0c08      	lsrs	r0, r1, #16
 8007724:	4471      	add	r1, lr
 8007726:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800772a:	b289      	uxth	r1, r1
 800772c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007730:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007734:	f846 1b04 	str.w	r1, [r6], #4
 8007738:	e7dc      	b.n	80076f4 <__mdiff+0xd4>
 800773a:	3f01      	subs	r7, #1
 800773c:	e7e6      	b.n	800770c <__mdiff+0xec>
 800773e:	bf00      	nop
 8007740:	08009ff7 	.word	0x08009ff7
 8007744:	0800a008 	.word	0x0800a008

08007748 <__ulp>:
 8007748:	4b0e      	ldr	r3, [pc, #56]	@ (8007784 <__ulp+0x3c>)
 800774a:	400b      	ands	r3, r1
 800774c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007750:	2b00      	cmp	r3, #0
 8007752:	dc08      	bgt.n	8007766 <__ulp+0x1e>
 8007754:	425b      	negs	r3, r3
 8007756:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800775a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800775e:	da04      	bge.n	800776a <__ulp+0x22>
 8007760:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007764:	4113      	asrs	r3, r2
 8007766:	2200      	movs	r2, #0
 8007768:	e008      	b.n	800777c <__ulp+0x34>
 800776a:	f1a2 0314 	sub.w	r3, r2, #20
 800776e:	2b1e      	cmp	r3, #30
 8007770:	bfd6      	itet	le
 8007772:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007776:	2201      	movgt	r2, #1
 8007778:	40da      	lsrle	r2, r3
 800777a:	2300      	movs	r3, #0
 800777c:	4619      	mov	r1, r3
 800777e:	4610      	mov	r0, r2
 8007780:	4770      	bx	lr
 8007782:	bf00      	nop
 8007784:	7ff00000 	.word	0x7ff00000

08007788 <__b2d>:
 8007788:	6902      	ldr	r2, [r0, #16]
 800778a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800778c:	f100 0614 	add.w	r6, r0, #20
 8007790:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007794:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007798:	4f1e      	ldr	r7, [pc, #120]	@ (8007814 <__b2d+0x8c>)
 800779a:	4620      	mov	r0, r4
 800779c:	f7ff fd54 	bl	8007248 <__hi0bits>
 80077a0:	4603      	mov	r3, r0
 80077a2:	f1c0 0020 	rsb	r0, r0, #32
 80077a6:	2b0a      	cmp	r3, #10
 80077a8:	f1a2 0504 	sub.w	r5, r2, #4
 80077ac:	6008      	str	r0, [r1, #0]
 80077ae:	dc12      	bgt.n	80077d6 <__b2d+0x4e>
 80077b0:	42ae      	cmp	r6, r5
 80077b2:	bf2c      	ite	cs
 80077b4:	2200      	movcs	r2, #0
 80077b6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80077ba:	f1c3 0c0b 	rsb	ip, r3, #11
 80077be:	3315      	adds	r3, #21
 80077c0:	fa24 fe0c 	lsr.w	lr, r4, ip
 80077c4:	fa04 f303 	lsl.w	r3, r4, r3
 80077c8:	fa22 f20c 	lsr.w	r2, r2, ip
 80077cc:	ea4e 0107 	orr.w	r1, lr, r7
 80077d0:	431a      	orrs	r2, r3
 80077d2:	4610      	mov	r0, r2
 80077d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077d6:	42ae      	cmp	r6, r5
 80077d8:	bf36      	itet	cc
 80077da:	f1a2 0508 	subcc.w	r5, r2, #8
 80077de:	2200      	movcs	r2, #0
 80077e0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80077e4:	3b0b      	subs	r3, #11
 80077e6:	d012      	beq.n	800780e <__b2d+0x86>
 80077e8:	f1c3 0720 	rsb	r7, r3, #32
 80077ec:	fa22 f107 	lsr.w	r1, r2, r7
 80077f0:	409c      	lsls	r4, r3
 80077f2:	430c      	orrs	r4, r1
 80077f4:	42b5      	cmp	r5, r6
 80077f6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80077fa:	bf94      	ite	ls
 80077fc:	2400      	movls	r4, #0
 80077fe:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007802:	409a      	lsls	r2, r3
 8007804:	40fc      	lsrs	r4, r7
 8007806:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800780a:	4322      	orrs	r2, r4
 800780c:	e7e1      	b.n	80077d2 <__b2d+0x4a>
 800780e:	ea44 0107 	orr.w	r1, r4, r7
 8007812:	e7de      	b.n	80077d2 <__b2d+0x4a>
 8007814:	3ff00000 	.word	0x3ff00000

08007818 <__d2b>:
 8007818:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800781c:	2101      	movs	r1, #1
 800781e:	4690      	mov	r8, r2
 8007820:	4699      	mov	r9, r3
 8007822:	9e08      	ldr	r6, [sp, #32]
 8007824:	f7ff fc1e 	bl	8007064 <_Balloc>
 8007828:	4604      	mov	r4, r0
 800782a:	b930      	cbnz	r0, 800783a <__d2b+0x22>
 800782c:	4602      	mov	r2, r0
 800782e:	f240 310f 	movw	r1, #783	@ 0x30f
 8007832:	4b23      	ldr	r3, [pc, #140]	@ (80078c0 <__d2b+0xa8>)
 8007834:	4823      	ldr	r0, [pc, #140]	@ (80078c4 <__d2b+0xac>)
 8007836:	f001 f989 	bl	8008b4c <__assert_func>
 800783a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800783e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007842:	b10d      	cbz	r5, 8007848 <__d2b+0x30>
 8007844:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007848:	9301      	str	r3, [sp, #4]
 800784a:	f1b8 0300 	subs.w	r3, r8, #0
 800784e:	d024      	beq.n	800789a <__d2b+0x82>
 8007850:	4668      	mov	r0, sp
 8007852:	9300      	str	r3, [sp, #0]
 8007854:	f7ff fd17 	bl	8007286 <__lo0bits>
 8007858:	e9dd 1200 	ldrd	r1, r2, [sp]
 800785c:	b1d8      	cbz	r0, 8007896 <__d2b+0x7e>
 800785e:	f1c0 0320 	rsb	r3, r0, #32
 8007862:	fa02 f303 	lsl.w	r3, r2, r3
 8007866:	430b      	orrs	r3, r1
 8007868:	40c2      	lsrs	r2, r0
 800786a:	6163      	str	r3, [r4, #20]
 800786c:	9201      	str	r2, [sp, #4]
 800786e:	9b01      	ldr	r3, [sp, #4]
 8007870:	2b00      	cmp	r3, #0
 8007872:	bf0c      	ite	eq
 8007874:	2201      	moveq	r2, #1
 8007876:	2202      	movne	r2, #2
 8007878:	61a3      	str	r3, [r4, #24]
 800787a:	6122      	str	r2, [r4, #16]
 800787c:	b1ad      	cbz	r5, 80078aa <__d2b+0x92>
 800787e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007882:	4405      	add	r5, r0
 8007884:	6035      	str	r5, [r6, #0]
 8007886:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800788a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800788c:	6018      	str	r0, [r3, #0]
 800788e:	4620      	mov	r0, r4
 8007890:	b002      	add	sp, #8
 8007892:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007896:	6161      	str	r1, [r4, #20]
 8007898:	e7e9      	b.n	800786e <__d2b+0x56>
 800789a:	a801      	add	r0, sp, #4
 800789c:	f7ff fcf3 	bl	8007286 <__lo0bits>
 80078a0:	9b01      	ldr	r3, [sp, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	6163      	str	r3, [r4, #20]
 80078a6:	3020      	adds	r0, #32
 80078a8:	e7e7      	b.n	800787a <__d2b+0x62>
 80078aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80078ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078b2:	6030      	str	r0, [r6, #0]
 80078b4:	6918      	ldr	r0, [r3, #16]
 80078b6:	f7ff fcc7 	bl	8007248 <__hi0bits>
 80078ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80078be:	e7e4      	b.n	800788a <__d2b+0x72>
 80078c0:	08009ff7 	.word	0x08009ff7
 80078c4:	0800a008 	.word	0x0800a008

080078c8 <__ratio>:
 80078c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078cc:	b085      	sub	sp, #20
 80078ce:	e9cd 1000 	strd	r1, r0, [sp]
 80078d2:	a902      	add	r1, sp, #8
 80078d4:	f7ff ff58 	bl	8007788 <__b2d>
 80078d8:	468b      	mov	fp, r1
 80078da:	4606      	mov	r6, r0
 80078dc:	460f      	mov	r7, r1
 80078de:	9800      	ldr	r0, [sp, #0]
 80078e0:	a903      	add	r1, sp, #12
 80078e2:	f7ff ff51 	bl	8007788 <__b2d>
 80078e6:	460d      	mov	r5, r1
 80078e8:	9b01      	ldr	r3, [sp, #4]
 80078ea:	4689      	mov	r9, r1
 80078ec:	6919      	ldr	r1, [r3, #16]
 80078ee:	9b00      	ldr	r3, [sp, #0]
 80078f0:	4604      	mov	r4, r0
 80078f2:	691b      	ldr	r3, [r3, #16]
 80078f4:	4630      	mov	r0, r6
 80078f6:	1ac9      	subs	r1, r1, r3
 80078f8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80078fc:	1a9b      	subs	r3, r3, r2
 80078fe:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007902:	2b00      	cmp	r3, #0
 8007904:	bfcd      	iteet	gt
 8007906:	463a      	movgt	r2, r7
 8007908:	462a      	movle	r2, r5
 800790a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800790e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007912:	bfd8      	it	le
 8007914:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007918:	464b      	mov	r3, r9
 800791a:	4622      	mov	r2, r4
 800791c:	4659      	mov	r1, fp
 800791e:	f7f8 ff05 	bl	800072c <__aeabi_ddiv>
 8007922:	b005      	add	sp, #20
 8007924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007928 <__copybits>:
 8007928:	3901      	subs	r1, #1
 800792a:	b570      	push	{r4, r5, r6, lr}
 800792c:	1149      	asrs	r1, r1, #5
 800792e:	6914      	ldr	r4, [r2, #16]
 8007930:	3101      	adds	r1, #1
 8007932:	f102 0314 	add.w	r3, r2, #20
 8007936:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800793a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800793e:	1f05      	subs	r5, r0, #4
 8007940:	42a3      	cmp	r3, r4
 8007942:	d30c      	bcc.n	800795e <__copybits+0x36>
 8007944:	1aa3      	subs	r3, r4, r2
 8007946:	3b11      	subs	r3, #17
 8007948:	f023 0303 	bic.w	r3, r3, #3
 800794c:	3211      	adds	r2, #17
 800794e:	42a2      	cmp	r2, r4
 8007950:	bf88      	it	hi
 8007952:	2300      	movhi	r3, #0
 8007954:	4418      	add	r0, r3
 8007956:	2300      	movs	r3, #0
 8007958:	4288      	cmp	r0, r1
 800795a:	d305      	bcc.n	8007968 <__copybits+0x40>
 800795c:	bd70      	pop	{r4, r5, r6, pc}
 800795e:	f853 6b04 	ldr.w	r6, [r3], #4
 8007962:	f845 6f04 	str.w	r6, [r5, #4]!
 8007966:	e7eb      	b.n	8007940 <__copybits+0x18>
 8007968:	f840 3b04 	str.w	r3, [r0], #4
 800796c:	e7f4      	b.n	8007958 <__copybits+0x30>

0800796e <__any_on>:
 800796e:	f100 0214 	add.w	r2, r0, #20
 8007972:	6900      	ldr	r0, [r0, #16]
 8007974:	114b      	asrs	r3, r1, #5
 8007976:	4298      	cmp	r0, r3
 8007978:	b510      	push	{r4, lr}
 800797a:	db11      	blt.n	80079a0 <__any_on+0x32>
 800797c:	dd0a      	ble.n	8007994 <__any_on+0x26>
 800797e:	f011 011f 	ands.w	r1, r1, #31
 8007982:	d007      	beq.n	8007994 <__any_on+0x26>
 8007984:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007988:	fa24 f001 	lsr.w	r0, r4, r1
 800798c:	fa00 f101 	lsl.w	r1, r0, r1
 8007990:	428c      	cmp	r4, r1
 8007992:	d10b      	bne.n	80079ac <__any_on+0x3e>
 8007994:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007998:	4293      	cmp	r3, r2
 800799a:	d803      	bhi.n	80079a4 <__any_on+0x36>
 800799c:	2000      	movs	r0, #0
 800799e:	bd10      	pop	{r4, pc}
 80079a0:	4603      	mov	r3, r0
 80079a2:	e7f7      	b.n	8007994 <__any_on+0x26>
 80079a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80079a8:	2900      	cmp	r1, #0
 80079aa:	d0f5      	beq.n	8007998 <__any_on+0x2a>
 80079ac:	2001      	movs	r0, #1
 80079ae:	e7f6      	b.n	800799e <__any_on+0x30>

080079b0 <sulp>:
 80079b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b4:	460f      	mov	r7, r1
 80079b6:	4690      	mov	r8, r2
 80079b8:	f7ff fec6 	bl	8007748 <__ulp>
 80079bc:	4604      	mov	r4, r0
 80079be:	460d      	mov	r5, r1
 80079c0:	f1b8 0f00 	cmp.w	r8, #0
 80079c4:	d011      	beq.n	80079ea <sulp+0x3a>
 80079c6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80079ca:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	dd0b      	ble.n	80079ea <sulp+0x3a>
 80079d2:	2400      	movs	r4, #0
 80079d4:	051b      	lsls	r3, r3, #20
 80079d6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80079da:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80079de:	4622      	mov	r2, r4
 80079e0:	462b      	mov	r3, r5
 80079e2:	f7f8 fd79 	bl	80004d8 <__aeabi_dmul>
 80079e6:	4604      	mov	r4, r0
 80079e8:	460d      	mov	r5, r1
 80079ea:	4620      	mov	r0, r4
 80079ec:	4629      	mov	r1, r5
 80079ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079f2:	0000      	movs	r0, r0
 80079f4:	0000      	movs	r0, r0
	...

080079f8 <_strtod_l>:
 80079f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fc:	b09f      	sub	sp, #124	@ 0x7c
 80079fe:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007a00:	2200      	movs	r2, #0
 8007a02:	460c      	mov	r4, r1
 8007a04:	921a      	str	r2, [sp, #104]	@ 0x68
 8007a06:	f04f 0a00 	mov.w	sl, #0
 8007a0a:	f04f 0b00 	mov.w	fp, #0
 8007a0e:	460a      	mov	r2, r1
 8007a10:	9005      	str	r0, [sp, #20]
 8007a12:	9219      	str	r2, [sp, #100]	@ 0x64
 8007a14:	7811      	ldrb	r1, [r2, #0]
 8007a16:	292b      	cmp	r1, #43	@ 0x2b
 8007a18:	d048      	beq.n	8007aac <_strtod_l+0xb4>
 8007a1a:	d836      	bhi.n	8007a8a <_strtod_l+0x92>
 8007a1c:	290d      	cmp	r1, #13
 8007a1e:	d830      	bhi.n	8007a82 <_strtod_l+0x8a>
 8007a20:	2908      	cmp	r1, #8
 8007a22:	d830      	bhi.n	8007a86 <_strtod_l+0x8e>
 8007a24:	2900      	cmp	r1, #0
 8007a26:	d039      	beq.n	8007a9c <_strtod_l+0xa4>
 8007a28:	2200      	movs	r2, #0
 8007a2a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007a2c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007a2e:	782a      	ldrb	r2, [r5, #0]
 8007a30:	2a30      	cmp	r2, #48	@ 0x30
 8007a32:	f040 80b1 	bne.w	8007b98 <_strtod_l+0x1a0>
 8007a36:	786a      	ldrb	r2, [r5, #1]
 8007a38:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007a3c:	2a58      	cmp	r2, #88	@ 0x58
 8007a3e:	d16c      	bne.n	8007b1a <_strtod_l+0x122>
 8007a40:	9302      	str	r3, [sp, #8]
 8007a42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a44:	4a8e      	ldr	r2, [pc, #568]	@ (8007c80 <_strtod_l+0x288>)
 8007a46:	9301      	str	r3, [sp, #4]
 8007a48:	ab1a      	add	r3, sp, #104	@ 0x68
 8007a4a:	9300      	str	r3, [sp, #0]
 8007a4c:	9805      	ldr	r0, [sp, #20]
 8007a4e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007a50:	a919      	add	r1, sp, #100	@ 0x64
 8007a52:	f001 f915 	bl	8008c80 <__gethex>
 8007a56:	f010 060f 	ands.w	r6, r0, #15
 8007a5a:	4604      	mov	r4, r0
 8007a5c:	d005      	beq.n	8007a6a <_strtod_l+0x72>
 8007a5e:	2e06      	cmp	r6, #6
 8007a60:	d126      	bne.n	8007ab0 <_strtod_l+0xb8>
 8007a62:	2300      	movs	r3, #0
 8007a64:	3501      	adds	r5, #1
 8007a66:	9519      	str	r5, [sp, #100]	@ 0x64
 8007a68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f040 8584 	bne.w	800857a <_strtod_l+0xb82>
 8007a72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a74:	b1bb      	cbz	r3, 8007aa6 <_strtod_l+0xae>
 8007a76:	4650      	mov	r0, sl
 8007a78:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007a7c:	b01f      	add	sp, #124	@ 0x7c
 8007a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a82:	2920      	cmp	r1, #32
 8007a84:	d1d0      	bne.n	8007a28 <_strtod_l+0x30>
 8007a86:	3201      	adds	r2, #1
 8007a88:	e7c3      	b.n	8007a12 <_strtod_l+0x1a>
 8007a8a:	292d      	cmp	r1, #45	@ 0x2d
 8007a8c:	d1cc      	bne.n	8007a28 <_strtod_l+0x30>
 8007a8e:	2101      	movs	r1, #1
 8007a90:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007a92:	1c51      	adds	r1, r2, #1
 8007a94:	9119      	str	r1, [sp, #100]	@ 0x64
 8007a96:	7852      	ldrb	r2, [r2, #1]
 8007a98:	2a00      	cmp	r2, #0
 8007a9a:	d1c7      	bne.n	8007a2c <_strtod_l+0x34>
 8007a9c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a9e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	f040 8568 	bne.w	8008576 <_strtod_l+0xb7e>
 8007aa6:	4650      	mov	r0, sl
 8007aa8:	4659      	mov	r1, fp
 8007aaa:	e7e7      	b.n	8007a7c <_strtod_l+0x84>
 8007aac:	2100      	movs	r1, #0
 8007aae:	e7ef      	b.n	8007a90 <_strtod_l+0x98>
 8007ab0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007ab2:	b13a      	cbz	r2, 8007ac4 <_strtod_l+0xcc>
 8007ab4:	2135      	movs	r1, #53	@ 0x35
 8007ab6:	a81c      	add	r0, sp, #112	@ 0x70
 8007ab8:	f7ff ff36 	bl	8007928 <__copybits>
 8007abc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007abe:	9805      	ldr	r0, [sp, #20]
 8007ac0:	f7ff fb10 	bl	80070e4 <_Bfree>
 8007ac4:	3e01      	subs	r6, #1
 8007ac6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007ac8:	2e04      	cmp	r6, #4
 8007aca:	d806      	bhi.n	8007ada <_strtod_l+0xe2>
 8007acc:	e8df f006 	tbb	[pc, r6]
 8007ad0:	201d0314 	.word	0x201d0314
 8007ad4:	14          	.byte	0x14
 8007ad5:	00          	.byte	0x00
 8007ad6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007ada:	05e1      	lsls	r1, r4, #23
 8007adc:	bf48      	it	mi
 8007ade:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007ae2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ae6:	0d1b      	lsrs	r3, r3, #20
 8007ae8:	051b      	lsls	r3, r3, #20
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d1bd      	bne.n	8007a6a <_strtod_l+0x72>
 8007aee:	f7fe fb2b 	bl	8006148 <__errno>
 8007af2:	2322      	movs	r3, #34	@ 0x22
 8007af4:	6003      	str	r3, [r0, #0]
 8007af6:	e7b8      	b.n	8007a6a <_strtod_l+0x72>
 8007af8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007afc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007b00:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007b04:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007b08:	e7e7      	b.n	8007ada <_strtod_l+0xe2>
 8007b0a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8007c84 <_strtod_l+0x28c>
 8007b0e:	e7e4      	b.n	8007ada <_strtod_l+0xe2>
 8007b10:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007b14:	f04f 3aff 	mov.w	sl, #4294967295
 8007b18:	e7df      	b.n	8007ada <_strtod_l+0xe2>
 8007b1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b1c:	1c5a      	adds	r2, r3, #1
 8007b1e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007b20:	785b      	ldrb	r3, [r3, #1]
 8007b22:	2b30      	cmp	r3, #48	@ 0x30
 8007b24:	d0f9      	beq.n	8007b1a <_strtod_l+0x122>
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d09f      	beq.n	8007a6a <_strtod_l+0x72>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b30:	220a      	movs	r2, #10
 8007b32:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b34:	2300      	movs	r3, #0
 8007b36:	461f      	mov	r7, r3
 8007b38:	9308      	str	r3, [sp, #32]
 8007b3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b3c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007b3e:	7805      	ldrb	r5, [r0, #0]
 8007b40:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007b44:	b2d9      	uxtb	r1, r3
 8007b46:	2909      	cmp	r1, #9
 8007b48:	d928      	bls.n	8007b9c <_strtod_l+0x1a4>
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	494e      	ldr	r1, [pc, #312]	@ (8007c88 <_strtod_l+0x290>)
 8007b4e:	f000 ffc7 	bl	8008ae0 <strncmp>
 8007b52:	2800      	cmp	r0, #0
 8007b54:	d032      	beq.n	8007bbc <_strtod_l+0x1c4>
 8007b56:	2000      	movs	r0, #0
 8007b58:	462a      	mov	r2, r5
 8007b5a:	4681      	mov	r9, r0
 8007b5c:	463d      	mov	r5, r7
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2a65      	cmp	r2, #101	@ 0x65
 8007b62:	d001      	beq.n	8007b68 <_strtod_l+0x170>
 8007b64:	2a45      	cmp	r2, #69	@ 0x45
 8007b66:	d114      	bne.n	8007b92 <_strtod_l+0x19a>
 8007b68:	b91d      	cbnz	r5, 8007b72 <_strtod_l+0x17a>
 8007b6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b6c:	4302      	orrs	r2, r0
 8007b6e:	d095      	beq.n	8007a9c <_strtod_l+0xa4>
 8007b70:	2500      	movs	r5, #0
 8007b72:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007b74:	1c62      	adds	r2, r4, #1
 8007b76:	9219      	str	r2, [sp, #100]	@ 0x64
 8007b78:	7862      	ldrb	r2, [r4, #1]
 8007b7a:	2a2b      	cmp	r2, #43	@ 0x2b
 8007b7c:	d077      	beq.n	8007c6e <_strtod_l+0x276>
 8007b7e:	2a2d      	cmp	r2, #45	@ 0x2d
 8007b80:	d07b      	beq.n	8007c7a <_strtod_l+0x282>
 8007b82:	f04f 0c00 	mov.w	ip, #0
 8007b86:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007b8a:	2909      	cmp	r1, #9
 8007b8c:	f240 8082 	bls.w	8007c94 <_strtod_l+0x29c>
 8007b90:	9419      	str	r4, [sp, #100]	@ 0x64
 8007b92:	f04f 0800 	mov.w	r8, #0
 8007b96:	e0a2      	b.n	8007cde <_strtod_l+0x2e6>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	e7c7      	b.n	8007b2c <_strtod_l+0x134>
 8007b9c:	2f08      	cmp	r7, #8
 8007b9e:	bfd5      	itete	le
 8007ba0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007ba2:	9908      	ldrgt	r1, [sp, #32]
 8007ba4:	fb02 3301 	mlale	r3, r2, r1, r3
 8007ba8:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007bac:	f100 0001 	add.w	r0, r0, #1
 8007bb0:	bfd4      	ite	le
 8007bb2:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007bb4:	9308      	strgt	r3, [sp, #32]
 8007bb6:	3701      	adds	r7, #1
 8007bb8:	9019      	str	r0, [sp, #100]	@ 0x64
 8007bba:	e7bf      	b.n	8007b3c <_strtod_l+0x144>
 8007bbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007bbe:	1c5a      	adds	r2, r3, #1
 8007bc0:	9219      	str	r2, [sp, #100]	@ 0x64
 8007bc2:	785a      	ldrb	r2, [r3, #1]
 8007bc4:	b37f      	cbz	r7, 8007c26 <_strtod_l+0x22e>
 8007bc6:	4681      	mov	r9, r0
 8007bc8:	463d      	mov	r5, r7
 8007bca:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007bce:	2b09      	cmp	r3, #9
 8007bd0:	d912      	bls.n	8007bf8 <_strtod_l+0x200>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e7c4      	b.n	8007b60 <_strtod_l+0x168>
 8007bd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007bd8:	3001      	adds	r0, #1
 8007bda:	1c5a      	adds	r2, r3, #1
 8007bdc:	9219      	str	r2, [sp, #100]	@ 0x64
 8007bde:	785a      	ldrb	r2, [r3, #1]
 8007be0:	2a30      	cmp	r2, #48	@ 0x30
 8007be2:	d0f8      	beq.n	8007bd6 <_strtod_l+0x1de>
 8007be4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007be8:	2b08      	cmp	r3, #8
 8007bea:	f200 84cb 	bhi.w	8008584 <_strtod_l+0xb8c>
 8007bee:	4681      	mov	r9, r0
 8007bf0:	2000      	movs	r0, #0
 8007bf2:	4605      	mov	r5, r0
 8007bf4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007bf6:	930c      	str	r3, [sp, #48]	@ 0x30
 8007bf8:	3a30      	subs	r2, #48	@ 0x30
 8007bfa:	f100 0301 	add.w	r3, r0, #1
 8007bfe:	d02a      	beq.n	8007c56 <_strtod_l+0x25e>
 8007c00:	4499      	add	r9, r3
 8007c02:	210a      	movs	r1, #10
 8007c04:	462b      	mov	r3, r5
 8007c06:	eb00 0c05 	add.w	ip, r0, r5
 8007c0a:	4563      	cmp	r3, ip
 8007c0c:	d10d      	bne.n	8007c2a <_strtod_l+0x232>
 8007c0e:	1c69      	adds	r1, r5, #1
 8007c10:	4401      	add	r1, r0
 8007c12:	4428      	add	r0, r5
 8007c14:	2808      	cmp	r0, #8
 8007c16:	dc16      	bgt.n	8007c46 <_strtod_l+0x24e>
 8007c18:	230a      	movs	r3, #10
 8007c1a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c1c:	fb03 2300 	mla	r3, r3, r0, r2
 8007c20:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c22:	2300      	movs	r3, #0
 8007c24:	e018      	b.n	8007c58 <_strtod_l+0x260>
 8007c26:	4638      	mov	r0, r7
 8007c28:	e7da      	b.n	8007be0 <_strtod_l+0x1e8>
 8007c2a:	2b08      	cmp	r3, #8
 8007c2c:	f103 0301 	add.w	r3, r3, #1
 8007c30:	dc03      	bgt.n	8007c3a <_strtod_l+0x242>
 8007c32:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007c34:	434e      	muls	r6, r1
 8007c36:	960a      	str	r6, [sp, #40]	@ 0x28
 8007c38:	e7e7      	b.n	8007c0a <_strtod_l+0x212>
 8007c3a:	2b10      	cmp	r3, #16
 8007c3c:	bfde      	ittt	le
 8007c3e:	9e08      	ldrle	r6, [sp, #32]
 8007c40:	434e      	mulle	r6, r1
 8007c42:	9608      	strle	r6, [sp, #32]
 8007c44:	e7e1      	b.n	8007c0a <_strtod_l+0x212>
 8007c46:	280f      	cmp	r0, #15
 8007c48:	dceb      	bgt.n	8007c22 <_strtod_l+0x22a>
 8007c4a:	230a      	movs	r3, #10
 8007c4c:	9808      	ldr	r0, [sp, #32]
 8007c4e:	fb03 2300 	mla	r3, r3, r0, r2
 8007c52:	9308      	str	r3, [sp, #32]
 8007c54:	e7e5      	b.n	8007c22 <_strtod_l+0x22a>
 8007c56:	4629      	mov	r1, r5
 8007c58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007c5a:	460d      	mov	r5, r1
 8007c5c:	1c50      	adds	r0, r2, #1
 8007c5e:	9019      	str	r0, [sp, #100]	@ 0x64
 8007c60:	7852      	ldrb	r2, [r2, #1]
 8007c62:	4618      	mov	r0, r3
 8007c64:	e7b1      	b.n	8007bca <_strtod_l+0x1d2>
 8007c66:	f04f 0900 	mov.w	r9, #0
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e77d      	b.n	8007b6a <_strtod_l+0x172>
 8007c6e:	f04f 0c00 	mov.w	ip, #0
 8007c72:	1ca2      	adds	r2, r4, #2
 8007c74:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c76:	78a2      	ldrb	r2, [r4, #2]
 8007c78:	e785      	b.n	8007b86 <_strtod_l+0x18e>
 8007c7a:	f04f 0c01 	mov.w	ip, #1
 8007c7e:	e7f8      	b.n	8007c72 <_strtod_l+0x27a>
 8007c80:	0800a178 	.word	0x0800a178
 8007c84:	7ff00000 	.word	0x7ff00000
 8007c88:	0800a160 	.word	0x0800a160
 8007c8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007c8e:	1c51      	adds	r1, r2, #1
 8007c90:	9119      	str	r1, [sp, #100]	@ 0x64
 8007c92:	7852      	ldrb	r2, [r2, #1]
 8007c94:	2a30      	cmp	r2, #48	@ 0x30
 8007c96:	d0f9      	beq.n	8007c8c <_strtod_l+0x294>
 8007c98:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007c9c:	2908      	cmp	r1, #8
 8007c9e:	f63f af78 	bhi.w	8007b92 <_strtod_l+0x19a>
 8007ca2:	f04f 080a 	mov.w	r8, #10
 8007ca6:	3a30      	subs	r2, #48	@ 0x30
 8007ca8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007caa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007cac:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007cae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007cb0:	1c56      	adds	r6, r2, #1
 8007cb2:	9619      	str	r6, [sp, #100]	@ 0x64
 8007cb4:	7852      	ldrb	r2, [r2, #1]
 8007cb6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007cba:	f1be 0f09 	cmp.w	lr, #9
 8007cbe:	d939      	bls.n	8007d34 <_strtod_l+0x33c>
 8007cc0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007cc2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007cc6:	1a76      	subs	r6, r6, r1
 8007cc8:	2e08      	cmp	r6, #8
 8007cca:	dc03      	bgt.n	8007cd4 <_strtod_l+0x2dc>
 8007ccc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007cce:	4588      	cmp	r8, r1
 8007cd0:	bfa8      	it	ge
 8007cd2:	4688      	movge	r8, r1
 8007cd4:	f1bc 0f00 	cmp.w	ip, #0
 8007cd8:	d001      	beq.n	8007cde <_strtod_l+0x2e6>
 8007cda:	f1c8 0800 	rsb	r8, r8, #0
 8007cde:	2d00      	cmp	r5, #0
 8007ce0:	d14e      	bne.n	8007d80 <_strtod_l+0x388>
 8007ce2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ce4:	4308      	orrs	r0, r1
 8007ce6:	f47f aec0 	bne.w	8007a6a <_strtod_l+0x72>
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f47f aed6 	bne.w	8007a9c <_strtod_l+0xa4>
 8007cf0:	2a69      	cmp	r2, #105	@ 0x69
 8007cf2:	d028      	beq.n	8007d46 <_strtod_l+0x34e>
 8007cf4:	dc25      	bgt.n	8007d42 <_strtod_l+0x34a>
 8007cf6:	2a49      	cmp	r2, #73	@ 0x49
 8007cf8:	d025      	beq.n	8007d46 <_strtod_l+0x34e>
 8007cfa:	2a4e      	cmp	r2, #78	@ 0x4e
 8007cfc:	f47f aece 	bne.w	8007a9c <_strtod_l+0xa4>
 8007d00:	499a      	ldr	r1, [pc, #616]	@ (8007f6c <_strtod_l+0x574>)
 8007d02:	a819      	add	r0, sp, #100	@ 0x64
 8007d04:	f001 f9de 	bl	80090c4 <__match>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	f43f aec7 	beq.w	8007a9c <_strtod_l+0xa4>
 8007d0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d10:	781b      	ldrb	r3, [r3, #0]
 8007d12:	2b28      	cmp	r3, #40	@ 0x28
 8007d14:	d12e      	bne.n	8007d74 <_strtod_l+0x37c>
 8007d16:	4996      	ldr	r1, [pc, #600]	@ (8007f70 <_strtod_l+0x578>)
 8007d18:	aa1c      	add	r2, sp, #112	@ 0x70
 8007d1a:	a819      	add	r0, sp, #100	@ 0x64
 8007d1c:	f001 f9e6 	bl	80090ec <__hexnan>
 8007d20:	2805      	cmp	r0, #5
 8007d22:	d127      	bne.n	8007d74 <_strtod_l+0x37c>
 8007d24:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007d26:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007d2a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007d2e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007d32:	e69a      	b.n	8007a6a <_strtod_l+0x72>
 8007d34:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007d36:	fb08 2101 	mla	r1, r8, r1, r2
 8007d3a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007d3e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d40:	e7b5      	b.n	8007cae <_strtod_l+0x2b6>
 8007d42:	2a6e      	cmp	r2, #110	@ 0x6e
 8007d44:	e7da      	b.n	8007cfc <_strtod_l+0x304>
 8007d46:	498b      	ldr	r1, [pc, #556]	@ (8007f74 <_strtod_l+0x57c>)
 8007d48:	a819      	add	r0, sp, #100	@ 0x64
 8007d4a:	f001 f9bb 	bl	80090c4 <__match>
 8007d4e:	2800      	cmp	r0, #0
 8007d50:	f43f aea4 	beq.w	8007a9c <_strtod_l+0xa4>
 8007d54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d56:	4988      	ldr	r1, [pc, #544]	@ (8007f78 <_strtod_l+0x580>)
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	a819      	add	r0, sp, #100	@ 0x64
 8007d5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007d5e:	f001 f9b1 	bl	80090c4 <__match>
 8007d62:	b910      	cbnz	r0, 8007d6a <_strtod_l+0x372>
 8007d64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d66:	3301      	adds	r3, #1
 8007d68:	9319      	str	r3, [sp, #100]	@ 0x64
 8007d6a:	f04f 0a00 	mov.w	sl, #0
 8007d6e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8007f7c <_strtod_l+0x584>
 8007d72:	e67a      	b.n	8007a6a <_strtod_l+0x72>
 8007d74:	4882      	ldr	r0, [pc, #520]	@ (8007f80 <_strtod_l+0x588>)
 8007d76:	f000 fee3 	bl	8008b40 <nan>
 8007d7a:	4682      	mov	sl, r0
 8007d7c:	468b      	mov	fp, r1
 8007d7e:	e674      	b.n	8007a6a <_strtod_l+0x72>
 8007d80:	eba8 0309 	sub.w	r3, r8, r9
 8007d84:	2f00      	cmp	r7, #0
 8007d86:	bf08      	it	eq
 8007d88:	462f      	moveq	r7, r5
 8007d8a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d8c:	2d10      	cmp	r5, #16
 8007d8e:	462c      	mov	r4, r5
 8007d90:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d92:	bfa8      	it	ge
 8007d94:	2410      	movge	r4, #16
 8007d96:	f7f8 fb25 	bl	80003e4 <__aeabi_ui2d>
 8007d9a:	2d09      	cmp	r5, #9
 8007d9c:	4682      	mov	sl, r0
 8007d9e:	468b      	mov	fp, r1
 8007da0:	dc11      	bgt.n	8007dc6 <_strtod_l+0x3ce>
 8007da2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f43f ae60 	beq.w	8007a6a <_strtod_l+0x72>
 8007daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dac:	dd76      	ble.n	8007e9c <_strtod_l+0x4a4>
 8007dae:	2b16      	cmp	r3, #22
 8007db0:	dc5d      	bgt.n	8007e6e <_strtod_l+0x476>
 8007db2:	4974      	ldr	r1, [pc, #464]	@ (8007f84 <_strtod_l+0x58c>)
 8007db4:	4652      	mov	r2, sl
 8007db6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007dba:	465b      	mov	r3, fp
 8007dbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dc0:	f7f8 fb8a 	bl	80004d8 <__aeabi_dmul>
 8007dc4:	e7d9      	b.n	8007d7a <_strtod_l+0x382>
 8007dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8007f84 <_strtod_l+0x58c>)
 8007dc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007dcc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007dd0:	f7f8 fb82 	bl	80004d8 <__aeabi_dmul>
 8007dd4:	4682      	mov	sl, r0
 8007dd6:	9808      	ldr	r0, [sp, #32]
 8007dd8:	468b      	mov	fp, r1
 8007dda:	f7f8 fb03 	bl	80003e4 <__aeabi_ui2d>
 8007dde:	4602      	mov	r2, r0
 8007de0:	460b      	mov	r3, r1
 8007de2:	4650      	mov	r0, sl
 8007de4:	4659      	mov	r1, fp
 8007de6:	f7f8 f9c1 	bl	800016c <__adddf3>
 8007dea:	2d0f      	cmp	r5, #15
 8007dec:	4682      	mov	sl, r0
 8007dee:	468b      	mov	fp, r1
 8007df0:	ddd7      	ble.n	8007da2 <_strtod_l+0x3aa>
 8007df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007df4:	1b2c      	subs	r4, r5, r4
 8007df6:	441c      	add	r4, r3
 8007df8:	2c00      	cmp	r4, #0
 8007dfa:	f340 8096 	ble.w	8007f2a <_strtod_l+0x532>
 8007dfe:	f014 030f 	ands.w	r3, r4, #15
 8007e02:	d00a      	beq.n	8007e1a <_strtod_l+0x422>
 8007e04:	495f      	ldr	r1, [pc, #380]	@ (8007f84 <_strtod_l+0x58c>)
 8007e06:	4652      	mov	r2, sl
 8007e08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007e0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e10:	465b      	mov	r3, fp
 8007e12:	f7f8 fb61 	bl	80004d8 <__aeabi_dmul>
 8007e16:	4682      	mov	sl, r0
 8007e18:	468b      	mov	fp, r1
 8007e1a:	f034 040f 	bics.w	r4, r4, #15
 8007e1e:	d073      	beq.n	8007f08 <_strtod_l+0x510>
 8007e20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007e24:	dd48      	ble.n	8007eb8 <_strtod_l+0x4c0>
 8007e26:	2400      	movs	r4, #0
 8007e28:	46a0      	mov	r8, r4
 8007e2a:	46a1      	mov	r9, r4
 8007e2c:	940a      	str	r4, [sp, #40]	@ 0x28
 8007e2e:	2322      	movs	r3, #34	@ 0x22
 8007e30:	f04f 0a00 	mov.w	sl, #0
 8007e34:	9a05      	ldr	r2, [sp, #20]
 8007e36:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8007f7c <_strtod_l+0x584>
 8007e3a:	6013      	str	r3, [r2, #0]
 8007e3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	f43f ae13 	beq.w	8007a6a <_strtod_l+0x72>
 8007e44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e46:	9805      	ldr	r0, [sp, #20]
 8007e48:	f7ff f94c 	bl	80070e4 <_Bfree>
 8007e4c:	4649      	mov	r1, r9
 8007e4e:	9805      	ldr	r0, [sp, #20]
 8007e50:	f7ff f948 	bl	80070e4 <_Bfree>
 8007e54:	4641      	mov	r1, r8
 8007e56:	9805      	ldr	r0, [sp, #20]
 8007e58:	f7ff f944 	bl	80070e4 <_Bfree>
 8007e5c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007e5e:	9805      	ldr	r0, [sp, #20]
 8007e60:	f7ff f940 	bl	80070e4 <_Bfree>
 8007e64:	4621      	mov	r1, r4
 8007e66:	9805      	ldr	r0, [sp, #20]
 8007e68:	f7ff f93c 	bl	80070e4 <_Bfree>
 8007e6c:	e5fd      	b.n	8007a6a <_strtod_l+0x72>
 8007e6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007e74:	4293      	cmp	r3, r2
 8007e76:	dbbc      	blt.n	8007df2 <_strtod_l+0x3fa>
 8007e78:	4c42      	ldr	r4, [pc, #264]	@ (8007f84 <_strtod_l+0x58c>)
 8007e7a:	f1c5 050f 	rsb	r5, r5, #15
 8007e7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007e82:	4652      	mov	r2, sl
 8007e84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e88:	465b      	mov	r3, fp
 8007e8a:	f7f8 fb25 	bl	80004d8 <__aeabi_dmul>
 8007e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e90:	1b5d      	subs	r5, r3, r5
 8007e92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007e96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007e9a:	e791      	b.n	8007dc0 <_strtod_l+0x3c8>
 8007e9c:	3316      	adds	r3, #22
 8007e9e:	dba8      	blt.n	8007df2 <_strtod_l+0x3fa>
 8007ea0:	4b38      	ldr	r3, [pc, #224]	@ (8007f84 <_strtod_l+0x58c>)
 8007ea2:	eba9 0808 	sub.w	r8, r9, r8
 8007ea6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007eaa:	4650      	mov	r0, sl
 8007eac:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007eb0:	4659      	mov	r1, fp
 8007eb2:	f7f8 fc3b 	bl	800072c <__aeabi_ddiv>
 8007eb6:	e760      	b.n	8007d7a <_strtod_l+0x382>
 8007eb8:	4b33      	ldr	r3, [pc, #204]	@ (8007f88 <_strtod_l+0x590>)
 8007eba:	4650      	mov	r0, sl
 8007ebc:	9308      	str	r3, [sp, #32]
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	4659      	mov	r1, fp
 8007ec2:	461e      	mov	r6, r3
 8007ec4:	1124      	asrs	r4, r4, #4
 8007ec6:	2c01      	cmp	r4, #1
 8007ec8:	dc21      	bgt.n	8007f0e <_strtod_l+0x516>
 8007eca:	b10b      	cbz	r3, 8007ed0 <_strtod_l+0x4d8>
 8007ecc:	4682      	mov	sl, r0
 8007ece:	468b      	mov	fp, r1
 8007ed0:	492d      	ldr	r1, [pc, #180]	@ (8007f88 <_strtod_l+0x590>)
 8007ed2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007ed6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007eda:	4652      	mov	r2, sl
 8007edc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ee0:	465b      	mov	r3, fp
 8007ee2:	f7f8 faf9 	bl	80004d8 <__aeabi_dmul>
 8007ee6:	4b25      	ldr	r3, [pc, #148]	@ (8007f7c <_strtod_l+0x584>)
 8007ee8:	460a      	mov	r2, r1
 8007eea:	400b      	ands	r3, r1
 8007eec:	4927      	ldr	r1, [pc, #156]	@ (8007f8c <_strtod_l+0x594>)
 8007eee:	4682      	mov	sl, r0
 8007ef0:	428b      	cmp	r3, r1
 8007ef2:	d898      	bhi.n	8007e26 <_strtod_l+0x42e>
 8007ef4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007ef8:	428b      	cmp	r3, r1
 8007efa:	bf86      	itte	hi
 8007efc:	f04f 3aff 	movhi.w	sl, #4294967295
 8007f00:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007f90 <_strtod_l+0x598>
 8007f04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007f08:	2300      	movs	r3, #0
 8007f0a:	9308      	str	r3, [sp, #32]
 8007f0c:	e07a      	b.n	8008004 <_strtod_l+0x60c>
 8007f0e:	07e2      	lsls	r2, r4, #31
 8007f10:	d505      	bpl.n	8007f1e <_strtod_l+0x526>
 8007f12:	9b08      	ldr	r3, [sp, #32]
 8007f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f18:	f7f8 fade 	bl	80004d8 <__aeabi_dmul>
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	9a08      	ldr	r2, [sp, #32]
 8007f20:	3601      	adds	r6, #1
 8007f22:	3208      	adds	r2, #8
 8007f24:	1064      	asrs	r4, r4, #1
 8007f26:	9208      	str	r2, [sp, #32]
 8007f28:	e7cd      	b.n	8007ec6 <_strtod_l+0x4ce>
 8007f2a:	d0ed      	beq.n	8007f08 <_strtod_l+0x510>
 8007f2c:	4264      	negs	r4, r4
 8007f2e:	f014 020f 	ands.w	r2, r4, #15
 8007f32:	d00a      	beq.n	8007f4a <_strtod_l+0x552>
 8007f34:	4b13      	ldr	r3, [pc, #76]	@ (8007f84 <_strtod_l+0x58c>)
 8007f36:	4650      	mov	r0, sl
 8007f38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f3c:	4659      	mov	r1, fp
 8007f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f42:	f7f8 fbf3 	bl	800072c <__aeabi_ddiv>
 8007f46:	4682      	mov	sl, r0
 8007f48:	468b      	mov	fp, r1
 8007f4a:	1124      	asrs	r4, r4, #4
 8007f4c:	d0dc      	beq.n	8007f08 <_strtod_l+0x510>
 8007f4e:	2c1f      	cmp	r4, #31
 8007f50:	dd20      	ble.n	8007f94 <_strtod_l+0x59c>
 8007f52:	2400      	movs	r4, #0
 8007f54:	46a0      	mov	r8, r4
 8007f56:	46a1      	mov	r9, r4
 8007f58:	940a      	str	r4, [sp, #40]	@ 0x28
 8007f5a:	2322      	movs	r3, #34	@ 0x22
 8007f5c:	9a05      	ldr	r2, [sp, #20]
 8007f5e:	f04f 0a00 	mov.w	sl, #0
 8007f62:	f04f 0b00 	mov.w	fp, #0
 8007f66:	6013      	str	r3, [r2, #0]
 8007f68:	e768      	b.n	8007e3c <_strtod_l+0x444>
 8007f6a:	bf00      	nop
 8007f6c:	08009f4f 	.word	0x08009f4f
 8007f70:	0800a164 	.word	0x0800a164
 8007f74:	08009f47 	.word	0x08009f47
 8007f78:	08009f7e 	.word	0x08009f7e
 8007f7c:	7ff00000 	.word	0x7ff00000
 8007f80:	0800a30d 	.word	0x0800a30d
 8007f84:	0800a098 	.word	0x0800a098
 8007f88:	0800a070 	.word	0x0800a070
 8007f8c:	7ca00000 	.word	0x7ca00000
 8007f90:	7fefffff 	.word	0x7fefffff
 8007f94:	f014 0310 	ands.w	r3, r4, #16
 8007f98:	bf18      	it	ne
 8007f9a:	236a      	movne	r3, #106	@ 0x6a
 8007f9c:	4650      	mov	r0, sl
 8007f9e:	9308      	str	r3, [sp, #32]
 8007fa0:	4659      	mov	r1, fp
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	4ea9      	ldr	r6, [pc, #676]	@ (800824c <_strtod_l+0x854>)
 8007fa6:	07e2      	lsls	r2, r4, #31
 8007fa8:	d504      	bpl.n	8007fb4 <_strtod_l+0x5bc>
 8007faa:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007fae:	f7f8 fa93 	bl	80004d8 <__aeabi_dmul>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	1064      	asrs	r4, r4, #1
 8007fb6:	f106 0608 	add.w	r6, r6, #8
 8007fba:	d1f4      	bne.n	8007fa6 <_strtod_l+0x5ae>
 8007fbc:	b10b      	cbz	r3, 8007fc2 <_strtod_l+0x5ca>
 8007fbe:	4682      	mov	sl, r0
 8007fc0:	468b      	mov	fp, r1
 8007fc2:	9b08      	ldr	r3, [sp, #32]
 8007fc4:	b1b3      	cbz	r3, 8007ff4 <_strtod_l+0x5fc>
 8007fc6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007fca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	4659      	mov	r1, fp
 8007fd2:	dd0f      	ble.n	8007ff4 <_strtod_l+0x5fc>
 8007fd4:	2b1f      	cmp	r3, #31
 8007fd6:	dd57      	ble.n	8008088 <_strtod_l+0x690>
 8007fd8:	2b34      	cmp	r3, #52	@ 0x34
 8007fda:	bfd8      	it	le
 8007fdc:	f04f 33ff 	movle.w	r3, #4294967295
 8007fe0:	f04f 0a00 	mov.w	sl, #0
 8007fe4:	bfcf      	iteee	gt
 8007fe6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007fea:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007fee:	4093      	lslle	r3, r2
 8007ff0:	ea03 0b01 	andle.w	fp, r3, r1
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	4650      	mov	r0, sl
 8007ffa:	4659      	mov	r1, fp
 8007ffc:	f7f8 fcd4 	bl	80009a8 <__aeabi_dcmpeq>
 8008000:	2800      	cmp	r0, #0
 8008002:	d1a6      	bne.n	8007f52 <_strtod_l+0x55a>
 8008004:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008006:	463a      	mov	r2, r7
 8008008:	9300      	str	r3, [sp, #0]
 800800a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800800c:	462b      	mov	r3, r5
 800800e:	9805      	ldr	r0, [sp, #20]
 8008010:	f7ff f8d0 	bl	80071b4 <__s2b>
 8008014:	900a      	str	r0, [sp, #40]	@ 0x28
 8008016:	2800      	cmp	r0, #0
 8008018:	f43f af05 	beq.w	8007e26 <_strtod_l+0x42e>
 800801c:	2400      	movs	r4, #0
 800801e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008020:	eba9 0308 	sub.w	r3, r9, r8
 8008024:	2a00      	cmp	r2, #0
 8008026:	bfa8      	it	ge
 8008028:	2300      	movge	r3, #0
 800802a:	46a0      	mov	r8, r4
 800802c:	9312      	str	r3, [sp, #72]	@ 0x48
 800802e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008032:	9316      	str	r3, [sp, #88]	@ 0x58
 8008034:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008036:	9805      	ldr	r0, [sp, #20]
 8008038:	6859      	ldr	r1, [r3, #4]
 800803a:	f7ff f813 	bl	8007064 <_Balloc>
 800803e:	4681      	mov	r9, r0
 8008040:	2800      	cmp	r0, #0
 8008042:	f43f aef4 	beq.w	8007e2e <_strtod_l+0x436>
 8008046:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008048:	300c      	adds	r0, #12
 800804a:	691a      	ldr	r2, [r3, #16]
 800804c:	f103 010c 	add.w	r1, r3, #12
 8008050:	3202      	adds	r2, #2
 8008052:	0092      	lsls	r2, r2, #2
 8008054:	f000 fd66 	bl	8008b24 <memcpy>
 8008058:	ab1c      	add	r3, sp, #112	@ 0x70
 800805a:	9301      	str	r3, [sp, #4]
 800805c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800805e:	9300      	str	r3, [sp, #0]
 8008060:	4652      	mov	r2, sl
 8008062:	465b      	mov	r3, fp
 8008064:	9805      	ldr	r0, [sp, #20]
 8008066:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800806a:	f7ff fbd5 	bl	8007818 <__d2b>
 800806e:	901a      	str	r0, [sp, #104]	@ 0x68
 8008070:	2800      	cmp	r0, #0
 8008072:	f43f aedc 	beq.w	8007e2e <_strtod_l+0x436>
 8008076:	2101      	movs	r1, #1
 8008078:	9805      	ldr	r0, [sp, #20]
 800807a:	f7ff f931 	bl	80072e0 <__i2b>
 800807e:	4680      	mov	r8, r0
 8008080:	b948      	cbnz	r0, 8008096 <_strtod_l+0x69e>
 8008082:	f04f 0800 	mov.w	r8, #0
 8008086:	e6d2      	b.n	8007e2e <_strtod_l+0x436>
 8008088:	f04f 32ff 	mov.w	r2, #4294967295
 800808c:	fa02 f303 	lsl.w	r3, r2, r3
 8008090:	ea03 0a0a 	and.w	sl, r3, sl
 8008094:	e7ae      	b.n	8007ff4 <_strtod_l+0x5fc>
 8008096:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008098:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800809a:	2d00      	cmp	r5, #0
 800809c:	bfab      	itete	ge
 800809e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80080a0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80080a2:	18ef      	addge	r7, r5, r3
 80080a4:	1b5e      	sublt	r6, r3, r5
 80080a6:	9b08      	ldr	r3, [sp, #32]
 80080a8:	bfa8      	it	ge
 80080aa:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80080ac:	eba5 0503 	sub.w	r5, r5, r3
 80080b0:	4415      	add	r5, r2
 80080b2:	4b67      	ldr	r3, [pc, #412]	@ (8008250 <_strtod_l+0x858>)
 80080b4:	f105 35ff 	add.w	r5, r5, #4294967295
 80080b8:	bfb8      	it	lt
 80080ba:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80080bc:	429d      	cmp	r5, r3
 80080be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80080c2:	da50      	bge.n	8008166 <_strtod_l+0x76e>
 80080c4:	1b5b      	subs	r3, r3, r5
 80080c6:	2b1f      	cmp	r3, #31
 80080c8:	f04f 0101 	mov.w	r1, #1
 80080cc:	eba2 0203 	sub.w	r2, r2, r3
 80080d0:	dc3d      	bgt.n	800814e <_strtod_l+0x756>
 80080d2:	fa01 f303 	lsl.w	r3, r1, r3
 80080d6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80080d8:	2300      	movs	r3, #0
 80080da:	9310      	str	r3, [sp, #64]	@ 0x40
 80080dc:	18bd      	adds	r5, r7, r2
 80080de:	9b08      	ldr	r3, [sp, #32]
 80080e0:	42af      	cmp	r7, r5
 80080e2:	4416      	add	r6, r2
 80080e4:	441e      	add	r6, r3
 80080e6:	463b      	mov	r3, r7
 80080e8:	bfa8      	it	ge
 80080ea:	462b      	movge	r3, r5
 80080ec:	42b3      	cmp	r3, r6
 80080ee:	bfa8      	it	ge
 80080f0:	4633      	movge	r3, r6
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	bfc2      	ittt	gt
 80080f6:	1aed      	subgt	r5, r5, r3
 80080f8:	1af6      	subgt	r6, r6, r3
 80080fa:	1aff      	subgt	r7, r7, r3
 80080fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80080fe:	2b00      	cmp	r3, #0
 8008100:	dd16      	ble.n	8008130 <_strtod_l+0x738>
 8008102:	4641      	mov	r1, r8
 8008104:	461a      	mov	r2, r3
 8008106:	9805      	ldr	r0, [sp, #20]
 8008108:	f7ff f9a8 	bl	800745c <__pow5mult>
 800810c:	4680      	mov	r8, r0
 800810e:	2800      	cmp	r0, #0
 8008110:	d0b7      	beq.n	8008082 <_strtod_l+0x68a>
 8008112:	4601      	mov	r1, r0
 8008114:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008116:	9805      	ldr	r0, [sp, #20]
 8008118:	f7ff f8f8 	bl	800730c <__multiply>
 800811c:	900e      	str	r0, [sp, #56]	@ 0x38
 800811e:	2800      	cmp	r0, #0
 8008120:	f43f ae85 	beq.w	8007e2e <_strtod_l+0x436>
 8008124:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008126:	9805      	ldr	r0, [sp, #20]
 8008128:	f7fe ffdc 	bl	80070e4 <_Bfree>
 800812c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800812e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008130:	2d00      	cmp	r5, #0
 8008132:	dc1d      	bgt.n	8008170 <_strtod_l+0x778>
 8008134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008136:	2b00      	cmp	r3, #0
 8008138:	dd23      	ble.n	8008182 <_strtod_l+0x78a>
 800813a:	4649      	mov	r1, r9
 800813c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800813e:	9805      	ldr	r0, [sp, #20]
 8008140:	f7ff f98c 	bl	800745c <__pow5mult>
 8008144:	4681      	mov	r9, r0
 8008146:	b9e0      	cbnz	r0, 8008182 <_strtod_l+0x78a>
 8008148:	f04f 0900 	mov.w	r9, #0
 800814c:	e66f      	b.n	8007e2e <_strtod_l+0x436>
 800814e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008152:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008156:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800815a:	35e2      	adds	r5, #226	@ 0xe2
 800815c:	fa01 f305 	lsl.w	r3, r1, r5
 8008160:	9310      	str	r3, [sp, #64]	@ 0x40
 8008162:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008164:	e7ba      	b.n	80080dc <_strtod_l+0x6e4>
 8008166:	2300      	movs	r3, #0
 8008168:	9310      	str	r3, [sp, #64]	@ 0x40
 800816a:	2301      	movs	r3, #1
 800816c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800816e:	e7b5      	b.n	80080dc <_strtod_l+0x6e4>
 8008170:	462a      	mov	r2, r5
 8008172:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008174:	9805      	ldr	r0, [sp, #20]
 8008176:	f7ff f9cb 	bl	8007510 <__lshift>
 800817a:	901a      	str	r0, [sp, #104]	@ 0x68
 800817c:	2800      	cmp	r0, #0
 800817e:	d1d9      	bne.n	8008134 <_strtod_l+0x73c>
 8008180:	e655      	b.n	8007e2e <_strtod_l+0x436>
 8008182:	2e00      	cmp	r6, #0
 8008184:	dd07      	ble.n	8008196 <_strtod_l+0x79e>
 8008186:	4649      	mov	r1, r9
 8008188:	4632      	mov	r2, r6
 800818a:	9805      	ldr	r0, [sp, #20]
 800818c:	f7ff f9c0 	bl	8007510 <__lshift>
 8008190:	4681      	mov	r9, r0
 8008192:	2800      	cmp	r0, #0
 8008194:	d0d8      	beq.n	8008148 <_strtod_l+0x750>
 8008196:	2f00      	cmp	r7, #0
 8008198:	dd08      	ble.n	80081ac <_strtod_l+0x7b4>
 800819a:	4641      	mov	r1, r8
 800819c:	463a      	mov	r2, r7
 800819e:	9805      	ldr	r0, [sp, #20]
 80081a0:	f7ff f9b6 	bl	8007510 <__lshift>
 80081a4:	4680      	mov	r8, r0
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f43f ae41 	beq.w	8007e2e <_strtod_l+0x436>
 80081ac:	464a      	mov	r2, r9
 80081ae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80081b0:	9805      	ldr	r0, [sp, #20]
 80081b2:	f7ff fa35 	bl	8007620 <__mdiff>
 80081b6:	4604      	mov	r4, r0
 80081b8:	2800      	cmp	r0, #0
 80081ba:	f43f ae38 	beq.w	8007e2e <_strtod_l+0x436>
 80081be:	68c3      	ldr	r3, [r0, #12]
 80081c0:	4641      	mov	r1, r8
 80081c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80081c4:	2300      	movs	r3, #0
 80081c6:	60c3      	str	r3, [r0, #12]
 80081c8:	f7ff fa0e 	bl	80075e8 <__mcmp>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	da45      	bge.n	800825c <_strtod_l+0x864>
 80081d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081d2:	ea53 030a 	orrs.w	r3, r3, sl
 80081d6:	d16b      	bne.n	80082b0 <_strtod_l+0x8b8>
 80081d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d167      	bne.n	80082b0 <_strtod_l+0x8b8>
 80081e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80081e4:	0d1b      	lsrs	r3, r3, #20
 80081e6:	051b      	lsls	r3, r3, #20
 80081e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80081ec:	d960      	bls.n	80082b0 <_strtod_l+0x8b8>
 80081ee:	6963      	ldr	r3, [r4, #20]
 80081f0:	b913      	cbnz	r3, 80081f8 <_strtod_l+0x800>
 80081f2:	6923      	ldr	r3, [r4, #16]
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	dd5b      	ble.n	80082b0 <_strtod_l+0x8b8>
 80081f8:	4621      	mov	r1, r4
 80081fa:	2201      	movs	r2, #1
 80081fc:	9805      	ldr	r0, [sp, #20]
 80081fe:	f7ff f987 	bl	8007510 <__lshift>
 8008202:	4641      	mov	r1, r8
 8008204:	4604      	mov	r4, r0
 8008206:	f7ff f9ef 	bl	80075e8 <__mcmp>
 800820a:	2800      	cmp	r0, #0
 800820c:	dd50      	ble.n	80082b0 <_strtod_l+0x8b8>
 800820e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008212:	9a08      	ldr	r2, [sp, #32]
 8008214:	0d1b      	lsrs	r3, r3, #20
 8008216:	051b      	lsls	r3, r3, #20
 8008218:	2a00      	cmp	r2, #0
 800821a:	d06a      	beq.n	80082f2 <_strtod_l+0x8fa>
 800821c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008220:	d867      	bhi.n	80082f2 <_strtod_l+0x8fa>
 8008222:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008226:	f67f ae98 	bls.w	8007f5a <_strtod_l+0x562>
 800822a:	4650      	mov	r0, sl
 800822c:	4659      	mov	r1, fp
 800822e:	4b09      	ldr	r3, [pc, #36]	@ (8008254 <_strtod_l+0x85c>)
 8008230:	2200      	movs	r2, #0
 8008232:	f7f8 f951 	bl	80004d8 <__aeabi_dmul>
 8008236:	4b08      	ldr	r3, [pc, #32]	@ (8008258 <_strtod_l+0x860>)
 8008238:	4682      	mov	sl, r0
 800823a:	400b      	ands	r3, r1
 800823c:	468b      	mov	fp, r1
 800823e:	2b00      	cmp	r3, #0
 8008240:	f47f ae00 	bne.w	8007e44 <_strtod_l+0x44c>
 8008244:	2322      	movs	r3, #34	@ 0x22
 8008246:	9a05      	ldr	r2, [sp, #20]
 8008248:	6013      	str	r3, [r2, #0]
 800824a:	e5fb      	b.n	8007e44 <_strtod_l+0x44c>
 800824c:	0800a190 	.word	0x0800a190
 8008250:	fffffc02 	.word	0xfffffc02
 8008254:	39500000 	.word	0x39500000
 8008258:	7ff00000 	.word	0x7ff00000
 800825c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008260:	d165      	bne.n	800832e <_strtod_l+0x936>
 8008262:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008264:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008268:	b35a      	cbz	r2, 80082c2 <_strtod_l+0x8ca>
 800826a:	4a99      	ldr	r2, [pc, #612]	@ (80084d0 <_strtod_l+0xad8>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d12b      	bne.n	80082c8 <_strtod_l+0x8d0>
 8008270:	9b08      	ldr	r3, [sp, #32]
 8008272:	4651      	mov	r1, sl
 8008274:	b303      	cbz	r3, 80082b8 <_strtod_l+0x8c0>
 8008276:	465a      	mov	r2, fp
 8008278:	4b96      	ldr	r3, [pc, #600]	@ (80084d4 <_strtod_l+0xadc>)
 800827a:	4013      	ands	r3, r2
 800827c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008280:	f04f 32ff 	mov.w	r2, #4294967295
 8008284:	d81b      	bhi.n	80082be <_strtod_l+0x8c6>
 8008286:	0d1b      	lsrs	r3, r3, #20
 8008288:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800828c:	fa02 f303 	lsl.w	r3, r2, r3
 8008290:	4299      	cmp	r1, r3
 8008292:	d119      	bne.n	80082c8 <_strtod_l+0x8d0>
 8008294:	4b90      	ldr	r3, [pc, #576]	@ (80084d8 <_strtod_l+0xae0>)
 8008296:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008298:	429a      	cmp	r2, r3
 800829a:	d102      	bne.n	80082a2 <_strtod_l+0x8aa>
 800829c:	3101      	adds	r1, #1
 800829e:	f43f adc6 	beq.w	8007e2e <_strtod_l+0x436>
 80082a2:	f04f 0a00 	mov.w	sl, #0
 80082a6:	4b8b      	ldr	r3, [pc, #556]	@ (80084d4 <_strtod_l+0xadc>)
 80082a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082aa:	401a      	ands	r2, r3
 80082ac:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80082b0:	9b08      	ldr	r3, [sp, #32]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1b9      	bne.n	800822a <_strtod_l+0x832>
 80082b6:	e5c5      	b.n	8007e44 <_strtod_l+0x44c>
 80082b8:	f04f 33ff 	mov.w	r3, #4294967295
 80082bc:	e7e8      	b.n	8008290 <_strtod_l+0x898>
 80082be:	4613      	mov	r3, r2
 80082c0:	e7e6      	b.n	8008290 <_strtod_l+0x898>
 80082c2:	ea53 030a 	orrs.w	r3, r3, sl
 80082c6:	d0a2      	beq.n	800820e <_strtod_l+0x816>
 80082c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082ca:	b1db      	cbz	r3, 8008304 <_strtod_l+0x90c>
 80082cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082ce:	4213      	tst	r3, r2
 80082d0:	d0ee      	beq.n	80082b0 <_strtod_l+0x8b8>
 80082d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082d4:	4650      	mov	r0, sl
 80082d6:	4659      	mov	r1, fp
 80082d8:	9a08      	ldr	r2, [sp, #32]
 80082da:	b1bb      	cbz	r3, 800830c <_strtod_l+0x914>
 80082dc:	f7ff fb68 	bl	80079b0 <sulp>
 80082e0:	4602      	mov	r2, r0
 80082e2:	460b      	mov	r3, r1
 80082e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082e8:	f7f7 ff40 	bl	800016c <__adddf3>
 80082ec:	4682      	mov	sl, r0
 80082ee:	468b      	mov	fp, r1
 80082f0:	e7de      	b.n	80082b0 <_strtod_l+0x8b8>
 80082f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80082f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80082fa:	f04f 3aff 	mov.w	sl, #4294967295
 80082fe:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008302:	e7d5      	b.n	80082b0 <_strtod_l+0x8b8>
 8008304:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008306:	ea13 0f0a 	tst.w	r3, sl
 800830a:	e7e1      	b.n	80082d0 <_strtod_l+0x8d8>
 800830c:	f7ff fb50 	bl	80079b0 <sulp>
 8008310:	4602      	mov	r2, r0
 8008312:	460b      	mov	r3, r1
 8008314:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008318:	f7f7 ff26 	bl	8000168 <__aeabi_dsub>
 800831c:	2200      	movs	r2, #0
 800831e:	2300      	movs	r3, #0
 8008320:	4682      	mov	sl, r0
 8008322:	468b      	mov	fp, r1
 8008324:	f7f8 fb40 	bl	80009a8 <__aeabi_dcmpeq>
 8008328:	2800      	cmp	r0, #0
 800832a:	d0c1      	beq.n	80082b0 <_strtod_l+0x8b8>
 800832c:	e615      	b.n	8007f5a <_strtod_l+0x562>
 800832e:	4641      	mov	r1, r8
 8008330:	4620      	mov	r0, r4
 8008332:	f7ff fac9 	bl	80078c8 <__ratio>
 8008336:	2200      	movs	r2, #0
 8008338:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800833c:	4606      	mov	r6, r0
 800833e:	460f      	mov	r7, r1
 8008340:	f7f8 fb46 	bl	80009d0 <__aeabi_dcmple>
 8008344:	2800      	cmp	r0, #0
 8008346:	d06d      	beq.n	8008424 <_strtod_l+0xa2c>
 8008348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800834a:	2b00      	cmp	r3, #0
 800834c:	d178      	bne.n	8008440 <_strtod_l+0xa48>
 800834e:	f1ba 0f00 	cmp.w	sl, #0
 8008352:	d156      	bne.n	8008402 <_strtod_l+0xa0a>
 8008354:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008356:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800835a:	2b00      	cmp	r3, #0
 800835c:	d158      	bne.n	8008410 <_strtod_l+0xa18>
 800835e:	2200      	movs	r2, #0
 8008360:	4630      	mov	r0, r6
 8008362:	4639      	mov	r1, r7
 8008364:	4b5d      	ldr	r3, [pc, #372]	@ (80084dc <_strtod_l+0xae4>)
 8008366:	f7f8 fb29 	bl	80009bc <__aeabi_dcmplt>
 800836a:	2800      	cmp	r0, #0
 800836c:	d157      	bne.n	800841e <_strtod_l+0xa26>
 800836e:	4630      	mov	r0, r6
 8008370:	4639      	mov	r1, r7
 8008372:	2200      	movs	r2, #0
 8008374:	4b5a      	ldr	r3, [pc, #360]	@ (80084e0 <_strtod_l+0xae8>)
 8008376:	f7f8 f8af 	bl	80004d8 <__aeabi_dmul>
 800837a:	4606      	mov	r6, r0
 800837c:	460f      	mov	r7, r1
 800837e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008382:	9606      	str	r6, [sp, #24]
 8008384:	9307      	str	r3, [sp, #28]
 8008386:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800838a:	4d52      	ldr	r5, [pc, #328]	@ (80084d4 <_strtod_l+0xadc>)
 800838c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008390:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008392:	401d      	ands	r5, r3
 8008394:	4b53      	ldr	r3, [pc, #332]	@ (80084e4 <_strtod_l+0xaec>)
 8008396:	429d      	cmp	r5, r3
 8008398:	f040 80aa 	bne.w	80084f0 <_strtod_l+0xaf8>
 800839c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800839e:	4650      	mov	r0, sl
 80083a0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80083a4:	4659      	mov	r1, fp
 80083a6:	f7ff f9cf 	bl	8007748 <__ulp>
 80083aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80083ae:	f7f8 f893 	bl	80004d8 <__aeabi_dmul>
 80083b2:	4652      	mov	r2, sl
 80083b4:	465b      	mov	r3, fp
 80083b6:	f7f7 fed9 	bl	800016c <__adddf3>
 80083ba:	460b      	mov	r3, r1
 80083bc:	4945      	ldr	r1, [pc, #276]	@ (80084d4 <_strtod_l+0xadc>)
 80083be:	4a4a      	ldr	r2, [pc, #296]	@ (80084e8 <_strtod_l+0xaf0>)
 80083c0:	4019      	ands	r1, r3
 80083c2:	4291      	cmp	r1, r2
 80083c4:	4682      	mov	sl, r0
 80083c6:	d942      	bls.n	800844e <_strtod_l+0xa56>
 80083c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80083ca:	4b43      	ldr	r3, [pc, #268]	@ (80084d8 <_strtod_l+0xae0>)
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d103      	bne.n	80083d8 <_strtod_l+0x9e0>
 80083d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083d2:	3301      	adds	r3, #1
 80083d4:	f43f ad2b 	beq.w	8007e2e <_strtod_l+0x436>
 80083d8:	f04f 3aff 	mov.w	sl, #4294967295
 80083dc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80084d8 <_strtod_l+0xae0>
 80083e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083e2:	9805      	ldr	r0, [sp, #20]
 80083e4:	f7fe fe7e 	bl	80070e4 <_Bfree>
 80083e8:	4649      	mov	r1, r9
 80083ea:	9805      	ldr	r0, [sp, #20]
 80083ec:	f7fe fe7a 	bl	80070e4 <_Bfree>
 80083f0:	4641      	mov	r1, r8
 80083f2:	9805      	ldr	r0, [sp, #20]
 80083f4:	f7fe fe76 	bl	80070e4 <_Bfree>
 80083f8:	4621      	mov	r1, r4
 80083fa:	9805      	ldr	r0, [sp, #20]
 80083fc:	f7fe fe72 	bl	80070e4 <_Bfree>
 8008400:	e618      	b.n	8008034 <_strtod_l+0x63c>
 8008402:	f1ba 0f01 	cmp.w	sl, #1
 8008406:	d103      	bne.n	8008410 <_strtod_l+0xa18>
 8008408:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800840a:	2b00      	cmp	r3, #0
 800840c:	f43f ada5 	beq.w	8007f5a <_strtod_l+0x562>
 8008410:	2200      	movs	r2, #0
 8008412:	4b36      	ldr	r3, [pc, #216]	@ (80084ec <_strtod_l+0xaf4>)
 8008414:	2600      	movs	r6, #0
 8008416:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800841a:	4f30      	ldr	r7, [pc, #192]	@ (80084dc <_strtod_l+0xae4>)
 800841c:	e7b3      	b.n	8008386 <_strtod_l+0x98e>
 800841e:	2600      	movs	r6, #0
 8008420:	4f2f      	ldr	r7, [pc, #188]	@ (80084e0 <_strtod_l+0xae8>)
 8008422:	e7ac      	b.n	800837e <_strtod_l+0x986>
 8008424:	4630      	mov	r0, r6
 8008426:	4639      	mov	r1, r7
 8008428:	4b2d      	ldr	r3, [pc, #180]	@ (80084e0 <_strtod_l+0xae8>)
 800842a:	2200      	movs	r2, #0
 800842c:	f7f8 f854 	bl	80004d8 <__aeabi_dmul>
 8008430:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008432:	4606      	mov	r6, r0
 8008434:	460f      	mov	r7, r1
 8008436:	2b00      	cmp	r3, #0
 8008438:	d0a1      	beq.n	800837e <_strtod_l+0x986>
 800843a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800843e:	e7a2      	b.n	8008386 <_strtod_l+0x98e>
 8008440:	2200      	movs	r2, #0
 8008442:	4b26      	ldr	r3, [pc, #152]	@ (80084dc <_strtod_l+0xae4>)
 8008444:	4616      	mov	r6, r2
 8008446:	461f      	mov	r7, r3
 8008448:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800844c:	e79b      	b.n	8008386 <_strtod_l+0x98e>
 800844e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008452:	9b08      	ldr	r3, [sp, #32]
 8008454:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008458:	2b00      	cmp	r3, #0
 800845a:	d1c1      	bne.n	80083e0 <_strtod_l+0x9e8>
 800845c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008460:	0d1b      	lsrs	r3, r3, #20
 8008462:	051b      	lsls	r3, r3, #20
 8008464:	429d      	cmp	r5, r3
 8008466:	d1bb      	bne.n	80083e0 <_strtod_l+0x9e8>
 8008468:	4630      	mov	r0, r6
 800846a:	4639      	mov	r1, r7
 800846c:	f7f8 fe76 	bl	800115c <__aeabi_d2lz>
 8008470:	f7f8 f804 	bl	800047c <__aeabi_l2d>
 8008474:	4602      	mov	r2, r0
 8008476:	460b      	mov	r3, r1
 8008478:	4630      	mov	r0, r6
 800847a:	4639      	mov	r1, r7
 800847c:	f7f7 fe74 	bl	8000168 <__aeabi_dsub>
 8008480:	460b      	mov	r3, r1
 8008482:	4602      	mov	r2, r0
 8008484:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008488:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800848c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800848e:	ea46 060a 	orr.w	r6, r6, sl
 8008492:	431e      	orrs	r6, r3
 8008494:	d069      	beq.n	800856a <_strtod_l+0xb72>
 8008496:	a30a      	add	r3, pc, #40	@ (adr r3, 80084c0 <_strtod_l+0xac8>)
 8008498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849c:	f7f8 fa8e 	bl	80009bc <__aeabi_dcmplt>
 80084a0:	2800      	cmp	r0, #0
 80084a2:	f47f accf 	bne.w	8007e44 <_strtod_l+0x44c>
 80084a6:	a308      	add	r3, pc, #32	@ (adr r3, 80084c8 <_strtod_l+0xad0>)
 80084a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084b0:	f7f8 faa2 	bl	80009f8 <__aeabi_dcmpgt>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	d093      	beq.n	80083e0 <_strtod_l+0x9e8>
 80084b8:	e4c4      	b.n	8007e44 <_strtod_l+0x44c>
 80084ba:	bf00      	nop
 80084bc:	f3af 8000 	nop.w
 80084c0:	94a03595 	.word	0x94a03595
 80084c4:	3fdfffff 	.word	0x3fdfffff
 80084c8:	35afe535 	.word	0x35afe535
 80084cc:	3fe00000 	.word	0x3fe00000
 80084d0:	000fffff 	.word	0x000fffff
 80084d4:	7ff00000 	.word	0x7ff00000
 80084d8:	7fefffff 	.word	0x7fefffff
 80084dc:	3ff00000 	.word	0x3ff00000
 80084e0:	3fe00000 	.word	0x3fe00000
 80084e4:	7fe00000 	.word	0x7fe00000
 80084e8:	7c9fffff 	.word	0x7c9fffff
 80084ec:	bff00000 	.word	0xbff00000
 80084f0:	9b08      	ldr	r3, [sp, #32]
 80084f2:	b323      	cbz	r3, 800853e <_strtod_l+0xb46>
 80084f4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80084f8:	d821      	bhi.n	800853e <_strtod_l+0xb46>
 80084fa:	a327      	add	r3, pc, #156	@ (adr r3, 8008598 <_strtod_l+0xba0>)
 80084fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008500:	4630      	mov	r0, r6
 8008502:	4639      	mov	r1, r7
 8008504:	f7f8 fa64 	bl	80009d0 <__aeabi_dcmple>
 8008508:	b1a0      	cbz	r0, 8008534 <_strtod_l+0xb3c>
 800850a:	4639      	mov	r1, r7
 800850c:	4630      	mov	r0, r6
 800850e:	f7f8 fabb 	bl	8000a88 <__aeabi_d2uiz>
 8008512:	2801      	cmp	r0, #1
 8008514:	bf38      	it	cc
 8008516:	2001      	movcc	r0, #1
 8008518:	f7f7 ff64 	bl	80003e4 <__aeabi_ui2d>
 800851c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800851e:	4606      	mov	r6, r0
 8008520:	460f      	mov	r7, r1
 8008522:	b9fb      	cbnz	r3, 8008564 <_strtod_l+0xb6c>
 8008524:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008528:	9014      	str	r0, [sp, #80]	@ 0x50
 800852a:	9315      	str	r3, [sp, #84]	@ 0x54
 800852c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008530:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008534:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008536:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800853a:	1b5b      	subs	r3, r3, r5
 800853c:	9311      	str	r3, [sp, #68]	@ 0x44
 800853e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008542:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008546:	f7ff f8ff 	bl	8007748 <__ulp>
 800854a:	4602      	mov	r2, r0
 800854c:	460b      	mov	r3, r1
 800854e:	4650      	mov	r0, sl
 8008550:	4659      	mov	r1, fp
 8008552:	f7f7 ffc1 	bl	80004d8 <__aeabi_dmul>
 8008556:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800855a:	f7f7 fe07 	bl	800016c <__adddf3>
 800855e:	4682      	mov	sl, r0
 8008560:	468b      	mov	fp, r1
 8008562:	e776      	b.n	8008452 <_strtod_l+0xa5a>
 8008564:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008568:	e7e0      	b.n	800852c <_strtod_l+0xb34>
 800856a:	a30d      	add	r3, pc, #52	@ (adr r3, 80085a0 <_strtod_l+0xba8>)
 800856c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008570:	f7f8 fa24 	bl	80009bc <__aeabi_dcmplt>
 8008574:	e79e      	b.n	80084b4 <_strtod_l+0xabc>
 8008576:	2300      	movs	r3, #0
 8008578:	930b      	str	r3, [sp, #44]	@ 0x2c
 800857a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800857c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800857e:	6013      	str	r3, [r2, #0]
 8008580:	f7ff ba77 	b.w	8007a72 <_strtod_l+0x7a>
 8008584:	2a65      	cmp	r2, #101	@ 0x65
 8008586:	f43f ab6e 	beq.w	8007c66 <_strtod_l+0x26e>
 800858a:	2a45      	cmp	r2, #69	@ 0x45
 800858c:	f43f ab6b 	beq.w	8007c66 <_strtod_l+0x26e>
 8008590:	2301      	movs	r3, #1
 8008592:	f7ff bba6 	b.w	8007ce2 <_strtod_l+0x2ea>
 8008596:	bf00      	nop
 8008598:	ffc00000 	.word	0xffc00000
 800859c:	41dfffff 	.word	0x41dfffff
 80085a0:	94a03595 	.word	0x94a03595
 80085a4:	3fcfffff 	.word	0x3fcfffff

080085a8 <_strtod_r>:
 80085a8:	4b01      	ldr	r3, [pc, #4]	@ (80085b0 <_strtod_r+0x8>)
 80085aa:	f7ff ba25 	b.w	80079f8 <_strtod_l>
 80085ae:	bf00      	nop
 80085b0:	200000f8 	.word	0x200000f8

080085b4 <_strtol_l.constprop.0>:
 80085b4:	2b24      	cmp	r3, #36	@ 0x24
 80085b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085ba:	4686      	mov	lr, r0
 80085bc:	4690      	mov	r8, r2
 80085be:	d801      	bhi.n	80085c4 <_strtol_l.constprop.0+0x10>
 80085c0:	2b01      	cmp	r3, #1
 80085c2:	d106      	bne.n	80085d2 <_strtol_l.constprop.0+0x1e>
 80085c4:	f7fd fdc0 	bl	8006148 <__errno>
 80085c8:	2316      	movs	r3, #22
 80085ca:	6003      	str	r3, [r0, #0]
 80085cc:	2000      	movs	r0, #0
 80085ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d2:	460d      	mov	r5, r1
 80085d4:	4833      	ldr	r0, [pc, #204]	@ (80086a4 <_strtol_l.constprop.0+0xf0>)
 80085d6:	462a      	mov	r2, r5
 80085d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80085dc:	5d06      	ldrb	r6, [r0, r4]
 80085de:	f016 0608 	ands.w	r6, r6, #8
 80085e2:	d1f8      	bne.n	80085d6 <_strtol_l.constprop.0+0x22>
 80085e4:	2c2d      	cmp	r4, #45	@ 0x2d
 80085e6:	d12d      	bne.n	8008644 <_strtol_l.constprop.0+0x90>
 80085e8:	2601      	movs	r6, #1
 80085ea:	782c      	ldrb	r4, [r5, #0]
 80085ec:	1c95      	adds	r5, r2, #2
 80085ee:	f033 0210 	bics.w	r2, r3, #16
 80085f2:	d109      	bne.n	8008608 <_strtol_l.constprop.0+0x54>
 80085f4:	2c30      	cmp	r4, #48	@ 0x30
 80085f6:	d12a      	bne.n	800864e <_strtol_l.constprop.0+0x9a>
 80085f8:	782a      	ldrb	r2, [r5, #0]
 80085fa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80085fe:	2a58      	cmp	r2, #88	@ 0x58
 8008600:	d125      	bne.n	800864e <_strtol_l.constprop.0+0x9a>
 8008602:	2310      	movs	r3, #16
 8008604:	786c      	ldrb	r4, [r5, #1]
 8008606:	3502      	adds	r5, #2
 8008608:	2200      	movs	r2, #0
 800860a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800860e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008612:	fbbc f9f3 	udiv	r9, ip, r3
 8008616:	4610      	mov	r0, r2
 8008618:	fb03 ca19 	mls	sl, r3, r9, ip
 800861c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008620:	2f09      	cmp	r7, #9
 8008622:	d81b      	bhi.n	800865c <_strtol_l.constprop.0+0xa8>
 8008624:	463c      	mov	r4, r7
 8008626:	42a3      	cmp	r3, r4
 8008628:	dd27      	ble.n	800867a <_strtol_l.constprop.0+0xc6>
 800862a:	1c57      	adds	r7, r2, #1
 800862c:	d007      	beq.n	800863e <_strtol_l.constprop.0+0x8a>
 800862e:	4581      	cmp	r9, r0
 8008630:	d320      	bcc.n	8008674 <_strtol_l.constprop.0+0xc0>
 8008632:	d101      	bne.n	8008638 <_strtol_l.constprop.0+0x84>
 8008634:	45a2      	cmp	sl, r4
 8008636:	db1d      	blt.n	8008674 <_strtol_l.constprop.0+0xc0>
 8008638:	2201      	movs	r2, #1
 800863a:	fb00 4003 	mla	r0, r0, r3, r4
 800863e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008642:	e7eb      	b.n	800861c <_strtol_l.constprop.0+0x68>
 8008644:	2c2b      	cmp	r4, #43	@ 0x2b
 8008646:	bf04      	itt	eq
 8008648:	782c      	ldrbeq	r4, [r5, #0]
 800864a:	1c95      	addeq	r5, r2, #2
 800864c:	e7cf      	b.n	80085ee <_strtol_l.constprop.0+0x3a>
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1da      	bne.n	8008608 <_strtol_l.constprop.0+0x54>
 8008652:	2c30      	cmp	r4, #48	@ 0x30
 8008654:	bf0c      	ite	eq
 8008656:	2308      	moveq	r3, #8
 8008658:	230a      	movne	r3, #10
 800865a:	e7d5      	b.n	8008608 <_strtol_l.constprop.0+0x54>
 800865c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008660:	2f19      	cmp	r7, #25
 8008662:	d801      	bhi.n	8008668 <_strtol_l.constprop.0+0xb4>
 8008664:	3c37      	subs	r4, #55	@ 0x37
 8008666:	e7de      	b.n	8008626 <_strtol_l.constprop.0+0x72>
 8008668:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800866c:	2f19      	cmp	r7, #25
 800866e:	d804      	bhi.n	800867a <_strtol_l.constprop.0+0xc6>
 8008670:	3c57      	subs	r4, #87	@ 0x57
 8008672:	e7d8      	b.n	8008626 <_strtol_l.constprop.0+0x72>
 8008674:	f04f 32ff 	mov.w	r2, #4294967295
 8008678:	e7e1      	b.n	800863e <_strtol_l.constprop.0+0x8a>
 800867a:	1c53      	adds	r3, r2, #1
 800867c:	d108      	bne.n	8008690 <_strtol_l.constprop.0+0xdc>
 800867e:	2322      	movs	r3, #34	@ 0x22
 8008680:	4660      	mov	r0, ip
 8008682:	f8ce 3000 	str.w	r3, [lr]
 8008686:	f1b8 0f00 	cmp.w	r8, #0
 800868a:	d0a0      	beq.n	80085ce <_strtol_l.constprop.0+0x1a>
 800868c:	1e69      	subs	r1, r5, #1
 800868e:	e006      	b.n	800869e <_strtol_l.constprop.0+0xea>
 8008690:	b106      	cbz	r6, 8008694 <_strtol_l.constprop.0+0xe0>
 8008692:	4240      	negs	r0, r0
 8008694:	f1b8 0f00 	cmp.w	r8, #0
 8008698:	d099      	beq.n	80085ce <_strtol_l.constprop.0+0x1a>
 800869a:	2a00      	cmp	r2, #0
 800869c:	d1f6      	bne.n	800868c <_strtol_l.constprop.0+0xd8>
 800869e:	f8c8 1000 	str.w	r1, [r8]
 80086a2:	e794      	b.n	80085ce <_strtol_l.constprop.0+0x1a>
 80086a4:	0800a1b9 	.word	0x0800a1b9

080086a8 <_strtol_r>:
 80086a8:	f7ff bf84 	b.w	80085b4 <_strtol_l.constprop.0>

080086ac <__ssputs_r>:
 80086ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086b0:	461f      	mov	r7, r3
 80086b2:	688e      	ldr	r6, [r1, #8]
 80086b4:	4682      	mov	sl, r0
 80086b6:	42be      	cmp	r6, r7
 80086b8:	460c      	mov	r4, r1
 80086ba:	4690      	mov	r8, r2
 80086bc:	680b      	ldr	r3, [r1, #0]
 80086be:	d82d      	bhi.n	800871c <__ssputs_r+0x70>
 80086c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80086c8:	d026      	beq.n	8008718 <__ssputs_r+0x6c>
 80086ca:	6965      	ldr	r5, [r4, #20]
 80086cc:	6909      	ldr	r1, [r1, #16]
 80086ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086d2:	eba3 0901 	sub.w	r9, r3, r1
 80086d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086da:	1c7b      	adds	r3, r7, #1
 80086dc:	444b      	add	r3, r9
 80086de:	106d      	asrs	r5, r5, #1
 80086e0:	429d      	cmp	r5, r3
 80086e2:	bf38      	it	cc
 80086e4:	461d      	movcc	r5, r3
 80086e6:	0553      	lsls	r3, r2, #21
 80086e8:	d527      	bpl.n	800873a <__ssputs_r+0x8e>
 80086ea:	4629      	mov	r1, r5
 80086ec:	f7fe fc2e 	bl	8006f4c <_malloc_r>
 80086f0:	4606      	mov	r6, r0
 80086f2:	b360      	cbz	r0, 800874e <__ssputs_r+0xa2>
 80086f4:	464a      	mov	r2, r9
 80086f6:	6921      	ldr	r1, [r4, #16]
 80086f8:	f000 fa14 	bl	8008b24 <memcpy>
 80086fc:	89a3      	ldrh	r3, [r4, #12]
 80086fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008706:	81a3      	strh	r3, [r4, #12]
 8008708:	6126      	str	r6, [r4, #16]
 800870a:	444e      	add	r6, r9
 800870c:	6026      	str	r6, [r4, #0]
 800870e:	463e      	mov	r6, r7
 8008710:	6165      	str	r5, [r4, #20]
 8008712:	eba5 0509 	sub.w	r5, r5, r9
 8008716:	60a5      	str	r5, [r4, #8]
 8008718:	42be      	cmp	r6, r7
 800871a:	d900      	bls.n	800871e <__ssputs_r+0x72>
 800871c:	463e      	mov	r6, r7
 800871e:	4632      	mov	r2, r6
 8008720:	4641      	mov	r1, r8
 8008722:	6820      	ldr	r0, [r4, #0]
 8008724:	f000 f9c2 	bl	8008aac <memmove>
 8008728:	2000      	movs	r0, #0
 800872a:	68a3      	ldr	r3, [r4, #8]
 800872c:	1b9b      	subs	r3, r3, r6
 800872e:	60a3      	str	r3, [r4, #8]
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	4433      	add	r3, r6
 8008734:	6023      	str	r3, [r4, #0]
 8008736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800873a:	462a      	mov	r2, r5
 800873c:	f000 fd83 	bl	8009246 <_realloc_r>
 8008740:	4606      	mov	r6, r0
 8008742:	2800      	cmp	r0, #0
 8008744:	d1e0      	bne.n	8008708 <__ssputs_r+0x5c>
 8008746:	4650      	mov	r0, sl
 8008748:	6921      	ldr	r1, [r4, #16]
 800874a:	f7fe fb8d 	bl	8006e68 <_free_r>
 800874e:	230c      	movs	r3, #12
 8008750:	f8ca 3000 	str.w	r3, [sl]
 8008754:	89a3      	ldrh	r3, [r4, #12]
 8008756:	f04f 30ff 	mov.w	r0, #4294967295
 800875a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800875e:	81a3      	strh	r3, [r4, #12]
 8008760:	e7e9      	b.n	8008736 <__ssputs_r+0x8a>
	...

08008764 <_svfiprintf_r>:
 8008764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008768:	4698      	mov	r8, r3
 800876a:	898b      	ldrh	r3, [r1, #12]
 800876c:	4607      	mov	r7, r0
 800876e:	061b      	lsls	r3, r3, #24
 8008770:	460d      	mov	r5, r1
 8008772:	4614      	mov	r4, r2
 8008774:	b09d      	sub	sp, #116	@ 0x74
 8008776:	d510      	bpl.n	800879a <_svfiprintf_r+0x36>
 8008778:	690b      	ldr	r3, [r1, #16]
 800877a:	b973      	cbnz	r3, 800879a <_svfiprintf_r+0x36>
 800877c:	2140      	movs	r1, #64	@ 0x40
 800877e:	f7fe fbe5 	bl	8006f4c <_malloc_r>
 8008782:	6028      	str	r0, [r5, #0]
 8008784:	6128      	str	r0, [r5, #16]
 8008786:	b930      	cbnz	r0, 8008796 <_svfiprintf_r+0x32>
 8008788:	230c      	movs	r3, #12
 800878a:	603b      	str	r3, [r7, #0]
 800878c:	f04f 30ff 	mov.w	r0, #4294967295
 8008790:	b01d      	add	sp, #116	@ 0x74
 8008792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008796:	2340      	movs	r3, #64	@ 0x40
 8008798:	616b      	str	r3, [r5, #20]
 800879a:	2300      	movs	r3, #0
 800879c:	9309      	str	r3, [sp, #36]	@ 0x24
 800879e:	2320      	movs	r3, #32
 80087a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087a4:	2330      	movs	r3, #48	@ 0x30
 80087a6:	f04f 0901 	mov.w	r9, #1
 80087aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80087ae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008948 <_svfiprintf_r+0x1e4>
 80087b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087b6:	4623      	mov	r3, r4
 80087b8:	469a      	mov	sl, r3
 80087ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087be:	b10a      	cbz	r2, 80087c4 <_svfiprintf_r+0x60>
 80087c0:	2a25      	cmp	r2, #37	@ 0x25
 80087c2:	d1f9      	bne.n	80087b8 <_svfiprintf_r+0x54>
 80087c4:	ebba 0b04 	subs.w	fp, sl, r4
 80087c8:	d00b      	beq.n	80087e2 <_svfiprintf_r+0x7e>
 80087ca:	465b      	mov	r3, fp
 80087cc:	4622      	mov	r2, r4
 80087ce:	4629      	mov	r1, r5
 80087d0:	4638      	mov	r0, r7
 80087d2:	f7ff ff6b 	bl	80086ac <__ssputs_r>
 80087d6:	3001      	adds	r0, #1
 80087d8:	f000 80a7 	beq.w	800892a <_svfiprintf_r+0x1c6>
 80087dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087de:	445a      	add	r2, fp
 80087e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80087e2:	f89a 3000 	ldrb.w	r3, [sl]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	f000 809f 	beq.w	800892a <_svfiprintf_r+0x1c6>
 80087ec:	2300      	movs	r3, #0
 80087ee:	f04f 32ff 	mov.w	r2, #4294967295
 80087f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087f6:	f10a 0a01 	add.w	sl, sl, #1
 80087fa:	9304      	str	r3, [sp, #16]
 80087fc:	9307      	str	r3, [sp, #28]
 80087fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008802:	931a      	str	r3, [sp, #104]	@ 0x68
 8008804:	4654      	mov	r4, sl
 8008806:	2205      	movs	r2, #5
 8008808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800880c:	484e      	ldr	r0, [pc, #312]	@ (8008948 <_svfiprintf_r+0x1e4>)
 800880e:	f7fd fcc8 	bl	80061a2 <memchr>
 8008812:	9a04      	ldr	r2, [sp, #16]
 8008814:	b9d8      	cbnz	r0, 800884e <_svfiprintf_r+0xea>
 8008816:	06d0      	lsls	r0, r2, #27
 8008818:	bf44      	itt	mi
 800881a:	2320      	movmi	r3, #32
 800881c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008820:	0711      	lsls	r1, r2, #28
 8008822:	bf44      	itt	mi
 8008824:	232b      	movmi	r3, #43	@ 0x2b
 8008826:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800882a:	f89a 3000 	ldrb.w	r3, [sl]
 800882e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008830:	d015      	beq.n	800885e <_svfiprintf_r+0xfa>
 8008832:	4654      	mov	r4, sl
 8008834:	2000      	movs	r0, #0
 8008836:	f04f 0c0a 	mov.w	ip, #10
 800883a:	9a07      	ldr	r2, [sp, #28]
 800883c:	4621      	mov	r1, r4
 800883e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008842:	3b30      	subs	r3, #48	@ 0x30
 8008844:	2b09      	cmp	r3, #9
 8008846:	d94b      	bls.n	80088e0 <_svfiprintf_r+0x17c>
 8008848:	b1b0      	cbz	r0, 8008878 <_svfiprintf_r+0x114>
 800884a:	9207      	str	r2, [sp, #28]
 800884c:	e014      	b.n	8008878 <_svfiprintf_r+0x114>
 800884e:	eba0 0308 	sub.w	r3, r0, r8
 8008852:	fa09 f303 	lsl.w	r3, r9, r3
 8008856:	4313      	orrs	r3, r2
 8008858:	46a2      	mov	sl, r4
 800885a:	9304      	str	r3, [sp, #16]
 800885c:	e7d2      	b.n	8008804 <_svfiprintf_r+0xa0>
 800885e:	9b03      	ldr	r3, [sp, #12]
 8008860:	1d19      	adds	r1, r3, #4
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	9103      	str	r1, [sp, #12]
 8008866:	2b00      	cmp	r3, #0
 8008868:	bfbb      	ittet	lt
 800886a:	425b      	neglt	r3, r3
 800886c:	f042 0202 	orrlt.w	r2, r2, #2
 8008870:	9307      	strge	r3, [sp, #28]
 8008872:	9307      	strlt	r3, [sp, #28]
 8008874:	bfb8      	it	lt
 8008876:	9204      	strlt	r2, [sp, #16]
 8008878:	7823      	ldrb	r3, [r4, #0]
 800887a:	2b2e      	cmp	r3, #46	@ 0x2e
 800887c:	d10a      	bne.n	8008894 <_svfiprintf_r+0x130>
 800887e:	7863      	ldrb	r3, [r4, #1]
 8008880:	2b2a      	cmp	r3, #42	@ 0x2a
 8008882:	d132      	bne.n	80088ea <_svfiprintf_r+0x186>
 8008884:	9b03      	ldr	r3, [sp, #12]
 8008886:	3402      	adds	r4, #2
 8008888:	1d1a      	adds	r2, r3, #4
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	9203      	str	r2, [sp, #12]
 800888e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008892:	9305      	str	r3, [sp, #20]
 8008894:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800894c <_svfiprintf_r+0x1e8>
 8008898:	2203      	movs	r2, #3
 800889a:	4650      	mov	r0, sl
 800889c:	7821      	ldrb	r1, [r4, #0]
 800889e:	f7fd fc80 	bl	80061a2 <memchr>
 80088a2:	b138      	cbz	r0, 80088b4 <_svfiprintf_r+0x150>
 80088a4:	2240      	movs	r2, #64	@ 0x40
 80088a6:	9b04      	ldr	r3, [sp, #16]
 80088a8:	eba0 000a 	sub.w	r0, r0, sl
 80088ac:	4082      	lsls	r2, r0
 80088ae:	4313      	orrs	r3, r2
 80088b0:	3401      	adds	r4, #1
 80088b2:	9304      	str	r3, [sp, #16]
 80088b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088b8:	2206      	movs	r2, #6
 80088ba:	4825      	ldr	r0, [pc, #148]	@ (8008950 <_svfiprintf_r+0x1ec>)
 80088bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088c0:	f7fd fc6f 	bl	80061a2 <memchr>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	d036      	beq.n	8008936 <_svfiprintf_r+0x1d2>
 80088c8:	4b22      	ldr	r3, [pc, #136]	@ (8008954 <_svfiprintf_r+0x1f0>)
 80088ca:	bb1b      	cbnz	r3, 8008914 <_svfiprintf_r+0x1b0>
 80088cc:	9b03      	ldr	r3, [sp, #12]
 80088ce:	3307      	adds	r3, #7
 80088d0:	f023 0307 	bic.w	r3, r3, #7
 80088d4:	3308      	adds	r3, #8
 80088d6:	9303      	str	r3, [sp, #12]
 80088d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088da:	4433      	add	r3, r6
 80088dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80088de:	e76a      	b.n	80087b6 <_svfiprintf_r+0x52>
 80088e0:	460c      	mov	r4, r1
 80088e2:	2001      	movs	r0, #1
 80088e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80088e8:	e7a8      	b.n	800883c <_svfiprintf_r+0xd8>
 80088ea:	2300      	movs	r3, #0
 80088ec:	f04f 0c0a 	mov.w	ip, #10
 80088f0:	4619      	mov	r1, r3
 80088f2:	3401      	adds	r4, #1
 80088f4:	9305      	str	r3, [sp, #20]
 80088f6:	4620      	mov	r0, r4
 80088f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088fc:	3a30      	subs	r2, #48	@ 0x30
 80088fe:	2a09      	cmp	r2, #9
 8008900:	d903      	bls.n	800890a <_svfiprintf_r+0x1a6>
 8008902:	2b00      	cmp	r3, #0
 8008904:	d0c6      	beq.n	8008894 <_svfiprintf_r+0x130>
 8008906:	9105      	str	r1, [sp, #20]
 8008908:	e7c4      	b.n	8008894 <_svfiprintf_r+0x130>
 800890a:	4604      	mov	r4, r0
 800890c:	2301      	movs	r3, #1
 800890e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008912:	e7f0      	b.n	80088f6 <_svfiprintf_r+0x192>
 8008914:	ab03      	add	r3, sp, #12
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	462a      	mov	r2, r5
 800891a:	4638      	mov	r0, r7
 800891c:	4b0e      	ldr	r3, [pc, #56]	@ (8008958 <_svfiprintf_r+0x1f4>)
 800891e:	a904      	add	r1, sp, #16
 8008920:	f7fc fccc 	bl	80052bc <_printf_float>
 8008924:	1c42      	adds	r2, r0, #1
 8008926:	4606      	mov	r6, r0
 8008928:	d1d6      	bne.n	80088d8 <_svfiprintf_r+0x174>
 800892a:	89ab      	ldrh	r3, [r5, #12]
 800892c:	065b      	lsls	r3, r3, #25
 800892e:	f53f af2d 	bmi.w	800878c <_svfiprintf_r+0x28>
 8008932:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008934:	e72c      	b.n	8008790 <_svfiprintf_r+0x2c>
 8008936:	ab03      	add	r3, sp, #12
 8008938:	9300      	str	r3, [sp, #0]
 800893a:	462a      	mov	r2, r5
 800893c:	4638      	mov	r0, r7
 800893e:	4b06      	ldr	r3, [pc, #24]	@ (8008958 <_svfiprintf_r+0x1f4>)
 8008940:	a904      	add	r1, sp, #16
 8008942:	f7fc ff59 	bl	80057f8 <_printf_i>
 8008946:	e7ed      	b.n	8008924 <_svfiprintf_r+0x1c0>
 8008948:	0800a2b9 	.word	0x0800a2b9
 800894c:	0800a2bf 	.word	0x0800a2bf
 8008950:	0800a2c3 	.word	0x0800a2c3
 8008954:	080052bd 	.word	0x080052bd
 8008958:	080086ad 	.word	0x080086ad

0800895c <__sflush_r>:
 800895c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008962:	0716      	lsls	r6, r2, #28
 8008964:	4605      	mov	r5, r0
 8008966:	460c      	mov	r4, r1
 8008968:	d454      	bmi.n	8008a14 <__sflush_r+0xb8>
 800896a:	684b      	ldr	r3, [r1, #4]
 800896c:	2b00      	cmp	r3, #0
 800896e:	dc02      	bgt.n	8008976 <__sflush_r+0x1a>
 8008970:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008972:	2b00      	cmp	r3, #0
 8008974:	dd48      	ble.n	8008a08 <__sflush_r+0xac>
 8008976:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008978:	2e00      	cmp	r6, #0
 800897a:	d045      	beq.n	8008a08 <__sflush_r+0xac>
 800897c:	2300      	movs	r3, #0
 800897e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008982:	682f      	ldr	r7, [r5, #0]
 8008984:	6a21      	ldr	r1, [r4, #32]
 8008986:	602b      	str	r3, [r5, #0]
 8008988:	d030      	beq.n	80089ec <__sflush_r+0x90>
 800898a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	0759      	lsls	r1, r3, #29
 8008990:	d505      	bpl.n	800899e <__sflush_r+0x42>
 8008992:	6863      	ldr	r3, [r4, #4]
 8008994:	1ad2      	subs	r2, r2, r3
 8008996:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008998:	b10b      	cbz	r3, 800899e <__sflush_r+0x42>
 800899a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800899c:	1ad2      	subs	r2, r2, r3
 800899e:	2300      	movs	r3, #0
 80089a0:	4628      	mov	r0, r5
 80089a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089a4:	6a21      	ldr	r1, [r4, #32]
 80089a6:	47b0      	blx	r6
 80089a8:	1c43      	adds	r3, r0, #1
 80089aa:	89a3      	ldrh	r3, [r4, #12]
 80089ac:	d106      	bne.n	80089bc <__sflush_r+0x60>
 80089ae:	6829      	ldr	r1, [r5, #0]
 80089b0:	291d      	cmp	r1, #29
 80089b2:	d82b      	bhi.n	8008a0c <__sflush_r+0xb0>
 80089b4:	4a28      	ldr	r2, [pc, #160]	@ (8008a58 <__sflush_r+0xfc>)
 80089b6:	410a      	asrs	r2, r1
 80089b8:	07d6      	lsls	r6, r2, #31
 80089ba:	d427      	bmi.n	8008a0c <__sflush_r+0xb0>
 80089bc:	2200      	movs	r2, #0
 80089be:	6062      	str	r2, [r4, #4]
 80089c0:	6922      	ldr	r2, [r4, #16]
 80089c2:	04d9      	lsls	r1, r3, #19
 80089c4:	6022      	str	r2, [r4, #0]
 80089c6:	d504      	bpl.n	80089d2 <__sflush_r+0x76>
 80089c8:	1c42      	adds	r2, r0, #1
 80089ca:	d101      	bne.n	80089d0 <__sflush_r+0x74>
 80089cc:	682b      	ldr	r3, [r5, #0]
 80089ce:	b903      	cbnz	r3, 80089d2 <__sflush_r+0x76>
 80089d0:	6560      	str	r0, [r4, #84]	@ 0x54
 80089d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089d4:	602f      	str	r7, [r5, #0]
 80089d6:	b1b9      	cbz	r1, 8008a08 <__sflush_r+0xac>
 80089d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089dc:	4299      	cmp	r1, r3
 80089de:	d002      	beq.n	80089e6 <__sflush_r+0x8a>
 80089e0:	4628      	mov	r0, r5
 80089e2:	f7fe fa41 	bl	8006e68 <_free_r>
 80089e6:	2300      	movs	r3, #0
 80089e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80089ea:	e00d      	b.n	8008a08 <__sflush_r+0xac>
 80089ec:	2301      	movs	r3, #1
 80089ee:	4628      	mov	r0, r5
 80089f0:	47b0      	blx	r6
 80089f2:	4602      	mov	r2, r0
 80089f4:	1c50      	adds	r0, r2, #1
 80089f6:	d1c9      	bne.n	800898c <__sflush_r+0x30>
 80089f8:	682b      	ldr	r3, [r5, #0]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d0c6      	beq.n	800898c <__sflush_r+0x30>
 80089fe:	2b1d      	cmp	r3, #29
 8008a00:	d001      	beq.n	8008a06 <__sflush_r+0xaa>
 8008a02:	2b16      	cmp	r3, #22
 8008a04:	d11d      	bne.n	8008a42 <__sflush_r+0xe6>
 8008a06:	602f      	str	r7, [r5, #0]
 8008a08:	2000      	movs	r0, #0
 8008a0a:	e021      	b.n	8008a50 <__sflush_r+0xf4>
 8008a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a10:	b21b      	sxth	r3, r3
 8008a12:	e01a      	b.n	8008a4a <__sflush_r+0xee>
 8008a14:	690f      	ldr	r7, [r1, #16]
 8008a16:	2f00      	cmp	r7, #0
 8008a18:	d0f6      	beq.n	8008a08 <__sflush_r+0xac>
 8008a1a:	0793      	lsls	r3, r2, #30
 8008a1c:	bf18      	it	ne
 8008a1e:	2300      	movne	r3, #0
 8008a20:	680e      	ldr	r6, [r1, #0]
 8008a22:	bf08      	it	eq
 8008a24:	694b      	ldreq	r3, [r1, #20]
 8008a26:	1bf6      	subs	r6, r6, r7
 8008a28:	600f      	str	r7, [r1, #0]
 8008a2a:	608b      	str	r3, [r1, #8]
 8008a2c:	2e00      	cmp	r6, #0
 8008a2e:	ddeb      	ble.n	8008a08 <__sflush_r+0xac>
 8008a30:	4633      	mov	r3, r6
 8008a32:	463a      	mov	r2, r7
 8008a34:	4628      	mov	r0, r5
 8008a36:	6a21      	ldr	r1, [r4, #32]
 8008a38:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008a3c:	47e0      	blx	ip
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	dc07      	bgt.n	8008a52 <__sflush_r+0xf6>
 8008a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a4e:	81a3      	strh	r3, [r4, #12]
 8008a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a52:	4407      	add	r7, r0
 8008a54:	1a36      	subs	r6, r6, r0
 8008a56:	e7e9      	b.n	8008a2c <__sflush_r+0xd0>
 8008a58:	dfbffffe 	.word	0xdfbffffe

08008a5c <_fflush_r>:
 8008a5c:	b538      	push	{r3, r4, r5, lr}
 8008a5e:	690b      	ldr	r3, [r1, #16]
 8008a60:	4605      	mov	r5, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	b913      	cbnz	r3, 8008a6c <_fflush_r+0x10>
 8008a66:	2500      	movs	r5, #0
 8008a68:	4628      	mov	r0, r5
 8008a6a:	bd38      	pop	{r3, r4, r5, pc}
 8008a6c:	b118      	cbz	r0, 8008a76 <_fflush_r+0x1a>
 8008a6e:	6a03      	ldr	r3, [r0, #32]
 8008a70:	b90b      	cbnz	r3, 8008a76 <_fflush_r+0x1a>
 8008a72:	f7fd fa7d 	bl	8005f70 <__sinit>
 8008a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d0f3      	beq.n	8008a66 <_fflush_r+0xa>
 8008a7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a80:	07d0      	lsls	r0, r2, #31
 8008a82:	d404      	bmi.n	8008a8e <_fflush_r+0x32>
 8008a84:	0599      	lsls	r1, r3, #22
 8008a86:	d402      	bmi.n	8008a8e <_fflush_r+0x32>
 8008a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a8a:	f7fd fb88 	bl	800619e <__retarget_lock_acquire_recursive>
 8008a8e:	4628      	mov	r0, r5
 8008a90:	4621      	mov	r1, r4
 8008a92:	f7ff ff63 	bl	800895c <__sflush_r>
 8008a96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a98:	4605      	mov	r5, r0
 8008a9a:	07da      	lsls	r2, r3, #31
 8008a9c:	d4e4      	bmi.n	8008a68 <_fflush_r+0xc>
 8008a9e:	89a3      	ldrh	r3, [r4, #12]
 8008aa0:	059b      	lsls	r3, r3, #22
 8008aa2:	d4e1      	bmi.n	8008a68 <_fflush_r+0xc>
 8008aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008aa6:	f7fd fb7b 	bl	80061a0 <__retarget_lock_release_recursive>
 8008aaa:	e7dd      	b.n	8008a68 <_fflush_r+0xc>

08008aac <memmove>:
 8008aac:	4288      	cmp	r0, r1
 8008aae:	b510      	push	{r4, lr}
 8008ab0:	eb01 0402 	add.w	r4, r1, r2
 8008ab4:	d902      	bls.n	8008abc <memmove+0x10>
 8008ab6:	4284      	cmp	r4, r0
 8008ab8:	4623      	mov	r3, r4
 8008aba:	d807      	bhi.n	8008acc <memmove+0x20>
 8008abc:	1e43      	subs	r3, r0, #1
 8008abe:	42a1      	cmp	r1, r4
 8008ac0:	d008      	beq.n	8008ad4 <memmove+0x28>
 8008ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008aca:	e7f8      	b.n	8008abe <memmove+0x12>
 8008acc:	4601      	mov	r1, r0
 8008ace:	4402      	add	r2, r0
 8008ad0:	428a      	cmp	r2, r1
 8008ad2:	d100      	bne.n	8008ad6 <memmove+0x2a>
 8008ad4:	bd10      	pop	{r4, pc}
 8008ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ade:	e7f7      	b.n	8008ad0 <memmove+0x24>

08008ae0 <strncmp>:
 8008ae0:	b510      	push	{r4, lr}
 8008ae2:	b16a      	cbz	r2, 8008b00 <strncmp+0x20>
 8008ae4:	3901      	subs	r1, #1
 8008ae6:	1884      	adds	r4, r0, r2
 8008ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008aec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d103      	bne.n	8008afc <strncmp+0x1c>
 8008af4:	42a0      	cmp	r0, r4
 8008af6:	d001      	beq.n	8008afc <strncmp+0x1c>
 8008af8:	2a00      	cmp	r2, #0
 8008afa:	d1f5      	bne.n	8008ae8 <strncmp+0x8>
 8008afc:	1ad0      	subs	r0, r2, r3
 8008afe:	bd10      	pop	{r4, pc}
 8008b00:	4610      	mov	r0, r2
 8008b02:	e7fc      	b.n	8008afe <strncmp+0x1e>

08008b04 <_sbrk_r>:
 8008b04:	b538      	push	{r3, r4, r5, lr}
 8008b06:	2300      	movs	r3, #0
 8008b08:	4d05      	ldr	r5, [pc, #20]	@ (8008b20 <_sbrk_r+0x1c>)
 8008b0a:	4604      	mov	r4, r0
 8008b0c:	4608      	mov	r0, r1
 8008b0e:	602b      	str	r3, [r5, #0]
 8008b10:	f7f9 fa92 	bl	8002038 <_sbrk>
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d102      	bne.n	8008b1e <_sbrk_r+0x1a>
 8008b18:	682b      	ldr	r3, [r5, #0]
 8008b1a:	b103      	cbz	r3, 8008b1e <_sbrk_r+0x1a>
 8008b1c:	6023      	str	r3, [r4, #0]
 8008b1e:	bd38      	pop	{r3, r4, r5, pc}
 8008b20:	20000580 	.word	0x20000580

08008b24 <memcpy>:
 8008b24:	440a      	add	r2, r1
 8008b26:	4291      	cmp	r1, r2
 8008b28:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b2c:	d100      	bne.n	8008b30 <memcpy+0xc>
 8008b2e:	4770      	bx	lr
 8008b30:	b510      	push	{r4, lr}
 8008b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b36:	4291      	cmp	r1, r2
 8008b38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b3c:	d1f9      	bne.n	8008b32 <memcpy+0xe>
 8008b3e:	bd10      	pop	{r4, pc}

08008b40 <nan>:
 8008b40:	2000      	movs	r0, #0
 8008b42:	4901      	ldr	r1, [pc, #4]	@ (8008b48 <nan+0x8>)
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	7ff80000 	.word	0x7ff80000

08008b4c <__assert_func>:
 8008b4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b4e:	4614      	mov	r4, r2
 8008b50:	461a      	mov	r2, r3
 8008b52:	4b09      	ldr	r3, [pc, #36]	@ (8008b78 <__assert_func+0x2c>)
 8008b54:	4605      	mov	r5, r0
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68d8      	ldr	r0, [r3, #12]
 8008b5a:	b954      	cbnz	r4, 8008b72 <__assert_func+0x26>
 8008b5c:	4b07      	ldr	r3, [pc, #28]	@ (8008b7c <__assert_func+0x30>)
 8008b5e:	461c      	mov	r4, r3
 8008b60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b64:	9100      	str	r1, [sp, #0]
 8008b66:	462b      	mov	r3, r5
 8008b68:	4905      	ldr	r1, [pc, #20]	@ (8008b80 <__assert_func+0x34>)
 8008b6a:	f000 fba7 	bl	80092bc <fiprintf>
 8008b6e:	f000 fbb7 	bl	80092e0 <abort>
 8008b72:	4b04      	ldr	r3, [pc, #16]	@ (8008b84 <__assert_func+0x38>)
 8008b74:	e7f4      	b.n	8008b60 <__assert_func+0x14>
 8008b76:	bf00      	nop
 8008b78:	200000a8 	.word	0x200000a8
 8008b7c:	0800a30d 	.word	0x0800a30d
 8008b80:	0800a2df 	.word	0x0800a2df
 8008b84:	0800a2d2 	.word	0x0800a2d2

08008b88 <_calloc_r>:
 8008b88:	b570      	push	{r4, r5, r6, lr}
 8008b8a:	fba1 5402 	umull	r5, r4, r1, r2
 8008b8e:	b93c      	cbnz	r4, 8008ba0 <_calloc_r+0x18>
 8008b90:	4629      	mov	r1, r5
 8008b92:	f7fe f9db 	bl	8006f4c <_malloc_r>
 8008b96:	4606      	mov	r6, r0
 8008b98:	b928      	cbnz	r0, 8008ba6 <_calloc_r+0x1e>
 8008b9a:	2600      	movs	r6, #0
 8008b9c:	4630      	mov	r0, r6
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ba0:	220c      	movs	r2, #12
 8008ba2:	6002      	str	r2, [r0, #0]
 8008ba4:	e7f9      	b.n	8008b9a <_calloc_r+0x12>
 8008ba6:	462a      	mov	r2, r5
 8008ba8:	4621      	mov	r1, r4
 8008baa:	f7fd fa7a 	bl	80060a2 <memset>
 8008bae:	e7f5      	b.n	8008b9c <_calloc_r+0x14>

08008bb0 <rshift>:
 8008bb0:	6903      	ldr	r3, [r0, #16]
 8008bb2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008bb6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008bba:	f100 0414 	add.w	r4, r0, #20
 8008bbe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008bc2:	dd46      	ble.n	8008c52 <rshift+0xa2>
 8008bc4:	f011 011f 	ands.w	r1, r1, #31
 8008bc8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008bcc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008bd0:	d10c      	bne.n	8008bec <rshift+0x3c>
 8008bd2:	4629      	mov	r1, r5
 8008bd4:	f100 0710 	add.w	r7, r0, #16
 8008bd8:	42b1      	cmp	r1, r6
 8008bda:	d335      	bcc.n	8008c48 <rshift+0x98>
 8008bdc:	1a9b      	subs	r3, r3, r2
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	1eea      	subs	r2, r5, #3
 8008be2:	4296      	cmp	r6, r2
 8008be4:	bf38      	it	cc
 8008be6:	2300      	movcc	r3, #0
 8008be8:	4423      	add	r3, r4
 8008bea:	e015      	b.n	8008c18 <rshift+0x68>
 8008bec:	46a1      	mov	r9, r4
 8008bee:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008bf2:	f1c1 0820 	rsb	r8, r1, #32
 8008bf6:	40cf      	lsrs	r7, r1
 8008bf8:	f105 0e04 	add.w	lr, r5, #4
 8008bfc:	4576      	cmp	r6, lr
 8008bfe:	46f4      	mov	ip, lr
 8008c00:	d816      	bhi.n	8008c30 <rshift+0x80>
 8008c02:	1a9a      	subs	r2, r3, r2
 8008c04:	0092      	lsls	r2, r2, #2
 8008c06:	3a04      	subs	r2, #4
 8008c08:	3501      	adds	r5, #1
 8008c0a:	42ae      	cmp	r6, r5
 8008c0c:	bf38      	it	cc
 8008c0e:	2200      	movcc	r2, #0
 8008c10:	18a3      	adds	r3, r4, r2
 8008c12:	50a7      	str	r7, [r4, r2]
 8008c14:	b107      	cbz	r7, 8008c18 <rshift+0x68>
 8008c16:	3304      	adds	r3, #4
 8008c18:	42a3      	cmp	r3, r4
 8008c1a:	eba3 0204 	sub.w	r2, r3, r4
 8008c1e:	bf08      	it	eq
 8008c20:	2300      	moveq	r3, #0
 8008c22:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008c26:	6102      	str	r2, [r0, #16]
 8008c28:	bf08      	it	eq
 8008c2a:	6143      	streq	r3, [r0, #20]
 8008c2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c30:	f8dc c000 	ldr.w	ip, [ip]
 8008c34:	fa0c fc08 	lsl.w	ip, ip, r8
 8008c38:	ea4c 0707 	orr.w	r7, ip, r7
 8008c3c:	f849 7b04 	str.w	r7, [r9], #4
 8008c40:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008c44:	40cf      	lsrs	r7, r1
 8008c46:	e7d9      	b.n	8008bfc <rshift+0x4c>
 8008c48:	f851 cb04 	ldr.w	ip, [r1], #4
 8008c4c:	f847 cf04 	str.w	ip, [r7, #4]!
 8008c50:	e7c2      	b.n	8008bd8 <rshift+0x28>
 8008c52:	4623      	mov	r3, r4
 8008c54:	e7e0      	b.n	8008c18 <rshift+0x68>

08008c56 <__hexdig_fun>:
 8008c56:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008c5a:	2b09      	cmp	r3, #9
 8008c5c:	d802      	bhi.n	8008c64 <__hexdig_fun+0xe>
 8008c5e:	3820      	subs	r0, #32
 8008c60:	b2c0      	uxtb	r0, r0
 8008c62:	4770      	bx	lr
 8008c64:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008c68:	2b05      	cmp	r3, #5
 8008c6a:	d801      	bhi.n	8008c70 <__hexdig_fun+0x1a>
 8008c6c:	3847      	subs	r0, #71	@ 0x47
 8008c6e:	e7f7      	b.n	8008c60 <__hexdig_fun+0xa>
 8008c70:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008c74:	2b05      	cmp	r3, #5
 8008c76:	d801      	bhi.n	8008c7c <__hexdig_fun+0x26>
 8008c78:	3827      	subs	r0, #39	@ 0x27
 8008c7a:	e7f1      	b.n	8008c60 <__hexdig_fun+0xa>
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	4770      	bx	lr

08008c80 <__gethex>:
 8008c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c84:	468a      	mov	sl, r1
 8008c86:	4690      	mov	r8, r2
 8008c88:	b085      	sub	sp, #20
 8008c8a:	9302      	str	r3, [sp, #8]
 8008c8c:	680b      	ldr	r3, [r1, #0]
 8008c8e:	9001      	str	r0, [sp, #4]
 8008c90:	1c9c      	adds	r4, r3, #2
 8008c92:	46a1      	mov	r9, r4
 8008c94:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008c98:	2830      	cmp	r0, #48	@ 0x30
 8008c9a:	d0fa      	beq.n	8008c92 <__gethex+0x12>
 8008c9c:	eba9 0303 	sub.w	r3, r9, r3
 8008ca0:	f1a3 0b02 	sub.w	fp, r3, #2
 8008ca4:	f7ff ffd7 	bl	8008c56 <__hexdig_fun>
 8008ca8:	4605      	mov	r5, r0
 8008caa:	2800      	cmp	r0, #0
 8008cac:	d168      	bne.n	8008d80 <__gethex+0x100>
 8008cae:	2201      	movs	r2, #1
 8008cb0:	4648      	mov	r0, r9
 8008cb2:	499f      	ldr	r1, [pc, #636]	@ (8008f30 <__gethex+0x2b0>)
 8008cb4:	f7ff ff14 	bl	8008ae0 <strncmp>
 8008cb8:	4607      	mov	r7, r0
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d167      	bne.n	8008d8e <__gethex+0x10e>
 8008cbe:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008cc2:	4626      	mov	r6, r4
 8008cc4:	f7ff ffc7 	bl	8008c56 <__hexdig_fun>
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	d062      	beq.n	8008d92 <__gethex+0x112>
 8008ccc:	4623      	mov	r3, r4
 8008cce:	7818      	ldrb	r0, [r3, #0]
 8008cd0:	4699      	mov	r9, r3
 8008cd2:	2830      	cmp	r0, #48	@ 0x30
 8008cd4:	f103 0301 	add.w	r3, r3, #1
 8008cd8:	d0f9      	beq.n	8008cce <__gethex+0x4e>
 8008cda:	f7ff ffbc 	bl	8008c56 <__hexdig_fun>
 8008cde:	fab0 f580 	clz	r5, r0
 8008ce2:	f04f 0b01 	mov.w	fp, #1
 8008ce6:	096d      	lsrs	r5, r5, #5
 8008ce8:	464a      	mov	r2, r9
 8008cea:	4616      	mov	r6, r2
 8008cec:	7830      	ldrb	r0, [r6, #0]
 8008cee:	3201      	adds	r2, #1
 8008cf0:	f7ff ffb1 	bl	8008c56 <__hexdig_fun>
 8008cf4:	2800      	cmp	r0, #0
 8008cf6:	d1f8      	bne.n	8008cea <__gethex+0x6a>
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	4630      	mov	r0, r6
 8008cfc:	498c      	ldr	r1, [pc, #560]	@ (8008f30 <__gethex+0x2b0>)
 8008cfe:	f7ff feef 	bl	8008ae0 <strncmp>
 8008d02:	2800      	cmp	r0, #0
 8008d04:	d13f      	bne.n	8008d86 <__gethex+0x106>
 8008d06:	b944      	cbnz	r4, 8008d1a <__gethex+0x9a>
 8008d08:	1c74      	adds	r4, r6, #1
 8008d0a:	4622      	mov	r2, r4
 8008d0c:	4616      	mov	r6, r2
 8008d0e:	7830      	ldrb	r0, [r6, #0]
 8008d10:	3201      	adds	r2, #1
 8008d12:	f7ff ffa0 	bl	8008c56 <__hexdig_fun>
 8008d16:	2800      	cmp	r0, #0
 8008d18:	d1f8      	bne.n	8008d0c <__gethex+0x8c>
 8008d1a:	1ba4      	subs	r4, r4, r6
 8008d1c:	00a7      	lsls	r7, r4, #2
 8008d1e:	7833      	ldrb	r3, [r6, #0]
 8008d20:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008d24:	2b50      	cmp	r3, #80	@ 0x50
 8008d26:	d13e      	bne.n	8008da6 <__gethex+0x126>
 8008d28:	7873      	ldrb	r3, [r6, #1]
 8008d2a:	2b2b      	cmp	r3, #43	@ 0x2b
 8008d2c:	d033      	beq.n	8008d96 <__gethex+0x116>
 8008d2e:	2b2d      	cmp	r3, #45	@ 0x2d
 8008d30:	d034      	beq.n	8008d9c <__gethex+0x11c>
 8008d32:	2400      	movs	r4, #0
 8008d34:	1c71      	adds	r1, r6, #1
 8008d36:	7808      	ldrb	r0, [r1, #0]
 8008d38:	f7ff ff8d 	bl	8008c56 <__hexdig_fun>
 8008d3c:	1e43      	subs	r3, r0, #1
 8008d3e:	b2db      	uxtb	r3, r3
 8008d40:	2b18      	cmp	r3, #24
 8008d42:	d830      	bhi.n	8008da6 <__gethex+0x126>
 8008d44:	f1a0 0210 	sub.w	r2, r0, #16
 8008d48:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d4c:	f7ff ff83 	bl	8008c56 <__hexdig_fun>
 8008d50:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d54:	fa5f fc8c 	uxtb.w	ip, ip
 8008d58:	f1bc 0f18 	cmp.w	ip, #24
 8008d5c:	f04f 030a 	mov.w	r3, #10
 8008d60:	d91e      	bls.n	8008da0 <__gethex+0x120>
 8008d62:	b104      	cbz	r4, 8008d66 <__gethex+0xe6>
 8008d64:	4252      	negs	r2, r2
 8008d66:	4417      	add	r7, r2
 8008d68:	f8ca 1000 	str.w	r1, [sl]
 8008d6c:	b1ed      	cbz	r5, 8008daa <__gethex+0x12a>
 8008d6e:	f1bb 0f00 	cmp.w	fp, #0
 8008d72:	bf0c      	ite	eq
 8008d74:	2506      	moveq	r5, #6
 8008d76:	2500      	movne	r5, #0
 8008d78:	4628      	mov	r0, r5
 8008d7a:	b005      	add	sp, #20
 8008d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d80:	2500      	movs	r5, #0
 8008d82:	462c      	mov	r4, r5
 8008d84:	e7b0      	b.n	8008ce8 <__gethex+0x68>
 8008d86:	2c00      	cmp	r4, #0
 8008d88:	d1c7      	bne.n	8008d1a <__gethex+0x9a>
 8008d8a:	4627      	mov	r7, r4
 8008d8c:	e7c7      	b.n	8008d1e <__gethex+0x9e>
 8008d8e:	464e      	mov	r6, r9
 8008d90:	462f      	mov	r7, r5
 8008d92:	2501      	movs	r5, #1
 8008d94:	e7c3      	b.n	8008d1e <__gethex+0x9e>
 8008d96:	2400      	movs	r4, #0
 8008d98:	1cb1      	adds	r1, r6, #2
 8008d9a:	e7cc      	b.n	8008d36 <__gethex+0xb6>
 8008d9c:	2401      	movs	r4, #1
 8008d9e:	e7fb      	b.n	8008d98 <__gethex+0x118>
 8008da0:	fb03 0002 	mla	r0, r3, r2, r0
 8008da4:	e7ce      	b.n	8008d44 <__gethex+0xc4>
 8008da6:	4631      	mov	r1, r6
 8008da8:	e7de      	b.n	8008d68 <__gethex+0xe8>
 8008daa:	4629      	mov	r1, r5
 8008dac:	eba6 0309 	sub.w	r3, r6, r9
 8008db0:	3b01      	subs	r3, #1
 8008db2:	2b07      	cmp	r3, #7
 8008db4:	dc0a      	bgt.n	8008dcc <__gethex+0x14c>
 8008db6:	9801      	ldr	r0, [sp, #4]
 8008db8:	f7fe f954 	bl	8007064 <_Balloc>
 8008dbc:	4604      	mov	r4, r0
 8008dbe:	b940      	cbnz	r0, 8008dd2 <__gethex+0x152>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	21e4      	movs	r1, #228	@ 0xe4
 8008dc4:	4b5b      	ldr	r3, [pc, #364]	@ (8008f34 <__gethex+0x2b4>)
 8008dc6:	485c      	ldr	r0, [pc, #368]	@ (8008f38 <__gethex+0x2b8>)
 8008dc8:	f7ff fec0 	bl	8008b4c <__assert_func>
 8008dcc:	3101      	adds	r1, #1
 8008dce:	105b      	asrs	r3, r3, #1
 8008dd0:	e7ef      	b.n	8008db2 <__gethex+0x132>
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	f100 0a14 	add.w	sl, r0, #20
 8008dd8:	4655      	mov	r5, sl
 8008dda:	469b      	mov	fp, r3
 8008ddc:	45b1      	cmp	r9, r6
 8008dde:	d337      	bcc.n	8008e50 <__gethex+0x1d0>
 8008de0:	f845 bb04 	str.w	fp, [r5], #4
 8008de4:	eba5 050a 	sub.w	r5, r5, sl
 8008de8:	10ad      	asrs	r5, r5, #2
 8008dea:	6125      	str	r5, [r4, #16]
 8008dec:	4658      	mov	r0, fp
 8008dee:	f7fe fa2b 	bl	8007248 <__hi0bits>
 8008df2:	016d      	lsls	r5, r5, #5
 8008df4:	f8d8 6000 	ldr.w	r6, [r8]
 8008df8:	1a2d      	subs	r5, r5, r0
 8008dfa:	42b5      	cmp	r5, r6
 8008dfc:	dd54      	ble.n	8008ea8 <__gethex+0x228>
 8008dfe:	1bad      	subs	r5, r5, r6
 8008e00:	4629      	mov	r1, r5
 8008e02:	4620      	mov	r0, r4
 8008e04:	f7fe fdb3 	bl	800796e <__any_on>
 8008e08:	4681      	mov	r9, r0
 8008e0a:	b178      	cbz	r0, 8008e2c <__gethex+0x1ac>
 8008e0c:	f04f 0901 	mov.w	r9, #1
 8008e10:	1e6b      	subs	r3, r5, #1
 8008e12:	1159      	asrs	r1, r3, #5
 8008e14:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008e18:	f003 021f 	and.w	r2, r3, #31
 8008e1c:	fa09 f202 	lsl.w	r2, r9, r2
 8008e20:	420a      	tst	r2, r1
 8008e22:	d003      	beq.n	8008e2c <__gethex+0x1ac>
 8008e24:	454b      	cmp	r3, r9
 8008e26:	dc36      	bgt.n	8008e96 <__gethex+0x216>
 8008e28:	f04f 0902 	mov.w	r9, #2
 8008e2c:	4629      	mov	r1, r5
 8008e2e:	4620      	mov	r0, r4
 8008e30:	f7ff febe 	bl	8008bb0 <rshift>
 8008e34:	442f      	add	r7, r5
 8008e36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e3a:	42bb      	cmp	r3, r7
 8008e3c:	da42      	bge.n	8008ec4 <__gethex+0x244>
 8008e3e:	4621      	mov	r1, r4
 8008e40:	9801      	ldr	r0, [sp, #4]
 8008e42:	f7fe f94f 	bl	80070e4 <_Bfree>
 8008e46:	2300      	movs	r3, #0
 8008e48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e4a:	25a3      	movs	r5, #163	@ 0xa3
 8008e4c:	6013      	str	r3, [r2, #0]
 8008e4e:	e793      	b.n	8008d78 <__gethex+0xf8>
 8008e50:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008e54:	2a2e      	cmp	r2, #46	@ 0x2e
 8008e56:	d012      	beq.n	8008e7e <__gethex+0x1fe>
 8008e58:	2b20      	cmp	r3, #32
 8008e5a:	d104      	bne.n	8008e66 <__gethex+0x1e6>
 8008e5c:	f845 bb04 	str.w	fp, [r5], #4
 8008e60:	f04f 0b00 	mov.w	fp, #0
 8008e64:	465b      	mov	r3, fp
 8008e66:	7830      	ldrb	r0, [r6, #0]
 8008e68:	9303      	str	r3, [sp, #12]
 8008e6a:	f7ff fef4 	bl	8008c56 <__hexdig_fun>
 8008e6e:	9b03      	ldr	r3, [sp, #12]
 8008e70:	f000 000f 	and.w	r0, r0, #15
 8008e74:	4098      	lsls	r0, r3
 8008e76:	ea4b 0b00 	orr.w	fp, fp, r0
 8008e7a:	3304      	adds	r3, #4
 8008e7c:	e7ae      	b.n	8008ddc <__gethex+0x15c>
 8008e7e:	45b1      	cmp	r9, r6
 8008e80:	d8ea      	bhi.n	8008e58 <__gethex+0x1d8>
 8008e82:	2201      	movs	r2, #1
 8008e84:	4630      	mov	r0, r6
 8008e86:	492a      	ldr	r1, [pc, #168]	@ (8008f30 <__gethex+0x2b0>)
 8008e88:	9303      	str	r3, [sp, #12]
 8008e8a:	f7ff fe29 	bl	8008ae0 <strncmp>
 8008e8e:	9b03      	ldr	r3, [sp, #12]
 8008e90:	2800      	cmp	r0, #0
 8008e92:	d1e1      	bne.n	8008e58 <__gethex+0x1d8>
 8008e94:	e7a2      	b.n	8008ddc <__gethex+0x15c>
 8008e96:	4620      	mov	r0, r4
 8008e98:	1ea9      	subs	r1, r5, #2
 8008e9a:	f7fe fd68 	bl	800796e <__any_on>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	d0c2      	beq.n	8008e28 <__gethex+0x1a8>
 8008ea2:	f04f 0903 	mov.w	r9, #3
 8008ea6:	e7c1      	b.n	8008e2c <__gethex+0x1ac>
 8008ea8:	da09      	bge.n	8008ebe <__gethex+0x23e>
 8008eaa:	1b75      	subs	r5, r6, r5
 8008eac:	4621      	mov	r1, r4
 8008eae:	462a      	mov	r2, r5
 8008eb0:	9801      	ldr	r0, [sp, #4]
 8008eb2:	f7fe fb2d 	bl	8007510 <__lshift>
 8008eb6:	4604      	mov	r4, r0
 8008eb8:	1b7f      	subs	r7, r7, r5
 8008eba:	f100 0a14 	add.w	sl, r0, #20
 8008ebe:	f04f 0900 	mov.w	r9, #0
 8008ec2:	e7b8      	b.n	8008e36 <__gethex+0x1b6>
 8008ec4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008ec8:	42bd      	cmp	r5, r7
 8008eca:	dd6f      	ble.n	8008fac <__gethex+0x32c>
 8008ecc:	1bed      	subs	r5, r5, r7
 8008ece:	42ae      	cmp	r6, r5
 8008ed0:	dc34      	bgt.n	8008f3c <__gethex+0x2bc>
 8008ed2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ed6:	2b02      	cmp	r3, #2
 8008ed8:	d022      	beq.n	8008f20 <__gethex+0x2a0>
 8008eda:	2b03      	cmp	r3, #3
 8008edc:	d024      	beq.n	8008f28 <__gethex+0x2a8>
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d115      	bne.n	8008f0e <__gethex+0x28e>
 8008ee2:	42ae      	cmp	r6, r5
 8008ee4:	d113      	bne.n	8008f0e <__gethex+0x28e>
 8008ee6:	2e01      	cmp	r6, #1
 8008ee8:	d10b      	bne.n	8008f02 <__gethex+0x282>
 8008eea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008eee:	9a02      	ldr	r2, [sp, #8]
 8008ef0:	2562      	movs	r5, #98	@ 0x62
 8008ef2:	6013      	str	r3, [r2, #0]
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	6123      	str	r3, [r4, #16]
 8008ef8:	f8ca 3000 	str.w	r3, [sl]
 8008efc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008efe:	601c      	str	r4, [r3, #0]
 8008f00:	e73a      	b.n	8008d78 <__gethex+0xf8>
 8008f02:	4620      	mov	r0, r4
 8008f04:	1e71      	subs	r1, r6, #1
 8008f06:	f7fe fd32 	bl	800796e <__any_on>
 8008f0a:	2800      	cmp	r0, #0
 8008f0c:	d1ed      	bne.n	8008eea <__gethex+0x26a>
 8008f0e:	4621      	mov	r1, r4
 8008f10:	9801      	ldr	r0, [sp, #4]
 8008f12:	f7fe f8e7 	bl	80070e4 <_Bfree>
 8008f16:	2300      	movs	r3, #0
 8008f18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f1a:	2550      	movs	r5, #80	@ 0x50
 8008f1c:	6013      	str	r3, [r2, #0]
 8008f1e:	e72b      	b.n	8008d78 <__gethex+0xf8>
 8008f20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1f3      	bne.n	8008f0e <__gethex+0x28e>
 8008f26:	e7e0      	b.n	8008eea <__gethex+0x26a>
 8008f28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1dd      	bne.n	8008eea <__gethex+0x26a>
 8008f2e:	e7ee      	b.n	8008f0e <__gethex+0x28e>
 8008f30:	0800a160 	.word	0x0800a160
 8008f34:	08009ff7 	.word	0x08009ff7
 8008f38:	0800a30e 	.word	0x0800a30e
 8008f3c:	1e6f      	subs	r7, r5, #1
 8008f3e:	f1b9 0f00 	cmp.w	r9, #0
 8008f42:	d130      	bne.n	8008fa6 <__gethex+0x326>
 8008f44:	b127      	cbz	r7, 8008f50 <__gethex+0x2d0>
 8008f46:	4639      	mov	r1, r7
 8008f48:	4620      	mov	r0, r4
 8008f4a:	f7fe fd10 	bl	800796e <__any_on>
 8008f4e:	4681      	mov	r9, r0
 8008f50:	2301      	movs	r3, #1
 8008f52:	4629      	mov	r1, r5
 8008f54:	1b76      	subs	r6, r6, r5
 8008f56:	2502      	movs	r5, #2
 8008f58:	117a      	asrs	r2, r7, #5
 8008f5a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008f5e:	f007 071f 	and.w	r7, r7, #31
 8008f62:	40bb      	lsls	r3, r7
 8008f64:	4213      	tst	r3, r2
 8008f66:	4620      	mov	r0, r4
 8008f68:	bf18      	it	ne
 8008f6a:	f049 0902 	orrne.w	r9, r9, #2
 8008f6e:	f7ff fe1f 	bl	8008bb0 <rshift>
 8008f72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008f76:	f1b9 0f00 	cmp.w	r9, #0
 8008f7a:	d047      	beq.n	800900c <__gethex+0x38c>
 8008f7c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	d015      	beq.n	8008fb0 <__gethex+0x330>
 8008f84:	2b03      	cmp	r3, #3
 8008f86:	d017      	beq.n	8008fb8 <__gethex+0x338>
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d109      	bne.n	8008fa0 <__gethex+0x320>
 8008f8c:	f019 0f02 	tst.w	r9, #2
 8008f90:	d006      	beq.n	8008fa0 <__gethex+0x320>
 8008f92:	f8da 3000 	ldr.w	r3, [sl]
 8008f96:	ea49 0903 	orr.w	r9, r9, r3
 8008f9a:	f019 0f01 	tst.w	r9, #1
 8008f9e:	d10e      	bne.n	8008fbe <__gethex+0x33e>
 8008fa0:	f045 0510 	orr.w	r5, r5, #16
 8008fa4:	e032      	b.n	800900c <__gethex+0x38c>
 8008fa6:	f04f 0901 	mov.w	r9, #1
 8008faa:	e7d1      	b.n	8008f50 <__gethex+0x2d0>
 8008fac:	2501      	movs	r5, #1
 8008fae:	e7e2      	b.n	8008f76 <__gethex+0x2f6>
 8008fb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fb2:	f1c3 0301 	rsb	r3, r3, #1
 8008fb6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008fb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d0f0      	beq.n	8008fa0 <__gethex+0x320>
 8008fbe:	f04f 0c00 	mov.w	ip, #0
 8008fc2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008fc6:	f104 0314 	add.w	r3, r4, #20
 8008fca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008fce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fd8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008fdc:	d01b      	beq.n	8009016 <__gethex+0x396>
 8008fde:	3201      	adds	r2, #1
 8008fe0:	6002      	str	r2, [r0, #0]
 8008fe2:	2d02      	cmp	r5, #2
 8008fe4:	f104 0314 	add.w	r3, r4, #20
 8008fe8:	d13c      	bne.n	8009064 <__gethex+0x3e4>
 8008fea:	f8d8 2000 	ldr.w	r2, [r8]
 8008fee:	3a01      	subs	r2, #1
 8008ff0:	42b2      	cmp	r2, r6
 8008ff2:	d109      	bne.n	8009008 <__gethex+0x388>
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	1171      	asrs	r1, r6, #5
 8008ff8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ffc:	f006 061f 	and.w	r6, r6, #31
 8009000:	fa02 f606 	lsl.w	r6, r2, r6
 8009004:	421e      	tst	r6, r3
 8009006:	d13a      	bne.n	800907e <__gethex+0x3fe>
 8009008:	f045 0520 	orr.w	r5, r5, #32
 800900c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800900e:	601c      	str	r4, [r3, #0]
 8009010:	9b02      	ldr	r3, [sp, #8]
 8009012:	601f      	str	r7, [r3, #0]
 8009014:	e6b0      	b.n	8008d78 <__gethex+0xf8>
 8009016:	4299      	cmp	r1, r3
 8009018:	f843 cc04 	str.w	ip, [r3, #-4]
 800901c:	d8d9      	bhi.n	8008fd2 <__gethex+0x352>
 800901e:	68a3      	ldr	r3, [r4, #8]
 8009020:	459b      	cmp	fp, r3
 8009022:	db17      	blt.n	8009054 <__gethex+0x3d4>
 8009024:	6861      	ldr	r1, [r4, #4]
 8009026:	9801      	ldr	r0, [sp, #4]
 8009028:	3101      	adds	r1, #1
 800902a:	f7fe f81b 	bl	8007064 <_Balloc>
 800902e:	4681      	mov	r9, r0
 8009030:	b918      	cbnz	r0, 800903a <__gethex+0x3ba>
 8009032:	4602      	mov	r2, r0
 8009034:	2184      	movs	r1, #132	@ 0x84
 8009036:	4b19      	ldr	r3, [pc, #100]	@ (800909c <__gethex+0x41c>)
 8009038:	e6c5      	b.n	8008dc6 <__gethex+0x146>
 800903a:	6922      	ldr	r2, [r4, #16]
 800903c:	f104 010c 	add.w	r1, r4, #12
 8009040:	3202      	adds	r2, #2
 8009042:	0092      	lsls	r2, r2, #2
 8009044:	300c      	adds	r0, #12
 8009046:	f7ff fd6d 	bl	8008b24 <memcpy>
 800904a:	4621      	mov	r1, r4
 800904c:	9801      	ldr	r0, [sp, #4]
 800904e:	f7fe f849 	bl	80070e4 <_Bfree>
 8009052:	464c      	mov	r4, r9
 8009054:	6923      	ldr	r3, [r4, #16]
 8009056:	1c5a      	adds	r2, r3, #1
 8009058:	6122      	str	r2, [r4, #16]
 800905a:	2201      	movs	r2, #1
 800905c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009060:	615a      	str	r2, [r3, #20]
 8009062:	e7be      	b.n	8008fe2 <__gethex+0x362>
 8009064:	6922      	ldr	r2, [r4, #16]
 8009066:	455a      	cmp	r2, fp
 8009068:	dd0b      	ble.n	8009082 <__gethex+0x402>
 800906a:	2101      	movs	r1, #1
 800906c:	4620      	mov	r0, r4
 800906e:	f7ff fd9f 	bl	8008bb0 <rshift>
 8009072:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009076:	3701      	adds	r7, #1
 8009078:	42bb      	cmp	r3, r7
 800907a:	f6ff aee0 	blt.w	8008e3e <__gethex+0x1be>
 800907e:	2501      	movs	r5, #1
 8009080:	e7c2      	b.n	8009008 <__gethex+0x388>
 8009082:	f016 061f 	ands.w	r6, r6, #31
 8009086:	d0fa      	beq.n	800907e <__gethex+0x3fe>
 8009088:	4453      	add	r3, sl
 800908a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800908e:	f7fe f8db 	bl	8007248 <__hi0bits>
 8009092:	f1c6 0620 	rsb	r6, r6, #32
 8009096:	42b0      	cmp	r0, r6
 8009098:	dbe7      	blt.n	800906a <__gethex+0x3ea>
 800909a:	e7f0      	b.n	800907e <__gethex+0x3fe>
 800909c:	08009ff7 	.word	0x08009ff7

080090a0 <L_shift>:
 80090a0:	f1c2 0208 	rsb	r2, r2, #8
 80090a4:	0092      	lsls	r2, r2, #2
 80090a6:	b570      	push	{r4, r5, r6, lr}
 80090a8:	f1c2 0620 	rsb	r6, r2, #32
 80090ac:	6843      	ldr	r3, [r0, #4]
 80090ae:	6804      	ldr	r4, [r0, #0]
 80090b0:	fa03 f506 	lsl.w	r5, r3, r6
 80090b4:	432c      	orrs	r4, r5
 80090b6:	40d3      	lsrs	r3, r2
 80090b8:	6004      	str	r4, [r0, #0]
 80090ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80090be:	4288      	cmp	r0, r1
 80090c0:	d3f4      	bcc.n	80090ac <L_shift+0xc>
 80090c2:	bd70      	pop	{r4, r5, r6, pc}

080090c4 <__match>:
 80090c4:	b530      	push	{r4, r5, lr}
 80090c6:	6803      	ldr	r3, [r0, #0]
 80090c8:	3301      	adds	r3, #1
 80090ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090ce:	b914      	cbnz	r4, 80090d6 <__match+0x12>
 80090d0:	6003      	str	r3, [r0, #0]
 80090d2:	2001      	movs	r0, #1
 80090d4:	bd30      	pop	{r4, r5, pc}
 80090d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090da:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80090de:	2d19      	cmp	r5, #25
 80090e0:	bf98      	it	ls
 80090e2:	3220      	addls	r2, #32
 80090e4:	42a2      	cmp	r2, r4
 80090e6:	d0f0      	beq.n	80090ca <__match+0x6>
 80090e8:	2000      	movs	r0, #0
 80090ea:	e7f3      	b.n	80090d4 <__match+0x10>

080090ec <__hexnan>:
 80090ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f0:	2500      	movs	r5, #0
 80090f2:	680b      	ldr	r3, [r1, #0]
 80090f4:	4682      	mov	sl, r0
 80090f6:	115e      	asrs	r6, r3, #5
 80090f8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80090fc:	f013 031f 	ands.w	r3, r3, #31
 8009100:	bf18      	it	ne
 8009102:	3604      	addne	r6, #4
 8009104:	1f37      	subs	r7, r6, #4
 8009106:	4690      	mov	r8, r2
 8009108:	46b9      	mov	r9, r7
 800910a:	463c      	mov	r4, r7
 800910c:	46ab      	mov	fp, r5
 800910e:	b087      	sub	sp, #28
 8009110:	6801      	ldr	r1, [r0, #0]
 8009112:	9301      	str	r3, [sp, #4]
 8009114:	f846 5c04 	str.w	r5, [r6, #-4]
 8009118:	9502      	str	r5, [sp, #8]
 800911a:	784a      	ldrb	r2, [r1, #1]
 800911c:	1c4b      	adds	r3, r1, #1
 800911e:	9303      	str	r3, [sp, #12]
 8009120:	b342      	cbz	r2, 8009174 <__hexnan+0x88>
 8009122:	4610      	mov	r0, r2
 8009124:	9105      	str	r1, [sp, #20]
 8009126:	9204      	str	r2, [sp, #16]
 8009128:	f7ff fd95 	bl	8008c56 <__hexdig_fun>
 800912c:	2800      	cmp	r0, #0
 800912e:	d151      	bne.n	80091d4 <__hexnan+0xe8>
 8009130:	9a04      	ldr	r2, [sp, #16]
 8009132:	9905      	ldr	r1, [sp, #20]
 8009134:	2a20      	cmp	r2, #32
 8009136:	d818      	bhi.n	800916a <__hexnan+0x7e>
 8009138:	9b02      	ldr	r3, [sp, #8]
 800913a:	459b      	cmp	fp, r3
 800913c:	dd13      	ble.n	8009166 <__hexnan+0x7a>
 800913e:	454c      	cmp	r4, r9
 8009140:	d206      	bcs.n	8009150 <__hexnan+0x64>
 8009142:	2d07      	cmp	r5, #7
 8009144:	dc04      	bgt.n	8009150 <__hexnan+0x64>
 8009146:	462a      	mov	r2, r5
 8009148:	4649      	mov	r1, r9
 800914a:	4620      	mov	r0, r4
 800914c:	f7ff ffa8 	bl	80090a0 <L_shift>
 8009150:	4544      	cmp	r4, r8
 8009152:	d952      	bls.n	80091fa <__hexnan+0x10e>
 8009154:	2300      	movs	r3, #0
 8009156:	f1a4 0904 	sub.w	r9, r4, #4
 800915a:	f844 3c04 	str.w	r3, [r4, #-4]
 800915e:	461d      	mov	r5, r3
 8009160:	464c      	mov	r4, r9
 8009162:	f8cd b008 	str.w	fp, [sp, #8]
 8009166:	9903      	ldr	r1, [sp, #12]
 8009168:	e7d7      	b.n	800911a <__hexnan+0x2e>
 800916a:	2a29      	cmp	r2, #41	@ 0x29
 800916c:	d157      	bne.n	800921e <__hexnan+0x132>
 800916e:	3102      	adds	r1, #2
 8009170:	f8ca 1000 	str.w	r1, [sl]
 8009174:	f1bb 0f00 	cmp.w	fp, #0
 8009178:	d051      	beq.n	800921e <__hexnan+0x132>
 800917a:	454c      	cmp	r4, r9
 800917c:	d206      	bcs.n	800918c <__hexnan+0xa0>
 800917e:	2d07      	cmp	r5, #7
 8009180:	dc04      	bgt.n	800918c <__hexnan+0xa0>
 8009182:	462a      	mov	r2, r5
 8009184:	4649      	mov	r1, r9
 8009186:	4620      	mov	r0, r4
 8009188:	f7ff ff8a 	bl	80090a0 <L_shift>
 800918c:	4544      	cmp	r4, r8
 800918e:	d936      	bls.n	80091fe <__hexnan+0x112>
 8009190:	4623      	mov	r3, r4
 8009192:	f1a8 0204 	sub.w	r2, r8, #4
 8009196:	f853 1b04 	ldr.w	r1, [r3], #4
 800919a:	429f      	cmp	r7, r3
 800919c:	f842 1f04 	str.w	r1, [r2, #4]!
 80091a0:	d2f9      	bcs.n	8009196 <__hexnan+0xaa>
 80091a2:	1b3b      	subs	r3, r7, r4
 80091a4:	f023 0303 	bic.w	r3, r3, #3
 80091a8:	3304      	adds	r3, #4
 80091aa:	3401      	adds	r4, #1
 80091ac:	3e03      	subs	r6, #3
 80091ae:	42b4      	cmp	r4, r6
 80091b0:	bf88      	it	hi
 80091b2:	2304      	movhi	r3, #4
 80091b4:	2200      	movs	r2, #0
 80091b6:	4443      	add	r3, r8
 80091b8:	f843 2b04 	str.w	r2, [r3], #4
 80091bc:	429f      	cmp	r7, r3
 80091be:	d2fb      	bcs.n	80091b8 <__hexnan+0xcc>
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	b91b      	cbnz	r3, 80091cc <__hexnan+0xe0>
 80091c4:	4547      	cmp	r7, r8
 80091c6:	d128      	bne.n	800921a <__hexnan+0x12e>
 80091c8:	2301      	movs	r3, #1
 80091ca:	603b      	str	r3, [r7, #0]
 80091cc:	2005      	movs	r0, #5
 80091ce:	b007      	add	sp, #28
 80091d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091d4:	3501      	adds	r5, #1
 80091d6:	2d08      	cmp	r5, #8
 80091d8:	f10b 0b01 	add.w	fp, fp, #1
 80091dc:	dd06      	ble.n	80091ec <__hexnan+0x100>
 80091de:	4544      	cmp	r4, r8
 80091e0:	d9c1      	bls.n	8009166 <__hexnan+0x7a>
 80091e2:	2300      	movs	r3, #0
 80091e4:	2501      	movs	r5, #1
 80091e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80091ea:	3c04      	subs	r4, #4
 80091ec:	6822      	ldr	r2, [r4, #0]
 80091ee:	f000 000f 	and.w	r0, r0, #15
 80091f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80091f6:	6020      	str	r0, [r4, #0]
 80091f8:	e7b5      	b.n	8009166 <__hexnan+0x7a>
 80091fa:	2508      	movs	r5, #8
 80091fc:	e7b3      	b.n	8009166 <__hexnan+0x7a>
 80091fe:	9b01      	ldr	r3, [sp, #4]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d0dd      	beq.n	80091c0 <__hexnan+0xd4>
 8009204:	f04f 32ff 	mov.w	r2, #4294967295
 8009208:	f1c3 0320 	rsb	r3, r3, #32
 800920c:	40da      	lsrs	r2, r3
 800920e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009212:	4013      	ands	r3, r2
 8009214:	f846 3c04 	str.w	r3, [r6, #-4]
 8009218:	e7d2      	b.n	80091c0 <__hexnan+0xd4>
 800921a:	3f04      	subs	r7, #4
 800921c:	e7d0      	b.n	80091c0 <__hexnan+0xd4>
 800921e:	2004      	movs	r0, #4
 8009220:	e7d5      	b.n	80091ce <__hexnan+0xe2>

08009222 <__ascii_mbtowc>:
 8009222:	b082      	sub	sp, #8
 8009224:	b901      	cbnz	r1, 8009228 <__ascii_mbtowc+0x6>
 8009226:	a901      	add	r1, sp, #4
 8009228:	b142      	cbz	r2, 800923c <__ascii_mbtowc+0x1a>
 800922a:	b14b      	cbz	r3, 8009240 <__ascii_mbtowc+0x1e>
 800922c:	7813      	ldrb	r3, [r2, #0]
 800922e:	600b      	str	r3, [r1, #0]
 8009230:	7812      	ldrb	r2, [r2, #0]
 8009232:	1e10      	subs	r0, r2, #0
 8009234:	bf18      	it	ne
 8009236:	2001      	movne	r0, #1
 8009238:	b002      	add	sp, #8
 800923a:	4770      	bx	lr
 800923c:	4610      	mov	r0, r2
 800923e:	e7fb      	b.n	8009238 <__ascii_mbtowc+0x16>
 8009240:	f06f 0001 	mvn.w	r0, #1
 8009244:	e7f8      	b.n	8009238 <__ascii_mbtowc+0x16>

08009246 <_realloc_r>:
 8009246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800924a:	4680      	mov	r8, r0
 800924c:	4615      	mov	r5, r2
 800924e:	460c      	mov	r4, r1
 8009250:	b921      	cbnz	r1, 800925c <_realloc_r+0x16>
 8009252:	4611      	mov	r1, r2
 8009254:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009258:	f7fd be78 	b.w	8006f4c <_malloc_r>
 800925c:	b92a      	cbnz	r2, 800926a <_realloc_r+0x24>
 800925e:	f7fd fe03 	bl	8006e68 <_free_r>
 8009262:	2400      	movs	r4, #0
 8009264:	4620      	mov	r0, r4
 8009266:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800926a:	f000 f840 	bl	80092ee <_malloc_usable_size_r>
 800926e:	4285      	cmp	r5, r0
 8009270:	4606      	mov	r6, r0
 8009272:	d802      	bhi.n	800927a <_realloc_r+0x34>
 8009274:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009278:	d8f4      	bhi.n	8009264 <_realloc_r+0x1e>
 800927a:	4629      	mov	r1, r5
 800927c:	4640      	mov	r0, r8
 800927e:	f7fd fe65 	bl	8006f4c <_malloc_r>
 8009282:	4607      	mov	r7, r0
 8009284:	2800      	cmp	r0, #0
 8009286:	d0ec      	beq.n	8009262 <_realloc_r+0x1c>
 8009288:	42b5      	cmp	r5, r6
 800928a:	462a      	mov	r2, r5
 800928c:	4621      	mov	r1, r4
 800928e:	bf28      	it	cs
 8009290:	4632      	movcs	r2, r6
 8009292:	f7ff fc47 	bl	8008b24 <memcpy>
 8009296:	4621      	mov	r1, r4
 8009298:	4640      	mov	r0, r8
 800929a:	f7fd fde5 	bl	8006e68 <_free_r>
 800929e:	463c      	mov	r4, r7
 80092a0:	e7e0      	b.n	8009264 <_realloc_r+0x1e>

080092a2 <__ascii_wctomb>:
 80092a2:	4603      	mov	r3, r0
 80092a4:	4608      	mov	r0, r1
 80092a6:	b141      	cbz	r1, 80092ba <__ascii_wctomb+0x18>
 80092a8:	2aff      	cmp	r2, #255	@ 0xff
 80092aa:	d904      	bls.n	80092b6 <__ascii_wctomb+0x14>
 80092ac:	228a      	movs	r2, #138	@ 0x8a
 80092ae:	f04f 30ff 	mov.w	r0, #4294967295
 80092b2:	601a      	str	r2, [r3, #0]
 80092b4:	4770      	bx	lr
 80092b6:	2001      	movs	r0, #1
 80092b8:	700a      	strb	r2, [r1, #0]
 80092ba:	4770      	bx	lr

080092bc <fiprintf>:
 80092bc:	b40e      	push	{r1, r2, r3}
 80092be:	b503      	push	{r0, r1, lr}
 80092c0:	4601      	mov	r1, r0
 80092c2:	ab03      	add	r3, sp, #12
 80092c4:	4805      	ldr	r0, [pc, #20]	@ (80092dc <fiprintf+0x20>)
 80092c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ca:	6800      	ldr	r0, [r0, #0]
 80092cc:	9301      	str	r3, [sp, #4]
 80092ce:	f000 f83d 	bl	800934c <_vfiprintf_r>
 80092d2:	b002      	add	sp, #8
 80092d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80092d8:	b003      	add	sp, #12
 80092da:	4770      	bx	lr
 80092dc:	200000a8 	.word	0x200000a8

080092e0 <abort>:
 80092e0:	2006      	movs	r0, #6
 80092e2:	b508      	push	{r3, lr}
 80092e4:	f000 fa06 	bl	80096f4 <raise>
 80092e8:	2001      	movs	r0, #1
 80092ea:	f7f8 fe30 	bl	8001f4e <_exit>

080092ee <_malloc_usable_size_r>:
 80092ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092f2:	1f18      	subs	r0, r3, #4
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	bfbc      	itt	lt
 80092f8:	580b      	ldrlt	r3, [r1, r0]
 80092fa:	18c0      	addlt	r0, r0, r3
 80092fc:	4770      	bx	lr

080092fe <__sfputc_r>:
 80092fe:	6893      	ldr	r3, [r2, #8]
 8009300:	b410      	push	{r4}
 8009302:	3b01      	subs	r3, #1
 8009304:	2b00      	cmp	r3, #0
 8009306:	6093      	str	r3, [r2, #8]
 8009308:	da07      	bge.n	800931a <__sfputc_r+0x1c>
 800930a:	6994      	ldr	r4, [r2, #24]
 800930c:	42a3      	cmp	r3, r4
 800930e:	db01      	blt.n	8009314 <__sfputc_r+0x16>
 8009310:	290a      	cmp	r1, #10
 8009312:	d102      	bne.n	800931a <__sfputc_r+0x1c>
 8009314:	bc10      	pop	{r4}
 8009316:	f000 b931 	b.w	800957c <__swbuf_r>
 800931a:	6813      	ldr	r3, [r2, #0]
 800931c:	1c58      	adds	r0, r3, #1
 800931e:	6010      	str	r0, [r2, #0]
 8009320:	7019      	strb	r1, [r3, #0]
 8009322:	4608      	mov	r0, r1
 8009324:	bc10      	pop	{r4}
 8009326:	4770      	bx	lr

08009328 <__sfputs_r>:
 8009328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800932a:	4606      	mov	r6, r0
 800932c:	460f      	mov	r7, r1
 800932e:	4614      	mov	r4, r2
 8009330:	18d5      	adds	r5, r2, r3
 8009332:	42ac      	cmp	r4, r5
 8009334:	d101      	bne.n	800933a <__sfputs_r+0x12>
 8009336:	2000      	movs	r0, #0
 8009338:	e007      	b.n	800934a <__sfputs_r+0x22>
 800933a:	463a      	mov	r2, r7
 800933c:	4630      	mov	r0, r6
 800933e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009342:	f7ff ffdc 	bl	80092fe <__sfputc_r>
 8009346:	1c43      	adds	r3, r0, #1
 8009348:	d1f3      	bne.n	8009332 <__sfputs_r+0xa>
 800934a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800934c <_vfiprintf_r>:
 800934c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009350:	460d      	mov	r5, r1
 8009352:	4614      	mov	r4, r2
 8009354:	4698      	mov	r8, r3
 8009356:	4606      	mov	r6, r0
 8009358:	b09d      	sub	sp, #116	@ 0x74
 800935a:	b118      	cbz	r0, 8009364 <_vfiprintf_r+0x18>
 800935c:	6a03      	ldr	r3, [r0, #32]
 800935e:	b90b      	cbnz	r3, 8009364 <_vfiprintf_r+0x18>
 8009360:	f7fc fe06 	bl	8005f70 <__sinit>
 8009364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009366:	07d9      	lsls	r1, r3, #31
 8009368:	d405      	bmi.n	8009376 <_vfiprintf_r+0x2a>
 800936a:	89ab      	ldrh	r3, [r5, #12]
 800936c:	059a      	lsls	r2, r3, #22
 800936e:	d402      	bmi.n	8009376 <_vfiprintf_r+0x2a>
 8009370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009372:	f7fc ff14 	bl	800619e <__retarget_lock_acquire_recursive>
 8009376:	89ab      	ldrh	r3, [r5, #12]
 8009378:	071b      	lsls	r3, r3, #28
 800937a:	d501      	bpl.n	8009380 <_vfiprintf_r+0x34>
 800937c:	692b      	ldr	r3, [r5, #16]
 800937e:	b99b      	cbnz	r3, 80093a8 <_vfiprintf_r+0x5c>
 8009380:	4629      	mov	r1, r5
 8009382:	4630      	mov	r0, r6
 8009384:	f000 f938 	bl	80095f8 <__swsetup_r>
 8009388:	b170      	cbz	r0, 80093a8 <_vfiprintf_r+0x5c>
 800938a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800938c:	07dc      	lsls	r4, r3, #31
 800938e:	d504      	bpl.n	800939a <_vfiprintf_r+0x4e>
 8009390:	f04f 30ff 	mov.w	r0, #4294967295
 8009394:	b01d      	add	sp, #116	@ 0x74
 8009396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800939a:	89ab      	ldrh	r3, [r5, #12]
 800939c:	0598      	lsls	r0, r3, #22
 800939e:	d4f7      	bmi.n	8009390 <_vfiprintf_r+0x44>
 80093a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093a2:	f7fc fefd 	bl	80061a0 <__retarget_lock_release_recursive>
 80093a6:	e7f3      	b.n	8009390 <_vfiprintf_r+0x44>
 80093a8:	2300      	movs	r3, #0
 80093aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80093ac:	2320      	movs	r3, #32
 80093ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093b2:	2330      	movs	r3, #48	@ 0x30
 80093b4:	f04f 0901 	mov.w	r9, #1
 80093b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80093bc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009568 <_vfiprintf_r+0x21c>
 80093c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093c4:	4623      	mov	r3, r4
 80093c6:	469a      	mov	sl, r3
 80093c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093cc:	b10a      	cbz	r2, 80093d2 <_vfiprintf_r+0x86>
 80093ce:	2a25      	cmp	r2, #37	@ 0x25
 80093d0:	d1f9      	bne.n	80093c6 <_vfiprintf_r+0x7a>
 80093d2:	ebba 0b04 	subs.w	fp, sl, r4
 80093d6:	d00b      	beq.n	80093f0 <_vfiprintf_r+0xa4>
 80093d8:	465b      	mov	r3, fp
 80093da:	4622      	mov	r2, r4
 80093dc:	4629      	mov	r1, r5
 80093de:	4630      	mov	r0, r6
 80093e0:	f7ff ffa2 	bl	8009328 <__sfputs_r>
 80093e4:	3001      	adds	r0, #1
 80093e6:	f000 80a7 	beq.w	8009538 <_vfiprintf_r+0x1ec>
 80093ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093ec:	445a      	add	r2, fp
 80093ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80093f0:	f89a 3000 	ldrb.w	r3, [sl]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f000 809f 	beq.w	8009538 <_vfiprintf_r+0x1ec>
 80093fa:	2300      	movs	r3, #0
 80093fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009404:	f10a 0a01 	add.w	sl, sl, #1
 8009408:	9304      	str	r3, [sp, #16]
 800940a:	9307      	str	r3, [sp, #28]
 800940c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009410:	931a      	str	r3, [sp, #104]	@ 0x68
 8009412:	4654      	mov	r4, sl
 8009414:	2205      	movs	r2, #5
 8009416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800941a:	4853      	ldr	r0, [pc, #332]	@ (8009568 <_vfiprintf_r+0x21c>)
 800941c:	f7fc fec1 	bl	80061a2 <memchr>
 8009420:	9a04      	ldr	r2, [sp, #16]
 8009422:	b9d8      	cbnz	r0, 800945c <_vfiprintf_r+0x110>
 8009424:	06d1      	lsls	r1, r2, #27
 8009426:	bf44      	itt	mi
 8009428:	2320      	movmi	r3, #32
 800942a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800942e:	0713      	lsls	r3, r2, #28
 8009430:	bf44      	itt	mi
 8009432:	232b      	movmi	r3, #43	@ 0x2b
 8009434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009438:	f89a 3000 	ldrb.w	r3, [sl]
 800943c:	2b2a      	cmp	r3, #42	@ 0x2a
 800943e:	d015      	beq.n	800946c <_vfiprintf_r+0x120>
 8009440:	4654      	mov	r4, sl
 8009442:	2000      	movs	r0, #0
 8009444:	f04f 0c0a 	mov.w	ip, #10
 8009448:	9a07      	ldr	r2, [sp, #28]
 800944a:	4621      	mov	r1, r4
 800944c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009450:	3b30      	subs	r3, #48	@ 0x30
 8009452:	2b09      	cmp	r3, #9
 8009454:	d94b      	bls.n	80094ee <_vfiprintf_r+0x1a2>
 8009456:	b1b0      	cbz	r0, 8009486 <_vfiprintf_r+0x13a>
 8009458:	9207      	str	r2, [sp, #28]
 800945a:	e014      	b.n	8009486 <_vfiprintf_r+0x13a>
 800945c:	eba0 0308 	sub.w	r3, r0, r8
 8009460:	fa09 f303 	lsl.w	r3, r9, r3
 8009464:	4313      	orrs	r3, r2
 8009466:	46a2      	mov	sl, r4
 8009468:	9304      	str	r3, [sp, #16]
 800946a:	e7d2      	b.n	8009412 <_vfiprintf_r+0xc6>
 800946c:	9b03      	ldr	r3, [sp, #12]
 800946e:	1d19      	adds	r1, r3, #4
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	9103      	str	r1, [sp, #12]
 8009474:	2b00      	cmp	r3, #0
 8009476:	bfbb      	ittet	lt
 8009478:	425b      	neglt	r3, r3
 800947a:	f042 0202 	orrlt.w	r2, r2, #2
 800947e:	9307      	strge	r3, [sp, #28]
 8009480:	9307      	strlt	r3, [sp, #28]
 8009482:	bfb8      	it	lt
 8009484:	9204      	strlt	r2, [sp, #16]
 8009486:	7823      	ldrb	r3, [r4, #0]
 8009488:	2b2e      	cmp	r3, #46	@ 0x2e
 800948a:	d10a      	bne.n	80094a2 <_vfiprintf_r+0x156>
 800948c:	7863      	ldrb	r3, [r4, #1]
 800948e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009490:	d132      	bne.n	80094f8 <_vfiprintf_r+0x1ac>
 8009492:	9b03      	ldr	r3, [sp, #12]
 8009494:	3402      	adds	r4, #2
 8009496:	1d1a      	adds	r2, r3, #4
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	9203      	str	r2, [sp, #12]
 800949c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094a0:	9305      	str	r3, [sp, #20]
 80094a2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800956c <_vfiprintf_r+0x220>
 80094a6:	2203      	movs	r2, #3
 80094a8:	4650      	mov	r0, sl
 80094aa:	7821      	ldrb	r1, [r4, #0]
 80094ac:	f7fc fe79 	bl	80061a2 <memchr>
 80094b0:	b138      	cbz	r0, 80094c2 <_vfiprintf_r+0x176>
 80094b2:	2240      	movs	r2, #64	@ 0x40
 80094b4:	9b04      	ldr	r3, [sp, #16]
 80094b6:	eba0 000a 	sub.w	r0, r0, sl
 80094ba:	4082      	lsls	r2, r0
 80094bc:	4313      	orrs	r3, r2
 80094be:	3401      	adds	r4, #1
 80094c0:	9304      	str	r3, [sp, #16]
 80094c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c6:	2206      	movs	r2, #6
 80094c8:	4829      	ldr	r0, [pc, #164]	@ (8009570 <_vfiprintf_r+0x224>)
 80094ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094ce:	f7fc fe68 	bl	80061a2 <memchr>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	d03f      	beq.n	8009556 <_vfiprintf_r+0x20a>
 80094d6:	4b27      	ldr	r3, [pc, #156]	@ (8009574 <_vfiprintf_r+0x228>)
 80094d8:	bb1b      	cbnz	r3, 8009522 <_vfiprintf_r+0x1d6>
 80094da:	9b03      	ldr	r3, [sp, #12]
 80094dc:	3307      	adds	r3, #7
 80094de:	f023 0307 	bic.w	r3, r3, #7
 80094e2:	3308      	adds	r3, #8
 80094e4:	9303      	str	r3, [sp, #12]
 80094e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094e8:	443b      	add	r3, r7
 80094ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80094ec:	e76a      	b.n	80093c4 <_vfiprintf_r+0x78>
 80094ee:	460c      	mov	r4, r1
 80094f0:	2001      	movs	r0, #1
 80094f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80094f6:	e7a8      	b.n	800944a <_vfiprintf_r+0xfe>
 80094f8:	2300      	movs	r3, #0
 80094fa:	f04f 0c0a 	mov.w	ip, #10
 80094fe:	4619      	mov	r1, r3
 8009500:	3401      	adds	r4, #1
 8009502:	9305      	str	r3, [sp, #20]
 8009504:	4620      	mov	r0, r4
 8009506:	f810 2b01 	ldrb.w	r2, [r0], #1
 800950a:	3a30      	subs	r2, #48	@ 0x30
 800950c:	2a09      	cmp	r2, #9
 800950e:	d903      	bls.n	8009518 <_vfiprintf_r+0x1cc>
 8009510:	2b00      	cmp	r3, #0
 8009512:	d0c6      	beq.n	80094a2 <_vfiprintf_r+0x156>
 8009514:	9105      	str	r1, [sp, #20]
 8009516:	e7c4      	b.n	80094a2 <_vfiprintf_r+0x156>
 8009518:	4604      	mov	r4, r0
 800951a:	2301      	movs	r3, #1
 800951c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009520:	e7f0      	b.n	8009504 <_vfiprintf_r+0x1b8>
 8009522:	ab03      	add	r3, sp, #12
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	462a      	mov	r2, r5
 8009528:	4630      	mov	r0, r6
 800952a:	4b13      	ldr	r3, [pc, #76]	@ (8009578 <_vfiprintf_r+0x22c>)
 800952c:	a904      	add	r1, sp, #16
 800952e:	f7fb fec5 	bl	80052bc <_printf_float>
 8009532:	4607      	mov	r7, r0
 8009534:	1c78      	adds	r0, r7, #1
 8009536:	d1d6      	bne.n	80094e6 <_vfiprintf_r+0x19a>
 8009538:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800953a:	07d9      	lsls	r1, r3, #31
 800953c:	d405      	bmi.n	800954a <_vfiprintf_r+0x1fe>
 800953e:	89ab      	ldrh	r3, [r5, #12]
 8009540:	059a      	lsls	r2, r3, #22
 8009542:	d402      	bmi.n	800954a <_vfiprintf_r+0x1fe>
 8009544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009546:	f7fc fe2b 	bl	80061a0 <__retarget_lock_release_recursive>
 800954a:	89ab      	ldrh	r3, [r5, #12]
 800954c:	065b      	lsls	r3, r3, #25
 800954e:	f53f af1f 	bmi.w	8009390 <_vfiprintf_r+0x44>
 8009552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009554:	e71e      	b.n	8009394 <_vfiprintf_r+0x48>
 8009556:	ab03      	add	r3, sp, #12
 8009558:	9300      	str	r3, [sp, #0]
 800955a:	462a      	mov	r2, r5
 800955c:	4630      	mov	r0, r6
 800955e:	4b06      	ldr	r3, [pc, #24]	@ (8009578 <_vfiprintf_r+0x22c>)
 8009560:	a904      	add	r1, sp, #16
 8009562:	f7fc f949 	bl	80057f8 <_printf_i>
 8009566:	e7e4      	b.n	8009532 <_vfiprintf_r+0x1e6>
 8009568:	0800a2b9 	.word	0x0800a2b9
 800956c:	0800a2bf 	.word	0x0800a2bf
 8009570:	0800a2c3 	.word	0x0800a2c3
 8009574:	080052bd 	.word	0x080052bd
 8009578:	08009329 	.word	0x08009329

0800957c <__swbuf_r>:
 800957c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800957e:	460e      	mov	r6, r1
 8009580:	4614      	mov	r4, r2
 8009582:	4605      	mov	r5, r0
 8009584:	b118      	cbz	r0, 800958e <__swbuf_r+0x12>
 8009586:	6a03      	ldr	r3, [r0, #32]
 8009588:	b90b      	cbnz	r3, 800958e <__swbuf_r+0x12>
 800958a:	f7fc fcf1 	bl	8005f70 <__sinit>
 800958e:	69a3      	ldr	r3, [r4, #24]
 8009590:	60a3      	str	r3, [r4, #8]
 8009592:	89a3      	ldrh	r3, [r4, #12]
 8009594:	071a      	lsls	r2, r3, #28
 8009596:	d501      	bpl.n	800959c <__swbuf_r+0x20>
 8009598:	6923      	ldr	r3, [r4, #16]
 800959a:	b943      	cbnz	r3, 80095ae <__swbuf_r+0x32>
 800959c:	4621      	mov	r1, r4
 800959e:	4628      	mov	r0, r5
 80095a0:	f000 f82a 	bl	80095f8 <__swsetup_r>
 80095a4:	b118      	cbz	r0, 80095ae <__swbuf_r+0x32>
 80095a6:	f04f 37ff 	mov.w	r7, #4294967295
 80095aa:	4638      	mov	r0, r7
 80095ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095ae:	6823      	ldr	r3, [r4, #0]
 80095b0:	6922      	ldr	r2, [r4, #16]
 80095b2:	b2f6      	uxtb	r6, r6
 80095b4:	1a98      	subs	r0, r3, r2
 80095b6:	6963      	ldr	r3, [r4, #20]
 80095b8:	4637      	mov	r7, r6
 80095ba:	4283      	cmp	r3, r0
 80095bc:	dc05      	bgt.n	80095ca <__swbuf_r+0x4e>
 80095be:	4621      	mov	r1, r4
 80095c0:	4628      	mov	r0, r5
 80095c2:	f7ff fa4b 	bl	8008a5c <_fflush_r>
 80095c6:	2800      	cmp	r0, #0
 80095c8:	d1ed      	bne.n	80095a6 <__swbuf_r+0x2a>
 80095ca:	68a3      	ldr	r3, [r4, #8]
 80095cc:	3b01      	subs	r3, #1
 80095ce:	60a3      	str	r3, [r4, #8]
 80095d0:	6823      	ldr	r3, [r4, #0]
 80095d2:	1c5a      	adds	r2, r3, #1
 80095d4:	6022      	str	r2, [r4, #0]
 80095d6:	701e      	strb	r6, [r3, #0]
 80095d8:	6962      	ldr	r2, [r4, #20]
 80095da:	1c43      	adds	r3, r0, #1
 80095dc:	429a      	cmp	r2, r3
 80095de:	d004      	beq.n	80095ea <__swbuf_r+0x6e>
 80095e0:	89a3      	ldrh	r3, [r4, #12]
 80095e2:	07db      	lsls	r3, r3, #31
 80095e4:	d5e1      	bpl.n	80095aa <__swbuf_r+0x2e>
 80095e6:	2e0a      	cmp	r6, #10
 80095e8:	d1df      	bne.n	80095aa <__swbuf_r+0x2e>
 80095ea:	4621      	mov	r1, r4
 80095ec:	4628      	mov	r0, r5
 80095ee:	f7ff fa35 	bl	8008a5c <_fflush_r>
 80095f2:	2800      	cmp	r0, #0
 80095f4:	d0d9      	beq.n	80095aa <__swbuf_r+0x2e>
 80095f6:	e7d6      	b.n	80095a6 <__swbuf_r+0x2a>

080095f8 <__swsetup_r>:
 80095f8:	b538      	push	{r3, r4, r5, lr}
 80095fa:	4b29      	ldr	r3, [pc, #164]	@ (80096a0 <__swsetup_r+0xa8>)
 80095fc:	4605      	mov	r5, r0
 80095fe:	6818      	ldr	r0, [r3, #0]
 8009600:	460c      	mov	r4, r1
 8009602:	b118      	cbz	r0, 800960c <__swsetup_r+0x14>
 8009604:	6a03      	ldr	r3, [r0, #32]
 8009606:	b90b      	cbnz	r3, 800960c <__swsetup_r+0x14>
 8009608:	f7fc fcb2 	bl	8005f70 <__sinit>
 800960c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009610:	0719      	lsls	r1, r3, #28
 8009612:	d422      	bmi.n	800965a <__swsetup_r+0x62>
 8009614:	06da      	lsls	r2, r3, #27
 8009616:	d407      	bmi.n	8009628 <__swsetup_r+0x30>
 8009618:	2209      	movs	r2, #9
 800961a:	602a      	str	r2, [r5, #0]
 800961c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009620:	f04f 30ff 	mov.w	r0, #4294967295
 8009624:	81a3      	strh	r3, [r4, #12]
 8009626:	e033      	b.n	8009690 <__swsetup_r+0x98>
 8009628:	0758      	lsls	r0, r3, #29
 800962a:	d512      	bpl.n	8009652 <__swsetup_r+0x5a>
 800962c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800962e:	b141      	cbz	r1, 8009642 <__swsetup_r+0x4a>
 8009630:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009634:	4299      	cmp	r1, r3
 8009636:	d002      	beq.n	800963e <__swsetup_r+0x46>
 8009638:	4628      	mov	r0, r5
 800963a:	f7fd fc15 	bl	8006e68 <_free_r>
 800963e:	2300      	movs	r3, #0
 8009640:	6363      	str	r3, [r4, #52]	@ 0x34
 8009642:	89a3      	ldrh	r3, [r4, #12]
 8009644:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009648:	81a3      	strh	r3, [r4, #12]
 800964a:	2300      	movs	r3, #0
 800964c:	6063      	str	r3, [r4, #4]
 800964e:	6923      	ldr	r3, [r4, #16]
 8009650:	6023      	str	r3, [r4, #0]
 8009652:	89a3      	ldrh	r3, [r4, #12]
 8009654:	f043 0308 	orr.w	r3, r3, #8
 8009658:	81a3      	strh	r3, [r4, #12]
 800965a:	6923      	ldr	r3, [r4, #16]
 800965c:	b94b      	cbnz	r3, 8009672 <__swsetup_r+0x7a>
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009664:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009668:	d003      	beq.n	8009672 <__swsetup_r+0x7a>
 800966a:	4621      	mov	r1, r4
 800966c:	4628      	mov	r0, r5
 800966e:	f000 f882 	bl	8009776 <__smakebuf_r>
 8009672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009676:	f013 0201 	ands.w	r2, r3, #1
 800967a:	d00a      	beq.n	8009692 <__swsetup_r+0x9a>
 800967c:	2200      	movs	r2, #0
 800967e:	60a2      	str	r2, [r4, #8]
 8009680:	6962      	ldr	r2, [r4, #20]
 8009682:	4252      	negs	r2, r2
 8009684:	61a2      	str	r2, [r4, #24]
 8009686:	6922      	ldr	r2, [r4, #16]
 8009688:	b942      	cbnz	r2, 800969c <__swsetup_r+0xa4>
 800968a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800968e:	d1c5      	bne.n	800961c <__swsetup_r+0x24>
 8009690:	bd38      	pop	{r3, r4, r5, pc}
 8009692:	0799      	lsls	r1, r3, #30
 8009694:	bf58      	it	pl
 8009696:	6962      	ldrpl	r2, [r4, #20]
 8009698:	60a2      	str	r2, [r4, #8]
 800969a:	e7f4      	b.n	8009686 <__swsetup_r+0x8e>
 800969c:	2000      	movs	r0, #0
 800969e:	e7f7      	b.n	8009690 <__swsetup_r+0x98>
 80096a0:	200000a8 	.word	0x200000a8

080096a4 <_raise_r>:
 80096a4:	291f      	cmp	r1, #31
 80096a6:	b538      	push	{r3, r4, r5, lr}
 80096a8:	4605      	mov	r5, r0
 80096aa:	460c      	mov	r4, r1
 80096ac:	d904      	bls.n	80096b8 <_raise_r+0x14>
 80096ae:	2316      	movs	r3, #22
 80096b0:	6003      	str	r3, [r0, #0]
 80096b2:	f04f 30ff 	mov.w	r0, #4294967295
 80096b6:	bd38      	pop	{r3, r4, r5, pc}
 80096b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80096ba:	b112      	cbz	r2, 80096c2 <_raise_r+0x1e>
 80096bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096c0:	b94b      	cbnz	r3, 80096d6 <_raise_r+0x32>
 80096c2:	4628      	mov	r0, r5
 80096c4:	f000 f830 	bl	8009728 <_getpid_r>
 80096c8:	4622      	mov	r2, r4
 80096ca:	4601      	mov	r1, r0
 80096cc:	4628      	mov	r0, r5
 80096ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096d2:	f000 b817 	b.w	8009704 <_kill_r>
 80096d6:	2b01      	cmp	r3, #1
 80096d8:	d00a      	beq.n	80096f0 <_raise_r+0x4c>
 80096da:	1c59      	adds	r1, r3, #1
 80096dc:	d103      	bne.n	80096e6 <_raise_r+0x42>
 80096de:	2316      	movs	r3, #22
 80096e0:	6003      	str	r3, [r0, #0]
 80096e2:	2001      	movs	r0, #1
 80096e4:	e7e7      	b.n	80096b6 <_raise_r+0x12>
 80096e6:	2100      	movs	r1, #0
 80096e8:	4620      	mov	r0, r4
 80096ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80096ee:	4798      	blx	r3
 80096f0:	2000      	movs	r0, #0
 80096f2:	e7e0      	b.n	80096b6 <_raise_r+0x12>

080096f4 <raise>:
 80096f4:	4b02      	ldr	r3, [pc, #8]	@ (8009700 <raise+0xc>)
 80096f6:	4601      	mov	r1, r0
 80096f8:	6818      	ldr	r0, [r3, #0]
 80096fa:	f7ff bfd3 	b.w	80096a4 <_raise_r>
 80096fe:	bf00      	nop
 8009700:	200000a8 	.word	0x200000a8

08009704 <_kill_r>:
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	2300      	movs	r3, #0
 8009708:	4d06      	ldr	r5, [pc, #24]	@ (8009724 <_kill_r+0x20>)
 800970a:	4604      	mov	r4, r0
 800970c:	4608      	mov	r0, r1
 800970e:	4611      	mov	r1, r2
 8009710:	602b      	str	r3, [r5, #0]
 8009712:	f7f8 fc0c 	bl	8001f2e <_kill>
 8009716:	1c43      	adds	r3, r0, #1
 8009718:	d102      	bne.n	8009720 <_kill_r+0x1c>
 800971a:	682b      	ldr	r3, [r5, #0]
 800971c:	b103      	cbz	r3, 8009720 <_kill_r+0x1c>
 800971e:	6023      	str	r3, [r4, #0]
 8009720:	bd38      	pop	{r3, r4, r5, pc}
 8009722:	bf00      	nop
 8009724:	20000580 	.word	0x20000580

08009728 <_getpid_r>:
 8009728:	f7f8 bbfa 	b.w	8001f20 <_getpid>

0800972c <__swhatbuf_r>:
 800972c:	b570      	push	{r4, r5, r6, lr}
 800972e:	460c      	mov	r4, r1
 8009730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009734:	4615      	mov	r5, r2
 8009736:	2900      	cmp	r1, #0
 8009738:	461e      	mov	r6, r3
 800973a:	b096      	sub	sp, #88	@ 0x58
 800973c:	da0c      	bge.n	8009758 <__swhatbuf_r+0x2c>
 800973e:	89a3      	ldrh	r3, [r4, #12]
 8009740:	2100      	movs	r1, #0
 8009742:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009746:	bf14      	ite	ne
 8009748:	2340      	movne	r3, #64	@ 0x40
 800974a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800974e:	2000      	movs	r0, #0
 8009750:	6031      	str	r1, [r6, #0]
 8009752:	602b      	str	r3, [r5, #0]
 8009754:	b016      	add	sp, #88	@ 0x58
 8009756:	bd70      	pop	{r4, r5, r6, pc}
 8009758:	466a      	mov	r2, sp
 800975a:	f000 f849 	bl	80097f0 <_fstat_r>
 800975e:	2800      	cmp	r0, #0
 8009760:	dbed      	blt.n	800973e <__swhatbuf_r+0x12>
 8009762:	9901      	ldr	r1, [sp, #4]
 8009764:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009768:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800976c:	4259      	negs	r1, r3
 800976e:	4159      	adcs	r1, r3
 8009770:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009774:	e7eb      	b.n	800974e <__swhatbuf_r+0x22>

08009776 <__smakebuf_r>:
 8009776:	898b      	ldrh	r3, [r1, #12]
 8009778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800977a:	079d      	lsls	r5, r3, #30
 800977c:	4606      	mov	r6, r0
 800977e:	460c      	mov	r4, r1
 8009780:	d507      	bpl.n	8009792 <__smakebuf_r+0x1c>
 8009782:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009786:	6023      	str	r3, [r4, #0]
 8009788:	6123      	str	r3, [r4, #16]
 800978a:	2301      	movs	r3, #1
 800978c:	6163      	str	r3, [r4, #20]
 800978e:	b003      	add	sp, #12
 8009790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009792:	466a      	mov	r2, sp
 8009794:	ab01      	add	r3, sp, #4
 8009796:	f7ff ffc9 	bl	800972c <__swhatbuf_r>
 800979a:	9f00      	ldr	r7, [sp, #0]
 800979c:	4605      	mov	r5, r0
 800979e:	4639      	mov	r1, r7
 80097a0:	4630      	mov	r0, r6
 80097a2:	f7fd fbd3 	bl	8006f4c <_malloc_r>
 80097a6:	b948      	cbnz	r0, 80097bc <__smakebuf_r+0x46>
 80097a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ac:	059a      	lsls	r2, r3, #22
 80097ae:	d4ee      	bmi.n	800978e <__smakebuf_r+0x18>
 80097b0:	f023 0303 	bic.w	r3, r3, #3
 80097b4:	f043 0302 	orr.w	r3, r3, #2
 80097b8:	81a3      	strh	r3, [r4, #12]
 80097ba:	e7e2      	b.n	8009782 <__smakebuf_r+0xc>
 80097bc:	89a3      	ldrh	r3, [r4, #12]
 80097be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80097c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097c6:	81a3      	strh	r3, [r4, #12]
 80097c8:	9b01      	ldr	r3, [sp, #4]
 80097ca:	6020      	str	r0, [r4, #0]
 80097cc:	b15b      	cbz	r3, 80097e6 <__smakebuf_r+0x70>
 80097ce:	4630      	mov	r0, r6
 80097d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097d4:	f000 f81e 	bl	8009814 <_isatty_r>
 80097d8:	b128      	cbz	r0, 80097e6 <__smakebuf_r+0x70>
 80097da:	89a3      	ldrh	r3, [r4, #12]
 80097dc:	f023 0303 	bic.w	r3, r3, #3
 80097e0:	f043 0301 	orr.w	r3, r3, #1
 80097e4:	81a3      	strh	r3, [r4, #12]
 80097e6:	89a3      	ldrh	r3, [r4, #12]
 80097e8:	431d      	orrs	r5, r3
 80097ea:	81a5      	strh	r5, [r4, #12]
 80097ec:	e7cf      	b.n	800978e <__smakebuf_r+0x18>
	...

080097f0 <_fstat_r>:
 80097f0:	b538      	push	{r3, r4, r5, lr}
 80097f2:	2300      	movs	r3, #0
 80097f4:	4d06      	ldr	r5, [pc, #24]	@ (8009810 <_fstat_r+0x20>)
 80097f6:	4604      	mov	r4, r0
 80097f8:	4608      	mov	r0, r1
 80097fa:	4611      	mov	r1, r2
 80097fc:	602b      	str	r3, [r5, #0]
 80097fe:	f7f8 fbf5 	bl	8001fec <_fstat>
 8009802:	1c43      	adds	r3, r0, #1
 8009804:	d102      	bne.n	800980c <_fstat_r+0x1c>
 8009806:	682b      	ldr	r3, [r5, #0]
 8009808:	b103      	cbz	r3, 800980c <_fstat_r+0x1c>
 800980a:	6023      	str	r3, [r4, #0]
 800980c:	bd38      	pop	{r3, r4, r5, pc}
 800980e:	bf00      	nop
 8009810:	20000580 	.word	0x20000580

08009814 <_isatty_r>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	2300      	movs	r3, #0
 8009818:	4d05      	ldr	r5, [pc, #20]	@ (8009830 <_isatty_r+0x1c>)
 800981a:	4604      	mov	r4, r0
 800981c:	4608      	mov	r0, r1
 800981e:	602b      	str	r3, [r5, #0]
 8009820:	f7f8 fbf3 	bl	800200a <_isatty>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d102      	bne.n	800982e <_isatty_r+0x1a>
 8009828:	682b      	ldr	r3, [r5, #0]
 800982a:	b103      	cbz	r3, 800982e <_isatty_r+0x1a>
 800982c:	6023      	str	r3, [r4, #0]
 800982e:	bd38      	pop	{r3, r4, r5, pc}
 8009830:	20000580 	.word	0x20000580

08009834 <atan2>:
 8009834:	f000 ba90 	b.w	8009d58 <__ieee754_atan2>

08009838 <sqrt>:
 8009838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983a:	4606      	mov	r6, r0
 800983c:	460f      	mov	r7, r1
 800983e:	f000 f9b3 	bl	8009ba8 <__ieee754_sqrt>
 8009842:	4632      	mov	r2, r6
 8009844:	4604      	mov	r4, r0
 8009846:	460d      	mov	r5, r1
 8009848:	463b      	mov	r3, r7
 800984a:	4630      	mov	r0, r6
 800984c:	4639      	mov	r1, r7
 800984e:	f7f7 f8dd 	bl	8000a0c <__aeabi_dcmpun>
 8009852:	b990      	cbnz	r0, 800987a <sqrt+0x42>
 8009854:	2200      	movs	r2, #0
 8009856:	2300      	movs	r3, #0
 8009858:	4630      	mov	r0, r6
 800985a:	4639      	mov	r1, r7
 800985c:	f7f7 f8ae 	bl	80009bc <__aeabi_dcmplt>
 8009860:	b158      	cbz	r0, 800987a <sqrt+0x42>
 8009862:	f7fc fc71 	bl	8006148 <__errno>
 8009866:	2321      	movs	r3, #33	@ 0x21
 8009868:	2200      	movs	r2, #0
 800986a:	6003      	str	r3, [r0, #0]
 800986c:	2300      	movs	r3, #0
 800986e:	4610      	mov	r0, r2
 8009870:	4619      	mov	r1, r3
 8009872:	f7f6 ff5b 	bl	800072c <__aeabi_ddiv>
 8009876:	4604      	mov	r4, r0
 8009878:	460d      	mov	r5, r1
 800987a:	4620      	mov	r0, r4
 800987c:	4629      	mov	r1, r5
 800987e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009880 <atan>:
 8009880:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009884:	4bbc      	ldr	r3, [pc, #752]	@ (8009b78 <atan+0x2f8>)
 8009886:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800988a:	429e      	cmp	r6, r3
 800988c:	4604      	mov	r4, r0
 800988e:	460d      	mov	r5, r1
 8009890:	468b      	mov	fp, r1
 8009892:	d918      	bls.n	80098c6 <atan+0x46>
 8009894:	4bb9      	ldr	r3, [pc, #740]	@ (8009b7c <atan+0x2fc>)
 8009896:	429e      	cmp	r6, r3
 8009898:	d801      	bhi.n	800989e <atan+0x1e>
 800989a:	d109      	bne.n	80098b0 <atan+0x30>
 800989c:	b140      	cbz	r0, 80098b0 <atan+0x30>
 800989e:	4622      	mov	r2, r4
 80098a0:	462b      	mov	r3, r5
 80098a2:	4620      	mov	r0, r4
 80098a4:	4629      	mov	r1, r5
 80098a6:	f7f6 fc61 	bl	800016c <__adddf3>
 80098aa:	4604      	mov	r4, r0
 80098ac:	460d      	mov	r5, r1
 80098ae:	e006      	b.n	80098be <atan+0x3e>
 80098b0:	f1bb 0f00 	cmp.w	fp, #0
 80098b4:	f340 8123 	ble.w	8009afe <atan+0x27e>
 80098b8:	a593      	add	r5, pc, #588	@ (adr r5, 8009b08 <atan+0x288>)
 80098ba:	e9d5 4500 	ldrd	r4, r5, [r5]
 80098be:	4620      	mov	r0, r4
 80098c0:	4629      	mov	r1, r5
 80098c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098c6:	4bae      	ldr	r3, [pc, #696]	@ (8009b80 <atan+0x300>)
 80098c8:	429e      	cmp	r6, r3
 80098ca:	d811      	bhi.n	80098f0 <atan+0x70>
 80098cc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 80098d0:	429e      	cmp	r6, r3
 80098d2:	d80a      	bhi.n	80098ea <atan+0x6a>
 80098d4:	a38e      	add	r3, pc, #568	@ (adr r3, 8009b10 <atan+0x290>)
 80098d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098da:	f7f6 fc47 	bl	800016c <__adddf3>
 80098de:	2200      	movs	r2, #0
 80098e0:	4ba8      	ldr	r3, [pc, #672]	@ (8009b84 <atan+0x304>)
 80098e2:	f7f7 f889 	bl	80009f8 <__aeabi_dcmpgt>
 80098e6:	2800      	cmp	r0, #0
 80098e8:	d1e9      	bne.n	80098be <atan+0x3e>
 80098ea:	f04f 3aff 	mov.w	sl, #4294967295
 80098ee:	e027      	b.n	8009940 <atan+0xc0>
 80098f0:	f000 f956 	bl	8009ba0 <fabs>
 80098f4:	4ba4      	ldr	r3, [pc, #656]	@ (8009b88 <atan+0x308>)
 80098f6:	4604      	mov	r4, r0
 80098f8:	429e      	cmp	r6, r3
 80098fa:	460d      	mov	r5, r1
 80098fc:	f200 80b8 	bhi.w	8009a70 <atan+0x1f0>
 8009900:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009904:	429e      	cmp	r6, r3
 8009906:	f200 809c 	bhi.w	8009a42 <atan+0x1c2>
 800990a:	4602      	mov	r2, r0
 800990c:	460b      	mov	r3, r1
 800990e:	f7f6 fc2d 	bl	800016c <__adddf3>
 8009912:	2200      	movs	r2, #0
 8009914:	4b9b      	ldr	r3, [pc, #620]	@ (8009b84 <atan+0x304>)
 8009916:	f7f6 fc27 	bl	8000168 <__aeabi_dsub>
 800991a:	2200      	movs	r2, #0
 800991c:	4606      	mov	r6, r0
 800991e:	460f      	mov	r7, r1
 8009920:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009924:	4620      	mov	r0, r4
 8009926:	4629      	mov	r1, r5
 8009928:	f7f6 fc20 	bl	800016c <__adddf3>
 800992c:	4602      	mov	r2, r0
 800992e:	460b      	mov	r3, r1
 8009930:	4630      	mov	r0, r6
 8009932:	4639      	mov	r1, r7
 8009934:	f7f6 fefa 	bl	800072c <__aeabi_ddiv>
 8009938:	f04f 0a00 	mov.w	sl, #0
 800993c:	4604      	mov	r4, r0
 800993e:	460d      	mov	r5, r1
 8009940:	4622      	mov	r2, r4
 8009942:	462b      	mov	r3, r5
 8009944:	4620      	mov	r0, r4
 8009946:	4629      	mov	r1, r5
 8009948:	f7f6 fdc6 	bl	80004d8 <__aeabi_dmul>
 800994c:	4602      	mov	r2, r0
 800994e:	460b      	mov	r3, r1
 8009950:	4680      	mov	r8, r0
 8009952:	4689      	mov	r9, r1
 8009954:	f7f6 fdc0 	bl	80004d8 <__aeabi_dmul>
 8009958:	a36f      	add	r3, pc, #444	@ (adr r3, 8009b18 <atan+0x298>)
 800995a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995e:	4606      	mov	r6, r0
 8009960:	460f      	mov	r7, r1
 8009962:	f7f6 fdb9 	bl	80004d8 <__aeabi_dmul>
 8009966:	a36e      	add	r3, pc, #440	@ (adr r3, 8009b20 <atan+0x2a0>)
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	f7f6 fbfe 	bl	800016c <__adddf3>
 8009970:	4632      	mov	r2, r6
 8009972:	463b      	mov	r3, r7
 8009974:	f7f6 fdb0 	bl	80004d8 <__aeabi_dmul>
 8009978:	a36b      	add	r3, pc, #428	@ (adr r3, 8009b28 <atan+0x2a8>)
 800997a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997e:	f7f6 fbf5 	bl	800016c <__adddf3>
 8009982:	4632      	mov	r2, r6
 8009984:	463b      	mov	r3, r7
 8009986:	f7f6 fda7 	bl	80004d8 <__aeabi_dmul>
 800998a:	a369      	add	r3, pc, #420	@ (adr r3, 8009b30 <atan+0x2b0>)
 800998c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009990:	f7f6 fbec 	bl	800016c <__adddf3>
 8009994:	4632      	mov	r2, r6
 8009996:	463b      	mov	r3, r7
 8009998:	f7f6 fd9e 	bl	80004d8 <__aeabi_dmul>
 800999c:	a366      	add	r3, pc, #408	@ (adr r3, 8009b38 <atan+0x2b8>)
 800999e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a2:	f7f6 fbe3 	bl	800016c <__adddf3>
 80099a6:	4632      	mov	r2, r6
 80099a8:	463b      	mov	r3, r7
 80099aa:	f7f6 fd95 	bl	80004d8 <__aeabi_dmul>
 80099ae:	a364      	add	r3, pc, #400	@ (adr r3, 8009b40 <atan+0x2c0>)
 80099b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b4:	f7f6 fbda 	bl	800016c <__adddf3>
 80099b8:	4642      	mov	r2, r8
 80099ba:	464b      	mov	r3, r9
 80099bc:	f7f6 fd8c 	bl	80004d8 <__aeabi_dmul>
 80099c0:	a361      	add	r3, pc, #388	@ (adr r3, 8009b48 <atan+0x2c8>)
 80099c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c6:	4680      	mov	r8, r0
 80099c8:	4689      	mov	r9, r1
 80099ca:	4630      	mov	r0, r6
 80099cc:	4639      	mov	r1, r7
 80099ce:	f7f6 fd83 	bl	80004d8 <__aeabi_dmul>
 80099d2:	a35f      	add	r3, pc, #380	@ (adr r3, 8009b50 <atan+0x2d0>)
 80099d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d8:	f7f6 fbc6 	bl	8000168 <__aeabi_dsub>
 80099dc:	4632      	mov	r2, r6
 80099de:	463b      	mov	r3, r7
 80099e0:	f7f6 fd7a 	bl	80004d8 <__aeabi_dmul>
 80099e4:	a35c      	add	r3, pc, #368	@ (adr r3, 8009b58 <atan+0x2d8>)
 80099e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ea:	f7f6 fbbd 	bl	8000168 <__aeabi_dsub>
 80099ee:	4632      	mov	r2, r6
 80099f0:	463b      	mov	r3, r7
 80099f2:	f7f6 fd71 	bl	80004d8 <__aeabi_dmul>
 80099f6:	a35a      	add	r3, pc, #360	@ (adr r3, 8009b60 <atan+0x2e0>)
 80099f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099fc:	f7f6 fbb4 	bl	8000168 <__aeabi_dsub>
 8009a00:	4632      	mov	r2, r6
 8009a02:	463b      	mov	r3, r7
 8009a04:	f7f6 fd68 	bl	80004d8 <__aeabi_dmul>
 8009a08:	a357      	add	r3, pc, #348	@ (adr r3, 8009b68 <atan+0x2e8>)
 8009a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0e:	f7f6 fbab 	bl	8000168 <__aeabi_dsub>
 8009a12:	4632      	mov	r2, r6
 8009a14:	463b      	mov	r3, r7
 8009a16:	f7f6 fd5f 	bl	80004d8 <__aeabi_dmul>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4640      	mov	r0, r8
 8009a20:	4649      	mov	r1, r9
 8009a22:	f7f6 fba3 	bl	800016c <__adddf3>
 8009a26:	4622      	mov	r2, r4
 8009a28:	462b      	mov	r3, r5
 8009a2a:	f7f6 fd55 	bl	80004d8 <__aeabi_dmul>
 8009a2e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009a32:	4602      	mov	r2, r0
 8009a34:	460b      	mov	r3, r1
 8009a36:	d144      	bne.n	8009ac2 <atan+0x242>
 8009a38:	4620      	mov	r0, r4
 8009a3a:	4629      	mov	r1, r5
 8009a3c:	f7f6 fb94 	bl	8000168 <__aeabi_dsub>
 8009a40:	e733      	b.n	80098aa <atan+0x2a>
 8009a42:	2200      	movs	r2, #0
 8009a44:	4b4f      	ldr	r3, [pc, #316]	@ (8009b84 <atan+0x304>)
 8009a46:	f7f6 fb8f 	bl	8000168 <__aeabi_dsub>
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	4606      	mov	r6, r0
 8009a4e:	460f      	mov	r7, r1
 8009a50:	4620      	mov	r0, r4
 8009a52:	4629      	mov	r1, r5
 8009a54:	4b4b      	ldr	r3, [pc, #300]	@ (8009b84 <atan+0x304>)
 8009a56:	f7f6 fb89 	bl	800016c <__adddf3>
 8009a5a:	4602      	mov	r2, r0
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	4630      	mov	r0, r6
 8009a60:	4639      	mov	r1, r7
 8009a62:	f7f6 fe63 	bl	800072c <__aeabi_ddiv>
 8009a66:	f04f 0a01 	mov.w	sl, #1
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	460d      	mov	r5, r1
 8009a6e:	e767      	b.n	8009940 <atan+0xc0>
 8009a70:	4b46      	ldr	r3, [pc, #280]	@ (8009b8c <atan+0x30c>)
 8009a72:	429e      	cmp	r6, r3
 8009a74:	d21a      	bcs.n	8009aac <atan+0x22c>
 8009a76:	2200      	movs	r2, #0
 8009a78:	4b45      	ldr	r3, [pc, #276]	@ (8009b90 <atan+0x310>)
 8009a7a:	f7f6 fb75 	bl	8000168 <__aeabi_dsub>
 8009a7e:	2200      	movs	r2, #0
 8009a80:	4606      	mov	r6, r0
 8009a82:	460f      	mov	r7, r1
 8009a84:	4620      	mov	r0, r4
 8009a86:	4629      	mov	r1, r5
 8009a88:	4b41      	ldr	r3, [pc, #260]	@ (8009b90 <atan+0x310>)
 8009a8a:	f7f6 fd25 	bl	80004d8 <__aeabi_dmul>
 8009a8e:	2200      	movs	r2, #0
 8009a90:	4b3c      	ldr	r3, [pc, #240]	@ (8009b84 <atan+0x304>)
 8009a92:	f7f6 fb6b 	bl	800016c <__adddf3>
 8009a96:	4602      	mov	r2, r0
 8009a98:	460b      	mov	r3, r1
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	4639      	mov	r1, r7
 8009a9e:	f7f6 fe45 	bl	800072c <__aeabi_ddiv>
 8009aa2:	f04f 0a02 	mov.w	sl, #2
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	460d      	mov	r5, r1
 8009aaa:	e749      	b.n	8009940 <atan+0xc0>
 8009aac:	4602      	mov	r2, r0
 8009aae:	460b      	mov	r3, r1
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	4938      	ldr	r1, [pc, #224]	@ (8009b94 <atan+0x314>)
 8009ab4:	f7f6 fe3a 	bl	800072c <__aeabi_ddiv>
 8009ab8:	f04f 0a03 	mov.w	sl, #3
 8009abc:	4604      	mov	r4, r0
 8009abe:	460d      	mov	r5, r1
 8009ac0:	e73e      	b.n	8009940 <atan+0xc0>
 8009ac2:	4b35      	ldr	r3, [pc, #212]	@ (8009b98 <atan+0x318>)
 8009ac4:	4e35      	ldr	r6, [pc, #212]	@ (8009b9c <atan+0x31c>)
 8009ac6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ace:	f7f6 fb4b 	bl	8000168 <__aeabi_dsub>
 8009ad2:	4622      	mov	r2, r4
 8009ad4:	462b      	mov	r3, r5
 8009ad6:	f7f6 fb47 	bl	8000168 <__aeabi_dsub>
 8009ada:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009ade:	4602      	mov	r2, r0
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009ae6:	f7f6 fb3f 	bl	8000168 <__aeabi_dsub>
 8009aea:	f1bb 0f00 	cmp.w	fp, #0
 8009aee:	4604      	mov	r4, r0
 8009af0:	460d      	mov	r5, r1
 8009af2:	f6bf aee4 	bge.w	80098be <atan+0x3e>
 8009af6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009afa:	461d      	mov	r5, r3
 8009afc:	e6df      	b.n	80098be <atan+0x3e>
 8009afe:	a51c      	add	r5, pc, #112	@ (adr r5, 8009b70 <atan+0x2f0>)
 8009b00:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009b04:	e6db      	b.n	80098be <atan+0x3e>
 8009b06:	bf00      	nop
 8009b08:	54442d18 	.word	0x54442d18
 8009b0c:	3ff921fb 	.word	0x3ff921fb
 8009b10:	8800759c 	.word	0x8800759c
 8009b14:	7e37e43c 	.word	0x7e37e43c
 8009b18:	e322da11 	.word	0xe322da11
 8009b1c:	3f90ad3a 	.word	0x3f90ad3a
 8009b20:	24760deb 	.word	0x24760deb
 8009b24:	3fa97b4b 	.word	0x3fa97b4b
 8009b28:	a0d03d51 	.word	0xa0d03d51
 8009b2c:	3fb10d66 	.word	0x3fb10d66
 8009b30:	c54c206e 	.word	0xc54c206e
 8009b34:	3fb745cd 	.word	0x3fb745cd
 8009b38:	920083ff 	.word	0x920083ff
 8009b3c:	3fc24924 	.word	0x3fc24924
 8009b40:	5555550d 	.word	0x5555550d
 8009b44:	3fd55555 	.word	0x3fd55555
 8009b48:	2c6a6c2f 	.word	0x2c6a6c2f
 8009b4c:	bfa2b444 	.word	0xbfa2b444
 8009b50:	52defd9a 	.word	0x52defd9a
 8009b54:	3fadde2d 	.word	0x3fadde2d
 8009b58:	af749a6d 	.word	0xaf749a6d
 8009b5c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009b60:	fe231671 	.word	0xfe231671
 8009b64:	3fbc71c6 	.word	0x3fbc71c6
 8009b68:	9998ebc4 	.word	0x9998ebc4
 8009b6c:	3fc99999 	.word	0x3fc99999
 8009b70:	54442d18 	.word	0x54442d18
 8009b74:	bff921fb 	.word	0xbff921fb
 8009b78:	440fffff 	.word	0x440fffff
 8009b7c:	7ff00000 	.word	0x7ff00000
 8009b80:	3fdbffff 	.word	0x3fdbffff
 8009b84:	3ff00000 	.word	0x3ff00000
 8009b88:	3ff2ffff 	.word	0x3ff2ffff
 8009b8c:	40038000 	.word	0x40038000
 8009b90:	3ff80000 	.word	0x3ff80000
 8009b94:	bff00000 	.word	0xbff00000
 8009b98:	0800a370 	.word	0x0800a370
 8009b9c:	0800a390 	.word	0x0800a390

08009ba0 <fabs>:
 8009ba0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	4770      	bx	lr

08009ba8 <__ieee754_sqrt>:
 8009ba8:	4a67      	ldr	r2, [pc, #412]	@ (8009d48 <__ieee754_sqrt+0x1a0>)
 8009baa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bae:	438a      	bics	r2, r1
 8009bb0:	4606      	mov	r6, r0
 8009bb2:	460f      	mov	r7, r1
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	d10e      	bne.n	8009bd8 <__ieee754_sqrt+0x30>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	f7f6 fc8c 	bl	80004d8 <__aeabi_dmul>
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	4639      	mov	r1, r7
 8009bc8:	f7f6 fad0 	bl	800016c <__adddf3>
 8009bcc:	4606      	mov	r6, r0
 8009bce:	460f      	mov	r7, r1
 8009bd0:	4630      	mov	r0, r6
 8009bd2:	4639      	mov	r1, r7
 8009bd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd8:	2900      	cmp	r1, #0
 8009bda:	dc0c      	bgt.n	8009bf6 <__ieee754_sqrt+0x4e>
 8009bdc:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8009be0:	4302      	orrs	r2, r0
 8009be2:	d0f5      	beq.n	8009bd0 <__ieee754_sqrt+0x28>
 8009be4:	b189      	cbz	r1, 8009c0a <__ieee754_sqrt+0x62>
 8009be6:	4602      	mov	r2, r0
 8009be8:	f7f6 fabe 	bl	8000168 <__aeabi_dsub>
 8009bec:	4602      	mov	r2, r0
 8009bee:	460b      	mov	r3, r1
 8009bf0:	f7f6 fd9c 	bl	800072c <__aeabi_ddiv>
 8009bf4:	e7ea      	b.n	8009bcc <__ieee754_sqrt+0x24>
 8009bf6:	150a      	asrs	r2, r1, #20
 8009bf8:	d115      	bne.n	8009c26 <__ieee754_sqrt+0x7e>
 8009bfa:	2100      	movs	r1, #0
 8009bfc:	e009      	b.n	8009c12 <__ieee754_sqrt+0x6a>
 8009bfe:	0ae3      	lsrs	r3, r4, #11
 8009c00:	3a15      	subs	r2, #21
 8009c02:	0564      	lsls	r4, r4, #21
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d0fa      	beq.n	8009bfe <__ieee754_sqrt+0x56>
 8009c08:	e7f7      	b.n	8009bfa <__ieee754_sqrt+0x52>
 8009c0a:	460a      	mov	r2, r1
 8009c0c:	e7fa      	b.n	8009c04 <__ieee754_sqrt+0x5c>
 8009c0e:	005b      	lsls	r3, r3, #1
 8009c10:	3101      	adds	r1, #1
 8009c12:	02d8      	lsls	r0, r3, #11
 8009c14:	d5fb      	bpl.n	8009c0e <__ieee754_sqrt+0x66>
 8009c16:	1e48      	subs	r0, r1, #1
 8009c18:	1a12      	subs	r2, r2, r0
 8009c1a:	f1c1 0020 	rsb	r0, r1, #32
 8009c1e:	fa24 f000 	lsr.w	r0, r4, r0
 8009c22:	4303      	orrs	r3, r0
 8009c24:	408c      	lsls	r4, r1
 8009c26:	2600      	movs	r6, #0
 8009c28:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009c2c:	2116      	movs	r1, #22
 8009c2e:	07d2      	lsls	r2, r2, #31
 8009c30:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8009c34:	4632      	mov	r2, r6
 8009c36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c3e:	bf5c      	itt	pl
 8009c40:	005b      	lslpl	r3, r3, #1
 8009c42:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8009c46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009c4a:	bf58      	it	pl
 8009c4c:	0064      	lslpl	r4, r4, #1
 8009c4e:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8009c52:	107f      	asrs	r7, r7, #1
 8009c54:	0064      	lsls	r4, r4, #1
 8009c56:	1815      	adds	r5, r2, r0
 8009c58:	429d      	cmp	r5, r3
 8009c5a:	bfde      	ittt	le
 8009c5c:	182a      	addle	r2, r5, r0
 8009c5e:	1b5b      	suble	r3, r3, r5
 8009c60:	1836      	addle	r6, r6, r0
 8009c62:	0fe5      	lsrs	r5, r4, #31
 8009c64:	3901      	subs	r1, #1
 8009c66:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009c6a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8009c6e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8009c72:	d1f0      	bne.n	8009c56 <__ieee754_sqrt+0xae>
 8009c74:	460d      	mov	r5, r1
 8009c76:	f04f 0a20 	mov.w	sl, #32
 8009c7a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	eb01 0c00 	add.w	ip, r1, r0
 8009c84:	db02      	blt.n	8009c8c <__ieee754_sqrt+0xe4>
 8009c86:	d113      	bne.n	8009cb0 <__ieee754_sqrt+0x108>
 8009c88:	45a4      	cmp	ip, r4
 8009c8a:	d811      	bhi.n	8009cb0 <__ieee754_sqrt+0x108>
 8009c8c:	f1bc 0f00 	cmp.w	ip, #0
 8009c90:	eb0c 0100 	add.w	r1, ip, r0
 8009c94:	da42      	bge.n	8009d1c <__ieee754_sqrt+0x174>
 8009c96:	2900      	cmp	r1, #0
 8009c98:	db40      	blt.n	8009d1c <__ieee754_sqrt+0x174>
 8009c9a:	f102 0e01 	add.w	lr, r2, #1
 8009c9e:	1a9b      	subs	r3, r3, r2
 8009ca0:	4672      	mov	r2, lr
 8009ca2:	45a4      	cmp	ip, r4
 8009ca4:	bf88      	it	hi
 8009ca6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009caa:	eba4 040c 	sub.w	r4, r4, ip
 8009cae:	4405      	add	r5, r0
 8009cb0:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8009cb4:	f1ba 0a01 	subs.w	sl, sl, #1
 8009cb8:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8009cbc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8009cc0:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8009cc4:	d1db      	bne.n	8009c7e <__ieee754_sqrt+0xd6>
 8009cc6:	431c      	orrs	r4, r3
 8009cc8:	d01a      	beq.n	8009d00 <__ieee754_sqrt+0x158>
 8009cca:	4c20      	ldr	r4, [pc, #128]	@ (8009d4c <__ieee754_sqrt+0x1a4>)
 8009ccc:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8009d50 <__ieee754_sqrt+0x1a8>
 8009cd0:	e9d4 0100 	ldrd	r0, r1, [r4]
 8009cd4:	e9db 2300 	ldrd	r2, r3, [fp]
 8009cd8:	f7f6 fa46 	bl	8000168 <__aeabi_dsub>
 8009cdc:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	4640      	mov	r0, r8
 8009ce6:	4649      	mov	r1, r9
 8009ce8:	f7f6 fe72 	bl	80009d0 <__aeabi_dcmple>
 8009cec:	b140      	cbz	r0, 8009d00 <__ieee754_sqrt+0x158>
 8009cee:	e9d4 0100 	ldrd	r0, r1, [r4]
 8009cf2:	e9db 2300 	ldrd	r2, r3, [fp]
 8009cf6:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009cfa:	d111      	bne.n	8009d20 <__ieee754_sqrt+0x178>
 8009cfc:	4655      	mov	r5, sl
 8009cfe:	3601      	adds	r6, #1
 8009d00:	1072      	asrs	r2, r6, #1
 8009d02:	086b      	lsrs	r3, r5, #1
 8009d04:	07f1      	lsls	r1, r6, #31
 8009d06:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009d0a:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8009d0e:	bf48      	it	mi
 8009d10:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8009d14:	4618      	mov	r0, r3
 8009d16:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8009d1a:	e757      	b.n	8009bcc <__ieee754_sqrt+0x24>
 8009d1c:	4696      	mov	lr, r2
 8009d1e:	e7be      	b.n	8009c9e <__ieee754_sqrt+0xf6>
 8009d20:	f7f6 fa24 	bl	800016c <__adddf3>
 8009d24:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009d28:	4602      	mov	r2, r0
 8009d2a:	460b      	mov	r3, r1
 8009d2c:	4640      	mov	r0, r8
 8009d2e:	4649      	mov	r1, r9
 8009d30:	f7f6 fe44 	bl	80009bc <__aeabi_dcmplt>
 8009d34:	b120      	cbz	r0, 8009d40 <__ieee754_sqrt+0x198>
 8009d36:	1ca8      	adds	r0, r5, #2
 8009d38:	bf08      	it	eq
 8009d3a:	3601      	addeq	r6, #1
 8009d3c:	3502      	adds	r5, #2
 8009d3e:	e7df      	b.n	8009d00 <__ieee754_sqrt+0x158>
 8009d40:	1c6b      	adds	r3, r5, #1
 8009d42:	f023 0501 	bic.w	r5, r3, #1
 8009d46:	e7db      	b.n	8009d00 <__ieee754_sqrt+0x158>
 8009d48:	7ff00000 	.word	0x7ff00000
 8009d4c:	20000270 	.word	0x20000270
 8009d50:	20000268 	.word	0x20000268
 8009d54:	00000000 	.word	0x00000000

08009d58 <__ieee754_atan2>:
 8009d58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d5c:	4617      	mov	r7, r2
 8009d5e:	4690      	mov	r8, r2
 8009d60:	4699      	mov	r9, r3
 8009d62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009d66:	427b      	negs	r3, r7
 8009d68:	f8df a184 	ldr.w	sl, [pc, #388]	@ 8009ef0 <__ieee754_atan2+0x198>
 8009d6c:	433b      	orrs	r3, r7
 8009d6e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009d72:	4553      	cmp	r3, sl
 8009d74:	4604      	mov	r4, r0
 8009d76:	460d      	mov	r5, r1
 8009d78:	d809      	bhi.n	8009d8e <__ieee754_atan2+0x36>
 8009d7a:	4246      	negs	r6, r0
 8009d7c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d80:	4306      	orrs	r6, r0
 8009d82:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8009d86:	4556      	cmp	r6, sl
 8009d88:	468e      	mov	lr, r1
 8009d8a:	4683      	mov	fp, r0
 8009d8c:	d908      	bls.n	8009da0 <__ieee754_atan2+0x48>
 8009d8e:	4642      	mov	r2, r8
 8009d90:	464b      	mov	r3, r9
 8009d92:	4620      	mov	r0, r4
 8009d94:	4629      	mov	r1, r5
 8009d96:	f7f6 f9e9 	bl	800016c <__adddf3>
 8009d9a:	4604      	mov	r4, r0
 8009d9c:	460d      	mov	r5, r1
 8009d9e:	e016      	b.n	8009dce <__ieee754_atan2+0x76>
 8009da0:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 8009da4:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009da8:	433e      	orrs	r6, r7
 8009daa:	d103      	bne.n	8009db4 <__ieee754_atan2+0x5c>
 8009dac:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db0:	f7ff bd66 	b.w	8009880 <atan>
 8009db4:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8009db8:	f006 0602 	and.w	r6, r6, #2
 8009dbc:	ea53 0b0b 	orrs.w	fp, r3, fp
 8009dc0:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8009dc4:	d107      	bne.n	8009dd6 <__ieee754_atan2+0x7e>
 8009dc6:	2e02      	cmp	r6, #2
 8009dc8:	d064      	beq.n	8009e94 <__ieee754_atan2+0x13c>
 8009dca:	2e03      	cmp	r6, #3
 8009dcc:	d066      	beq.n	8009e9c <__ieee754_atan2+0x144>
 8009dce:	4620      	mov	r0, r4
 8009dd0:	4629      	mov	r1, r5
 8009dd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd6:	4317      	orrs	r7, r2
 8009dd8:	d106      	bne.n	8009de8 <__ieee754_atan2+0x90>
 8009dda:	f1be 0f00 	cmp.w	lr, #0
 8009dde:	da68      	bge.n	8009eb2 <__ieee754_atan2+0x15a>
 8009de0:	a537      	add	r5, pc, #220	@ (adr r5, 8009ec0 <__ieee754_atan2+0x168>)
 8009de2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009de6:	e7f2      	b.n	8009dce <__ieee754_atan2+0x76>
 8009de8:	4552      	cmp	r2, sl
 8009dea:	d10f      	bne.n	8009e0c <__ieee754_atan2+0xb4>
 8009dec:	4293      	cmp	r3, r2
 8009dee:	f106 36ff 	add.w	r6, r6, #4294967295
 8009df2:	d107      	bne.n	8009e04 <__ieee754_atan2+0xac>
 8009df4:	2e02      	cmp	r6, #2
 8009df6:	d855      	bhi.n	8009ea4 <__ieee754_atan2+0x14c>
 8009df8:	4b3e      	ldr	r3, [pc, #248]	@ (8009ef4 <__ieee754_atan2+0x19c>)
 8009dfa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009dfe:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009e02:	e7e4      	b.n	8009dce <__ieee754_atan2+0x76>
 8009e04:	2e02      	cmp	r6, #2
 8009e06:	d851      	bhi.n	8009eac <__ieee754_atan2+0x154>
 8009e08:	4b3b      	ldr	r3, [pc, #236]	@ (8009ef8 <__ieee754_atan2+0x1a0>)
 8009e0a:	e7f6      	b.n	8009dfa <__ieee754_atan2+0xa2>
 8009e0c:	4553      	cmp	r3, sl
 8009e0e:	d0e4      	beq.n	8009dda <__ieee754_atan2+0x82>
 8009e10:	1a9b      	subs	r3, r3, r2
 8009e12:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8009e16:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009e1a:	da21      	bge.n	8009e60 <__ieee754_atan2+0x108>
 8009e1c:	f1b9 0f00 	cmp.w	r9, #0
 8009e20:	da01      	bge.n	8009e26 <__ieee754_atan2+0xce>
 8009e22:	323c      	adds	r2, #60	@ 0x3c
 8009e24:	db20      	blt.n	8009e68 <__ieee754_atan2+0x110>
 8009e26:	4642      	mov	r2, r8
 8009e28:	464b      	mov	r3, r9
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	4629      	mov	r1, r5
 8009e2e:	f7f6 fc7d 	bl	800072c <__aeabi_ddiv>
 8009e32:	f7ff feb5 	bl	8009ba0 <fabs>
 8009e36:	f7ff fd23 	bl	8009880 <atan>
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	460d      	mov	r5, r1
 8009e3e:	2e01      	cmp	r6, #1
 8009e40:	d015      	beq.n	8009e6e <__ieee754_atan2+0x116>
 8009e42:	2e02      	cmp	r6, #2
 8009e44:	d017      	beq.n	8009e76 <__ieee754_atan2+0x11e>
 8009e46:	2e00      	cmp	r6, #0
 8009e48:	d0c1      	beq.n	8009dce <__ieee754_atan2+0x76>
 8009e4a:	a31f      	add	r3, pc, #124	@ (adr r3, 8009ec8 <__ieee754_atan2+0x170>)
 8009e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e50:	4620      	mov	r0, r4
 8009e52:	4629      	mov	r1, r5
 8009e54:	f7f6 f988 	bl	8000168 <__aeabi_dsub>
 8009e58:	a31d      	add	r3, pc, #116	@ (adr r3, 8009ed0 <__ieee754_atan2+0x178>)
 8009e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5e:	e016      	b.n	8009e8e <__ieee754_atan2+0x136>
 8009e60:	a51d      	add	r5, pc, #116	@ (adr r5, 8009ed8 <__ieee754_atan2+0x180>)
 8009e62:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e66:	e7ea      	b.n	8009e3e <__ieee754_atan2+0xe6>
 8009e68:	2400      	movs	r4, #0
 8009e6a:	2500      	movs	r5, #0
 8009e6c:	e7e7      	b.n	8009e3e <__ieee754_atan2+0xe6>
 8009e6e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8009e72:	461d      	mov	r5, r3
 8009e74:	e7ab      	b.n	8009dce <__ieee754_atan2+0x76>
 8009e76:	a314      	add	r3, pc, #80	@ (adr r3, 8009ec8 <__ieee754_atan2+0x170>)
 8009e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7c:	4620      	mov	r0, r4
 8009e7e:	4629      	mov	r1, r5
 8009e80:	f7f6 f972 	bl	8000168 <__aeabi_dsub>
 8009e84:	4602      	mov	r2, r0
 8009e86:	460b      	mov	r3, r1
 8009e88:	a111      	add	r1, pc, #68	@ (adr r1, 8009ed0 <__ieee754_atan2+0x178>)
 8009e8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e8e:	f7f6 f96b 	bl	8000168 <__aeabi_dsub>
 8009e92:	e782      	b.n	8009d9a <__ieee754_atan2+0x42>
 8009e94:	a50e      	add	r5, pc, #56	@ (adr r5, 8009ed0 <__ieee754_atan2+0x178>)
 8009e96:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e9a:	e798      	b.n	8009dce <__ieee754_atan2+0x76>
 8009e9c:	a510      	add	r5, pc, #64	@ (adr r5, 8009ee0 <__ieee754_atan2+0x188>)
 8009e9e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009ea2:	e794      	b.n	8009dce <__ieee754_atan2+0x76>
 8009ea4:	a510      	add	r5, pc, #64	@ (adr r5, 8009ee8 <__ieee754_atan2+0x190>)
 8009ea6:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009eaa:	e790      	b.n	8009dce <__ieee754_atan2+0x76>
 8009eac:	2400      	movs	r4, #0
 8009eae:	2500      	movs	r5, #0
 8009eb0:	e78d      	b.n	8009dce <__ieee754_atan2+0x76>
 8009eb2:	a509      	add	r5, pc, #36	@ (adr r5, 8009ed8 <__ieee754_atan2+0x180>)
 8009eb4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009eb8:	e789      	b.n	8009dce <__ieee754_atan2+0x76>
 8009eba:	bf00      	nop
 8009ebc:	f3af 8000 	nop.w
 8009ec0:	54442d18 	.word	0x54442d18
 8009ec4:	bff921fb 	.word	0xbff921fb
 8009ec8:	33145c07 	.word	0x33145c07
 8009ecc:	3ca1a626 	.word	0x3ca1a626
 8009ed0:	54442d18 	.word	0x54442d18
 8009ed4:	400921fb 	.word	0x400921fb
 8009ed8:	54442d18 	.word	0x54442d18
 8009edc:	3ff921fb 	.word	0x3ff921fb
 8009ee0:	54442d18 	.word	0x54442d18
 8009ee4:	c00921fb 	.word	0xc00921fb
 8009ee8:	54442d18 	.word	0x54442d18
 8009eec:	3fe921fb 	.word	0x3fe921fb
 8009ef0:	7ff00000 	.word	0x7ff00000
 8009ef4:	0800a3c8 	.word	0x0800a3c8
 8009ef8:	0800a3b0 	.word	0x0800a3b0

08009efc <_init>:
 8009efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efe:	bf00      	nop
 8009f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f02:	bc08      	pop	{r3}
 8009f04:	469e      	mov	lr, r3
 8009f06:	4770      	bx	lr

08009f08 <_fini>:
 8009f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f0a:	bf00      	nop
 8009f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0e:	bc08      	pop	{r3}
 8009f10:	469e      	mov	lr, r3
 8009f12:	4770      	bx	lr
