Analysis & Synthesis report for Acoustics
Mon Oct 29 19:02:47 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Acoustics|ddr3_test:ddr3_tb|state
 11. State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 12. State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 13. State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 14. State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
 15. State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
 16. State Machine - |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|state
 17. State Machine - |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0
 26. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0
 27. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy
 28. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset
 29. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_afi_clk
 30. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk
 31. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk
 32. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_resync_clk
 33. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_seq_clk
 34. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_scc_clk
 35. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk
 36. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
 37. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
 38. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 39. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 40. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 41. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 42. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
 43. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 44. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 45. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated
 46. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_d0k1:auto_generated
 47. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux
 48. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 49. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 50. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:rsp_demux
 51. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 52. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_002
 53. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 54. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 55. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 56. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 57. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 58. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 59. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 60. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 63. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 64. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 67. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0
 68. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0
 69. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component
 70. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated
 71. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p
 72. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p
 73. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram
 74. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_brp
 75. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_bwp
 76. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 77. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 78. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:ws_brp
 79. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:ws_bwp
 80. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 81. Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 82. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated
 83. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_eu6:rdptr_g1p
 84. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p
 85. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram
 86. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:rdfull_reg
 87. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_pe9:rs_brp
 88. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:rs_bwp
 89. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 90. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11
 91. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:wrfull_reg
 92. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_brp
 93. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_bwp
 94. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 95. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14
 96. Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cntr_osd:cntr_b
 97. Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 98. Parameter Settings for User Entity Instance: okWireOR:wireOR
 99. Parameter Settings for User Entity Instance: mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i
100. Parameter Settings for User Entity Instance: master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i
101. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0
102. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0
103. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy
104. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset
105. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_afi_clk
106. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk
107. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk
108. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_resync_clk
109. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_seq_clk
110. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_scc_clk
111. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk
112. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
113. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
114. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc
115. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads
116. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
117. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc
118. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc
119. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc
120. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc
121. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc
122. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc
123. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc
124. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc
125. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc
126. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc
127. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc
128. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc
129. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc
130. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc
131. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc
132. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc
133. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc
134. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc
135. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc
136. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc
137. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc
138. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc
139. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc
140. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[23].acv_ac_ldc
141. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc
142. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:uaddress_pad
143. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ubank_pad
144. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ucmd_pad
145. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ureset_n_pad
146. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
147. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
148. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
149. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
150. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
151. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
152. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst
153. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a
154. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram
155. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b
156. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram
157. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst
158. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst
159. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component
160. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper
161. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst
162. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst
163. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component
164. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge
165. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem
166. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram
167. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge
168. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
169. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator
170. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator
171. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator
172. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator
173. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator
174. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator
175. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent
176. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent
177. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent
178. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent
179. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent
182. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent
185. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent
188. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router:router|ddr3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_001:router_001|ddr3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_002:router_002|ddr3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_003:router_003|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_004:router_004|ddr3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_003:router_005|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_006:router_006|ddr3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter
198. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
199. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
200. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
201. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
202. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
203. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
204. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
205. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
206. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
207. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
208. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
209. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
210. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster
211. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
212. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
213. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
214. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
215. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
216. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
217. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
218. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
219. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
220. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
221. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
222. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
223. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
224. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
225. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
226. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
227. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
228. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo
229. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p
230. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b
231. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto
232. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
233. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller
234. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
235. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
236. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
237. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0
238. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0
239. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator
240. Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator
241. Parameter Settings for User Entity Instance: fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component
242. Parameter Settings for User Entity Instance: fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
243. Parameter Settings for Inferred Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
244. altsyncram Parameter Settings by Entity Instance
245. dcfifo Parameter Settings by Entity Instance
246. Port Connectivity Checks: "fifo_w128_256_r32_1024:okPipeOut_fifo"
247. Port Connectivity Checks: "fifo_w128_256:okPipeIn_fifo"
248. Port Connectivity Checks: "ddr3_test:ddr3_tb"
249. Port Connectivity Checks: "ddr3_interface:ddr3_interface_inst"
250. Port Connectivity Checks: "master_pll:master_pll_inst"
251. Port Connectivity Checks: "mem_pll:mem_pll_inst"
252. Port Connectivity Checks: "okBTPipeOut:po0"
253. Port Connectivity Checks: "okWireIn:wi00"
254. Port Connectivity Checks: "okHost:okHI|ok_altera_pll:ok_altera_pll0"
255. Post-Synthesis Netlist Statistics for Top Partition
256. Elapsed Time Per Partition
257. Analysis & Synthesis Messages
258. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 29 19:02:46 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Acoustics                                   ;
; Top-level Entity Name           ; Acoustics                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3130                                        ;
; Total pins                      ; 105                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 325,632                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 4                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2U19C8        ;                    ;
; Top-level entity name                                                           ; Acoustics          ; Acoustics          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                             ; Library        ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Acoustics.v                                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v                                                                                           ;                ;
; Megafunctions/master_pll/master_pll_0002.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v                                                            ;                ;
; Megafunctions/master_pll.vhd                                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd                                                                          ;                ;
; Megafunctions/ddr3_interface.v                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v                                                                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_0002.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v                                                    ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v                                       ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv                                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_merlin_master_translator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_translator.sv                                       ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv                                            ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv                                            ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_dmaster.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v                                                 ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_reset_controller.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v                                                ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_reset_synchronizer.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_synchronizer.v                                              ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv                                    ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv                                    ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v                                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v                                      ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v                                      ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v                                                  ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv                                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v                                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v                                               ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_jtag_sld_node.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v                                                   ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_jtag_streaming.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v                                                  ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v                                         ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v                                          ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v                                         ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v                                          ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v                                         ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v                                                      ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v                                                ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                          ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v               ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v               ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv                           ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv                                           ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv                                 ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv                                              ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv                                      ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_merlin_master_agent.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_agent.sv                                            ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv                                             ; ddr3_interface ;
; Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv                                         ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv                                          ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v                                    ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v                  ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv                         ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv                           ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv                       ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv                       ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv                            ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv                        ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv                           ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv                       ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv                       ; ddr3_interface ;
; Megafunctions/ddr3_interface/sequencer_reg_file.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv                                                    ; ddr3_interface ;
; Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v                                         ; ddr3_interface ;
; Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv                                             ; ddr3_interface ;
; Megafunctions/ddr3_interface/sequencer_scc_mgr.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv                                                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/sequencer_scc_reg_file.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v                                                 ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_s0_sequencer_mem.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_sequencer_mem.hex                                      ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v                                 ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v                               ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v                                      ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v                                              ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v                                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v                                         ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v                                                ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v                                           ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv                                                     ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v                                             ; ddr3_interface ;
; Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                           ; ddr3_interface ;
; Megafunctions/ddr3_interface/ddr3_interface_pll0.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv                                                   ; ddr3_interface ;
; Megafunctions/okLibrary.vhd                                                                           ; yes             ; User VHDL File                               ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd                                                                           ;                ;
; Megafunctions/okHost.v                                                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v                                                                                ;                ;
; Megafunctions/okHost.sv                                                                               ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv                                                                               ;                ;
; Megafunctions/okEndpoints.v                                                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v                                                                           ;                ;
; Megafunctions/mem_pll_0002.v                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v                                                                          ;                ;
; Megafunctions/mem_pll.v                                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll.v                                                                               ;                ;
; Megafunctions/fifo_w128_256_r32_1024.v                                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v                                                                ;                ;
; ddr3_test.v                                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v                                                                                           ;                ;
; Megafunctions/fifo_w128_256.v                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v                                                                         ;                ;
; altera_pll.v                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                      ;                ;
; a_graycounter.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.tdf                                                                                                 ;                ;
; db/a_graycounter_vng.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_vng.tdf                                                                              ;                ;
; lpm_shiftreg.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                  ;                ;
; lpm_constant.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                  ;                ;
; dffeea.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                        ;                ;
; aglobal171.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                    ;                ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                        ;                ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                     ;                ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                      ;                ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                      ;                ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                      ;                ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                      ;                ;
; db/scfifo_2n91.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/scfifo_2n91.tdf                                                                                    ;                ;
; db/a_dpfifo_9t91.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf                                                                                  ;                ;
; db/a_fefifo_c6e.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_fefifo_c6e.tdf                                                                                   ;                ;
; db/cntr_vg7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_vg7.tdf                                                                                       ;                ;
; db/altsyncram_2os1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_2os1.tdf                                                                                ;                ;
; db/cntr_jgb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_jgb.tdf                                                                                       ;                ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                    ;                ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                             ;                ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                       ;                ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                    ;                ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                     ;                ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                        ;                ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                        ;                ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                      ;                ;
; db/altsyncram_tnn1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_tnn1.tdf                                                                                ;                ;
; db/altsyncram_unn1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_unn1.tdf                                                                                ;                ;
; db/altsyncram_ifi1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_ifi1.tdf                                                                                ;                ;
; okHostMicrocode.hex                                                                                   ; yes             ; Encrypted File                               ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex                                                                                   ;                ;
; db/altsyncram_t8o1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_t8o1.tdf                                                                                ;                ;
; altddio_out.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                   ;                ;
; stratix_ddio.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                  ;                ;
; cyclone_ddio.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                  ;                ;
; stratix_lcell.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                 ;                ;
; db/ddio_out_uqe.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ddio_out_uqe.tdf                                                                                   ;                ;
; db/altsyncram_mri1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_mri1.tdf                                                                                ;                ;
; altdpram.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                      ;                ;
; memmodes.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                    ;                ;
; a_hdffe.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                       ;                ;
; alt_le_rden_reg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                               ;                ;
; altsyncram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                    ;                ;
; db/dpram_k3s1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf                                                                                     ;                ;
; db/decode_5la.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/decode_5la.tdf                                                                                     ;                ;
; db/mux_7hb.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/mux_7hb.tdf                                                                                        ;                ;
; db/altsyncram_c9v1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_c9v1.tdf                                                                                ;                ;
; db/altsyncram_d0k1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_d0k1.tdf                                                                                ;                ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                          ;                ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                     ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                 ;                ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                         ;                ;
; dcfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                        ;                ;
; lpm_counter.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                   ;                ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                   ;                ;
; a_graycounter.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                 ;                ;
; a_fefifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                      ;                ;
; a_gray2bin.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                    ;                ;
; dffpipe.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                       ;                ;
; alt_sync_fifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                 ;                ;
; lpm_compare.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                   ;                ;
; altsyncram_fifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                               ;                ;
; db/dcfifo_ksr1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf                                                                                    ;                ;
; db/a_gray2bin_g9b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_gray2bin_g9b.tdf                                                                                 ;                ;
; db/a_graycounter_fu6.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_fu6.tdf                                                                              ;                ;
; db/a_graycounter_bcc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_bcc.tdf                                                                              ;                ;
; db/altsyncram_e9d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_e9d1.tdf                                                                                ;                ;
; db/dffpipe_gd9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_gd9.tdf                                                                                    ;                ;
; db/alt_synch_pipe_0ol.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_0ol.tdf                                                                             ;                ;
; db/dffpipe_hd9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_hd9.tdf                                                                                    ;                ;
; db/alt_synch_pipe_1ol.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_1ol.tdf                                                                             ;                ;
; db/dffpipe_id9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_id9.tdf                                                                                    ;                ;
; db/cmpr_1v5.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_1v5.tdf                                                                                       ;                ;
; dcfifo_mixed_widths.tdf                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                                           ;                ;
; db/dcfifo_mvt1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf                                                                                    ;                ;
; db/a_graycounter_eu6.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_eu6.tdf                                                                              ;                ;
; db/altsyncram_7t91.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf                                                                                ;                ;
; db/dffpipe_8d9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_8d9.tdf                                                                                    ;                ;
; db/dffpipe_pe9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_pe9.tdf                                                                                    ;                ;
; db/alt_synch_pipe_2ol.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_2ol.tdf                                                                             ;                ;
; db/dffpipe_jd9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_jd9.tdf                                                                                    ;                ;
; db/alt_synch_pipe_3ol.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_3ol.tdf                                                                             ;                ;
; db/dffpipe_kd9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_kd9.tdf                                                                                    ;                ;
; db/cmpr_a06.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_a06.tdf                                                                                       ;                ;
; db/cntr_osd.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_osd.tdf                                                                                       ;                ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                       ; altera_sld     ;
; db/ip/sldf0cc00c2/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/alt_sld_fab.v                                                                       ; alt_sld_fab    ;
; db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab    ;
; db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab    ;
; db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab    ;
; db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab    ;
; db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                  ;                ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                    ;                ;
; db/altsyncram_g0n1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_g0n1.tdf                                                                                ;                ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2249                                                                            ;
;                                             ;                                                                                 ;
; Combinational ALUT usage for logic          ; 3317                                                                            ;
;     -- 7 input functions                    ; 22                                                                              ;
;     -- 6 input functions                    ; 728                                                                             ;
;     -- 5 input functions                    ; 590                                                                             ;
;     -- 4 input functions                    ; 638                                                                             ;
;     -- <=3 input functions                  ; 1339                                                                            ;
; Memory ALUT usage                           ; 70                                                                              ;
;     -- 64-address deep                      ; 0                                                                               ;
;     -- 32-address deep                      ; 70                                                                              ;
;                                             ;                                                                                 ;
; Dedicated logic registers                   ; 3012                                                                            ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 105                                                                             ;
; I/O registers                               ; 118                                                                             ;
; Total MLAB memory bits                      ; 1728                                                                            ;
; Total block memory bits                     ; 325632                                                                          ;
;                                             ;                                                                                 ;
; Total DSP Blocks                            ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 9                                                                               ;
;     -- PLLs                                 ; 9                                                                               ;
;                                             ;                                                                                 ;
; Total DLLs                                  ; 1                                                                               ;
; Maximum fan-out node                        ; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1423                                                                            ;
; Total fan-out                               ; 32803                                                                           ;
; Average fan-out                             ; 4.40                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                                          ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------+
; |Acoustics                                                                                                                                          ; 3317 (12)           ; 3012 (138)                ; 325632            ; 0          ; 105  ; 0            ; |Acoustics                                                                                                                                                                                                                                                                                                                                                     ; Acoustics                                                            ; work           ;
;    |ddr3_interface:ddr3_interface_inst|                                                                                                             ; 1545 (0)            ; 1306 (0)                  ; 190976            ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst                                                                                                                                                                                                                                                                                                                  ; ddr3_interface                                                       ; ddr3_interface ;
;       |ddr3_interface_0002:ddr3_interface_inst|                                                                                                     ; 1545 (0)            ; 1306 (0)                  ; 190976            ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst                                                                                                                                                                                                                                                                          ; ddr3_interface_0002                                                  ; ddr3_interface ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                          ; altera_mem_if_dll_cyclonev                                           ; ddr3_interface ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                     ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; ddr3_interface ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                          ; altera_mem_if_oct_cyclonev                                           ; ddr3_interface ;
;          |ddr3_interface_dmaster:dmaster|                                                                                                           ; 528 (0)             ; 457 (0)                   ; 512               ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster                                                                                                                                                                                                                                           ; ddr3_interface_dmaster                                               ; ddr3_interface ;
;             |altera_avalon_packets_to_master:transacto|                                                                                             ; 185 (0)             ; 139 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                 ; altera_avalon_packets_to_master                                      ; ddr3_interface ;
;                |packets_to_master:p2m|                                                                                                              ; 185 (185)           ; 139 (139)                 ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                           ; packets_to_master                                                    ; ddr3_interface ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                            ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altsyncram:mem_rtl_0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                           ; altsyncram                                                           ; work           ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                            ; altsyncram_g0n1                                                      ; work           ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets                                    ; ddr3_interface ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 280 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                          ; altera_avalon_st_jtag_interface                                      ; ddr3_interface ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 277 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; altera_jtag_dc_streaming                                             ; ddr3_interface ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; altera_avalon_st_clock_crosser                                       ; ddr3_interface ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; altera_avalon_st_pipeline_base                                       ; ddr3_interface ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                       ; altera_std_synchronizer_nocut                                        ; ddr3_interface ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                       ; altera_std_synchronizer_nocut                                        ; ddr3_interface ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; altera_jtag_src_crosser                                              ; ddr3_interface ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; altera_jtag_control_signal_crosser                                   ; ddr3_interface ;
;                         |altera_std_synchronizer:synchronizer|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; altera_std_synchronizer                                              ; work           ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                            ; 267 (261)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; altera_jtag_streaming                                                ; ddr3_interface ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; altera_avalon_st_idle_inserter                                       ; ddr3_interface ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; altera_avalon_st_idle_remover                                        ; ddr3_interface ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; altera_std_synchronizer                                              ; work           ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; altera_std_synchronizer                                              ; work           ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; altera_std_synchronizer                                              ; work           ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; altera_std_synchronizer                                              ; work           ;
;                   |altera_std_synchronizer:synchronizer|                                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; altera_std_synchronizer                                              ; work           ;
;                |altera_jtag_sld_node:node|                                                                                                          ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                ; altera_jtag_sld_node                                                 ; ddr3_interface ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                              ; sld_virtual_jtag_basic                                               ; work           ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 25 (25)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes                                    ; ddr3_interface ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; altera_reset_controller                                              ; ddr3_interface ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ; altera_reset_synchronizer                                            ; ddr3_interface ;
;          |ddr3_interface_p0:p0|                                                                                                                     ; 13 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0                                                                                                                                                                                                                                                     ; ddr3_interface_p0                                                    ; ddr3_interface ;
;             |ddr3_interface_p0_acv_hard_memphy:umemphy|                                                                                             ; 13 (12)             ; 47 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                           ; ddr3_interface_p0_acv_hard_memphy                                    ; ddr3_interface ;
;                |ddr3_interface_p0_acv_hard_io_pads:uio_pads|                                                                                        ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads                                                                                                                                                               ; ddr3_interface_p0_acv_hard_io_pads                                   ; ddr3_interface ;
;                   |ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                       ; ddr3_interface_p0_acv_hard_addr_cmd_pads                             ; ddr3_interface ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                  ; altddio_out                                                          ; work           ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                      ; ddio_out_uqe                                                         ; work           ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[23].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator                                    ; ddr3_interface_p0_clock_pair_generator                               ; ddr3_interface ;
;                      |ddr3_interface_p0_generic_ddio:uaddress_pad|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:uaddress_pad                                                           ; ddr3_interface_p0_generic_ddio                                       ; ddr3_interface ;
;                      |ddr3_interface_p0_generic_ddio:ubank_pad|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ubank_pad                                                              ; ddr3_interface_p0_generic_ddio                                       ; ddr3_interface ;
;                      |ddr3_interface_p0_generic_ddio:ucmd_pad|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ucmd_pad                                                               ; ddr3_interface_p0_generic_ddio                                       ; ddr3_interface ;
;                      |ddr3_interface_p0_generic_ddio:ureset_n_pad|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ureset_n_pad                                                           ; ddr3_interface_p0_generic_ddio                                       ; ddr3_interface ;
;                   |ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                           ; ddr3_interface_p0_altdqdqs                                           ; ddr3_interface ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; ddr3_interface ;
;                   |ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                           ; ddr3_interface_p0_altdqdqs                                           ; ddr3_interface ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; ddr3_interface ;
;                |ddr3_interface_p0_acv_ldc:memphy_ldc|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc                                                                                                                                                                      ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                |ddr3_interface_p0_reset:ureset|                                                                                                     ; 1 (1)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset                                                                                                                                                                            ; ddr3_interface_p0_reset                                              ; ddr3_interface ;
;                   |ddr3_interface_p0_reset_sync:ureset_avl_clk|                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk                                                                                                                                ; ddr3_interface_p0_reset_sync                                         ; ddr3_interface ;
;                   |ddr3_interface_p0_reset_sync:ureset_scc_clk|                                                                                     ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_scc_clk                                                                                                                                ; ddr3_interface_p0_reset_sync                                         ; ddr3_interface ;
;          |ddr3_interface_pll0:pll0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0                                                                                                                                                                                                                                                 ; ddr3_interface_pll0                                                  ; ddr3_interface ;
;          |ddr3_interface_s0:s0|                                                                                                                     ; 1004 (0)            ; 802 (0)                   ; 190464            ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0                                                                                                                                                                                                                                                     ; ddr3_interface_s0                                                    ; ddr3_interface ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 13 (13)             ; 145 (145)                 ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                  ; altera_avalon_mm_bridge                                              ; ddr3_interface ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 389 (389)           ; 299 (298)                 ; 2048              ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                              ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                        ; ddr3_interface ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                           ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ; ddr3_interface ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                 ; altsyncram                                                           ; work           ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated  ; altsyncram_mri1                                                      ; work           ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                           ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ; ddr3_interface ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                 ; altsyncram                                                           ; work           ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated  ; altsyncram_mri1                                                      ; work           ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                        ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench             ; ddr3_interface ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 1 (1)               ; 0 (0)                     ; 188416            ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                           ; altera_mem_if_sequencer_mem_no_ifdef_params                          ; ddr3_interface ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 188416            ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                 ; altsyncram                                                           ; work           ;
;                   |altsyncram_d0k1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 188416            ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_d0k1:auto_generated                                                                                                                                  ; altsyncram_d0k1                                                      ; work           ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 9 (9)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                           ; altera_mem_if_sequencer_rst                                          ; ddr3_interface ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                   ; altera_mem_if_simple_avalon_mm_bridge                                ; ddr3_interface ;
;             |ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 276 (0)             ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                               ; ddr3_interface_s0_mm_interconnect_0                                  ; ddr3_interface ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                           ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                         ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                              ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                               ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                         ; altera_merlin_master_agent                                           ; ddr3_interface ;
;                |altera_merlin_master_agent:cpu_inst_instruction_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent                                                                                                                                  ; altera_merlin_master_agent                                           ; ddr3_interface ;
;                |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                ; altera_merlin_master_agent                                           ; ddr3_interface ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 13 (13)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                               ; altera_merlin_master_translator                                      ; ddr3_interface ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                        ; altera_merlin_master_translator                                      ; ddr3_interface ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                ; altera_merlin_slave_agent                                            ; ddr3_interface ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                   ; altera_merlin_slave_agent                                            ; ddr3_interface ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                    ; altera_merlin_slave_agent                                            ; ddr3_interface ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 2 (2)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                      ; altera_merlin_slave_translator                                       ; ddr3_interface ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                    ; altera_merlin_slave_translator                                       ; ddr3_interface ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                         ; altera_merlin_slave_translator                                       ; ddr3_interface ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 4 (4)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                          ; altera_merlin_slave_translator                                       ; ddr3_interface ;
;                |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                           ; altera_merlin_traffic_limiter                                        ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                       ; ddr3_interface_s0_mm_interconnect_0_cmd_demux                        ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                               ; ddr3_interface_s0_mm_interconnect_0_cmd_demux_001                    ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                        ; 77 (67)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                   ; ddr3_interface_s0_mm_interconnect_0_cmd_mux_001                      ; ddr3_interface ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 10 (8)              ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                      ; altera_merlin_arbitrator                                             ; ddr3_interface ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                        ; altera_merlin_arb_adder                                              ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                        ; 52 (48)             ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                   ; ddr3_interface_s0_mm_interconnect_0_cmd_mux_003                      ; ddr3_interface ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                      ; altera_merlin_arbitrator                                             ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_router:router|                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router:router                                                                                                                                             ; ddr3_interface_s0_mm_interconnect_0_router                           ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_router_001:router_001|                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_001:router_001                                                                                                                                     ; ddr3_interface_s0_mm_interconnect_0_router_001                       ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                               ; ddr3_interface_s0_mm_interconnect_0_rsp_demux_001                    ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                               ; ddr3_interface_s0_mm_interconnect_0_rsp_demux_003                    ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                           ; ddr3_interface_s0_mm_interconnect_0_rsp_mux                          ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                   ; ddr3_interface_s0_mm_interconnect_0_rsp_mux_001                      ; ddr3_interface ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 6 (6)               ; 8 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                          ; sequencer_reg_file                                                   ; ddr3_interface ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                          ; altsyncram                                                           ; work           ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                           ; altsyncram_c9v1                                                      ; work           ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 307 (281)           ; 223 (199)                 ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                            ; sequencer_scc_mgr                                                    ; ddr3_interface ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 5 (3)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                     ; sequencer_scc_acv_wrapper                                            ; ddr3_interface ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                  ; sequencer_scc_acv_phase_decode                                       ; ddr3_interface ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                         ; sequencer_scc_reg_file                                               ; ddr3_interface ;
;                   |altdpram:altdpram_component|                                                                                                     ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                             ; altdpram                                                             ; work           ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                   ; dpram_k3s1                                                           ; work           ;
;                         |decode_5la:wr_decode|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                              ; decode_5la                                                           ; work           ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                    ; mux_7hb                                                              ; work           ;
;    |ddr3_test:ddr3_tb|                                                                                                                              ; 92 (92)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|ddr3_test:ddr3_tb                                                                                                                                                                                                                                                                                                                                   ; ddr3_test                                                            ; work           ;
;    |fifo_w128_256:okPipeIn_fifo|                                                                                                                    ; 66 (0)              ; 103 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo                                                                                                                                                                                                                                                                                                                         ; fifo_w128_256                                                        ; work           ;
;       |dcfifo:dcfifo_component|                                                                                                                     ; 66 (0)              ; 103 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                 ; dcfifo                                                               ; work           ;
;          |dcfifo_ksr1:auto_generated|                                                                                                               ; 66 (13)             ; 103 (27)                  ; 32768             ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated                                                                                                                                                                                                                                                                      ; dcfifo_ksr1                                                          ; work           ;
;             |a_gray2bin_g9b:rdptr_g_gray2bin|                                                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                                                                                                                                                                      ; a_gray2bin_g9b                                                       ; work           ;
;             |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                                                                                                                                                                      ; a_gray2bin_g9b                                                       ; work           ;
;             |a_graycounter_bcc:wrptr_g1p|                                                                                                           ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                                          ; a_graycounter_bcc                                                    ; work           ;
;             |a_graycounter_fu6:rdptr_g1p|                                                                                                           ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                                          ; a_graycounter_fu6                                                    ; work           ;
;             |alt_synch_pipe_0ol:rs_dgwp|                                                                                                            ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                           ; alt_synch_pipe_0ol                                                   ; work           ;
;                |dffpipe_hd9:dffpipe13|                                                                                                              ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13                                                                                                                                                                                                                     ; dffpipe_hd9                                                          ; work           ;
;             |alt_synch_pipe_1ol:ws_dgrp|                                                                                                            ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                           ; alt_synch_pipe_1ol                                                   ; work           ;
;                |dffpipe_id9:dffpipe16|                                                                                                              ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16                                                                                                                                                                                                                     ; dffpipe_id9                                                          ; work           ;
;             |altsyncram_e9d1:fifo_ram|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram                                                                                                                                                                                                                                             ; altsyncram_e9d1                                                      ; work           ;
;             |cmpr_1v5:rdempty_eq_comp|                                                                                                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                                             ; cmpr_1v5                                                             ; work           ;
;             |cmpr_1v5:wrfull_eq_comp|                                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                                              ; cmpr_1v5                                                             ; work           ;
;             |dffpipe_gd9:rs_brp|                                                                                                                    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_brp                                                                                                                                                                                                                                                   ; dffpipe_gd9                                                          ; work           ;
;             |dffpipe_gd9:rs_bwp|                                                                                                                    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                                                                                   ; dffpipe_gd9                                                          ; work           ;
;    |fifo_w128_256_r32_1024:okPipeOut_fifo|                                                                                                          ; 98 (0)              ; 127 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo                                                                                                                                                                                                                                                                                                               ; fifo_w128_256_r32_1024                                               ; work           ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                                           ; 98 (0)              ; 127 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                             ; dcfifo_mixed_widths                                                  ; work           ;
;          |dcfifo_mvt1:auto_generated|                                                                                                               ; 98 (23)             ; 127 (29)                  ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated                                                                                                                                                                                                                                  ; dcfifo_mvt1                                                          ; work           ;
;             |a_gray2bin_g9b:rdptr_g_gray2bin|                                                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                                                                                                                                  ; a_gray2bin_g9b                                                       ; work           ;
;             |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                                                                                                                                  ; a_gray2bin_g9b                                                       ; work           ;
;             |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                                                                                                                  ; a_gray2bin_g9b                                                       ; work           ;
;             |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                                                                                                                  ; a_gray2bin_g9b                                                       ; work           ;
;             |a_graycounter_bcc:wrptr_g1p|                                                                                                           ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                      ; a_graycounter_bcc                                                    ; work           ;
;             |a_graycounter_eu6:rdptr_g1p|                                                                                                           ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                                                                                                                                                      ; a_graycounter_eu6                                                    ; work           ;
;             |alt_synch_pipe_2ol:rs_dgwp|                                                                                                            ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                       ; alt_synch_pipe_2ol                                                   ; work           ;
;                |dffpipe_jd9:dffpipe11|                                                                                                              ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11                                                                                                                                                                                 ; dffpipe_jd9                                                          ; work           ;
;             |alt_synch_pipe_3ol:ws_dgrp|                                                                                                            ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                       ; alt_synch_pipe_3ol                                                   ; work           ;
;                |dffpipe_kd9:dffpipe14|                                                                                                              ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14                                                                                                                                                                                 ; dffpipe_kd9                                                          ; work           ;
;             |altsyncram_7t91:fifo_ram|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram                                                                                                                                                                                                         ; altsyncram_7t91                                                      ; work           ;
;             |cmpr_1v5:rdempty_eq_comp|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                         ; cmpr_1v5                                                             ; work           ;
;             |cmpr_1v5:wrfull_eq_comp|                                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                          ; cmpr_1v5                                                             ; work           ;
;             |cmpr_a06:rdfull_eq_comp|                                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cmpr_a06:rdfull_eq_comp                                                                                                                                                                                                          ; cmpr_a06                                                             ; work           ;
;             |cntr_osd:cntr_b|                                                                                                                       ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cntr_osd:cntr_b                                                                                                                                                                                                                  ; cntr_osd                                                             ; work           ;
;             |dffpipe_8d9:rdfull_reg|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                                                                                           ; dffpipe_8d9                                                          ; work           ;
;             |dffpipe_8d9:wrfull_reg|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:wrfull_reg                                                                                                                                                                                                           ; dffpipe_8d9                                                          ; work           ;
;             |dffpipe_gd9:rs_bwp|                                                                                                                    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                                               ; dffpipe_gd9                                                          ; work           ;
;             |dffpipe_gd9:ws_brp|                                                                                                                    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                               ; dffpipe_gd9                                                          ; work           ;
;             |dffpipe_gd9:ws_bwp|                                                                                                                    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                               ; dffpipe_gd9                                                          ; work           ;
;             |dffpipe_pe9:rs_brp|                                                                                                                    ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                               ; dffpipe_pe9                                                          ; work           ;
;    |master_pll:master_pll_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|master_pll:master_pll_inst                                                                                                                                                                                                                                                                                                                          ; master_pll                                                           ; work           ;
;       |master_pll_0002:master_pll_inst|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|master_pll:master_pll_inst|master_pll_0002:master_pll_inst                                                                                                                                                                                                                                                                                          ; master_pll_0002                                                      ; work           ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                  ; altera_pll                                                           ; work           ;
;    |mem_pll:mem_pll_inst|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|mem_pll:mem_pll_inst                                                                                                                                                                                                                                                                                                                                ; mem_pll                                                              ; work           ;
;       |mem_pll_0002:mem_pll_inst|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst                                                                                                                                                                                                                                                                                                      ; mem_pll_0002                                                         ; work           ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                              ; altera_pll                                                           ; work           ;
;    |okBTPipeOut:po0|                                                                                                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okBTPipeOut:po0                                                                                                                                                                                                                                                                                                                                     ; okBTPipeOut                                                          ; work           ;
;    |okHost:okHI|                                                                                                                                    ; 1409 (0)            ; 1166 (55)                 ; 100864            ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI                                                                                                                                                                                                                                                                                                                                         ; okHost                                                               ; work           ;
;       |okCoreHarness:core0|                                                                                                                         ; 1409 (0)            ; 1111 (0)                  ; 100864            ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0                                                                                                                                                                                                                                                                                                                     ; okCoreHarness                                                        ; work           ;
;          |okCore:core0|                                                                                                                             ; 1409 (275)          ; 1111 (254)                ; 100864            ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0                                                                                                                                                                                                                                                                                                        ; okCore                                                               ; work           ;
;             |okAuthenticate:a0|                                                                                                                     ; 1134 (97)           ; 857 (107)                 ; 84480             ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0                                                                                                                                                                                                                                                                                      ; okAuthenticate                                                       ; work           ;
;                |altera_chipid:chip_id|                                                                                                              ; 19 (0)              ; 134 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id                                                                                                                                                                                                                                                                ; altera_chipid                                                        ; work           ;
;                   |altchip_id:altera_chipid_inst|                                                                                                   ; 19 (8)              ; 134 (62)                  ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst                                                                                                                                                                                                                                  ; altchip_id                                                           ; work           ;
;                      |a_graycounter:gen_cntr|                                                                                                       ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr                                                                                                                                                                                                           ; a_graycounter                                                        ; work           ;
;                         |a_graycounter_vng:auto_generated|                                                                                          ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated                                                                                                                                                                          ; a_graycounter_vng                                                    ; work           ;
;                      |lpm_shiftreg:shift_reg|                                                                                                       ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg                                                                                                                                                                                                           ; lpm_shiftreg                                                         ; work           ;
;                |crypto_des:des0|                                                                                                                    ; 145 (65)            ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0                                                                                                                                                                                                                                                                      ; crypto_des                                                           ; work           ;
;                   |crp:u0|                                                                                                                          ; 80 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0                                                                                                                                                                                                                                                               ; crp                                                                  ; work           ;
;                      |sbox1:u0|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox1:u0                                                                                                                                                                                                                                                      ; sbox1                                                                ; work           ;
;                      |sbox2:u1|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox2:u1                                                                                                                                                                                                                                                      ; sbox2                                                                ; work           ;
;                      |sbox3:u2|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox3:u2                                                                                                                                                                                                                                                      ; sbox3                                                                ; work           ;
;                      |sbox4:u3|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox4:u3                                                                                                                                                                                                                                                      ; sbox4                                                                ; work           ;
;                      |sbox5:u4|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox5:u4                                                                                                                                                                                                                                                      ; sbox5                                                                ; work           ;
;                      |sbox6:u5|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox6:u5                                                                                                                                                                                                                                                      ; sbox6                                                                ; work           ;
;                      |sbox7:u6|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox7:u6                                                                                                                                                                                                                                                      ; sbox7                                                                ; work           ;
;                      |sbox8:u7|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox8:u7                                                                                                                                                                                                                                                      ; sbox8                                                                ; work           ;
;                |crypto_tok:c0|                                                                                                                      ; 140 (140)           ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0                                                                                                                                                                                                                                                                        ; crypto_tok                                                           ; work           ;
;                |fifo_w8_64_r8_64:cb0|                                                                                                               ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0                                                                                                                                                                                                                                                                 ; fifo_w8_64_r8_64                                                     ; work           ;
;                   |scfifo:scfifo_component|                                                                                                         ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component                                                                                                                                                                                                                                         ; scfifo                                                               ; work           ;
;                      |scfifo_2n91:auto_generated|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated                                                                                                                                                                                                              ; scfifo_2n91                                                          ; work           ;
;                         |a_dpfifo_9t91:dpfifo|                                                                                                      ; 26 (2)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo                                                                                                                                                                                         ; a_dpfifo_9t91                                                        ; work           ;
;                            |a_fefifo_c6e:fifo_state|                                                                                                ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state                                                                                                                                                                 ; a_fefifo_c6e                                                         ; work           ;
;                               |cntr_vg7:count_usedw|                                                                                                ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state|cntr_vg7:count_usedw                                                                                                                                            ; cntr_vg7                                                             ; work           ;
;                            |altsyncram_2os1:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|altsyncram_2os1:FIFOram                                                                                                                                                                 ; altsyncram_2os1                                                      ; work           ;
;                            |cntr_jgb:rd_ptr_count|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                   ; cntr_jgb                                                             ; work           ;
;                            |cntr_jgb:wr_ptr|                                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                         ; cntr_jgb                                                             ; work           ;
;                |okNios_small:oknios0|                                                                                                               ; 707 (0)             ; 461 (0)                   ; 83968             ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0                                                                                                                                                                                                                                                                 ; okNios_small                                                         ; work           ;
;                   |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller                                                                                                                                                                                                                          ; altera_reset_controller                                              ; work           ;
;                      |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                           ; altera_reset_synchronizer                                            ; work           ;
;                      |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                               ; altera_reset_synchronizer                                            ; work           ;
;                   |okNios_small_mm_interconnect_0:mm_interconnect_0|                                                                                ; 286 (0)             ; 115 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; okNios_small_mm_interconnect_0                                       ; work           ;
;                      |altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|                                                                         ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|                                                                        ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo                                                                                                                                                          ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|                                                                         ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|                                                                    ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                      ; altera_merlin_master_agent                                           ; work           ;
;                      |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                               ; altera_merlin_master_agent                                           ; work           ;
;                      |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                          ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                            ; altera_merlin_master_translator                                      ; work           ;
;                      |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                   ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                     ; altera_merlin_master_translator                                      ; work           ;
;                      |altera_merlin_slave_agent:nios_in_port_s1_agent|                                                                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent                                                                                                                                                                ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_agent:nios_out_port_s1_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent                                                                                                                                                               ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_agent:nios_port_id_s1_agent|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent                                                                                                                                                                ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_agent:nios_port_strobes_s1_agent|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent                                                                                                                                                           ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_translator:nios_in_port_s1_translator|                                                                    ; 6 (6)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator                                                                                                                                                      ; altera_merlin_slave_translator                                       ; work           ;
;                      |altera_merlin_slave_translator:nios_out_port_s1_translator|                                                                   ; 7 (7)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator                                                                                                                                                     ; altera_merlin_slave_translator                                       ; work           ;
;                      |altera_merlin_slave_translator:nios_port_id_s1_translator|                                                                    ; 6 (6)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator                                                                                                                                                      ; altera_merlin_slave_translator                                       ; work           ;
;                      |altera_merlin_slave_translator:nios_port_strobes_s1_translator|                                                               ; 6 (6)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator                                                                                                                                                 ; altera_merlin_slave_translator                                       ; work           ;
;                      |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator                                       ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                         ; okNios_small_mm_interconnect_0_cmd_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                           ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                           ; 11 (6)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                           ; 12 (7)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                           ; 12 (7)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 14 (7)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                    ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_router:router_001|                                                                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router_001                                                                                                                                                               ; okNios_small_mm_interconnect_0_router                                ; work           ;
;                      |okNios_small_mm_interconnect_0_router:router|                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router                                                                                                                                                                   ; okNios_small_mm_interconnect_0_router                                ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                         ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                         ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                         ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                         ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                           ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                             ; okNios_small_mm_interconnect_0_rsp_mux                               ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; okNios_small_mm_interconnect_0_rsp_mux                               ; work           ;
;                   |okNios_small_nios2_qsys_0:nios2_qsys_0|                                                                                          ; 370 (370)           ; 298 (298)                 ; 2048              ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                          ; okNios_small_nios2_qsys_0                                            ; work           ;
;                      |okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a                                                                                                                               ; okNios_small_nios2_qsys_0_register_bank_a_module                     ; work           ;
;                         |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                     ; altsyncram                                                           ; work           ;
;                            |altsyncram_tnn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_tnn1:auto_generated                                                                      ; altsyncram_tnn1                                                      ; work           ;
;                      |okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b                                                                                                                               ; okNios_small_nios2_qsys_0_register_bank_b_module                     ; work           ;
;                         |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                     ; altsyncram                                                           ; work           ;
;                            |altsyncram_unn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_unn1:auto_generated                                                                      ; altsyncram_unn1                                                      ; work           ;
;                   |okNios_small_nios_in_port:nios_in_port|                                                                                          ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port                                                                                                                                                                                                                          ; okNios_small_nios_in_port                                            ; work           ;
;                   |okNios_small_nios_out_port:nios_out_port|                                                                                        ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port                                                                                                                                                                                                                        ; okNios_small_nios_out_port                                           ; work           ;
;                   |okNios_small_nios_out_port:nios_port_id|                                                                                         ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id                                                                                                                                                                                                                         ; okNios_small_nios_out_port                                           ; work           ;
;                   |okNios_small_nios_out_port:nios_port_strobes|                                                                                    ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_strobes                                                                                                                                                                                                                    ; okNios_small_nios_out_port                                           ; work           ;
;                   |okNios_small_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 1 (1)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                  ; okNios_small_onchip_memory2_0                                        ; work           ;
;                      |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                        ; altsyncram                                                           ; work           ;
;                         |altsyncram_ifi1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifi1:auto_generated                                                                                                                                                         ; altsyncram_ifi1                                                      ; work           ;
;             |ramb32x512:r0|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0                                                                                                                                                                                                                                                                                          ; ramb32x512                                                           ; work           ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                          ; altsyncram                                                           ; work           ;
;                   |altsyncram_t8o1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component|altsyncram_t8o1:auto_generated                                                                                                                                                                                                                           ; altsyncram_t8o1                                                      ; work           ;
;       |ok_altera_pll:ok_altera_pll0|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|ok_altera_pll:ok_altera_pll0                                                                                                                                                                                                                                                                                                            ; ok_altera_pll                                                        ; work           ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                    ; altera_pll                                                           ; work           ;
;    |okWireIn:wi00|                                                                                                                                  ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|okWireIn:wi00                                                                                                                                                                                                                                                                                                                                       ; okWireIn                                                             ; work           ;
;    |sld_hub:auto_hub|                                                                                                                               ; 91 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                                              ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|             ; 90 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                                          ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                       ; 90 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                 ; alt_sld_fab                                                          ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                   ; 90 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                             ; alt_sld_fab_alt_sld_fab                                              ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                        ; 89 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric                                    ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                    ; 89 (55)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                    ; sld_jtag_hub                                                         ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                      ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg            ; sld_rom_sr                                                           ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                    ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm          ; sld_shadow_jsm                                                       ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_d0k1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; 5888         ; 32           ; --           ; --           ; 188416 ; ddr3_interface_s0_sequencer_mem.hex ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                                ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 128          ; 256          ; 128          ; 32768  ; None                                ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 128          ; 1024         ; 32           ; 32768  ; None                                ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|altsyncram_2os1:FIFOram|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_tnn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_unn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifi1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; 2560         ; 32           ; --           ; --           ; 81920  ; okHostMicrocode.hex                 ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component|altsyncram_t8o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 512          ; 32           ; --           ; --           ; 16384  ; None                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                              ;
+------------+-------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Vendor     ; IP Core Name                              ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                ;
+------------+-------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Altera     ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                   ;                                ;
; Altera     ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                               ;                                ;
; Altera     ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit     ;                                ;
; Altera     ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric   ;                                ;
; Altera     ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter     ;                                ;
; Altera     ; altera_mem_if_ddr3_emif                   ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst                                                                                                                                                                                                                                    ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_mem_if_ddr3_hard_memory_controller ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                       ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_mem_if_dll                         ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                            ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_jtag_avalon_master                 ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster                                                                                                                                                             ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_avalon_st_bytes_to_packets         ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                       ; Megafunctions/ddr3_interface.v ;
; Altera     ; channel_adapter                           ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_b2p_adapter:b2p_adapter                                                                                                              ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                  ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_jtag_dc_streaming                  ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                            ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_avalon_st_packets_to_bytes         ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                       ; Megafunctions/ddr3_interface.v ;
; Altera     ; channel_adapter                           ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_p2b_adapter:p2b_adapter                                                                                                              ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                      ; Megafunctions/ddr3_interface.v ;
; Altera     ; timing_adapter                            ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_timing_adt:timing_adt                                                                                                                ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_avalon_packets_to_master           ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                   ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_mm_interconnect                    ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1                                                                                                                                         ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_master_translator           ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator                                                                               ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator                                                                                  ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_mem_if_oct                         ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                            ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_mem_if_ddr3_hard_phy_core          ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0                                                                                                                                                                       ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_mem_if_ddr3_pll                    ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0                                                                                                                                                                   ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_mem_if_ddr3_qseq                   ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0                                                                                                                                                                       ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_master_translator           ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                 ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_master_translator           ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                          ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                             ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                        ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_master_translator           ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator                                                        ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                           ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                      ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                           ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                 ; Megafunctions/ddr3_interface.v ;
; Altera     ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                            ; Megafunctions/ddr3_interface.v ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0                                                                                                                                                                                                                                       ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0                                                                                                                                                                                                                          ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0                                                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0                                                                                                                                                                                          ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0                                                                                                                                                                                   ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id                                                                                                                                                                                  ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst                                                                                                                                                    ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0                                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0                                                                                                                                                                                 ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox1:u0                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox2:u1                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox3:u2                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox4:u3                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox5:u4                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox6:u5                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox7:u6                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox8:u7                                                                                                                                                                        ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1                                                                                                                                                                            ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0                                                                                                                                                                                   ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_irq_mapper:irq_mapper                                                                                                                                                ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0                                                                                                                                  ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux                                                                               ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                           ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux                                                                                   ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                      ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                        ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                               ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                  ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                    ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                               ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                  ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                    ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                               ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                  ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                    ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                               ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                  ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                    ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                        ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                              ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                 ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                       ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent                                                                                  ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                    ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo                                                                             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator                                                                        ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent                                                                                 ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                   ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo                                                                            ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator                                                                       ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent                                                                                  ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                    ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo                                                                             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator                                                                        ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent                                                                             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent|altera_merlin_burst_uncompressor:uncompressor                               ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo                                                                        ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator                                                                   ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                              ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                         ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                    ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router                                                                                     ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router_001                                                                                 ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router_001|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode         ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_002                                                                             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_002|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_003                                                                             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_003|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_004                                                                             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_004|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_005                                                                             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_005|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_006                                                                             ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_006|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux                                                                               ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                           ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                           ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                           ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                           ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux                                                                                   ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb                                                      ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                        ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                               ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb                                                  ;                                ;
; Opal Kelly ; okHostSystemVerilog (29AE_0120)           ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                    ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0                                                                                                                                            ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a                                                 ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b                                                 ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_test_bench:the_okNios_small_nios2_qsys_0_test_bench                                                              ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port                                                                                                                                            ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port                                                                                                                                          ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id                                                                                                                                           ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_strobes                                                                                                                                      ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0                                                                                                                                    ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller                                                                                                                                            ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                             ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                 ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0                                                                                                                                                                                                            ;                                ;
; Opal Kelly ; okHostVerilog (29AE_0120)                 ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okHost:okHI|ok_altera_pll:ok_altera_pll0                                                                                                                                                                                                                              ;                                ;
; Altera     ; FIFO                                      ; 17.1    ; N/A          ; N/A          ; |Acoustics|fifo_w128_256:okPipeIn_fifo                                                                                                                                                                                                                                           ; Megafunctions/fifo_w128_256.v  ;
; Opal Kelly ; okHostEndpoints (29AE_0120)               ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okBTPipeOut:po0                                                                                                                                                                                                                                                       ;                                ;
; Opal Kelly ; okHostEndpoints (29AE_0120)               ; N/A     ; Apr 2015     ; Licensed     ; |Acoustics|okWireIn:wi00                                                                                                                                                                                                                                                         ;                                ;
+------------+-------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |Acoustics|ddr3_test:ddr3_tb|state                                                               ;
+----------------+---------------+---------------+----------------+----------------+----------------+--------------+
; Name           ; state.s_read2 ; state.s_read1 ; state.s_write2 ; state.s_write1 ; state.s_write0 ; state.s_idle ;
+----------------+---------------+---------------+----------------+----------------+----------------+--------------+
; state.s_idle   ; 0             ; 0             ; 0              ; 0              ; 0              ; 0            ;
; state.s_write0 ; 0             ; 0             ; 0              ; 0              ; 1              ; 1            ;
; state.s_write1 ; 0             ; 0             ; 0              ; 1              ; 0              ; 1            ;
; state.s_write2 ; 0             ; 0             ; 1              ; 0              ; 0              ; 1            ;
; state.s_read1  ; 0             ; 1             ; 0              ; 0              ; 0              ; 1            ;
; state.s_read2  ; 1             ; 0             ; 0              ; 0              ; 0              ; 1            ;
+----------------+---------------+---------------+----------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                       ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                                         ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                                            ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                                            ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                                                        ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                                            ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                                            ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                                            ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state ;
+--------------+-------------+-------------+-------------+--------------+------------+----------------------------------------------------------------------------------------+
; Name         ; state.READ4 ; state.READ3 ; state.READ2 ; state.WRITE2 ; state.IDLE ; state.INIT                                                                             ;
+--------------+-------------+-------------+-------------+--------------+------------+----------------------------------------------------------------------------------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0            ; 0          ; 0                                                                                      ;
; state.IDLE   ; 0           ; 0           ; 0           ; 0            ; 1          ; 1                                                                                      ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 1            ; 0          ; 1                                                                                      ;
; state.READ2  ; 0           ; 0           ; 1           ; 0            ; 0          ; 1                                                                                      ;
; state.READ3  ; 0           ; 1           ; 0           ; 0            ; 0          ; 1                                                                                      ;
; state.READ4  ; 1           ; 0           ; 0           ; 0            ; 0          ; 1                                                                                      ;
+--------------+-------------+-------------+-------------+--------------+------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr ;
+-------------------------------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; scc_state_curr.STATE_SCC_IDLE ; scc_state_curr.STATE_SCC_DONE ; scc_state_curr.STATE_SCC_LOAD                                                      ;
+-------------------------------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------+
; scc_state_curr.STATE_SCC_IDLE ; 0                             ; 0                             ; 0                                                                                  ;
; scc_state_curr.STATE_SCC_LOAD ; 1                             ; 0                             ; 1                                                                                  ;
; scc_state_curr.STATE_SCC_DONE ; 1                             ; 1                             ; 0                                                                                  ;
+-------------------------------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+--------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+-----------------+------------------------+------------------------+-----------------------+-----------------------+--------------------+-----------------+------------------+------------------+-----------------+-----------------+--------------+
; Name                   ; state.s_rd_blk_end ; state.s_rd_blk2 ; state.s_rd_blk1 ; state.s_wr_blk_end ; state.s_wr_blk4 ; state.s_wr_blk3 ; state.s_wr_blk2 ; state.s_wr_blk1 ; state.s_rd_cmd_end ; state.s_rd_cmd_reg3 ; state.s_rd_cmd_reg2 ; state.s_rd_cmd_reg1 ; state.s_rd_cmd_wire2 ; state.s_rd_cmd_wire1 ; state.s_rd_cmd_stat2 ; state.s_rd_cmd_stat1 ; state.s_rd_cmd1 ; state.s_wr_cmd_secure1 ; state.s_wr_cmd_regout1 ; state.s_wr_cmd_regin2 ; state.s_wr_cmd_regin1 ; state.s_wr_cmd_end ; state.s_wr_cmd4 ; state.s_wr_cmd3b ; state.s_wr_cmd3a ; state.s_wr_cmd2 ; state.s_wr_cmd1 ; state.s_idle ;
+------------------------+--------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+--------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+-----------------+------------------------+------------------------+-----------------------+-----------------------+--------------------+-----------------+------------------+------------------+-----------------+-----------------+--------------+
; state.s_idle           ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 0            ;
; state.s_wr_cmd1        ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 1               ; 1            ;
; state.s_wr_cmd2        ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 1               ; 0               ; 1            ;
; state.s_wr_cmd3a       ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 1                ; 0               ; 0               ; 1            ;
; state.s_wr_cmd3b       ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 1                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_cmd4        ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 1               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_cmd_end     ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 1                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_cmd_regin1  ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 1                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_cmd_regin2  ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 1                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_cmd_regout1 ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 1                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_cmd_secure1 ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 1                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd1        ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 1               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd_stat1   ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd_stat2   ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd_wire1   ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd_wire2   ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd_reg1    ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd_reg2    ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd_reg3    ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_cmd_end     ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_blk1        ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_blk2        ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_blk3        ; 0                  ; 0               ; 0               ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_blk4        ; 0                  ; 0               ; 0               ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_wr_blk_end     ; 0                  ; 0               ; 0               ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_blk1        ; 0                  ; 0               ; 1               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_blk2        ; 0                  ; 1               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
; state.s_rd_blk_end     ; 1                  ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                  ; 0               ; 0                ; 0                ; 0               ; 0               ; 1            ;
+------------------------+--------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+--------------------+---------------------+---------------------+---------------------+----------------------+----------------------+----------------------+----------------------+-----------------+------------------------+------------------------+-----------------------+-----------------------+--------------------+-----------------+------------------+------------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state                                                                                      ;
+--------------------+----------------+----------------+----------------+----------------+--------------------+----------------+----------------+----------------+--------------------+----------------+
; Name               ; t_state.t_wk_B ; t_state.t_wk_A ; t_state.t_rx_B ; t_state.t_rx_A ; t_state.t_rx_start ; t_state.t_tx_C ; t_state.t_tx_B ; t_state.t_tx_A ; t_state.t_tx_start ; t_state.t_idle ;
+--------------------+----------------+----------------+----------------+----------------+--------------------+----------------+----------------+----------------+--------------------+----------------+
; t_state.t_idle     ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0              ; 0              ; 0              ; 0                  ; 0              ;
; t_state.t_tx_start ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0              ; 0              ; 0              ; 1                  ; 1              ;
; t_state.t_tx_A     ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0              ; 0              ; 1              ; 0                  ; 1              ;
; t_state.t_tx_B     ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0              ; 1              ; 0              ; 0                  ; 1              ;
; t_state.t_tx_C     ; 0              ; 0              ; 0              ; 0              ; 0                  ; 1              ; 0              ; 0              ; 0                  ; 1              ;
; t_state.t_rx_start ; 0              ; 0              ; 0              ; 0              ; 1                  ; 0              ; 0              ; 0              ; 0                  ; 1              ;
; t_state.t_rx_A     ; 0              ; 0              ; 0              ; 1              ; 0                  ; 0              ; 0              ; 0              ; 0                  ; 1              ;
; t_state.t_rx_B     ; 0              ; 0              ; 1              ; 0              ; 0                  ; 0              ; 0              ; 0              ; 0                  ; 1              ;
; t_state.t_wk_A     ; 0              ; 1              ; 0              ; 0              ; 0                  ; 0              ; 0              ; 0              ; 0                  ; 1              ;
; t_state.t_wk_B     ; 1              ; 0              ; 0              ; 0              ; 0                  ; 0              ; 0              ; 0              ; 0                  ; 1              ;
+--------------------+----------------+----------------+----------------+----------------+--------------------+----------------+----------------+----------------+--------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|afi_clk_reg                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|afi_half_clk_reg                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|avl_clk_reg                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|config_clk_reg                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                            ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                            ; yes                                                              ; yes                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 141                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ddr3_test:ddr3_tb|avl_addr_rd[0..3]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[0..3]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[8..31]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[21..24]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[25..29]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[0..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ipending_reg[0..31]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_custom                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okHU[1]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|av_readdata_pre[8..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|av_chipselect_pre                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|av_readdata_pre[8..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|av_readdata_pre[8..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|av_chipselect_pre                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[8..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0..31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[0..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0..2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[8..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_test:ddr3_tb|ob_data[1..31,33..63,65..95,97..127]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|waitrequest_reset_override                                                                          ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                    ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                       ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|waitrequest_reset_override                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|waitrequest_reset_override                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|waitrequest_reset_override                                                                   ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|waitrequest_reset_override                                                                      ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|waitrequest_reset_override                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|waitrequest_reset_override                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                     ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                           ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                ;
; ddr3_test:ddr3_tb|avl_address[1..3]                                                                                                                                                                                                                                                                 ; Merged with ddr3_test:ddr3_tb|avl_address[0]                                                                                                                                                                                                                                                                 ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[1]                                                                           ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[0]                                                                           ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[0]                                                                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][76]                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][107]                                                               ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][107]                                                                          ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                           ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                           ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                                ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[5]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[9]                                                                                       ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[21]                                                                                     ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[8]                                                                                       ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[20]                                                                                     ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[7]                                                                                       ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[19]                                                                                     ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[6]                                                                                       ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[18]                                                                                     ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[5]                                                                                       ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[17]                                                                                     ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[4]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[3]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[2]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[1]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                   ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][52]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][75]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][74]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][75]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][58]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][75]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][59]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][75]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][75]                                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][58]                                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][75]                                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][59]                                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][75]                                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][52]                                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][75]                                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][52]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][75]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][74]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][75]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][58]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][75]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][59]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][75]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]                                                                                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][74]                                                                                               ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][75]                                                                                            ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][58]                                                                                               ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][75]                                                                                            ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][59]                                                                                               ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][75]                                                                                            ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][52]                                                                                               ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][75]                                                                                            ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent|hold_waitrequest                                                                 ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent|hold_waitrequest                                                                               ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|waitrequest_reset_override                                                           ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|waitrequest_reset_override                                                         ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|waitrequest_reset_override                                              ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|waitrequest_reset_override                                               ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][89]                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][107]                                                                          ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][107]                                                               ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                                ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                                ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][58]                                                                                               ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][52]                                                                                            ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][59]                                                                                               ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][52]                                                                                            ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][74]                                                                                               ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][52]                                                                                            ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][75]                                                                                               ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][52]                                                                                            ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][58]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][52]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][59]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][52]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][52]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][52]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][58]                                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][52]                                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][59]                                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][52]                                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][52]                                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][52]                                                                                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][58]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][52]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][59]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][52]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][52]                                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][52]                                                                                             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[0]                                                                                       ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[23]                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                              ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                              ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                ; Merged with okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ;
; ddr3_test:ddr3_tb|avl_address[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[0,1]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0..2]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][75]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][75]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][75]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][52]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][60]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][52]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][60]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][52]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][60]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][52]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][60]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][60]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][60]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][60]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][60]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[0..5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][106]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][106]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][92]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][92]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][92]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][92]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][106]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][106]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][92]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][92]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][92]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][92]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[20]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[11]                                                                                     ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[17]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                                   ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[4]                                                                                    ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                      ; Merged with ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]                                                                                    ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.INIT                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ4                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~15                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~17                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~18                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~19                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~20                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~21                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~22                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~23                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~24                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~25                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~26                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~27                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~28                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~29                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~30                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~31                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~32                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~33                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~34                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~35                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~36                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~37                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~38                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~39                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~40                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~41                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~42                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~43                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~44                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_test:ddr3_tb|state~45                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~6                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~7                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~8                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~9                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~10                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~11                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~12                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~13                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~14                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~15                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~16                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~17                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~18                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~19                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~20                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~21                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~22                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~23                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~24                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~25                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~26                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~27                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~28                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~29                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~30                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~31                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~32                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~33                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~34                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~35                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~36                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~37                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~6                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~7                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~8                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~9                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~10                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~11                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~12                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~13                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~14                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~15                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~16                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~17                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~18                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~19                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~20                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~21                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~22                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~23                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~24                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~25                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~26                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~27                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~28                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~29                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~30                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~31                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~32                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~33                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~34                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~35                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state~32                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state~33                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state~34                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state~35                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state~36                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state~37                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~12                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~13                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~14                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~15                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~16                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~17                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~18                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~19                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~20                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~21                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~22                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~23                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~24                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~25                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~26                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~27                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~28                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~29                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~30                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~31                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~32                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~33                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~34                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~35                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~36                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~37                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~38                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~39                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~40                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~41                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~42                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~43                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19..31]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 902                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                 ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][75]                                                                         ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][52],                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][60],                                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                            ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][60]                                                                                 ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][75]                                                                          ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][52],                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][60],                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                             ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][60]                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][75]                                                                     ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][52],                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][60],                                                                            ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                        ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][60]                                                                             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][75]                                                                          ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][52],                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][60],                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                             ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][60]                                                                                  ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                      ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52],                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60],                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                         ;
;                                                                                                                                                                                                                                                                               ;                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                              ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[1]                                                   ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[1],                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][106],                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][106]                                                    ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                   ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[1],                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][106],                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][106]                                                               ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2,                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                              ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                                              ; Lost Fanouts              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90],                                                     ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                                          ; Lost Fanouts              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90],                                                                 ;
;                                                                                                                                                                                                                                                                               ;                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                             ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68],                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                        ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68],                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[22]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[22]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[21]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[21]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[20]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[20]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[18]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[18]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[17]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[17]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[16]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[16]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[15]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[15]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[14]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[14]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[13]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[13]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[12]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[12]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[11]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[11]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[10]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[10]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[9]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[9]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[8]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[8]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[7]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[7]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[6]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[6]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[5]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[5]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[4]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[4]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[3]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[3]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[2]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[2]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[1]                                                                                                       ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1]                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[31]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[31]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[30]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[30]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[29]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[29]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[28]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[28]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[27]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[27]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[26]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[26]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[25]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[25]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[24]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[24]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[23]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[23]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[22]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[22]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[21]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[21]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[20]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[20]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[19]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[19]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[18]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[18]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[17]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[17]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[16]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[16]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[15]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[15]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[14]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[14]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[13]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[13]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[12]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[12]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[11]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[11]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[10]                                                                                                                                       ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[10]                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[9]                                                                                                                                        ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[9]                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port|readdata[8]                                                                                                                                        ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|av_readdata_pre[8]                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[19]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[19]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                   ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[0]                                                                                                                                                                                                                                              ; Stuck at GND              ; ddr3_test:ddr3_tb|avl_address[0]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0]                                                   ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[0]                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[2]                                                   ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[2]                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                       ; Stuck at VCC              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]                                                   ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0]                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[31]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[31]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                                              ; Lost Fanouts              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                      ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[30]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[30]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                                          ; Lost Fanouts              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[29]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[29]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                              ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[28]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[28]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                          ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[27]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[27]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[26]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[26]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[25]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[25]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[24]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[24]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                  ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                                              ; Lost Fanouts              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                      ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                                          ; Lost Fanouts              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                  ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][106]                                                         ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][106]                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][106]                                             ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][106]                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[1][92]                                                                         ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][92]                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                      ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[1][92]                                                                          ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][92]                                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[1][92]                                                                     ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][92]                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[1][92]                                                                          ; Stuck at GND              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][92]                                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                     ; Stuck at VCC              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                 ; Stuck at VCC              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                 ; Stuck at VCC              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                 ; Stuck at VCC              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                 ; Stuck at VCC              ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[23]                                                                                                      ; Stuck at GND              ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[23]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3012  ;
; Number of registers using Synchronous Clear  ; 644   ;
; Number of registers using Synchronous Load   ; 456   ;
; Number of registers using Asynchronous Clear ; 2032  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1504  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                    ; 26      ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|valid                                                                                                                                                                                                                                                            ; 22      ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                             ; 229     ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ; 52      ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ; 13      ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                   ; 5       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ; 593     ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[15]                                                                                                                                                                                                                                                         ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[13]                                                                                                                                                                                                                                                         ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[10]                                                                                                                                                                                                                                                         ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[11]                                                                                                                                                                                                                                                         ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[7]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[8]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[6]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[4]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[5]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[3]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[0]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[1]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[2]                                                                                                                                                                                                                                                          ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[18]                                                                                                                                                                                                                                                         ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[19]                                                                                                                                                                                                                                                         ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[17]                                                                                                                                                                                                                                                         ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                              ; 1       ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cntr_osd:cntr_b|counter_reg_bit0                                                                                                                                                                             ; 3       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                                           ; 6       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                      ; 56      ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_dly                                                                                                                                                                        ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                                   ; 2       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                              ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                               ; 2       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                                                                                           ; 7       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                                                                                                                                                                                                              ; 3       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                                                           ; 14      ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                   ; 2       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[2]                                                                                                                                                                   ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                ; 9       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[14]                                                                                                                                                                 ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                           ; 32      ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[0]                                                                                                                                                                            ; 2       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                               ; 4       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                                                             ; 2       ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                                                       ; 5       ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_eu6:rdptr_g1p|sub_parity6a0                                                                                                                                                                    ; 1       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                                                                                                                                                                                                              ; 5       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[3]                                                                                                                                                                   ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[1]                                                                                                                                                                            ; 2       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[2]                                                                                                                                                                            ; 2       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[3]                                                                                                                                                                            ; 2       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[0]                                                                                                                                                                         ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                  ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                            ; 2       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                          ; 16      ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                        ; 2       ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                                                                                                                                                                          ; 3       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                      ; 2       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[4]                                                                                                                                                                   ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[1]                                                                                                                                                                         ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[2]                                                                                                                                                                         ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[3]                                                                                                                                                                         ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                               ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                               ; 4       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                  ; 2       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                        ; 2       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                        ; 2       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                        ; 2       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                           ; 8       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[5]                                                                                                                                                                   ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                  ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[6]                                                                                                                                                                   ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[7]                                                                                                                                                                   ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                   ; 1       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[8]                                                                                                                                                                   ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                    ; 1       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 81                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                   ; Megafunction                                                                                                                                   ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 127 bits  ; 254 LEs       ; 0 LEs                ; 254 LEs                ; Yes        ; |Acoustics|adc_data[47]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[26]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[23]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|baud_count[1]                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|baud_count[5]                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[5]                                                                                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[17]                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[14]                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|tok_wk_start                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[27]                                                                                                                                     ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Acoustics|ddr3_test:ddr3_tb|avl_addr_rd[7]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Acoustics|ddr3_test:ddr3_tb|avl_addr_wr[24]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[4]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[7]                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|wait_latency_counter[1]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|wait_latency_counter[0]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|wait_latency_counter[0]                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_addr[3]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|wait_latency_counter[0]                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[31]                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[6]                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[25]                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][27]                                                                                                                                         ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][6]                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[0]                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dm_ena[1]                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[26]                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[6]                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[24]                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|nios_in_port[2]                                                                                                                                                                                                                             ;
; 5:1                ; 21 bits   ; 63 LEs        ; 0 LEs                ; 63 LEs                 ; Yes        ; |Acoustics|ddr3_test:ddr3_tb|avl_address[19]                                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[28]                                                                                                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]              ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[13]                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[3]                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[7]                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[4]                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[0]                                                                                                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[22]                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count_rd[0]                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ti_dataout[0]                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                       ;
; 6:1                ; 14 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|hi_dataout[7]                                                                                                                                                                                                                                                 ;
; 6:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|hi_dataout[3]                                                                                                                                                                                                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[14]                                                                                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|valid_count[5]                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Acoustics|ddr3_test:ddr3_tb|burst_cnt[7]                                                                                                                                                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Acoustics|ddr3_test:ddr3_tb|burst_cnt[2]                                                                                                                                                                                                                                                                             ;
; 256:1              ; 29 bits   ; 4930 LEs      ; 4930 LEs             ; 0 LEs                  ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|status_word[25]                                                                                                                                                                                                                                               ;
; 256:1              ; 3 bits    ; 510 LEs       ; 9 LEs                ; 501 LEs                ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|status_word[10]                                                                                                                                                                                                                                               ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tok_tx_hold[2]                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Acoustics|ddr3_test:ddr3_tb|burst_cnt[4]                                                                                                                                                                                                                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[5]                                                                                                                                                                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                  ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count_tok[1]                                                                                                                                                                                                                ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                           ;
; 14:1               ; 15 bits   ; 135 LEs       ; 60 LEs               ; 75 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[17]                                                                                                                                                                                                                   ;
; 16:1               ; 6 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[2]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_next                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[8]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[5]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft1                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1|Mux41                                                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1|Mux39                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1|Mux27                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1|Mux16                                                                                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1|Mux40                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1|Mux19                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1|Mux14                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftRight0                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router:router|src_channel[0]                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_logic_result[12]                                                                                                                                  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wr_data[13]                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_dst_regnum[2]                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router|src_channel[1]                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router_001|src_channel[0]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_logic_result[14]                                                                                                                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[15]                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[2]                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[1]                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Selector1                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |Acoustics|ddr3_test:ddr3_tb|state                                                                                                                                                                                                                                                                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Acoustics|ddr3_test:ddr3_tb|state                                                                                                                                                                                                                                                                                    ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state                                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|Selector59                                                                                                                                                                                                                                                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|Selector57                                                                                                                                                                                                                                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 6 LEs                ; 16 LEs                 ; No         ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|Selector44                                                                                                                                                                                                                                                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0 ;
+---------------------------------------+--------+------+--------------------------------------------------------------------+
; Assignment                            ; Value  ; From ; To                                                                 ;
+---------------------------------------+--------+------+--------------------------------------------------------------------+
; IP_TOOL_NAME                          ; common ; -    ; -                                                                  ;
; IP_TOOL_VERSION                       ; 17.1   ; -    ; -                                                                  ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100    ; -    ; -                                                                  ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF    ; -    ; -                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF    ; -    ; -                                                                  ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF    ; -    ; -                                                                  ;
; IGNORE_LCELL_BUFFERS                  ; off    ; -    ; pll_afi_clk                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS          ; off    ; -    ; pll_afi_clk                                                        ;
+---------------------------------------+--------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0 ;
+---------------------------------------+----------------------------------+------+--------------------------------------+
; Assignment                            ; Value                            ; From ; To                                   ;
+---------------------------------------+----------------------------------+------+--------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                    ;
; IP_TOOL_VERSION                       ; 17.1                             ; -    ; -                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                    ;
+---------------------------------------+----------------------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                    ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[0]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                                                 ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_clk_reg                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_clk_reg                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                                           ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_half_clk_reg                                                                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_half_clk_reg                                                                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                                                      ;
; DONT_MERGE_REGISTER       ; on    ; -    ; avl_clk_reg                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; avl_clk_reg                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                                           ;
; DONT_MERGE_REGISTER       ; on    ; -    ; config_clk_reg                                                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; config_clk_reg                                                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[1]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[2]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[3]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[4]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[5]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[6]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[7]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                                                 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL                ; OFF   ; -    ; -                                                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_mem_stable_n                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_mem_stable_n                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_n                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_n                                                                                                                                       ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_afi_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[17]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[17]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[17]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[16]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[16]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[16]                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_resync_clk ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                     ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_seq_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_scc_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                 ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_d0k1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                                                       ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0 ;
+---------------------------------------+-------------------+------+----------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                             ;
+---------------------------------------+-------------------+------+----------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                              ;
; IP_TOOL_VERSION                       ; 17.1              ; -    ; -                                                              ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                              ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                              ;
+---------------------------------------+-------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0 ;
+---------------------------------------+-------------------+------+----------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                             ;
+---------------------------------------+-------------------+------+----------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                              ;
; IP_TOOL_VERSION                       ; 17.1              ; -    ; -                                                              ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                              ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                              ;
+---------------------------------------+-------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                 ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_eu6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cntr_osd:cntr_b ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: okWireOR:wireOR ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 333.333333 MHz         ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                      ;
; operation_mode                       ; normal                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 83.333333 MHz          ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                          ;
; pll_type                             ; General                ; String                                                          ;
; pll_subtype                          ; General                ; String                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                  ;
; operation_mode                       ; normal                 ; String                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                  ;
; output_clock_frequency0              ; 16.384180 MHz          ; String                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                  ;
; clock_name_0                         ;                        ; String                                                          ;
; clock_name_1                         ;                        ; String                                                          ;
; clock_name_2                         ;                        ; String                                                          ;
; clock_name_3                         ;                        ; String                                                          ;
; clock_name_4                         ;                        ; String                                                          ;
; clock_name_5                         ;                        ; String                                                          ;
; clock_name_6                         ;                        ; String                                                          ;
; clock_name_7                         ;                        ; String                                                          ;
; clock_name_8                         ;                        ; String                                                          ;
; clock_name_global_0                  ; false                  ; String                                                          ;
; clock_name_global_1                  ; false                  ; String                                                          ;
; clock_name_global_2                  ; false                  ; String                                                          ;
; clock_name_global_3                  ; false                  ; String                                                          ;
; clock_name_global_4                  ; false                  ; String                                                          ;
; clock_name_global_5                  ; false                  ; String                                                          ;
; clock_name_global_6                  ; false                  ; String                                                          ;
; clock_name_global_7                  ; false                  ; String                                                          ;
; clock_name_global_8                  ; false                  ; String                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                  ;
; pll_slf_rst                          ; false                  ; String                                                          ;
; pll_bw_sel                           ; low                    ; String                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0 ;
+--------------------------------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                                                                     ;
+--------------------------------------+----------------+------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V      ; String                                                                                   ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0              ; Signed Integer                                                                           ;
; REF_CLK_FREQ                         ; 100.0 MHz      ; String                                                                                   ;
; REF_CLK_PERIOD_PS                    ; 10000          ; Signed Integer                                                                           ;
; PLL_AFI_CLK_FREQ_STR                 ; 333.333333 MHz ; String                                                                                   ;
; PLL_MEM_CLK_FREQ_STR                 ; 333.333333 MHz ; String                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR               ; 333.333333 MHz ; String                                                                                   ;
; PLL_ADDR_CMD_CLK_FREQ_STR            ; 333.333333 MHz ; String                                                                                   ;
; PLL_AFI_HALF_CLK_FREQ_STR            ; 166.666666 MHz ; String                                                                                   ;
; PLL_NIOS_CLK_FREQ_STR                ; 66.666666 MHz  ; String                                                                                   ;
; PLL_CONFIG_CLK_FREQ_STR              ; 22.222222 MHz  ; String                                                                                   ;
; PLL_P2C_READ_CLK_FREQ_STR            ;                ; String                                                                                   ;
; PLL_C2P_WRITE_CLK_FREQ_STR           ;                ; String                                                                                   ;
; PLL_HR_CLK_FREQ_STR                  ;                ; String                                                                                   ;
; PLL_DR_CLK_FREQ_STR                  ;                ; String                                                                                   ;
; PLL_AFI_CLK_FREQ_SIM_STR             ; 3004 ps        ; String                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR             ; 3004 ps        ; String                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR           ; 3004 ps        ; String                                                                                   ;
; PLL_ADDR_CMD_CLK_FREQ_SIM_STR        ; 3004 ps        ; String                                                                                   ;
; PLL_AFI_HALF_CLK_FREQ_SIM_STR        ; 6008 ps        ; String                                                                                   ;
; PLL_NIOS_CLK_FREQ_SIM_STR            ; 15020 ps       ; String                                                                                   ;
; PLL_CONFIG_CLK_FREQ_SIM_STR          ; 45060 ps       ; String                                                                                   ;
; PLL_P2C_READ_CLK_FREQ_SIM_STR        ; 0 ps           ; String                                                                                   ;
; PLL_C2P_WRITE_CLK_FREQ_SIM_STR       ; 0 ps           ; String                                                                                   ;
; PLL_HR_CLK_FREQ_SIM_STR              ; 0 ps           ; String                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR              ; 0 ps           ; String                                                                                   ;
; AFI_CLK_PHASE                        ; 0 ps           ; String                                                                                   ;
; AFI_PHY_CLK_PHASE                    ; 0 ps           ; String                                                                                   ;
; MEM_CLK_PHASE                        ; 0 ps           ; String                                                                                   ;
; WRITE_CLK_PHASE                      ; 2250 ps        ; String                                                                                   ;
; ADDR_CMD_CLK_PHASE                   ; 2250 ps        ; String                                                                                   ;
; AFI_HALF_CLK_PHASE                   ; 0 ps           ; String                                                                                   ;
; AVL_CLK_PHASE                        ; 375 ps         ; String                                                                                   ;
; CONFIG_CLK_PHASE                     ; 0 ps           ; String                                                                                   ;
; MEM_CLK_PHASE_SIM                    ; 0 ps           ; String                                                                                   ;
; WRITE_CLK_PHASE_SIM                  ; 2252 ps        ; String                                                                                   ;
; ADDR_CMD_CLK_PHASE_SIM               ; 2252 ps        ; String                                                                                   ;
; ABSTRACT_REAL_COMPARE_TEST           ; false          ; String                                                                                   ;
+--------------------------------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0 ;
+--------------------------------------+--------------------------------+----------------------------------------------------------------------+
; Parameter Name                       ; Value                          ; Type                                                                 ;
+--------------------------------------+--------------------------------+----------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V                      ; String                                                               ;
; IS_HHP_HPS                           ; false                          ; String                                                               ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                              ; Signed Integer                                                       ;
; OCT_TERM_CONTROL_WIDTH               ; 16                             ; Signed Integer                                                       ;
; MEM_IF_ADDR_WIDTH                    ; 15                             ; Signed Integer                                                       ;
; MEM_IF_BANKADDR_WIDTH                ; 3                              ; Signed Integer                                                       ;
; MEM_IF_CK_WIDTH                      ; 1                              ; Signed Integer                                                       ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                              ; Signed Integer                                                       ;
; MEM_IF_CS_WIDTH                      ; 1                              ; Signed Integer                                                       ;
; MEM_IF_DM_WIDTH                      ; 2                              ; Signed Integer                                                       ;
; MEM_IF_CONTROL_WIDTH                 ; 1                              ; Signed Integer                                                       ;
; MEM_IF_DQ_WIDTH                      ; 16                             ; Signed Integer                                                       ;
; MEM_IF_DQS_WIDTH                     ; 2                              ; Signed Integer                                                       ;
; MEM_IF_READ_DQS_WIDTH                ; 2                              ; Signed Integer                                                       ;
; MEM_IF_WRITE_DQS_WIDTH               ; 2                              ; Signed Integer                                                       ;
; MEM_IF_ODT_WIDTH                     ; 1                              ; Signed Integer                                                       ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                              ; Signed Integer                                                       ;
; SCC_DATA_WIDTH                       ; 1                              ; Signed Integer                                                       ;
; READ_VALID_FIFO_SIZE                 ; 16                             ; Signed Integer                                                       ;
; READ_FIFO_SIZE                       ; 8                              ; Signed Integer                                                       ;
; MR1_ODS                              ; 0                              ; Signed Integer                                                       ;
; MR1_RTT                              ; 3                              ; Signed Integer                                                       ;
; MR2_RTT_WR                           ; 0                              ; Signed Integer                                                       ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                              ; Signed Integer                                                       ;
; CALIB_REG_WIDTH                      ; 8                              ; Signed Integer                                                       ;
; TB_PROTOCOL                          ; DDR3                           ; String                                                               ;
; TB_MEM_CLK_FREQ                      ; 333.0                          ; String                                                               ;
; TB_RATE                              ; FULL                           ; String                                                               ;
; TB_MEM_DQ_WIDTH                      ; 16                             ; String                                                               ;
; TB_MEM_DQS_WIDTH                     ; 2                              ; String                                                               ;
; TB_PLL_DLL_MASTER                    ; true                           ; String                                                               ;
; FAST_SIM_CALIBRATION                 ; false                          ; String                                                               ;
; AC_ROM_INIT_FILE_NAME                ; ddr3_interface_s0_AC_ROM.hex   ; String                                                               ;
; INST_ROM_INIT_FILE_NAME              ; ddr3_interface_s0_inst_ROM.hex ; String                                                               ;
+--------------------------------------+--------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy ;
+---------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                          ; Type                                                                                                                ;
+---------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V                      ; String                                                                                                              ;
; IS_HHP_HPS                      ; false                          ; String                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16                             ; Signed Integer                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16                             ; Signed Integer                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 15                             ; Signed Integer                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3                              ; Signed Integer                                                                                                      ;
; MEM_IF_CS_WIDTH                 ; 1                              ; Signed Integer                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1                              ; Signed Integer                                                                                                      ;
; MEM_CK_WIDTH                    ; 1                              ; Signed Integer                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1                              ; Signed Integer                                                                                                      ;
; MEM_DQS_WIDTH                   ; 2                              ; Signed Integer                                                                                                      ;
; MEM_DM_WIDTH                    ; 2                              ; Signed Integer                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1                              ; Signed Integer                                                                                                      ;
; MEM_DQ_WIDTH                    ; 16                             ; Signed Integer                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 2                              ; Signed Integer                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 2                              ; Signed Integer                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7                              ; Signed Integer                                                                                                      ;
; MR1_ODS                         ; 0                              ; Signed Integer                                                                                                      ;
; MR1_RTT                         ; 3                              ; Signed Integer                                                                                                      ;
; MR2_RTT_WR                      ; 0                              ; Signed Integer                                                                                                      ;
; TB_PROTOCOL                     ; DDR3                           ; String                                                                                                              ;
; TB_MEM_CLK_FREQ                 ; 333.0                          ; String                                                                                                              ;
; TB_RATE                         ; FULL                           ; String                                                                                                              ;
; TB_MEM_DQ_WIDTH                 ; 16                             ; String                                                                                                              ;
; TB_MEM_DQS_WIDTH                ; 2                              ; String                                                                                                              ;
; TB_PLL_DLL_MASTER               ; true                           ; String                                                                                                              ;
; FAST_SIM_MODEL                  ; 0                              ; Signed Integer                                                                                                      ;
; FAST_SIM_CALIBRATION            ; false                          ; String                                                                                                              ;
; CALIB_REG_WIDTH                 ; 8                              ; Signed Integer                                                                                                      ;
; AC_ROM_INIT_FILE_NAME           ; ddr3_interface_s0_AC_ROM.hex   ; String                                                                                                              ;
; INST_ROM_INIT_FILE_NAME         ; ddr3_interface_s0_inst_ROM.hex ; String                                                                                                              ;
+---------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_READ_DQS_WIDTH ; 2     ; Signed Integer                                                                                                                                                                           ;
; NUM_AFI_RESET      ; 4     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_afi_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                        ;
; NUM_RESET_OUTPUT  ; 4     ; Signed Integer                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                              ;
; NUM_RESET_OUTPUT  ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                             ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_resync_clk ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                           ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_seq_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                        ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_scc_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                        ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                       ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                       ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                               ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                               ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                       ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                 ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                               ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                       ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                       ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                       ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                       ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                       ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                       ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                       ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                       ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                       ;
; MEM_DQS_WIDTH                   ; 2         ; Signed Integer                                                                                                                                                                       ;
; MEM_DM_WIDTH                    ; 2         ; Signed Integer                                                                                                                                                                       ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                       ;
; MEM_DQ_WIDTH                    ; 16        ; Signed Integer                                                                                                                                                                       ;
; MEM_READ_DQS_WIDTH              ; 2         ; Signed Integer                                                                                                                                                                       ;
; MEM_WRITE_DQS_WIDTH             ; 2         ; Signed Integer                                                                                                                                                                       ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                       ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                       ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                               ;
; IS_HHP_HPS                      ; false     ; String                                                                                                                                                                               ;
+---------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                   ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                 ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                         ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                         ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                         ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                         ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                         ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                         ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                         ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS            ; false     ; String                                                                                                                                                                                                                                                 ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:uaddress_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ubank_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ucmd_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 333.0   ; Signed Float                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 3003 ps ; String                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 333.0   ; Signed Float                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 3003 ps ; String                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH            ; 10    ; Signed Integer                                                                                                                                              ;
; CLKEN_LAGS_RESET ; 0     ; Signed Integer                                                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                                    ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY  ; CYCLONEV ; String                                                                                                                                                                  ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a ;
+------------------------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                                             ;
+------------------------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_a.mif ; String                                                                                                                                                                                                                                           ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                                           ;
+------------------------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b ;
+------------------------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                                             ;
+------------------------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_b.mif ; String                                                                                                                                                                                                                                           ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                                           ;
+------------------------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst ;
+------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                                                              ;
+------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 32       ; Signed Integer                                                                                                                                    ;
; AVL_ADDR_WIDTH         ; 13       ; Signed Integer                                                                                                                                    ;
; MEM_IF_READ_DQS_WIDTH  ; 2        ; Signed Integer                                                                                                                                    ;
; MEM_IF_WRITE_DQS_WIDTH ; 2        ; Signed Integer                                                                                                                                    ;
; MEM_IF_DQ_WIDTH        ; 16       ; Signed Integer                                                                                                                                    ;
; MEM_IF_DM_WIDTH        ; 2        ; Signed Integer                                                                                                                                    ;
; MEM_NUMBER_OF_RANKS    ; 1        ; Signed Integer                                                                                                                                    ;
; DLL_DELAY_CHAIN_LENGTH ; 8        ; Signed Integer                                                                                                                                    ;
; FAMILY                 ; CYCLONEV ; String                                                                                                                                            ;
; USE_2X_DLL             ; false    ; String                                                                                                                                            ;
; USE_DQS_TRACKING       ; 0        ; Signed Integer                                                                                                                                    ;
; USE_SHADOW_REGS        ; 0        ; Signed Integer                                                                                                                                    ;
; DUAL_WRITE_CLOCK       ; 0        ; Signed Integer                                                                                                                                    ;
; TRK_PARALLEL_SCC_LOAD  ; 0        ; Signed Integer                                                                                                                                    ;
; SCC_DATA_WIDTH         ; 1        ; Signed Integer                                                                                                                                    ;
+------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                                                                                                                                                                                  ;
; DEPTH          ; 6     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component ;
+-------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                            ;
+-------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                         ;
; WIDTH                               ; 19           ; Signed Integer                                                                                                                                                                                                  ;
; WIDTHAD                             ; 6            ; Signed Integer                                                                                                                                                                                                  ;
; NUMWORDS                            ; 64           ; Untyped                                                                                                                                                                                                         ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                         ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                         ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                         ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                         ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                         ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                         ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                         ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                         ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                         ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                                                                                                                                         ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                         ;
; DEVICE_FAMILY                       ; Cyclone V    ; Untyped                                                                                                                                                                                                         ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV   ; Untyped                                                                                                                                                                                                         ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                         ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                                  ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER                      ; dpram_k3s1   ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                  ;
+-------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                        ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATAWIDTH              ; 19    ; Signed Integer                                                                                                                                                                                              ;
; IO_SDATA_BITS          ; 25    ; Signed Integer                                                                                                                                                                                              ;
; DQS_SDATA_BITS         ; 30    ; Signed Integer                                                                                                                                                                                              ;
; AVL_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                                              ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                              ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                                      ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                                           ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 19    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                                                                                                         ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                                            ;
; AVL_ADDR_WIDTH      ; 4     ; Signed Integer                                                                                                                                            ;
; AVL_NUM_SYMBOLS     ; 4     ; Signed Integer                                                                                                                                            ;
; AVL_SYMBOL_WIDTH    ; 8     ; Signed Integer                                                                                                                                            ;
; REGISTER_RDATA      ; 0     ; Signed Integer                                                                                                                                            ;
; NUM_REGFILE_WORDS   ; 16    ; Signed Integer                                                                                                                                            ;
; DEBUG_REG_FILE_WORD ; 2     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                              ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                              ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_c9v1      ; Untyped                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32    ; Signed Integer                                                                                                                                             ;
; MASTER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                             ;
; SLAVE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                                             ;
; SYMBOL_WIDTH              ; 8     ; Signed Integer                                                                                                                                             ;
; ADDRESS_WIDTH             ; 16    ; Signed Integer                                                                                                                                             ;
; BURSTCOUNT_WIDTH          ; 3     ; Signed Integer                                                                                                                                             ;
; MASTER_ADDRESS_WIDTH      ; 10    ; Signed Integer                                                                                                                                             ;
; SLAVE_ADDRESS_WIDTH       ; 10    ; Signed Integer                                                                                                                                             ;
; WORKAROUND_HARD_PHY_ISSUE ; 1     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem ;
+------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                               ; Type                                                                                                                                          ;
+------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_ADDR_WIDTH   ; 13                                  ; Signed Integer                                                                                                                                ;
; AVL_DATA_WIDTH   ; 32                                  ; Signed Integer                                                                                                                                ;
; AVL_SYMBOL_WIDTH ; 8                                   ; Signed Integer                                                                                                                                ;
; AVL_NUM_SYMBOLS  ; 4                                   ; Signed Integer                                                                                                                                ;
; MEM_SIZE         ; 23552                               ; Signed Integer                                                                                                                                ;
; INIT_FILE        ; ddr3_interface_s0_sequencer_mem.hex ; String                                                                                                                                        ;
; RAM_BLOCK_TYPE   ; AUTO                                ; String                                                                                                                                        ;
+------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                                                                                  ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                                                                                                                               ;
; WIDTH_A                            ; 32                                  ; Signed Integer                                                                                                                                        ;
; WIDTHAD_A                          ; 13                                  ; Signed Integer                                                                                                                                        ;
; NUMWORDS_A                         ; 5888                                ; Signed Integer                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                                                                                               ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                                                                                               ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                                                                                               ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                                   ; Signed Integer                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                                                                                               ;
; BYTE_SIZE                          ; 8                                   ; Signed Integer                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                                                               ;
; INIT_FILE                          ; ddr3_interface_s0_sequencer_mem.hex ; Untyped                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 5888                                ; Signed Integer                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_d0k1                     ; Untyped                                                                                                                                               ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                                      ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                                                                      ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                                                                      ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                                                                                                      ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                                                                      ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                                                                                      ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                                                                                      ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                       ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                              ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router:router|ddr3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_001:router_001|ddr3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_002:router_002|ddr3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_003:router_003|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_004:router_004|ddr3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_003:router_005|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_006:router_006|ddr3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                                                       ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                                                       ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                                                                ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                                                ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                           ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                                           ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                           ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                                      ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                                      ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                                                   ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                                                   ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                   ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                         ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 8                                                                ; Signed Integer                                                  ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                  ;
; AVL_DATA_WIDTH                          ; 32                                                               ; Signed Integer                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                  ;
; MEM_IF_DQS_WIDTH                        ; 2                                                                ; Signed Integer                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                  ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                  ;
; AFI_DM_WIDTH                            ; 4                                                                ; Signed Integer                                                  ;
; AFI_DQ_WIDTH                            ; 32                                                               ; Signed Integer                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 2                                                                ; Signed Integer                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 128                                                              ; Signed Integer                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 25                                                               ; Signed Integer                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 16                                                               ; Signed Integer                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                  ;
; LSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                                  ;
; MSB_WFIFO_PORT_0                        ; 1                                                                ; Signed Integer                                                  ;
; LSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                                  ;
; MSB_RFIFO_PORT_0                        ; 1                                                                ; Signed Integer                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_16                                                        ; String                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; TRUE                                                             ; String                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT0_TYPE                        ; BI_DIRECTION                                                     ; String                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_32_BIT                                                ; String                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_2                                                      ; String                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_16                                                 ; String                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_12                                                          ; String                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_17                                                           ; String                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_6                                                           ; String                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_128_BIT                                                     ; String                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_128                                                       ; String                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_0_1                                                          ; String                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_128                                                       ; String                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_0_1                                                          ; String                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                  ;
; INTG_MEM_IF_TREFI                       ; 2598                                                             ; Signed Integer                                                  ;
; INTG_MEM_IF_TRFC                        ; 87                                                               ; Signed Integer                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0 ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                   ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                         ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0 ;
+----------------------------+---------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                             ;
+----------------------------+---------+------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                   ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                           ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                   ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3003 ps ; String                                                                                                           ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                   ;
+----------------------------+---------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 32    ; Signed Integer                                                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 128         ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_ksr1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                       ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                    ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                    ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                    ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                    ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                             ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                    ;
; LPM_WIDTH                                 ; 128         ; Signed Integer                                                             ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                             ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                             ;
; LPM_WIDTHU_R                              ; 11          ; Signed Integer                                                             ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                    ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                             ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                    ;
; USE_EAB                                   ; ON          ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                             ;
; CBXI_PARAMETER                            ; dcfifo_mvt1 ; Untyped                                                                    ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                                        ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                        ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                                        ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 5888                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                     ;
+----------------------------+-----------------------------------------------------+
; Name                       ; Value                                               ;
+----------------------------+-----------------------------------------------------+
; Number of entity instances ; 1                                                   ;
; Entity Instance            ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 128                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
+----------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_w128_256_r32_1024:okPipeOut_fifo"                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_w128_256:okPipeIn_fifo"                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3_test:ddr3_tb"                                                                                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ib_count ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "ib_count[8..8]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3_interface:ddr3_interface_inst"                                                                       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; soft_reset_n               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; afi_half_clk               ; Output ; Info     ; Explicitly unconnected                                                              ;
; afi_reset_n                ; Output ; Info     ; Explicitly unconnected                                                              ;
; afi_reset_export_n         ; Output ; Info     ; Explicitly unconnected                                                              ;
; mp_cmd_reset_n_0_reset_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mp_rfifo_reset_n_0_reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mp_wfifo_reset_n_0_reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mp_rfifo_reset_n_1_reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mp_wfifo_reset_n_1_reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_cal_success          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; local_cal_fail             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_mem_clk                ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_write_clk              ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_locked                 ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_write_clk_pre_phy_clk  ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_addr_cmd_clk           ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_avl_clk                ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_config_clk             ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_mem_phy_clk            ; Output ; Info     ; Explicitly unconnected                                                              ;
; afi_phy_clk                ; Output ; Info     ; Explicitly unconnected                                                              ;
; pll_avl_phy_clk            ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_pll:master_pll_inst"                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_pll:mem_pll_inst"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "okBTPipeOut:po0"                                                                                                                                              ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                             ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ep_addr[4..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; ep_addr[7]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; ep_addr[6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; ep_addr[5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; ep_blockstrobe ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; ep_datain      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "ep_datain[31..1]" will be connected to GND. ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "okWireIn:wi00"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; ep_addr           ; Input  ; Info     ; Stuck at GND                                                                        ;
; ep_dataout[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "okHost:okHI|ok_altera_pll:ok_altera_pll0" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------------+----------------+
; Type                               ; Count          ;
+------------------------------------+----------------+
; arriav_chipidblock                 ; 1              ;
; arriav_clk_phase_select            ; 36             ;
; arriav_ddio_in                     ; 16             ;
; arriav_ddio_oe                     ; 2              ;
; arriav_ddio_out                    ; 164            ;
; arriav_delay_chain                 ; 62             ;
; arriav_dll                         ; 1              ;
; arriav_dqs_config                  ; 2              ;
; arriav_dqs_delay_chain             ; 2              ;
; arriav_dqs_enable_ctrl             ; 2              ;
; arriav_ff                          ; 2934           ;
;     CLR                            ; 874            ;
;     CLR SCLR                       ; 139            ;
;     CLR SCLR SLD                   ; 33             ;
;     CLR SLD                        ; 151            ;
;     ENA                            ; 271            ;
;     ENA CLR                        ; 571            ;
;     ENA CLR SCLR                   ; 72             ;
;     ENA CLR SCLR SLD               ; 49             ;
;     ENA CLR SLD                    ; 118            ;
;     ENA SCLR                       ; 286            ;
;     ENA SCLR SLD                   ; 35             ;
;     ENA SLD                        ; 50             ;
;     SCLR                           ; 7              ;
;     SCLR SLD                       ; 16             ;
;     SLD                            ; 4              ;
;     plain                          ; 258            ;
; arriav_io_config                   ; 20             ;
; arriav_io_ibuf                     ; 19             ;
; arriav_io_obuf                     ; 60             ;
; arriav_ir_fifo_userdes             ; 16             ;
; arriav_lcell_comb                  ; 3227           ;
;     arith                          ; 491            ;
;         0 data inputs              ; 4              ;
;         1 data inputs              ; 386            ;
;         2 data inputs              ; 34             ;
;         3 data inputs              ; 63             ;
;         4 data inputs              ; 4              ;
;     extend                         ; 22             ;
;         7 data inputs              ; 22             ;
;     normal                         ; 2698           ;
;         0 data inputs              ; 11             ;
;         1 data inputs              ; 54             ;
;         2 data inputs              ; 370            ;
;         3 data inputs              ; 361            ;
;         4 data inputs              ; 618            ;
;         5 data inputs              ; 568            ;
;         6 data inputs              ; 716            ;
;     shared                         ; 16             ;
;         2 data inputs              ; 16             ;
; arriav_leveling_delay_chain        ; 34             ;
; arriav_lfifo                       ; 2              ;
; arriav_mem_phy                     ; 1              ;
; arriav_mlab_cell                   ; 70             ;
; arriav_phy_clkbuf                  ; 29             ;
; arriav_read_fifo_read_clock_select ; 16             ;
; arriav_vfifo                       ; 2              ;
; boundary_port                      ; 134            ;
; cyclonev_hmc                       ; 1              ;
; cyclonev_termination               ; 1              ;
; cyclonev_termination_logic         ; 1              ;
; generic_pll                        ; 9              ;
; stratixv_pseudo_diff_out           ; 3              ;
; stratixv_ram_block                 ; 369            ;
;                                    ;                ;
; Max LUT depth                      ; 8.00           ;
; Average LUT depth                  ; 2.11           ;
+------------------------------------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 29 19:00:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics
Warning (125092): Tcl Script File fifo_w128_156.qip not found
    Info (125063): set_global_assignment -name QIP_FILE fifo_w128_156.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file acoustics.v
    Info (12023): Found entity 1: Acoustics File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/master_pll/master_pll_0002.v
    Info (12023): Found entity 1: master_pll_0002 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/master_pll.vhd
    Info (12022): Found design unit 1: master_pll-rtl File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd Line: 19
    Info (12023): Found entity 1: master_pll File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface.v
    Info (12023): Found entity 1: ddr3_interface File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_0002.v
    Info (12023): Found entity 1: ddr3_interface_0002 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v
    Info (12023): Found entity 1: ddr3_interface_mm_interconnect_1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster.v
    Info (12023): Found entity 1: ddr3_interface_dmaster File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv
    Info (12023): Found entity 1: ddr3_interface_dmaster_p2b_adapter File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv
    Info (12023): Found entity 1: ddr3_interface_dmaster_b2p_adapter File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file megafunctions/ddr3_interface/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv
    Info (12023): Found entity 1: ddr3_interface_dmaster_timing_adt File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file megafunctions/ddr3_interface/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0.v
    Info (12023): Found entity 1: ddr3_interface_s0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 3 design units, including 3 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 34
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 97
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv
    Info (12023): Found entity 1: altera_mem_if_simple_avalon_mm_bridge File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv
    Info (12023): Found entity 1: ddr3_interface_s0_irq_mapper File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux_001 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux_002 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux_001 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux_003 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_default_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: ddr3_interface_s0_mm_interconnect_0_router File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_001_default_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_001 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_002_default_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_002 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_003_default_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_003 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_004_default_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_004 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_006_default_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_006 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_demux_001 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_demux_003 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux_001 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux_002 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v
    Info (12023): Found entity 1: ddr3_interface_p0_clock_pair_generator File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: ddr3_interface_p0_acv_hard_addr_cmd_pads File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: ddr3_interface_p0_acv_hard_memphy File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v
    Info (12023): Found entity 1: ddr3_interface_p0_acv_ldc File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: ddr3_interface_p0_acv_hard_io_pads File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v
    Info (12023): Found entity 1: ddr3_interface_p0_generic_ddio File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_reset.v
    Info (12023): Found entity 1: ddr3_interface_p0_reset File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v
    Info (12023): Found entity 1: ddr3_interface_p0_reset_sync File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv
    Info (12023): Found entity 1: ddr3_interface_p0_phy_csr File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v
    Info (12023): Found entity 1: ddr3_interface_p0_iss_probe File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0.sv
    Info (12023): Found entity 1: ddr3_interface_p0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v
    Info (12023): Found entity 1: ddr3_interface_p0_altdqdqs File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_pll0.sv
    Info (12023): Found entity 1: ddr3_interface_pll0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv Line: 23
Info (12021): Found 5 design units, including 2 entities, in source file megafunctions/oklibrary.vhd
    Info (12022): Found design unit 1: okHost-archHost File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd Line: 25
    Info (12022): Found design unit 2: okWireOR-archWireOR File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd Line: 140
    Info (12022): Found design unit 3: FRONTPANEL File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd Line: 155
    Info (12023): Found entity 1: okHost File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd Line: 13
    Info (12023): Found entity 2: okWireOR File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd Line: 131
Info (12021): Found 32 design units, including 32 entities, in source file megafunctions/okhost.v
    Info (12023): Found entity 1: okCore File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 16
    Info (12023): Found entity 2: okCoreHarness File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 601
    Info (12023): Found entity 3: ok_altera_pll File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 630
    Info (12023): Found entity 4: ramb32x512 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 755
    Info (12023): Found entity 5: fifo_w8_64_r8_64 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 929
    Info (12023): Found entity 6: altera_chipid File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1059
    Info (12023): Found entity 7: altchip_id File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1144
    Info (12023): Found entity 8: okAuthenticate File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1338
    Info (12023): Found entity 9: crypto_tok File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1646
    Info (12023): Found entity 10: crp File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1964
    Info (12023): Found entity 11: crypto_des File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2034
    Info (12023): Found entity 12: key_selh File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2138
    Info (12023): Found entity 13: sbox1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2595
    Info (12023): Found entity 14: sbox2 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2709
    Info (12023): Found entity 15: sbox3 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2823
    Info (12023): Found entity 16: sbox4 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2937
    Info (12023): Found entity 17: sbox5 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3051
    Info (12023): Found entity 18: sbox6 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3165
    Info (12023): Found entity 19: sbox7 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3279
    Info (12023): Found entity 20: sbox8 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3393
    Info (12023): Found entity 21: okNios_small File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3477
    Info (12023): Found entity 22: altera_reset_controller File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3748
    Info (12023): Found entity 23: altera_reset_synchronizer File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 4049
    Info (12023): Found entity 24: okNios_small_mm_interconnect_0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 4121
    Info (12023): Found entity 25: altera_avalon_sc_fifo File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 6308
    Info (12023): Found entity 26: okNios_small_nios_in_port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7223
    Info (12023): Found entity 27: okNios_small_onchip_memory2_0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7281
    Info (12023): Found entity 28: okNios_small_nios_out_port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7366
    Info (12023): Found entity 29: okNios_small_nios2_qsys_0_register_bank_a_module File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7432
    Info (12023): Found entity 30: okNios_small_nios2_qsys_0_register_bank_b_module File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7497
    Info (12023): Found entity 31: okNios_small_nios2_qsys_0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7562
    Info (12023): Found entity 32: okNios_small_nios2_qsys_0_test_bench File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 10035
Info (12021): Found 16 design units, including 16 entities, in source file megafunctions/okhost.sv
    Info (12023): Found entity 1: okNios_small_irq_mapper File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 31
    Info (12023): Found entity 2: altera_merlin_arbitrator File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 161
    Info (12023): Found entity 3: altera_merlin_arb_adder File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 286
    Info (12023): Found entity 4: okNios_small_mm_interconnect_0_rsp_mux File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 368
    Info (12023): Found entity 5: okNios_small_mm_interconnect_0_rsp_demux File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 763
    Info (12023): Found entity 6: okNios_small_mm_interconnect_0_cmd_mux File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 874
    Info (12023): Found entity 7: okNios_small_mm_interconnect_0_cmd_demux File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1186
    Info (12023): Found entity 8: okNios_small_mm_interconnect_0_router_002_default_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1349
    Info (12023): Found entity 9: okNios_small_mm_interconnect_0_router_002 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1390
    Info (12023): Found entity 10: okNios_small_mm_interconnect_0_router_default_decode File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1575
    Info (12023): Found entity 11: okNios_small_mm_interconnect_0_router File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1616
    Info (12023): Found entity 12: altera_merlin_slave_agent File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1819
    Info (12023): Found entity 13: altera_merlin_burst_uncompressor File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 2435
    Info (12023): Found entity 14: altera_merlin_master_agent File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 2719
    Info (12023): Found entity 15: altera_merlin_slave_translator File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 3039
    Info (12023): Found entity 16: altera_merlin_master_translator File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 3566
Info (12021): Found 10 design units, including 10 entities, in source file megafunctions/okendpoints.v
    Info (12023): Found entity 1: sync_reset File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 3
    Info (12023): Found entity 2: okWireOut File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 35
    Info (12023): Found entity 3: okWireIn File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 124
    Info (12023): Found entity 4: okTriggerOut File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 212
    Info (12023): Found entity 5: okTriggerIn File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 334
    Info (12023): Found entity 6: okRegisterBridge File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 432
    Info (12023): Found entity 7: okPipeOut File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 522
    Info (12023): Found entity 8: okPipeIn File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 603
    Info (12023): Found entity 9: okBTPipeOut File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 695
    Info (12023): Found entity 10: okBTPipeIn File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v Line: 779
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/mem_pll_0002.v
    Info (12023): Found entity 1: mem_pll_0002 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/mem_pll.v
    Info (12023): Found entity 1: mem_pll File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/fifo_w128_256_r32_1024.v
    Info (12023): Found entity 1: fifo_w128_256_r32_1024 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ddr3_test.v
    Info (12023): Found entity 1: ddr3_test File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file megafunctions/fifo_w128_256.v
    Info (12023): Found entity 1: fifo_w128_256 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v Line: 39
Info (12127): Elaborating entity "Acoustics" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Acoustics.v(145): truncated value with size 32 to match size of target (4) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 145
Info (12128): Elaborating entity "okHost" for hierarchy "okHost:okHI" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 219
Info (12128): Elaborating entity "ok_altera_pll" for hierarchy "okHost:okHI|ok_altera_pll:ok_altera_pll0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd Line: 65
Info (12128): Elaborating entity "altera_pll" for hierarchy "okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 714
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 714
Info (12133): Instantiated megafunction "okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 714
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.81 MHz"
    Info (12134): Parameter "operation_mode" = "source synchronous"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.810000 MHz"
    Info (12134): Parameter "phase_shift0" = "-2014 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "okCoreHarness" for hierarchy "okHost:okHI|okCoreHarness:core0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd Line: 126
Info (12128): Elaborating entity "okCore" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 626
Info (12128): Elaborating entity "okAuthenticate" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 150
Info (12128): Elaborating entity "altera_chipid" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1579
Info (12128): Elaborating entity "altchip_id" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1074
Info (12128): Elaborating entity "a_graycounter" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1207
Info (12130): Elaborated megafunction instantiation "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1207
Info (12133): Instantiated megafunction "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1207
    Info (12134): Parameter "width" = "7"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_vng.tdf
    Info (12023): Found entity 1: a_graycounter_vng File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_vng.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_vng" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 50
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1300
Info (12130): Elaborated megafunction instantiation "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1300
Info (12133): Instantiated megafunction "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1300
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "64"
Info (12128): Elaborating entity "crypto_des" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1587
Info (12128): Elaborating entity "crp" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2054
Info (12128): Elaborating entity "sbox1" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox1:u0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1983
Info (12128): Elaborating entity "sbox2" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox2:u1" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1984
Info (12128): Elaborating entity "sbox3" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox3:u2" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1985
Info (12128): Elaborating entity "sbox4" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox4:u3" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1986
Info (12128): Elaborating entity "sbox5" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox5:u4" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1987
Info (12128): Elaborating entity "sbox6" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox6:u5" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1988
Info (12128): Elaborating entity "sbox7" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox7:u6" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1989
Info (12128): Elaborating entity "sbox8" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox8:u7" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1990
Info (12128): Elaborating entity "key_selh" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|key_selh:u1" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2068
Info (12128): Elaborating entity "fifo_w8_64_r8_64" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1598
Info (12128): Elaborating entity "scfifo" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 967
Info (12130): Elaborated megafunction instantiation "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 967
Info (12133): Instantiated megafunction "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 967
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_2n91.tdf
    Info (12023): Found entity 1: scfifo_2n91 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/scfifo_2n91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_2n91" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9t91.tdf
    Info (12023): Found entity 1: a_dpfifo_9t91 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_9t91" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/scfifo_2n91.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state|cntr_vg7:count_usedw" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2os1.tdf
    Info (12023): Found entity 1: altsyncram_2os1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_2os1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2os1" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|altsyncram_2os1:FIFOram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf Line: 43
Info (12128): Elaborating entity "crypto_tok" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1614
Info (12128): Elaborating entity "okNios_small" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 1624
Info (12128): Elaborating entity "okNios_small_nios2_qsys_0" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3541
Info (12128): Elaborating entity "okNios_small_nios2_qsys_0_test_bench" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_test_bench:the_okNios_small_nios2_qsys_0_test_bench" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 8193
Info (12128): Elaborating entity "okNios_small_nios2_qsys_0_register_bank_a_module" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 8656
Info (12128): Elaborating entity "altsyncram" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7468
Info (12130): Elaborated megafunction instantiation "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7468
Info (12133): Instantiated megafunction "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7468
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "okNios_small_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tnn1.tdf
    Info (12023): Found entity 1: altsyncram_tnn1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_tnn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tnn1" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_tnn1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_a.mif -- setting all initial values to 0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7468
Info (12128): Elaborating entity "okNios_small_nios2_qsys_0_register_bank_b_module" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 8677
Info (12128): Elaborating entity "altsyncram" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7533
Info (12130): Elaborated megafunction instantiation "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7533
Info (12133): Instantiated megafunction "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7533
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "okNios_small_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_unn1.tdf
    Info (12023): Found entity 1: altsyncram_unn1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_unn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_unn1" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_unn1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_b.mif -- setting all initial values to 0 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7533
Info (12128): Elaborating entity "okNios_small_nios_out_port" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3552
Info (12128): Elaborating entity "okNios_small_onchip_memory2_0" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3565
Info (12128): Elaborating entity "altsyncram" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7326
Info (12130): Elaborated megafunction instantiation "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7326
Info (12133): Instantiated megafunction "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 7326
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "okHostMicrocode.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2560"
    Info (12134): Parameter "numwords_a" = "2560"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ifi1.tdf
    Info (12023): Found entity 1: altsyncram_ifi1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_ifi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ifi1" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifi1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "okHostMicrocode.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 320 warnings, reporting 10 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "okHostMicrocode.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex Line: 11
Info (12128): Elaborating entity "okNios_small_nios_in_port" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3573
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3635
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 4603
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 4665
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 4731
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 4797
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 5077
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 5159
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 5242
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 2381
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 5283
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0_router" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 5795
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0_router_default_decode" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1720
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0_router_002" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_002" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 5827
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0_router_002_default_decode" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router_002:router_002|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1484
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0_cmd_demux" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 5932
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0_cmd_mux" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 5996
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 1109
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 227
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0_rsp_demux" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 6111
Info (12128): Elaborating entity "okNios_small_mm_interconnect_0_rsp_mux" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 6244
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 674
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv Line: 227
Info (12128): Elaborating entity "okNios_small_irq_mapper" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_irq_mapper:irq_mapper" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3641
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3704
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3914
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3926
Info (12128): Elaborating entity "ramb32x512" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 162
Info (12128): Elaborating entity "altsyncram" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 801
Info (12130): Elaborated megafunction instantiation "okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 801
Info (12133): Instantiated megafunction "okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 801
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_t8o1.tdf Line: 781
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t8o1.tdf
    Info (12023): Found entity 1: altsyncram_t8o1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_t8o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t8o1" for hierarchy "okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component|altsyncram_t8o1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "okWireOR" for hierarchy "okWireOR:wireOR" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 221
Info (12128): Elaborating entity "okWireIn" for hierarchy "okWireIn:wi00" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 228
Info (12128): Elaborating entity "okBTPipeOut" for hierarchy "okBTPipeOut:po0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 240
Info (12128): Elaborating entity "mem_pll" for hierarchy "mem_pll:mem_pll_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 249
Info (12128): Elaborating entity "mem_pll_0002" for hierarchy "mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "333.333333 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "83.333333 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "master_pll" for hierarchy "master_pll:master_pll_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 255
Info (12128): Elaborating entity "master_pll_0002" for hierarchy "master_pll:master_pll_inst|master_pll_0002:master_pll_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "16.384180 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ddr3_interface" for hierarchy "ddr3_interface:ddr3_interface_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 324
Info (12128): Elaborating entity "ddr3_interface_0002" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v Line: 124
Info (12128): Elaborating entity "ddr3_interface_pll0" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 166
Info (10648): Verilog HDL Display System Task info at ddr3_interface_pll0.sv(157): Using Regular pll emif simulation models File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv Line: 157
Info (12128): Elaborating entity "ddr3_interface_p0" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 291
Info (10648): Verilog HDL Display System Task info at ddr3_interface_p0.sv(405): Using Regular core emif simulation models File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv Line: 405
Info (12128): Elaborating entity "ddr3_interface_p0_acv_hard_memphy" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv Line: 573
Warning (10036): Verilog HDL or VHDL warning at ddr3_interface_p0_acv_hard_memphy.v(436): object "seq_calib_init_reg" assigned a value but never read File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v Line: 436
Warning (10230): Verilog HDL assignment warning at ddr3_interface_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v Line: 557
Info (12128): Elaborating entity "ddr3_interface_p0_reset" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v Line: 487
Info (12128): Elaborating entity "ddr3_interface_p0_reset_sync" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_afi_clk" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v Line: 87
Info (12128): Elaborating entity "ddr3_interface_p0_reset_sync" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v Line: 95
Info (12128): Elaborating entity "ddr3_interface_p0_reset_sync" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v Line: 103
Info (12128): Elaborating entity "ddr3_interface_p0_reset_sync" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v Line: 137
Info (12128): Elaborating entity "ddr3_interface_p0_acv_ldc" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v Line: 554
Info (12128): Elaborating entity "ddr3_interface_p0_acv_hard_io_pads" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..68]" at ddr3_interface_p0_acv_hard_io_pads.v(192) has no driver File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 192
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at ddr3_interface_p0_acv_hard_io_pads.v(192) has no driver File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 192
Info (12128): Elaborating entity "ddr3_interface_p0_acv_hard_addr_cmd_pads" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 245
Info (12128): Elaborating entity "ddr3_interface_p0_generic_ddio" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:uaddress_pad" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "ddr3_interface_p0_generic_ddio" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ubank_pad" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "ddr3_interface_p0_generic_ddio" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ucmd_pad" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "ddr3_interface_p0_generic_ddio" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ureset_n_pad" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "ddr3_interface_p0_clock_pair_generator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "ddr3_interface_p0_altdqdqs" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v Line: 143
Info (12128): Elaborating entity "ddr3_interface_s0" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 323
Info (12128): Elaborating entity "altera_mem_if_sequencer_rst" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 99
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 119
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 803
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1266
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf
    Info (12023): Found entity 1: altsyncram_mri1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_mri1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mri1" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1288
Info (12128): Elaborating entity "sequencer_scc_mgr" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 160
Info (12128): Elaborating entity "sequencer_scc_reg_file" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv Line: 581
Info (12128): Elaborating entity "altdpram" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v Line: 59
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v Line: 59
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v Line: 59
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altdpram"
    Info (12134): Parameter "outdata_aclr" = "OFF"
    Info (12134): Parameter "outdata_reg" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdaddress_aclr" = "OFF"
    Info (12134): Parameter "rdaddress_reg" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_aclr" = "OFF"
    Info (12134): Parameter "rdcontrol_reg" = "UNREGISTERED"
    Info (12134): Parameter "width" = "19"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "width_byteena" = "1"
    Info (12134): Parameter "wraddress_aclr" = "OFF"
    Info (12134): Parameter "wraddress_reg" = "INCLOCK"
    Info (12134): Parameter "wrcontrol_aclr" = "OFF"
    Info (12134): Parameter "wrcontrol_reg" = "INCLOCK"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf
    Info (12023): Found entity 1: dpram_k3s1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf Line: 29
Info (12128): Elaborating entity "dpram_k3s1" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf Line: 202
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/mux_7hb.tdf Line: 22
Info (12128): Elaborating entity "mux_7hb" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf Line: 40
Info (12128): Elaborating entity "sequencer_scc_acv_wrapper" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv Line: 680
Info (12128): Elaborating entity "sequencer_scc_acv_phase_decode" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv Line: 79
Info (12128): Elaborating entity "sequencer_reg_file" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 179
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv Line: 134
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv Line: 134
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv Line: 134
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf
    Info (12023): Found entity 1: altsyncram_c9v1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_c9v1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c9v1" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_mem_if_simple_avalon_mm_bridge" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 215
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5888"
    Info (12134): Parameter "numwords_a" = "5888"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "init_file" = "ddr3_interface_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0k1.tdf
    Info (12023): Found entity 1: altsyncram_d0k1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_d0k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d0k1" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_d0k1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 269
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 320
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 479
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 599
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 663
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 727
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 791
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 855
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 936
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1017
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1098
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1182
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1223
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router:router" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1614
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_default_decode" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router:router|ddr3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_001" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_001:router_001" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1630
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_001_default_decode" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_001:router_001|ddr3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_002" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_002:router_002" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1646
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_002_default_decode" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_002:router_002|ddr3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_003" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_003:router_003" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1662
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_003_default_decode" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_003:router_003|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_004" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_004:router_004" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_004_default_decode" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_004:router_004|ddr3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_006" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_006:router_006" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1710
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_router_006_default_decode" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_006:router_006|ddr3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1760
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_cmd_demux" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1795
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_cmd_demux_001" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1818
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_cmd_demux_002" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1835
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_cmd_mux" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1852
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_cmd_mux_001" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1881
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv Line: 348
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_cmd_mux_003" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1921
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_rsp_demux_001" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 1967
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_rsp_demux_003" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 2007
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_rsp_mux" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 2042
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_rsp_mux_001" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 2065
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_rsp_mux_002" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 2082
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v Line: 2111
Info (12128): Elaborating entity "ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "ddr3_interface_s0_irq_mapper" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_irq_mapper:irq_mapper" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v Line: 326
Info (12128): Elaborating entity "ddr3_interface_dmaster" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 341
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "ddr3_interface_dmaster_timing_adt" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_timing_adt:timing_adt" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at ddr3_interface_dmaster_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "ddr3_interface_dmaster_b2p_adapter" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_b2p_adapter:b2p_adapter" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at ddr3_interface_dmaster_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at ddr3_interface_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "ddr3_interface_dmaster_p2b_adapter" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_p2b_adapter:p2b_adapter" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 897
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (128) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 905
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 917
Info (12128): Elaborating entity "ddr3_interface_mm_interconnect_1" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v Line: 940
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v Line: 102
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v Line: 166
Info (12128): Elaborating entity "ddr3_test" for hierarchy "ddr3_test:ddr3_tb" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 356
Warning (10036): Verilog HDL or VHDL warning at ddr3_test.v(46): object "avl_rdata_was_valid" assigned a value but never read File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v Line: 46
Warning (10230): Verilog HDL assignment warning at ddr3_test.v(49): truncated value with size 32 to match size of target (8) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v Line: 49
Warning (10230): Verilog HDL assignment warning at ddr3_test.v(87): truncated value with size 32 to match size of target (8) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v Line: 87
Warning (10230): Verilog HDL assignment warning at ddr3_test.v(91): truncated value with size 32 to match size of target (8) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v Line: 91
Warning (10230): Verilog HDL assignment warning at ddr3_test.v(93): truncated value with size 32 to match size of target (25) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v Line: 93
Warning (10230): Verilog HDL assignment warning at ddr3_test.v(96): truncated value with size 32 to match size of target (8) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v Line: 96
Warning (10230): Verilog HDL assignment warning at ddr3_test.v(98): truncated value with size 32 to match size of target (25) File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v Line: 98
Info (12128): Elaborating entity "fifo_w128_256" for hierarchy "fifo_w128_256:okPipeIn_fifo" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 371
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v Line: 96
Info (12130): Elaborated megafunction instantiation "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v Line: 96
Info (12133): Instantiated megafunction "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ksr1.tdf
    Info (12023): Found entity 1: dcfifo_ksr1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_ksr1" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_gray2bin_g9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_fu6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_bcc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9d1.tdf
    Info (12023): Found entity 1: altsyncram_e9d1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_e9d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e9d1" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_brp" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_1v5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf Line: 80
Info (12128): Elaborating entity "fifo_w128_256_r32_1024" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 388
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v Line: 96
Info (12130): Elaborated megafunction instantiation "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v Line: 96
Info (12133): Instantiated megafunction "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v Line: 96
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mvt1.tdf
    Info (12023): Found entity 1: dcfifo_mvt1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 48
Info (12128): Elaborating entity "dcfifo_mvt1" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf
    Info (12023): Found entity 1: a_graycounter_eu6 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_eu6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_eu6" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_eu6:rdptr_g1p" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7t91.tdf
    Info (12023): Found entity 1: altsyncram_7t91 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7t91" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_8d9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:rdfull_reg" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_2ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_jd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_2ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ol File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_3ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3ol" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_kd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_3ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_a06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cmpr_a06:rdfull_eq_comp" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_osd.tdf
    Info (12023): Found entity 1: cntr_osd File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_osd.tdf Line: 27
Info (12128): Elaborating entity "cntr_osd" for hierarchy "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cntr_osd:cntr_b" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf Line: 92
Warning (12010): Port "ir_out" on the entity instantiation of "node" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v Line: 101
Warning (12020): Port "phy_ddio_address" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 64. The formal width of the signal in the module is 60.  The extra bits will be ignored. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 245
Warning (12020): Port "phy_ddio_cke" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 245
Warning (12020): Port "phy_ddio_cs_n" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 245
Warning (12020): Port "phy_ddio_odt" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v Line: 245
Warning (12010): Port "phy_ddio_dmdout" on the entity instantiation of "uio_pads" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v Line: 780
Warning (12010): Port "read_capture_clk" on the entity instantiation of "ureset" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v Line: 487
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.10.29.19:01:42 Progress: Loading sldf0cc00c2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[1]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 75
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[2]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 109
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[3]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 143
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[4]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 177
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[5]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 211
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[6]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 245
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[7]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 279
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[8]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 313
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[9]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 347
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[10]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 381
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[11]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 415
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[12]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 449
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[13]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 483
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[14]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 517
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[15]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 551
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[16]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 585
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[17]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 619
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[18]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 653
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[19]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 687
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[20]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 721
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[21]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 755
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[22]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 789
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[23]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 823
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[24]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 857
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[25]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 891
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[26]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 925
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[27]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 959
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[28]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 993
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[29]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 1027
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[30]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 1061
        Warning (14320): Synthesized away node "fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|q_b[31]" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf Line: 1095
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|afi_phy_clk" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv Line: 200
        Warning (14320): Synthesized away node "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_mem_clk" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv Line: 233
        Warning (14320): Synthesized away node "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_addr_cmd_clk" File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv Line: 329
Info (13014): Ignored 8 buffer(s)
    Info (13016): Ignored 8 CARRY_SUM buffer(s)
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276004): RAM logic "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox8:u7|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3399
    Info (276004): RAM logic "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox7:u6|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3285
    Info (276004): RAM logic "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox6:u5|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3171
    Info (276004): RAM logic "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox5:u4|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 3057
    Info (276004): RAM logic "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox4:u3|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2943
    Info (276004): RAM logic "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox3:u2|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2829
    Info (276004): RAM logic "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox2:u1|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2715
    Info (276004): RAM logic "okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox1:u0|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v Line: 2601
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_g0n1.tdf Line: 27
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "okHU[1]" is stuck at GND File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 31
    Warning (13410): Pin "led[0]" is stuck at VCC File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 69
Warning (332009): The launch and latch times for the relationship between source clock: ddr3_interface_inst|ddr3_interface_inst|pll0|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: sys_clk_p and destination clock: ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: sys_clk_p and destination clock: ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 342 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 716 node(s), including 180 DDIO, 9 PLL, 0 transceiver and 67 LCELL
Warning: RST port on the PLL is not properly connected on instance master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 5849 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 53 bidirectional pins
    Info (21061): Implemented 4877 logic cells
    Info (21064): Implemented 439 RAM segments
    Info (21065): Implemented 9 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 5230 megabytes
    Info: Processing ended: Mon Oct 29 19:02:47 2018
    Info: Elapsed time: 00:02:47
    Info: Total CPU time (on all processors): 00:03:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.map.smsg.


