============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  03:29:59 pm
  Module:                 sklansky_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[19]
       Endpoint: (F) S[25]

                   Capture    Launch  
      Path Delay:+    1896         -  
      Drv Adjust:+       0         0  
         Arrival:=    1896            
                                      
   Required Time:=    1896            
       Data Path:-    1896            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1896            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  B[19]                                        -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g45/X                                        -       A->X  F     sky130_fd_sc_hd__clkbuf_1      3  8.5    75   342     342    (-,-) 
  GENERATE_PROPAGATE[19].PROPAGATE/g2/Y        -       B->Y  R     sky130_fd_sc_hd__nand2b_1      1  5.9    89    99     442    (-,-) 
  GENERATE_PROPAGATE[19].PROPAGATE/g21__4319/Y -       B->Y  F     sky130_fd_sc_hd__nand2_2       3 11.1    75    80     521    (-,-) 
  LEVEL_1[19].B1/PROPAGATE/g11__7098/X         -       B->X  F     sky130_fd_sc_hd__and2_1        2  6.3    51   180     701    (-,-) 
  LEVEL_2[19].B2/GENERATE/g14__4733/Y          -       B->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    71    83     784    (-,-) 
  LEVEL_2[19].B2/GENERATE/g13__7482/Y          -       A->Y  F     sky130_fd_sc_hd__nand2_2       5 17.0    78    86     871    (-,-) 
  LEVEL_3[23].B4/GENERATE/g14__6417/Y          -       B->Y  R     sky130_fd_sc_hd__nand2_2       1 10.6    76    99     970    (-,-) 
  LEVEL_3[23].B4/GENERATE/g13__7410/Y          -       B->Y  F     sky130_fd_sc_hd__nand2b_4      9 26.7    78    89    1059    (-,-) 
  B8/GENERATE/g13__2398/X                      -       A1->X F     sky130_fd_sc_hd__a21o_1        1  3.5    38   167    1226    (-,-) 
  LEVEL_5[24].B13/GENERATE/g13__5107/X         -       B1->X F     sky130_fd_sc_hd__a21o_1        1  3.5    38   150    1376    (-,-) 
  C24/g13__6260/X                              -       B1->X F     sky130_fd_sc_hd__a21o_1        2  6.2    50   162    1538    (-,-) 
  S25/g10__6131/X                              -       A0->X F     sky130_fd_sc_hd__mux2_4        1 51.3   115   358    1895    (-,-) 
  S[25]                                        <<<     -     F     (port)                         -    -     -     0    1896    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

