
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.1.217.3

// backanno -o smack_buds_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui smack_buds_impl_1.udb 
// Netlist created on Fri Dec  2 23:15:11 2022
// Netlist written on Fri Dec  2 23:15:14 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( RGB, up, VSYNC, HSYNC, testPLLout, controller_latch, 
             controller_clock, ext12m, controller_in );
  input  ext12m, controller_in;
  output [5:0] RGB;
  output up, VSYNC, HSYNC, testPLLout, controller_latch, controller_clock;
  wire   \internalvga.n57[2] , \internalvga.n57[1] , \internalvga.n4207 , 
         \internalrow[2] , \internalvga.n1922 , \internalrow[1] , n179, 
         row_9__N_112, internal25clk, \internalvga.n1924 , 
         \internalvga.n57[0] , \internalvga.n4114 , \RGB_pad[2].vcc , 
         \internalrow[0] , \internalvga.n57[4] , \internalvga.n57[3] , 
         \internalvga.n4210 , \internalrow[4] , \internalrow[3] , 
         \internalvga.n1926 , \internalvga.n45[9] , \internalvga.n4234 , 
         \internalvga.n1994 , \internalcol[9] , col_9__N_101, 
         \internalvga.n45[8] , \internalvga.n45[7] , \internalvga.n4231 , 
         \internalcol[8] , \internalvga.n1992 , \internalcol[7] , 
         \internalvga.n45[6] , \internalvga.n45[5] , \internalvga.n4228 , 
         \internalcol[6] , \internalvga.n1990 , \internalcol[5] , 
         \internalvga.n45[4] , \internalvga.n45[3] , \internalvga.n4225 , 
         \internalcol[4] , \internalvga.n1988 , \internalcol[3] , 
         \internalvga.n45[2] , \internalvga.n45[1] , \internalvga.n4222 , 
         \internalcol[2] , \internalvga.n1986 , \internalcol[1] , 
         \internalvga.n45[0] , \internalvga.n4117 , \internalcol[0] , 
         \internalvga.n57[9] , \internalvga.n4219 , \internalvga.n1930 , 
         \internalrow[9] , \internalvga.n57[8] , \internalvga.n57[7] , 
         \internalvga.n4216 , \internalrow[8] , \internalvga.n1928 , 
         \internalrow[7] , \internalvga.n57[6] , \internalvga.n57[5] , 
         \internalvga.n4213 , \internalrow[6] , \internalrow[5] , 
         \patternmaker.n4057 , \patternmaker.y[5] , \patternmaker.n1883 , 
         \patternmaker.y[4] , \patternmaker.onsquarey_N_146[4] , 
         \patternmaker.onsquarey_N_146[5] , \patternmaker.n1885 , 
         \patternmaker.n4063 , \patternmaker.y[9] , \patternmaker.n1887 , 
         \patternmaker.y[8] , \patternmaker.onsquarey_N_146[8] , 
         \patternmaker.onsquarey_N_146[9] , \patternmaker.n4060 , 
         \patternmaker.y[7] , \patternmaker.y[6] , 
         \patternmaker.onsquarey_N_146[6] , \patternmaker.onsquarey_N_146[7] , 
         \patternmaker.n4051 , \patternmaker.y[1] , 
         \patternmaker.onsquarey_N_146[1] , \patternmaker.n1881 , 
         \patternmaker.n4048 , \patternmaker.x[9] , \patternmaker.n1960 , 
         \patternmaker.x[8] , \patternmaker.onsquarex_N_134[8] , 
         \patternmaker.onsquarex_N_134[9] , \patternmaker.n4045 , 
         \patternmaker.x[7] , \patternmaker.n1958 , \patternmaker.x[6] , 
         \patternmaker.onsquarex_N_134[6] , \patternmaker.onsquarex_N_134[7] , 
         \patternmaker.n4042 , \patternmaker.x[5] , \patternmaker.n1956 , 
         \patternmaker.x[4] , \patternmaker.onsquarex_N_134[4] , 
         \patternmaker.onsquarex_N_134[5] , \patternmaker.n4039 , 
         \patternmaker.x[3] , \patternmaker.n1954 , \patternmaker.x[2] , 
         \patternmaker.onsquarex_N_134[2] , \patternmaker.onsquarex_N_134[3] , 
         \patternmaker.n4036 , \patternmaker.x[1] , 
         \patternmaker.onsquarex_N_134[1] , \patternmaker.n4054 , 
         \patternmaker.y[3] , \patternmaker.y[2] , 
         \patternmaker.onsquarey_N_146[2] , \patternmaker.onsquarey_N_146[3] , 
         \patternmaker.game.n4081 , \patternmaker.game.n1911 , 
         \patternmaker.game.n57[1] , \patternmaker.game.n57[2] , 
         \patternmaker.game.n1913 , \patternmaker.game.n4078 , 
         \patternmaker.x[0] , \patternmaker.game.n57[0] , 
         \patternmaker.game.n4093 , \patternmaker.game.n1919 , 
         \patternmaker.game.n114 , \patternmaker.game.n4090 , 
         \patternmaker.game.n1917 , \patternmaker.game.n57[7] , 
         \patternmaker.game.n115 , \patternmaker.game.n4087 , 
         \patternmaker.game.n1915 , \patternmaker.game.n57[5] , 
         \patternmaker.game.n57[6] , \patternmaker.game.n4084 , 
         \patternmaker.game.n57[3] , \patternmaker.game.n57[4] , 
         \patternmaker.game.n4126 , \patternmaker.game.n2005 , 
         \patternmaker.game.n508[9] , \patternmaker.game.n4123 , 
         \patternmaker.game.n2003 , \patternmaker.game.n508[7] , 
         \patternmaker.game.n508[8] , \patternmaker.game.n4120 , 
         \patternmaker.game.n2001 , \patternmaker.game.n508[5] , 
         \patternmaker.game.n508[6] , \patternmaker.game.n4102 , 
         \patternmaker.game.n1999 , \patternmaker.game.n508[3] , 
         \patternmaker.game.n508[4] , \patternmaker.game.n4099 , 
         \patternmaker.game.n1997 , \patternmaker.game.n508[1] , 
         \patternmaker.game.n508[2] , \patternmaker.game.n4096 , 
         \patternmaker.game.n508[0] , \patternmaker.game.n4135 , 
         \patternmaker.game.n1951 , \patternmaker.game.n57_adj_244[9] , 
         \patternmaker.game.n4132 , \patternmaker.game.n1949 , 
         \patternmaker.game.n57_adj_244[7] , 
         \patternmaker.game.n57_adj_244[8] , \patternmaker.game.n4129 , 
         \patternmaker.game.n1947 , \patternmaker.game.n57_adj_244[5] , 
         \patternmaker.game.n57_adj_244[6] , \patternmaker.game.n4111 , 
         \patternmaker.game.n1945 , \patternmaker.game.n57_adj_244[3] , 
         \patternmaker.game.n57_adj_244[4] , \patternmaker.game.n4108 , 
         \patternmaker.game.n1943 , \patternmaker.game.n57_adj_244[1] , 
         \patternmaker.game.n57_adj_244[2] , \patternmaker.game.n4105 , 
         \patternmaker.game.n57_adj_244[0] , \patternmaker.game.n45[9] , 
         \patternmaker.game.n45[8] , \patternmaker.game.n4147 , 
         \patternmaker.game.n1939 , x_9__N_193, internal60hzclk, 
         \patternmaker.game.n45[7] , \patternmaker.game.n45[6] , 
         \patternmaker.game.n4144 , \patternmaker.game.n1937 , 
         \patternmaker.game.n45[5] , \patternmaker.game.n45[4] , 
         \patternmaker.game.n4141 , \patternmaker.game.n1935 , 
         \patternmaker.game.n43_adj_245[4] , \patternmaker.game.n45[3] , 
         \patternmaker.game.n45[2] , \patternmaker.game.n4138 , 
         \patternmaker.game.n43_adj_245[3] , \patternmaker.game.n1933 , 
         \patternmaker.game.n43_adj_245[2] , \patternmaker.game.n45[1] , 
         \patternmaker.game.n45[0] , \patternmaker.game.n4066 , 
         \patternmaker.game.n43_adj_245[1] , \patternmaker.y[0] , 
         \patternmaker.game.n43_adj_245[0] , \controller1.n89[20] , 
         \controller1.n89[19] , \controller1.n4177 , \controller1.counter[20] , 
         \controller1.n1982 , \controller1.counter[19] , 
         \controller1.counter_20__N_51 , \controller1.clk , 
         \controller1.n89[18] , \controller1.n89[17] , \controller1.n4174 , 
         \controller1.counter[18] , \controller1.n1980 , 
         \controller1.counter[17] , \controller1.n89[16] , 
         \controller1.n89[15] , \controller1.n4171 , \controller1.counter[16] , 
         \controller1.n1978 , \controller1.counter[15] , \controller1.n89[14] , 
         \controller1.n89[13] , \controller1.n4168 , \controller1.counter[14] , 
         \controller1.n1976 , \controller1.counter[13] , \controller1.n89[12] , 
         \controller1.n89[11] , \controller1.n4165 , \controller1.counter[12] , 
         \controller1.n1974 , \controller1.counter[11] , \controller1.n89[10] , 
         \controller1.n89[9] , \controller1.n4162 , \controller1.counter[10] , 
         \controller1.n1972 , \controller1.counter[9] , \controller1.n89[8] , 
         \controller1.n89[7] , \controller1.n4159 , \controller1.counter[8] , 
         \controller1.n1970 , \controller1.counter[7] , \controller1.n89[6] , 
         \controller1.n89[5] , \controller1.n4156 , \controller1.counter[6] , 
         \controller1.n1968 , \controller1.counter[5] , \controller1.n89[4] , 
         \controller1.n89[3] , \controller1.n4153 , \controller1.counter[4] , 
         \controller1.n1966 , \controller1.counter[3] , \controller1.n89[2] , 
         \controller1.n89[1] , \controller1.n4150 , \controller1.counter[2] , 
         \controller1.n1964 , \controller1.n20 , \controller1.n89[0] , 
         \controller1.n4069 , \controller1.n21 , \sixtyHZclock.n81[6] , 
         \sixtyHZclock.n81[5] , \sixtyHZclock.n4186 , 
         \sixtyHZclock.clock_count[6] , \sixtyHZclock.n1895 , 
         \sixtyHZclock.clock_count[5] , \sixtyHZclock.n1897 , 
         \sixtyHZclock.n81[4] , \sixtyHZclock.n81[3] , \sixtyHZclock.n4183 , 
         \sixtyHZclock.clock_count[4] , \sixtyHZclock.n1893 , 
         \sixtyHZclock.clock_count[3] , \sixtyHZclock.n81[2] , 
         \sixtyHZclock.n81[1] , \sixtyHZclock.n4180 , 
         \sixtyHZclock.clock_count[2] , \sixtyHZclock.n1891 , 
         \sixtyHZclock.clock_count[1] , \sixtyHZclock.n81[0] , 
         \sixtyHZclock.n4072 , \sixtyHZclock.clock_count[0] , 
         \sixtyHZclock.n81[18] , \sixtyHZclock.n81[17] , \sixtyHZclock.n4204 , 
         \sixtyHZclock.clock_count[18] , \sixtyHZclock.n1907 , 
         \sixtyHZclock.clock_count[17] , \sixtyHZclock.n81[16] , 
         \sixtyHZclock.n81[15] , \sixtyHZclock.n4201 , 
         \sixtyHZclock.clock_count[16] , \sixtyHZclock.n1905 , 
         \sixtyHZclock.clock_count[15] , \sixtyHZclock.n81[14] , 
         \sixtyHZclock.n81[13] , \sixtyHZclock.n4198 , 
         \sixtyHZclock.clock_count[14] , \sixtyHZclock.n1903 , 
         \sixtyHZclock.clock_count[13] , \sixtyHZclock.n81[12] , 
         \sixtyHZclock.n81[11] , \sixtyHZclock.n4195 , 
         \sixtyHZclock.clock_count[12] , \sixtyHZclock.n1901 , 
         \sixtyHZclock.clock_count[11] , \sixtyHZclock.n81[10] , 
         \sixtyHZclock.n81[9] , \sixtyHZclock.n4192 , 
         \sixtyHZclock.clock_count[10] , \sixtyHZclock.n1899 , 
         \sixtyHZclock.clock_count[9] , \sixtyHZclock.n81[8] , 
         \sixtyHZclock.n81[7] , \sixtyHZclock.n4189 , 
         \sixtyHZclock.clock_count[8] , \sixtyHZclock.clock_count[7] , 
         \patternmaker.game.x_9__N_183[5] , \patternmaker.game.x_9__N_183[4] , 
         \patternmaker.game.n43[5] , \controller_buttons_signal[1] , 
         \patternmaker.game.n19 , \patternmaker.game.n43[4] , 
         \patternmaker.game.n1166 , \patternmaker.game.x_9__N_183[2] , 
         \patternmaker.game.x_9__N_183[3] , \patternmaker.game.n43[2] , 
         \patternmaker.game.n43[3] , \patternmaker.game.x_9__N_183[8] , 
         \patternmaker.game.x_9__N_183[9] , \patternmaker.game.n43[8] , 
         \patternmaker.game.n3174 , \patternmaker.game.yVelocity_4__N_207[0] , 
         \patternmaker.game.yVelocity_4__N_207[1] , \patternmaker.game.n1106 , 
         \controller_buttons_signal[7] , \patternmaker.game.yVelocity[0] , 
         \patternmaker.game.yVelocity[1] , 
         \patternmaker.game.yVelocity_4__N_207[3] , 
         \patternmaker.game.yVelocity_4__N_207[2] , 
         \patternmaker.game.yVelocity[3] , \patternmaker.game.n2 , 
         \patternmaker.game.n134[2] , \patternmaker.game.n134[0] , 
         \patternmaker.game.yVelocity[2] , \patternmaker.game.x_9__N_183[0] , 
         \patternmaker.game.x_9__N_183[1] , \patternmaker.game.n43[0] , 
         \patternmaker.game.n43[1] , \patternmaker.game.x_9__N_183[6] , 
         \patternmaker.game.x_9__N_183[7] , \patternmaker.game.n43[6] , 
         \patternmaker.game.n43[7] , \controller1.output_7__N_1[0] , 
         \controller1.output_7__N_1[1] , \controller1.shift[0] , 
         \controller1.shift[1] , controller_latch_c, 
         \controller_buttons_signal[0] , 
         \controller1.shift[6].sig_000.FeedThruLUT , \controller1.shift[6] , 
         controller_clock_c, \controller1.shift[7] , 
         \controller1.shift[4].sig_002.FeedThruLUT , 
         \controller1.shift[5].sig_001.FeedThruLUT , \controller1.shift[4] , 
         \controller1.shift[5] , \controller1.shift[2].sig_004.FeedThruLUT , 
         \controller1.shift[3].sig_003.FeedThruLUT , \controller1.shift[2] , 
         \controller1.shift[3] , \controller1.shift[0].sig_006.FeedThruLUT , 
         \controller1.shift[1].sig_005.FeedThruLUT , 
         \patternmaker.n18_adj_261 , \patternmaker.onsquarey_N_145 , 
         \patternmaker.n18_adj_260 , \patternmaker.n6_adj_270 , 
         \patternmaker.n18_adj_269 , \patternmaker.onsquarex_N_133 , 
         \patternmaker.n18 , \patternmaker.n5 , \patternmaker.game.n11 , 
         \patternmaker.game.n12 , \patternmaker.game.n1793 , 
         \patternmaker.game.n6 , \patternmaker.game.yVelocity[4] , 
         \internalvga.n14 , HSYNC_N_113, n2718, \internalvga.n10 , 
         \patternmaker.n4_adj_271 , n1785, RGB_c_0, VSYNC_N_116, 
         \internalvga.n16 , \internalvga.n6 , \internalvga.n2722 , 
         \internalvga.n2934 , \internalvga.n17 , \patternmaker.n4 , 
         \patternmaker.n6 , \patternmaker.n8 , \patternmaker.n10 , 
         \patternmaker.n12 , \patternmaker.n14 , \patternmaker.n16 , 
         \patternmaker.n4_adj_246 , \patternmaker.n6_adj_247 , 
         \patternmaker.n8_adj_248 , \patternmaker.n10_adj_249 , 
         \patternmaker.n12_adj_250 , \patternmaker.n14_adj_251 , 
         \patternmaker.n16_adj_252 , \patternmaker.n4_adj_253 , 
         \patternmaker.n6_adj_254 , \patternmaker.n8_adj_255 , 
         \patternmaker.n10_adj_256 , \patternmaker.n12_adj_257 , 
         \patternmaker.n14_adj_258 , \patternmaker.n16_adj_259 , 
         \patternmaker.n4_adj_262 , \patternmaker.n6_adj_263 , 
         \patternmaker.n8_adj_264 , \patternmaker.n10_adj_265 , 
         \patternmaker.n12_adj_266 , \patternmaker.n14_adj_267 , 
         \patternmaker.n16_adj_268 , \patternmaker.game.yVelocity_4__N_207[4] , 
         \patternmaker.game.n8 , \patternmaker.game.n16 , 
         \patternmaker.game.n17 , \controller1.n1147 , 
         \controller1.n10_adj_218 , \controller1.n28 , \controller1.n2727 , 
         \controller1.n36 , \controller1.n10 , \controller1.n2726 , 
         \controller1.n9 , \controller1.n14 , \controller1.n2958 , 
         \sixtyHZclock.n30 , \sixtyHZclock.n34 , \sixtyHZclock.n2956 , 
         \sixtyHZclock.n2960 , \sixtyHZclock.n31 , 
         \controller1.output_7__N_1[7] , \controller1.output_7__N_1[4] , 
         \controller1.output_7__N_1[3] , ext12m_c, 
         \pll.lscc_pll_inst.feedback_w , testPLLout_c, controller_in_c, up_c;

  internalvga_SLICE_0 \internalvga.SLICE_0 ( .DI1(\internalvga.n57[2] ), 
    .DI0(\internalvga.n57[1] ), .D1(\internalvga.n4207 ), 
    .B1(\internalrow[2] ), .D0(\internalvga.n1922 ), .B0(\internalrow[1] ), 
    .CE(n179), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n1922 ), .CIN1(\internalvga.n4207 ), 
    .Q0(\internalrow[1] ), .Q1(\internalrow[2] ), .F0(\internalvga.n57[1] ), 
    .F1(\internalvga.n57[2] ), .COUT1(\internalvga.n1924 ), 
    .COUT0(\internalvga.n4207 ));
  internalvga_SLICE_1 \internalvga.SLICE_1 ( .DI1(\internalvga.n57[0] ), 
    .D1(\internalvga.n4114 ), .C1(\RGB_pad[2].vcc ), .B1(\internalrow[0] ), 
    .CE(n179), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN1(\internalvga.n4114 ), .Q1(\internalrow[0] ), 
    .F1(\internalvga.n57[0] ), .COUT1(\internalvga.n1922 ), 
    .COUT0(\internalvga.n4114 ));
  internalvga_SLICE_2 \internalvga.SLICE_2 ( .DI1(\internalvga.n57[4] ), 
    .DI0(\internalvga.n57[3] ), .D1(\internalvga.n4210 ), 
    .B1(\internalrow[4] ), .D0(\internalvga.n1924 ), .B0(\internalrow[3] ), 
    .CE(n179), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n1924 ), .CIN1(\internalvga.n4210 ), 
    .Q0(\internalrow[3] ), .Q1(\internalrow[4] ), .F0(\internalvga.n57[3] ), 
    .F1(\internalvga.n57[4] ), .COUT1(\internalvga.n1926 ), 
    .COUT0(\internalvga.n4210 ));
  internalvga_SLICE_3 \internalvga.SLICE_3 ( .DI0(\internalvga.n45[9] ), 
    .D1(\internalvga.n4234 ), .D0(\internalvga.n1994 ), .C0(\internalcol[9] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n1994 ), 
    .CIN1(\internalvga.n4234 ), .Q0(\internalcol[9] ), 
    .F0(\internalvga.n45[9] ), .COUT0(\internalvga.n4234 ));
  internalvga_SLICE_4 \internalvga.SLICE_4 ( .DI1(\internalvga.n45[8] ), 
    .DI0(\internalvga.n45[7] ), .D1(\internalvga.n4231 ), 
    .C1(\internalcol[8] ), .D0(\internalvga.n1992 ), .C0(\internalcol[7] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n1992 ), 
    .CIN1(\internalvga.n4231 ), .Q0(\internalcol[7] ), .Q1(\internalcol[8] ), 
    .F0(\internalvga.n45[7] ), .F1(\internalvga.n45[8] ), 
    .COUT1(\internalvga.n1994 ), .COUT0(\internalvga.n4231 ));
  internalvga_SLICE_5 \internalvga.SLICE_5 ( .DI1(\internalvga.n45[6] ), 
    .DI0(\internalvga.n45[5] ), .D1(\internalvga.n4228 ), 
    .C1(\internalcol[6] ), .D0(\internalvga.n1990 ), .C0(\internalcol[5] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n1990 ), 
    .CIN1(\internalvga.n4228 ), .Q0(\internalcol[5] ), .Q1(\internalcol[6] ), 
    .F0(\internalvga.n45[5] ), .F1(\internalvga.n45[6] ), 
    .COUT1(\internalvga.n1992 ), .COUT0(\internalvga.n4228 ));
  internalvga_SLICE_6 \internalvga.SLICE_6 ( .DI1(\internalvga.n45[4] ), 
    .DI0(\internalvga.n45[3] ), .D1(\internalvga.n4225 ), 
    .C1(\internalcol[4] ), .D0(\internalvga.n1988 ), .C0(\internalcol[3] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n1988 ), 
    .CIN1(\internalvga.n4225 ), .Q0(\internalcol[3] ), .Q1(\internalcol[4] ), 
    .F0(\internalvga.n45[3] ), .F1(\internalvga.n45[4] ), 
    .COUT1(\internalvga.n1990 ), .COUT0(\internalvga.n4225 ));
  internalvga_SLICE_7 \internalvga.SLICE_7 ( .DI1(\internalvga.n45[2] ), 
    .DI0(\internalvga.n45[1] ), .D1(\internalvga.n4222 ), 
    .C1(\internalcol[2] ), .D0(\internalvga.n1986 ), .C0(\internalcol[1] ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN0(\internalvga.n1986 ), 
    .CIN1(\internalvga.n4222 ), .Q0(\internalcol[1] ), .Q1(\internalcol[2] ), 
    .F0(\internalvga.n45[1] ), .F1(\internalvga.n45[2] ), 
    .COUT1(\internalvga.n1988 ), .COUT0(\internalvga.n4222 ));
  internalvga_SLICE_8 \internalvga.SLICE_8 ( .DI1(\internalvga.n45[0] ), 
    .D1(\internalvga.n4117 ), .C1(\internalcol[0] ), .B1(\RGB_pad[2].vcc ), 
    .LSR(col_9__N_101), .CLK(internal25clk), .CIN1(\internalvga.n4117 ), 
    .Q1(\internalcol[0] ), .F1(\internalvga.n45[0] ), 
    .COUT1(\internalvga.n1986 ), .COUT0(\internalvga.n4117 ));
  internalvga_SLICE_9 \internalvga.SLICE_9 ( .DI0(\internalvga.n57[9] ), 
    .D1(\internalvga.n4219 ), .D0(\internalvga.n1930 ), .B0(\internalrow[9] ), 
    .CE(n179), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n1930 ), .CIN1(\internalvga.n4219 ), 
    .Q0(\internalrow[9] ), .F0(\internalvga.n57[9] ), 
    .COUT0(\internalvga.n4219 ));
  internalvga_SLICE_10 \internalvga.SLICE_10 ( .DI1(\internalvga.n57[8] ), 
    .DI0(\internalvga.n57[7] ), .D1(\internalvga.n4216 ), 
    .B1(\internalrow[8] ), .D0(\internalvga.n1928 ), .B0(\internalrow[7] ), 
    .CE(n179), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n1928 ), .CIN1(\internalvga.n4216 ), 
    .Q0(\internalrow[7] ), .Q1(\internalrow[8] ), .F0(\internalvga.n57[7] ), 
    .F1(\internalvga.n57[8] ), .COUT1(\internalvga.n1930 ), 
    .COUT0(\internalvga.n4216 ));
  internalvga_SLICE_11 \internalvga.SLICE_11 ( .DI1(\internalvga.n57[6] ), 
    .DI0(\internalvga.n57[5] ), .D1(\internalvga.n4213 ), 
    .B1(\internalrow[6] ), .D0(\internalvga.n1926 ), .B0(\internalrow[5] ), 
    .CE(n179), .LSR(row_9__N_112), .CLK(internal25clk), 
    .CIN0(\internalvga.n1926 ), .CIN1(\internalvga.n4213 ), 
    .Q0(\internalrow[5] ), .Q1(\internalrow[6] ), .F0(\internalvga.n57[5] ), 
    .F1(\internalvga.n57[6] ), .COUT1(\internalvga.n1928 ), 
    .COUT0(\internalvga.n4213 ));
  patternmaker_SLICE_12 \patternmaker.SLICE_12 ( .D1(\patternmaker.n4057 ), 
    .B1(\patternmaker.y[5] ), .D0(\patternmaker.n1883 ), 
    .B0(\patternmaker.y[4] ), .CIN0(\patternmaker.n1883 ), 
    .CIN1(\patternmaker.n4057 ), .F0(\patternmaker.onsquarey_N_146[4] ), 
    .F1(\patternmaker.onsquarey_N_146[5] ), .COUT1(\patternmaker.n1885 ), 
    .COUT0(\patternmaker.n4057 ));
  patternmaker_SLICE_13 \patternmaker.SLICE_13 ( .D1(\patternmaker.n4063 ), 
    .B1(\patternmaker.y[9] ), .D0(\patternmaker.n1887 ), 
    .B0(\patternmaker.y[8] ), .CIN0(\patternmaker.n1887 ), 
    .CIN1(\patternmaker.n4063 ), .F0(\patternmaker.onsquarey_N_146[8] ), 
    .F1(\patternmaker.onsquarey_N_146[9] ), .COUT0(\patternmaker.n4063 ));
  patternmaker_SLICE_14 \patternmaker.SLICE_14 ( .D1(\patternmaker.n4060 ), 
    .B1(\patternmaker.y[7] ), .D0(\patternmaker.n1885 ), 
    .B0(\patternmaker.y[6] ), .CIN0(\patternmaker.n1885 ), 
    .CIN1(\patternmaker.n4060 ), .F0(\patternmaker.onsquarey_N_146[6] ), 
    .F1(\patternmaker.onsquarey_N_146[7] ), .COUT1(\patternmaker.n1887 ), 
    .COUT0(\patternmaker.n4060 ));
  patternmaker_SLICE_15 \patternmaker.SLICE_15 ( .D1(\patternmaker.n4051 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\patternmaker.y[1] ), 
    .CIN1(\patternmaker.n4051 ), .F1(\patternmaker.onsquarey_N_146[1] ), 
    .COUT1(\patternmaker.n1881 ), .COUT0(\patternmaker.n4051 ));
  patternmaker_SLICE_16 \patternmaker.SLICE_16 ( .D1(\patternmaker.n4048 ), 
    .B1(\patternmaker.x[9] ), .D0(\patternmaker.n1960 ), 
    .B0(\patternmaker.x[8] ), .CIN0(\patternmaker.n1960 ), 
    .CIN1(\patternmaker.n4048 ), .F0(\patternmaker.onsquarex_N_134[8] ), 
    .F1(\patternmaker.onsquarex_N_134[9] ), .COUT0(\patternmaker.n4048 ));
  patternmaker_SLICE_17 \patternmaker.SLICE_17 ( .D1(\patternmaker.n4045 ), 
    .B1(\patternmaker.x[7] ), .D0(\patternmaker.n1958 ), 
    .B0(\patternmaker.x[6] ), .CIN0(\patternmaker.n1958 ), 
    .CIN1(\patternmaker.n4045 ), .F0(\patternmaker.onsquarex_N_134[6] ), 
    .F1(\patternmaker.onsquarex_N_134[7] ), .COUT1(\patternmaker.n1960 ), 
    .COUT0(\patternmaker.n4045 ));
  patternmaker_SLICE_18 \patternmaker.SLICE_18 ( .D1(\patternmaker.n4042 ), 
    .B1(\patternmaker.x[5] ), .D0(\patternmaker.n1956 ), 
    .B0(\patternmaker.x[4] ), .CIN0(\patternmaker.n1956 ), 
    .CIN1(\patternmaker.n4042 ), .F0(\patternmaker.onsquarex_N_134[4] ), 
    .F1(\patternmaker.onsquarex_N_134[5] ), .COUT1(\patternmaker.n1958 ), 
    .COUT0(\patternmaker.n4042 ));
  patternmaker_SLICE_19 \patternmaker.SLICE_19 ( .D1(\patternmaker.n4039 ), 
    .B1(\patternmaker.x[3] ), .D0(\patternmaker.n1954 ), 
    .B0(\patternmaker.x[2] ), .CIN0(\patternmaker.n1954 ), 
    .CIN1(\patternmaker.n4039 ), .F0(\patternmaker.onsquarex_N_134[2] ), 
    .F1(\patternmaker.onsquarex_N_134[3] ), .COUT1(\patternmaker.n1956 ), 
    .COUT0(\patternmaker.n4039 ));
  patternmaker_SLICE_20 \patternmaker.SLICE_20 ( .D1(\patternmaker.n4036 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\patternmaker.x[1] ), 
    .CIN1(\patternmaker.n4036 ), .F1(\patternmaker.onsquarex_N_134[1] ), 
    .COUT1(\patternmaker.n1954 ), .COUT0(\patternmaker.n4036 ));
  patternmaker_SLICE_21 \patternmaker.SLICE_21 ( .D1(\patternmaker.n4054 ), 
    .B1(\patternmaker.y[3] ), .D0(\patternmaker.n1881 ), 
    .B0(\patternmaker.y[2] ), .CIN0(\patternmaker.n1881 ), 
    .CIN1(\patternmaker.n4054 ), .F0(\patternmaker.onsquarey_N_146[2] ), 
    .F1(\patternmaker.onsquarey_N_146[3] ), .COUT1(\patternmaker.n1883 ), 
    .COUT0(\patternmaker.n4054 ));
  patternmaker_game_SLICE_22 \patternmaker.game.SLICE_22 ( 
    .D1(\patternmaker.game.n4081 ), .B1(\patternmaker.x[2] ), 
    .D0(\patternmaker.game.n1911 ), .B0(\patternmaker.x[1] ), 
    .CIN0(\patternmaker.game.n1911 ), .CIN1(\patternmaker.game.n4081 ), 
    .F0(\patternmaker.game.n57[1] ), .F1(\patternmaker.game.n57[2] ), 
    .COUT1(\patternmaker.game.n1913 ), .COUT0(\patternmaker.game.n4081 ));
  patternmaker_game_SLICE_23 \patternmaker.game.SLICE_23 ( 
    .D1(\patternmaker.game.n4078 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\patternmaker.x[0] ), .CIN1(\patternmaker.game.n4078 ), 
    .F1(\patternmaker.game.n57[0] ), .COUT1(\patternmaker.game.n1911 ), 
    .COUT0(\patternmaker.game.n4078 ));
  patternmaker_game_SLICE_24 \patternmaker.game.SLICE_24 ( 
    .D1(\patternmaker.game.n4093 ), .D0(\patternmaker.game.n1919 ), 
    .B0(\patternmaker.x[9] ), .CIN0(\patternmaker.game.n1919 ), 
    .CIN1(\patternmaker.game.n4093 ), .F0(\patternmaker.game.n114 ), 
    .COUT0(\patternmaker.game.n4093 ));
  patternmaker_game_SLICE_25 \patternmaker.game.SLICE_25 ( 
    .D1(\patternmaker.game.n4090 ), .B1(\patternmaker.x[8] ), 
    .D0(\patternmaker.game.n1917 ), .B0(\patternmaker.x[7] ), 
    .CIN0(\patternmaker.game.n1917 ), .CIN1(\patternmaker.game.n4090 ), 
    .F0(\patternmaker.game.n57[7] ), .F1(\patternmaker.game.n115 ), 
    .COUT1(\patternmaker.game.n1919 ), .COUT0(\patternmaker.game.n4090 ));
  patternmaker_game_SLICE_26 \patternmaker.game.SLICE_26 ( 
    .D1(\patternmaker.game.n4087 ), .B1(\patternmaker.x[6] ), 
    .D0(\patternmaker.game.n1915 ), .B0(\patternmaker.x[5] ), 
    .CIN0(\patternmaker.game.n1915 ), .CIN1(\patternmaker.game.n4087 ), 
    .F0(\patternmaker.game.n57[5] ), .F1(\patternmaker.game.n57[6] ), 
    .COUT1(\patternmaker.game.n1917 ), .COUT0(\patternmaker.game.n4087 ));
  patternmaker_game_SLICE_27 \patternmaker.game.SLICE_27 ( 
    .D1(\patternmaker.game.n4084 ), .B1(\patternmaker.x[4] ), 
    .D0(\patternmaker.game.n1913 ), .B0(\patternmaker.x[3] ), 
    .CIN0(\patternmaker.game.n1913 ), .CIN1(\patternmaker.game.n4084 ), 
    .F0(\patternmaker.game.n57[3] ), .F1(\patternmaker.game.n57[4] ), 
    .COUT1(\patternmaker.game.n1915 ), .COUT0(\patternmaker.game.n4084 ));
  patternmaker_game_SLICE_28 \patternmaker.game.SLICE_28 ( 
    .D1(\patternmaker.game.n4126 ), .D0(\patternmaker.game.n2005 ), 
    .B0(\patternmaker.game.n114 ), .CIN0(\patternmaker.game.n2005 ), 
    .CIN1(\patternmaker.game.n4126 ), .F0(\patternmaker.game.n508[9] ), 
    .COUT0(\patternmaker.game.n4126 ));
  patternmaker_game_SLICE_29 \patternmaker.game.SLICE_29 ( 
    .D1(\patternmaker.game.n4123 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\patternmaker.game.n115 ), .D0(\patternmaker.game.n2003 ), 
    .C0(\RGB_pad[2].vcc ), .B0(\patternmaker.game.n57[7] ), 
    .CIN0(\patternmaker.game.n2003 ), .CIN1(\patternmaker.game.n4123 ), 
    .F0(\patternmaker.game.n508[7] ), .F1(\patternmaker.game.n508[8] ), 
    .COUT1(\patternmaker.game.n2005 ), .COUT0(\patternmaker.game.n4123 ));
  patternmaker_game_SLICE_30 \patternmaker.game.SLICE_30 ( 
    .D1(\patternmaker.game.n4120 ), .B1(\patternmaker.game.n57[6] ), 
    .D0(\patternmaker.game.n2001 ), .B0(\patternmaker.game.n57[5] ), 
    .CIN0(\patternmaker.game.n2001 ), .CIN1(\patternmaker.game.n4120 ), 
    .F0(\patternmaker.game.n508[5] ), .F1(\patternmaker.game.n508[6] ), 
    .COUT1(\patternmaker.game.n2003 ), .COUT0(\patternmaker.game.n4120 ));
  patternmaker_game_SLICE_31 \patternmaker.game.SLICE_31 ( 
    .D1(\patternmaker.game.n4102 ), .B1(\patternmaker.game.n57[4] ), 
    .D0(\patternmaker.game.n1999 ), .B0(\patternmaker.game.n57[3] ), 
    .CIN0(\patternmaker.game.n1999 ), .CIN1(\patternmaker.game.n4102 ), 
    .F0(\patternmaker.game.n508[3] ), .F1(\patternmaker.game.n508[4] ), 
    .COUT1(\patternmaker.game.n2001 ), .COUT0(\patternmaker.game.n4102 ));
  patternmaker_game_SLICE_32 \patternmaker.game.SLICE_32 ( 
    .D1(\patternmaker.game.n4099 ), .B1(\patternmaker.game.n57[2] ), 
    .D0(\patternmaker.game.n1997 ), .B0(\patternmaker.game.n57[1] ), 
    .CIN0(\patternmaker.game.n1997 ), .CIN1(\patternmaker.game.n4099 ), 
    .F0(\patternmaker.game.n508[1] ), .F1(\patternmaker.game.n508[2] ), 
    .COUT1(\patternmaker.game.n1999 ), .COUT0(\patternmaker.game.n4099 ));
  patternmaker_game_SLICE_33 \patternmaker.game.SLICE_33 ( 
    .D1(\patternmaker.game.n4096 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\patternmaker.game.n57[0] ), .CIN1(\patternmaker.game.n4096 ), 
    .F1(\patternmaker.game.n508[0] ), .COUT1(\patternmaker.game.n1997 ), 
    .COUT0(\patternmaker.game.n4096 ));
  patternmaker_game_SLICE_34 \patternmaker.game.SLICE_34 ( 
    .D1(\patternmaker.game.n4135 ), .D0(\patternmaker.game.n1951 ), 
    .C0(\RGB_pad[2].vcc ), .B0(\patternmaker.x[9] ), 
    .CIN0(\patternmaker.game.n1951 ), .CIN1(\patternmaker.game.n4135 ), 
    .F0(\patternmaker.game.n57_adj_244[9] ), .COUT0(\patternmaker.game.n4135 ));
  patternmaker_game_SLICE_35 \patternmaker.game.SLICE_35 ( 
    .D1(\patternmaker.game.n4132 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\patternmaker.x[8] ), .D0(\patternmaker.game.n1949 ), 
    .C0(\RGB_pad[2].vcc ), .B0(\patternmaker.x[7] ), 
    .CIN0(\patternmaker.game.n1949 ), .CIN1(\patternmaker.game.n4132 ), 
    .F0(\patternmaker.game.n57_adj_244[7] ), 
    .F1(\patternmaker.game.n57_adj_244[8] ), .COUT1(\patternmaker.game.n1951 ), 
    .COUT0(\patternmaker.game.n4132 ));
  patternmaker_game_SLICE_36 \patternmaker.game.SLICE_36 ( 
    .D1(\patternmaker.game.n4129 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\patternmaker.x[6] ), .D0(\patternmaker.game.n1947 ), 
    .C0(\RGB_pad[2].vcc ), .B0(\patternmaker.x[5] ), 
    .CIN0(\patternmaker.game.n1947 ), .CIN1(\patternmaker.game.n4129 ), 
    .F0(\patternmaker.game.n57_adj_244[5] ), 
    .F1(\patternmaker.game.n57_adj_244[6] ), .COUT1(\patternmaker.game.n1949 ), 
    .COUT0(\patternmaker.game.n4129 ));
  patternmaker_game_SLICE_37 \patternmaker.game.SLICE_37 ( 
    .D1(\patternmaker.game.n4111 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\patternmaker.x[4] ), .D0(\patternmaker.game.n1945 ), 
    .C0(\RGB_pad[2].vcc ), .B0(\patternmaker.x[3] ), 
    .CIN0(\patternmaker.game.n1945 ), .CIN1(\patternmaker.game.n4111 ), 
    .F0(\patternmaker.game.n57_adj_244[3] ), 
    .F1(\patternmaker.game.n57_adj_244[4] ), .COUT1(\patternmaker.game.n1947 ), 
    .COUT0(\patternmaker.game.n4111 ));
  patternmaker_game_SLICE_38 \patternmaker.game.SLICE_38 ( 
    .D1(\patternmaker.game.n4108 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\patternmaker.x[2] ), .D0(\patternmaker.game.n1943 ), 
    .C0(\RGB_pad[2].vcc ), .B0(\patternmaker.x[1] ), 
    .CIN0(\patternmaker.game.n1943 ), .CIN1(\patternmaker.game.n4108 ), 
    .F0(\patternmaker.game.n57_adj_244[1] ), 
    .F1(\patternmaker.game.n57_adj_244[2] ), .COUT1(\patternmaker.game.n1945 ), 
    .COUT0(\patternmaker.game.n4108 ));
  patternmaker_game_SLICE_39 \patternmaker.game.SLICE_39 ( 
    .D1(\patternmaker.game.n4105 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\patternmaker.x[0] ), .CIN1(\patternmaker.game.n4105 ), 
    .F1(\patternmaker.game.n57_adj_244[0] ), .COUT1(\patternmaker.game.n1943 ), 
    .COUT0(\patternmaker.game.n4105 ));
  patternmaker_game_SLICE_40 \patternmaker.game.SLICE_40 ( 
    .DI1(\patternmaker.game.n45[9] ), .DI0(\patternmaker.game.n45[8] ), 
    .D1(\patternmaker.game.n4147 ), .C1(\patternmaker.y[9] ), 
    .B1(\RGB_pad[2].vcc ), .D0(\patternmaker.game.n1939 ), 
    .C0(\patternmaker.y[8] ), .B0(\RGB_pad[2].vcc ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .CIN0(\patternmaker.game.n1939 ), 
    .CIN1(\patternmaker.game.n4147 ), .Q0(\patternmaker.y[8] ), 
    .Q1(\patternmaker.y[9] ), .F0(\patternmaker.game.n45[8] ), 
    .F1(\patternmaker.game.n45[9] ), .COUT0(\patternmaker.game.n4147 ));
  patternmaker_game_SLICE_41 \patternmaker.game.SLICE_41 ( 
    .DI1(\patternmaker.game.n45[7] ), .DI0(\patternmaker.game.n45[6] ), 
    .D1(\patternmaker.game.n4144 ), .C1(\patternmaker.y[7] ), 
    .B1(\RGB_pad[2].vcc ), .D0(\patternmaker.game.n1937 ), 
    .C0(\patternmaker.y[6] ), .B0(\RGB_pad[2].vcc ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .CIN0(\patternmaker.game.n1937 ), 
    .CIN1(\patternmaker.game.n4144 ), .Q0(\patternmaker.y[6] ), 
    .Q1(\patternmaker.y[7] ), .F0(\patternmaker.game.n45[6] ), 
    .F1(\patternmaker.game.n45[7] ), .COUT1(\patternmaker.game.n1939 ), 
    .COUT0(\patternmaker.game.n4144 ));
  patternmaker_game_SLICE_42 \patternmaker.game.SLICE_42 ( 
    .DI1(\patternmaker.game.n45[5] ), .DI0(\patternmaker.game.n45[4] ), 
    .D1(\patternmaker.game.n4141 ), .C1(\patternmaker.y[5] ), 
    .B1(\RGB_pad[2].vcc ), .D0(\patternmaker.game.n1935 ), 
    .C0(\patternmaker.y[4] ), .B0(\patternmaker.game.n43_adj_245[4] ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .CIN0(\patternmaker.game.n1935 ), 
    .CIN1(\patternmaker.game.n4141 ), .Q0(\patternmaker.y[4] ), 
    .Q1(\patternmaker.y[5] ), .F0(\patternmaker.game.n45[4] ), 
    .F1(\patternmaker.game.n45[5] ), .COUT1(\patternmaker.game.n1937 ), 
    .COUT0(\patternmaker.game.n4141 ));
  patternmaker_game_SLICE_43 \patternmaker.game.SLICE_43 ( 
    .DI1(\patternmaker.game.n45[3] ), .DI0(\patternmaker.game.n45[2] ), 
    .D1(\patternmaker.game.n4138 ), .C1(\patternmaker.y[3] ), 
    .B1(\patternmaker.game.n43_adj_245[3] ), .D0(\patternmaker.game.n1933 ), 
    .C0(\patternmaker.y[2] ), .B0(\patternmaker.game.n43_adj_245[2] ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .CIN0(\patternmaker.game.n1933 ), 
    .CIN1(\patternmaker.game.n4138 ), .Q0(\patternmaker.y[2] ), 
    .Q1(\patternmaker.y[3] ), .F0(\patternmaker.game.n45[2] ), 
    .F1(\patternmaker.game.n45[3] ), .COUT1(\patternmaker.game.n1935 ), 
    .COUT0(\patternmaker.game.n4138 ));
  patternmaker_game_SLICE_44 \patternmaker.game.SLICE_44 ( 
    .DI1(\patternmaker.game.n45[1] ), .DI0(\patternmaker.game.n45[0] ), 
    .D1(\patternmaker.game.n4066 ), .C1(\patternmaker.y[1] ), 
    .B1(\patternmaker.game.n43_adj_245[1] ), .D0(\RGB_pad[2].vcc ), 
    .C0(\patternmaker.y[0] ), .B0(\patternmaker.game.n43_adj_245[0] ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), .CIN1(\patternmaker.game.n4066 ), 
    .Q0(\patternmaker.y[0] ), .Q1(\patternmaker.y[1] ), 
    .F0(\patternmaker.game.n45[0] ), .F1(\patternmaker.game.n45[1] ), 
    .COUT1(\patternmaker.game.n1933 ), .COUT0(\patternmaker.game.n4066 ));
  controller1_SLICE_45 \controller1.SLICE_45 ( .DI1(\controller1.n89[20] ), 
    .DI0(\controller1.n89[19] ), .D1(\controller1.n4177 ), 
    .C1(\controller1.counter[20] ), .D0(\controller1.n1982 ), 
    .C0(\controller1.counter[19] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1982 ), 
    .CIN1(\controller1.n4177 ), .Q0(\controller1.counter[19] ), 
    .Q1(\controller1.counter[20] ), .F0(\controller1.n89[19] ), 
    .F1(\controller1.n89[20] ), .COUT0(\controller1.n4177 ));
  controller1_SLICE_46 \controller1.SLICE_46 ( .DI1(\controller1.n89[18] ), 
    .DI0(\controller1.n89[17] ), .D1(\controller1.n4174 ), 
    .C1(\controller1.counter[18] ), .D0(\controller1.n1980 ), 
    .C0(\controller1.counter[17] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1980 ), 
    .CIN1(\controller1.n4174 ), .Q0(\controller1.counter[17] ), 
    .Q1(\controller1.counter[18] ), .F0(\controller1.n89[17] ), 
    .F1(\controller1.n89[18] ), .COUT1(\controller1.n1982 ), 
    .COUT0(\controller1.n4174 ));
  controller1_SLICE_47 \controller1.SLICE_47 ( .DI1(\controller1.n89[16] ), 
    .DI0(\controller1.n89[15] ), .D1(\controller1.n4171 ), 
    .C1(\controller1.counter[16] ), .D0(\controller1.n1978 ), 
    .C0(\controller1.counter[15] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1978 ), 
    .CIN1(\controller1.n4171 ), .Q0(\controller1.counter[15] ), 
    .Q1(\controller1.counter[16] ), .F0(\controller1.n89[15] ), 
    .F1(\controller1.n89[16] ), .COUT1(\controller1.n1980 ), 
    .COUT0(\controller1.n4171 ));
  controller1_SLICE_48 \controller1.SLICE_48 ( .DI1(\controller1.n89[14] ), 
    .DI0(\controller1.n89[13] ), .D1(\controller1.n4168 ), 
    .C1(\controller1.counter[14] ), .D0(\controller1.n1976 ), 
    .C0(\controller1.counter[13] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1976 ), 
    .CIN1(\controller1.n4168 ), .Q0(\controller1.counter[13] ), 
    .Q1(\controller1.counter[14] ), .F0(\controller1.n89[13] ), 
    .F1(\controller1.n89[14] ), .COUT1(\controller1.n1978 ), 
    .COUT0(\controller1.n4168 ));
  controller1_SLICE_49 \controller1.SLICE_49 ( .DI1(\controller1.n89[12] ), 
    .DI0(\controller1.n89[11] ), .D1(\controller1.n4165 ), 
    .C1(\controller1.counter[12] ), .D0(\controller1.n1974 ), 
    .C0(\controller1.counter[11] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1974 ), 
    .CIN1(\controller1.n4165 ), .Q0(\controller1.counter[11] ), 
    .Q1(\controller1.counter[12] ), .F0(\controller1.n89[11] ), 
    .F1(\controller1.n89[12] ), .COUT1(\controller1.n1976 ), 
    .COUT0(\controller1.n4165 ));
  controller1_SLICE_50 \controller1.SLICE_50 ( .DI1(\controller1.n89[10] ), 
    .DI0(\controller1.n89[9] ), .D1(\controller1.n4162 ), 
    .C1(\controller1.counter[10] ), .D0(\controller1.n1972 ), 
    .C0(\controller1.counter[9] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1972 ), 
    .CIN1(\controller1.n4162 ), .Q0(\controller1.counter[9] ), 
    .Q1(\controller1.counter[10] ), .F0(\controller1.n89[9] ), 
    .F1(\controller1.n89[10] ), .COUT1(\controller1.n1974 ), 
    .COUT0(\controller1.n4162 ));
  controller1_SLICE_51 \controller1.SLICE_51 ( .DI1(\controller1.n89[8] ), 
    .DI0(\controller1.n89[7] ), .D1(\controller1.n4159 ), 
    .C1(\controller1.counter[8] ), .D0(\controller1.n1970 ), 
    .C0(\controller1.counter[7] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1970 ), 
    .CIN1(\controller1.n4159 ), .Q0(\controller1.counter[7] ), 
    .Q1(\controller1.counter[8] ), .F0(\controller1.n89[7] ), 
    .F1(\controller1.n89[8] ), .COUT1(\controller1.n1972 ), 
    .COUT0(\controller1.n4159 ));
  controller1_SLICE_52 \controller1.SLICE_52 ( .DI1(\controller1.n89[6] ), 
    .DI0(\controller1.n89[5] ), .D1(\controller1.n4156 ), 
    .C1(\controller1.counter[6] ), .D0(\controller1.n1968 ), 
    .C0(\controller1.counter[5] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1968 ), 
    .CIN1(\controller1.n4156 ), .Q0(\controller1.counter[5] ), 
    .Q1(\controller1.counter[6] ), .F0(\controller1.n89[5] ), 
    .F1(\controller1.n89[6] ), .COUT1(\controller1.n1970 ), 
    .COUT0(\controller1.n4156 ));
  controller1_SLICE_53 \controller1.SLICE_53 ( .DI1(\controller1.n89[4] ), 
    .DI0(\controller1.n89[3] ), .D1(\controller1.n4153 ), 
    .C1(\controller1.counter[4] ), .D0(\controller1.n1966 ), 
    .C0(\controller1.counter[3] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1966 ), 
    .CIN1(\controller1.n4153 ), .Q0(\controller1.counter[3] ), 
    .Q1(\controller1.counter[4] ), .F0(\controller1.n89[3] ), 
    .F1(\controller1.n89[4] ), .COUT1(\controller1.n1968 ), 
    .COUT0(\controller1.n4153 ));
  controller1_SLICE_54 \controller1.SLICE_54 ( .DI1(\controller1.n89[2] ), 
    .DI0(\controller1.n89[1] ), .D1(\controller1.n4150 ), 
    .C1(\controller1.counter[2] ), .D0(\controller1.n1964 ), 
    .C0(\controller1.n20 ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n1964 ), 
    .CIN1(\controller1.n4150 ), .Q0(\controller1.n20 ), 
    .Q1(\controller1.counter[2] ), .F0(\controller1.n89[1] ), 
    .F1(\controller1.n89[2] ), .COUT1(\controller1.n1966 ), 
    .COUT0(\controller1.n4150 ));
  controller1_SLICE_55 \controller1.SLICE_55 ( .DI1(\controller1.n89[0] ), 
    .D1(\controller1.n4069 ), .C1(\controller1.n21 ), .B1(\RGB_pad[2].vcc ), 
    .LSR(\controller1.counter_20__N_51 ), .CLK(\controller1.clk ), 
    .CIN1(\controller1.n4069 ), .Q1(\controller1.n21 ), 
    .F1(\controller1.n89[0] ), .COUT1(\controller1.n1964 ), 
    .COUT0(\controller1.n4069 ));
  sixtyHZclock_SLICE_56 \sixtyHZclock.SLICE_56 ( .DI1(\sixtyHZclock.n81[6] ), 
    .DI0(\sixtyHZclock.n81[5] ), .D1(\sixtyHZclock.n4186 ), 
    .C1(\sixtyHZclock.clock_count[6] ), .D0(\sixtyHZclock.n1895 ), 
    .C0(\sixtyHZclock.clock_count[5] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1895 ), .CIN1(\sixtyHZclock.n4186 ), 
    .Q0(\sixtyHZclock.clock_count[5] ), .Q1(\sixtyHZclock.clock_count[6] ), 
    .F0(\sixtyHZclock.n81[5] ), .F1(\sixtyHZclock.n81[6] ), 
    .COUT1(\sixtyHZclock.n1897 ), .COUT0(\sixtyHZclock.n4186 ));
  sixtyHZclock_SLICE_57 \sixtyHZclock.SLICE_57 ( .DI1(\sixtyHZclock.n81[4] ), 
    .DI0(\sixtyHZclock.n81[3] ), .D1(\sixtyHZclock.n4183 ), 
    .C1(\sixtyHZclock.clock_count[4] ), .D0(\sixtyHZclock.n1893 ), 
    .C0(\sixtyHZclock.clock_count[3] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1893 ), .CIN1(\sixtyHZclock.n4183 ), 
    .Q0(\sixtyHZclock.clock_count[3] ), .Q1(\sixtyHZclock.clock_count[4] ), 
    .F0(\sixtyHZclock.n81[3] ), .F1(\sixtyHZclock.n81[4] ), 
    .COUT1(\sixtyHZclock.n1895 ), .COUT0(\sixtyHZclock.n4183 ));
  sixtyHZclock_SLICE_58 \sixtyHZclock.SLICE_58 ( .DI1(\sixtyHZclock.n81[2] ), 
    .DI0(\sixtyHZclock.n81[1] ), .D1(\sixtyHZclock.n4180 ), 
    .C1(\sixtyHZclock.clock_count[2] ), .D0(\sixtyHZclock.n1891 ), 
    .C0(\sixtyHZclock.clock_count[1] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1891 ), .CIN1(\sixtyHZclock.n4180 ), 
    .Q0(\sixtyHZclock.clock_count[1] ), .Q1(\sixtyHZclock.clock_count[2] ), 
    .F0(\sixtyHZclock.n81[1] ), .F1(\sixtyHZclock.n81[2] ), 
    .COUT1(\sixtyHZclock.n1893 ), .COUT0(\sixtyHZclock.n4180 ));
  sixtyHZclock_SLICE_59 \sixtyHZclock.SLICE_59 ( .DI1(\sixtyHZclock.n81[0] ), 
    .D1(\sixtyHZclock.n4072 ), .C1(\sixtyHZclock.clock_count[0] ), 
    .B1(\RGB_pad[2].vcc ), .CLK(internal25clk), .CIN1(\sixtyHZclock.n4072 ), 
    .Q1(\sixtyHZclock.clock_count[0] ), .F1(\sixtyHZclock.n81[0] ), 
    .COUT1(\sixtyHZclock.n1891 ), .COUT0(\sixtyHZclock.n4072 ));
  sixtyHZclock_SLICE_60 \sixtyHZclock.SLICE_60 ( .DI1(\sixtyHZclock.n81[18] ), 
    .DI0(\sixtyHZclock.n81[17] ), .D1(\sixtyHZclock.n4204 ), 
    .C1(\sixtyHZclock.clock_count[18] ), .D0(\sixtyHZclock.n1907 ), 
    .C0(\sixtyHZclock.clock_count[17] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1907 ), .CIN1(\sixtyHZclock.n4204 ), 
    .Q0(\sixtyHZclock.clock_count[17] ), .Q1(\sixtyHZclock.clock_count[18] ), 
    .F0(\sixtyHZclock.n81[17] ), .F1(\sixtyHZclock.n81[18] ), 
    .COUT0(\sixtyHZclock.n4204 ));
  sixtyHZclock_SLICE_61 \sixtyHZclock.SLICE_61 ( .DI1(\sixtyHZclock.n81[16] ), 
    .DI0(\sixtyHZclock.n81[15] ), .D1(\sixtyHZclock.n4201 ), 
    .C1(\sixtyHZclock.clock_count[16] ), .D0(\sixtyHZclock.n1905 ), 
    .C0(\sixtyHZclock.clock_count[15] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1905 ), .CIN1(\sixtyHZclock.n4201 ), 
    .Q0(\sixtyHZclock.clock_count[15] ), .Q1(\sixtyHZclock.clock_count[16] ), 
    .F0(\sixtyHZclock.n81[15] ), .F1(\sixtyHZclock.n81[16] ), 
    .COUT1(\sixtyHZclock.n1907 ), .COUT0(\sixtyHZclock.n4201 ));
  sixtyHZclock_SLICE_62 \sixtyHZclock.SLICE_62 ( .DI1(\sixtyHZclock.n81[14] ), 
    .DI0(\sixtyHZclock.n81[13] ), .D1(\sixtyHZclock.n4198 ), 
    .C1(\sixtyHZclock.clock_count[14] ), .D0(\sixtyHZclock.n1903 ), 
    .C0(\sixtyHZclock.clock_count[13] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1903 ), .CIN1(\sixtyHZclock.n4198 ), 
    .Q0(\sixtyHZclock.clock_count[13] ), .Q1(\sixtyHZclock.clock_count[14] ), 
    .F0(\sixtyHZclock.n81[13] ), .F1(\sixtyHZclock.n81[14] ), 
    .COUT1(\sixtyHZclock.n1905 ), .COUT0(\sixtyHZclock.n4198 ));
  sixtyHZclock_SLICE_63 \sixtyHZclock.SLICE_63 ( .DI1(\sixtyHZclock.n81[12] ), 
    .DI0(\sixtyHZclock.n81[11] ), .D1(\sixtyHZclock.n4195 ), 
    .C1(\sixtyHZclock.clock_count[12] ), .D0(\sixtyHZclock.n1901 ), 
    .C0(\sixtyHZclock.clock_count[11] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1901 ), .CIN1(\sixtyHZclock.n4195 ), 
    .Q0(\sixtyHZclock.clock_count[11] ), .Q1(\sixtyHZclock.clock_count[12] ), 
    .F0(\sixtyHZclock.n81[11] ), .F1(\sixtyHZclock.n81[12] ), 
    .COUT1(\sixtyHZclock.n1903 ), .COUT0(\sixtyHZclock.n4195 ));
  sixtyHZclock_SLICE_64 \sixtyHZclock.SLICE_64 ( .DI1(\sixtyHZclock.n81[10] ), 
    .DI0(\sixtyHZclock.n81[9] ), .D1(\sixtyHZclock.n4192 ), 
    .C1(\sixtyHZclock.clock_count[10] ), .D0(\sixtyHZclock.n1899 ), 
    .C0(\sixtyHZclock.clock_count[9] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1899 ), .CIN1(\sixtyHZclock.n4192 ), 
    .Q0(\sixtyHZclock.clock_count[9] ), .Q1(\sixtyHZclock.clock_count[10] ), 
    .F0(\sixtyHZclock.n81[9] ), .F1(\sixtyHZclock.n81[10] ), 
    .COUT1(\sixtyHZclock.n1901 ), .COUT0(\sixtyHZclock.n4192 ));
  sixtyHZclock_SLICE_65 \sixtyHZclock.SLICE_65 ( .DI1(\sixtyHZclock.n81[8] ), 
    .DI0(\sixtyHZclock.n81[7] ), .D1(\sixtyHZclock.n4189 ), 
    .C1(\sixtyHZclock.clock_count[8] ), .D0(\sixtyHZclock.n1897 ), 
    .C0(\sixtyHZclock.clock_count[7] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n1897 ), .CIN1(\sixtyHZclock.n4189 ), 
    .Q0(\sixtyHZclock.clock_count[7] ), .Q1(\sixtyHZclock.clock_count[8] ), 
    .F0(\sixtyHZclock.n81[7] ), .F1(\sixtyHZclock.n81[8] ), 
    .COUT1(\sixtyHZclock.n1899 ), .COUT0(\sixtyHZclock.n4189 ));
  patternmaker_game_SLICE_66 \patternmaker.game.SLICE_66 ( 
    .DI1(\patternmaker.game.x_9__N_183[5] ), 
    .DI0(\patternmaker.game.x_9__N_183[4] ), 
    .D1(\patternmaker.game.n57_adj_244[5] ), .C1(\patternmaker.game.n43[5] ), 
    .B1(\controller_buttons_signal[1] ), .A1(\patternmaker.game.n19 ), 
    .D0(\patternmaker.game.n19 ), .C0(\patternmaker.game.n57_adj_244[4] ), 
    .B0(\controller_buttons_signal[1] ), .A0(\patternmaker.game.n43[4] ), 
    .CE(\patternmaker.game.n1166 ), .LSR(x_9__N_193), .CLK(internal60hzclk), 
    .Q0(\patternmaker.x[4] ), .Q1(\patternmaker.x[5] ), 
    .F0(\patternmaker.game.x_9__N_183[4] ), 
    .F1(\patternmaker.game.x_9__N_183[5] ));
  patternmaker_game_SLICE_67 \patternmaker.game.SLICE_67 ( 
    .DI1(\patternmaker.game.x_9__N_183[2] ), 
    .DI0(\patternmaker.game.x_9__N_183[3] ), 
    .D1(\patternmaker.game.n57_adj_244[2] ), .C1(\patternmaker.game.n43[2] ), 
    .B1(\controller_buttons_signal[1] ), .A1(\patternmaker.game.n19 ), 
    .D0(\patternmaker.game.n57_adj_244[3] ), .C0(\patternmaker.game.n43[3] ), 
    .B0(\patternmaker.game.n19 ), .A0(\controller_buttons_signal[1] ), 
    .CE(\patternmaker.game.n1166 ), .LSR(x_9__N_193), .CLK(internal60hzclk), 
    .Q0(\patternmaker.x[3] ), .Q1(\patternmaker.x[2] ), 
    .F0(\patternmaker.game.x_9__N_183[3] ), 
    .F1(\patternmaker.game.x_9__N_183[2] ));
  patternmaker_game_SLICE_68 \patternmaker.game.SLICE_68 ( 
    .DI1(\patternmaker.game.x_9__N_183[8] ), 
    .DI0(\patternmaker.game.x_9__N_183[9] ), 
    .D1(\patternmaker.game.n57_adj_244[8] ), .C1(\patternmaker.game.n43[8] ), 
    .B1(\controller_buttons_signal[1] ), .A1(\patternmaker.game.n19 ), 
    .D0(\patternmaker.game.n19 ), .C0(\controller_buttons_signal[1] ), 
    .B0(\patternmaker.game.n3174 ), .A0(\patternmaker.game.n57_adj_244[9] ), 
    .CE(\patternmaker.game.n1166 ), .LSR(x_9__N_193), .CLK(internal60hzclk), 
    .Q0(\patternmaker.x[9] ), .Q1(\patternmaker.x[8] ), 
    .F0(\patternmaker.game.x_9__N_183[9] ), 
    .F1(\patternmaker.game.x_9__N_183[8] ));
  patternmaker_game_SLICE_70 \patternmaker.game.SLICE_70 ( 
    .DI1(\patternmaker.game.yVelocity_4__N_207[0] ), 
    .DI0(\patternmaker.game.yVelocity_4__N_207[1] ), 
    .D1(\patternmaker.game.n1106 ), .C1(\controller_buttons_signal[7] ), 
    .B1(\patternmaker.game.yVelocity[0] ), 
    .D0(\patternmaker.game.yVelocity[1] ), .C0(\patternmaker.game.n1106 ), 
    .A0(\patternmaker.game.yVelocity[0] ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .Q0(\patternmaker.game.yVelocity[1] ), 
    .Q1(\patternmaker.game.yVelocity[0] ), 
    .F0(\patternmaker.game.yVelocity_4__N_207[1] ), 
    .F1(\patternmaker.game.yVelocity_4__N_207[0] ));
  patternmaker_game_SLICE_71 \patternmaker.game.SLICE_71 ( 
    .DI1(\patternmaker.game.yVelocity_4__N_207[3] ), 
    .DI0(\patternmaker.game.yVelocity_4__N_207[2] ), 
    .D1(\patternmaker.game.yVelocity[3] ), .C1(\patternmaker.game.n2 ), 
    .B1(\patternmaker.game.n134[2] ), .A1(\patternmaker.game.yVelocity[1] ), 
    .D0(\patternmaker.game.n134[0] ), .C0(\patternmaker.game.n134[2] ), 
    .B0(\patternmaker.game.yVelocity[1] ), .A0(\patternmaker.game.n1106 ), 
    .LSR(x_9__N_193), .CLK(internal60hzclk), 
    .Q0(\patternmaker.game.yVelocity[2] ), 
    .Q1(\patternmaker.game.yVelocity[3] ), 
    .F0(\patternmaker.game.yVelocity_4__N_207[2] ), 
    .F1(\patternmaker.game.yVelocity_4__N_207[3] ));
  patternmaker_game_SLICE_76 \patternmaker.game.SLICE_76 ( 
    .DI1(\patternmaker.game.x_9__N_183[0] ), 
    .DI0(\patternmaker.game.x_9__N_183[1] ), 
    .D1(\patternmaker.game.n57_adj_244[0] ), .C1(\patternmaker.game.n43[0] ), 
    .B1(\patternmaker.game.n19 ), .A1(\controller_buttons_signal[1] ), 
    .D0(\patternmaker.game.n57_adj_244[1] ), .C0(\patternmaker.game.n43[1] ), 
    .B0(\controller_buttons_signal[1] ), .A0(\patternmaker.game.n19 ), 
    .CE(\patternmaker.game.n1166 ), .LSR(x_9__N_193), .CLK(internal60hzclk), 
    .Q0(\patternmaker.x[1] ), .Q1(\patternmaker.x[0] ), 
    .F0(\patternmaker.game.x_9__N_183[1] ), 
    .F1(\patternmaker.game.x_9__N_183[0] ));
  patternmaker_game_SLICE_78 \patternmaker.game.SLICE_78 ( 
    .DI1(\patternmaker.game.x_9__N_183[6] ), 
    .DI0(\patternmaker.game.x_9__N_183[7] ), 
    .D1(\patternmaker.game.n57_adj_244[6] ), .C1(\patternmaker.game.n43[6] ), 
    .B1(\patternmaker.game.n19 ), .A1(\controller_buttons_signal[1] ), 
    .D0(\patternmaker.game.n57_adj_244[7] ), .C0(\patternmaker.game.n19 ), 
    .B0(\controller_buttons_signal[1] ), .A0(\patternmaker.game.n43[7] ), 
    .CE(\patternmaker.game.n1166 ), .LSR(x_9__N_193), .CLK(internal60hzclk), 
    .Q0(\patternmaker.x[7] ), .Q1(\patternmaker.x[6] ), 
    .F0(\patternmaker.game.x_9__N_183[7] ), 
    .F1(\patternmaker.game.x_9__N_183[6] ));
  controller1_SLICE_83 \controller1.SLICE_83 ( 
    .DI1(\controller1.output_7__N_1[0] ), .DI0(\controller1.output_7__N_1[1] ), 
    .D1(\controller1.shift[0] ), .D0(\controller1.shift[1] ), 
    .CLK(controller_latch_c), .Q0(\controller_buttons_signal[1] ), 
    .Q1(\controller_buttons_signal[0] ), .F0(\controller1.output_7__N_1[1] ), 
    .F1(\controller1.output_7__N_1[0] ));
  controller1_SLICE_84 \controller1.SLICE_84 ( 
    .DI0(\controller1.shift[6].sig_000.FeedThruLUT ), 
    .D0(\controller1.shift[6] ), .CLK(controller_clock_c), 
    .Q0(\controller1.shift[7] ), 
    .F0(\controller1.shift[6].sig_000.FeedThruLUT ));
  controller1_SLICE_85 \controller1.SLICE_85 ( 
    .DI1(\controller1.shift[4].sig_002.FeedThruLUT ), 
    .DI0(\controller1.shift[5].sig_001.FeedThruLUT ), 
    .C1(\controller1.shift[4] ), .D0(\controller1.shift[5] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[6] ), 
    .Q1(\controller1.shift[5] ), 
    .F0(\controller1.shift[5].sig_001.FeedThruLUT ), 
    .F1(\controller1.shift[4].sig_002.FeedThruLUT ));
  controller1_SLICE_87 \controller1.SLICE_87 ( 
    .DI1(\controller1.shift[2].sig_004.FeedThruLUT ), 
    .DI0(\controller1.shift[3].sig_003.FeedThruLUT ), 
    .D1(\controller1.shift[2] ), .D0(\controller1.shift[3] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[4] ), 
    .Q1(\controller1.shift[3] ), 
    .F0(\controller1.shift[3].sig_003.FeedThruLUT ), 
    .F1(\controller1.shift[2].sig_004.FeedThruLUT ));
  controller1_SLICE_89 \controller1.SLICE_89 ( 
    .DI1(\controller1.shift[0].sig_006.FeedThruLUT ), 
    .DI0(\controller1.shift[1].sig_005.FeedThruLUT ), 
    .C1(\controller1.shift[0] ), .D0(\controller1.shift[1] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[2] ), 
    .Q1(\controller1.shift[1] ), 
    .F0(\controller1.shift[1].sig_005.FeedThruLUT ), 
    .F1(\controller1.shift[0].sig_006.FeedThruLUT ));
  patternmaker_SLICE_92 \patternmaker.SLICE_92 ( 
    .D1(\patternmaker.n18_adj_261 ), .C1(\patternmaker.onsquarey_N_145 ), 
    .B1(\patternmaker.y[9] ), .A1(\internalrow[9] ), .D0(\internalrow[9] ), 
    .C0(\patternmaker.n18_adj_260 ), .B0(\patternmaker.onsquarey_N_146[9] ), 
    .F0(\patternmaker.onsquarey_N_145 ), .F1(\patternmaker.n6_adj_270 ));
  patternmaker_SLICE_94 \patternmaker.SLICE_94 ( 
    .D1(\patternmaker.n18_adj_269 ), .C1(\patternmaker.onsquarex_N_133 ), 
    .B1(\patternmaker.x[9] ), .A1(\internalcol[9] ), .D0(\internalcol[9] ), 
    .C0(\patternmaker.n18 ), .B0(\patternmaker.onsquarex_N_134[9] ), 
    .F0(\patternmaker.onsquarex_N_133 ), .F1(\patternmaker.n5 ));
  patternmaker_game_SLICE_96 \patternmaker.game.SLICE_96 ( 
    .D1(\patternmaker.game.n57[7] ), .C1(\patternmaker.game.n11 ), 
    .B1(\patternmaker.game.n12 ), .A1(\patternmaker.game.n115 ), 
    .D0(\patternmaker.game.n57[3] ), .C0(\patternmaker.game.n57[0] ), 
    .B0(\patternmaker.game.n57[4] ), .F0(\patternmaker.game.n11 ), 
    .F1(\patternmaker.game.n1793 ));
  patternmaker_game_SLICE_97 \patternmaker.game.SLICE_97 ( 
    .D1(\patternmaker.game.n57[7] ), .C1(\patternmaker.game.n508[7] ), 
    .B1(\patternmaker.game.n1793 ), .A1(\patternmaker.game.n114 ), 
    .D0(\patternmaker.game.n508[8] ), .C0(\patternmaker.game.n1793 ), 
    .B0(\patternmaker.game.n115 ), .A0(\patternmaker.game.n114 ), 
    .F0(\patternmaker.game.n43[8] ), .F1(\patternmaker.game.n43[7] ));
  patternmaker_game_SLICE_98 \patternmaker.game.SLICE_98 ( 
    .D0(\patternmaker.game.yVelocity[2] ), .C0(\patternmaker.game.n1106 ), 
    .B0(\controller_buttons_signal[7] ), .F0(\patternmaker.game.n134[2] ));
  patternmaker_game_SLICE_99 \patternmaker.game.SLICE_99 ( 
    .D1(\patternmaker.game.yVelocity[3] ), .C1(\patternmaker.game.n6 ), 
    .B1(\patternmaker.game.yVelocity[0] ), 
    .A1(\patternmaker.game.yVelocity[2] ), 
    .D0(\patternmaker.game.yVelocity[1] ), 
    .B0(\patternmaker.game.yVelocity[4] ), .F0(\patternmaker.game.n6 ), 
    .F1(\patternmaker.game.n1106 ));
  internalvga_SLICE_100 \internalvga.SLICE_100 ( .D1(\internalcol[7] ), 
    .C1(\internalvga.n14 ), .B1(\internalcol[9] ), .A1(\internalcol[8] ), 
    .D0(\internalcol[4] ), .C0(\internalcol[6] ), .B0(\internalcol[5] ), 
    .F0(\internalvga.n14 ), .F1(HSYNC_N_113));
  internalvga_SLICE_102 \internalvga.SLICE_102 ( .D1(\internalrow[9] ), 
    .C1(n2718), .B1(\internalrow[3] ), .A1(\internalrow[1] ), 
    .D0(\internalrow[8] ), .C0(\internalrow[7] ), .B0(\internalrow[5] ), 
    .A0(\internalrow[6] ), .F0(n2718), .F1(\internalvga.n10 ));
  patternmaker_SLICE_103 \patternmaker.SLICE_103 ( .D1(\patternmaker.n5 ), 
    .C1(\patternmaker.n4_adj_271 ), .B1(\patternmaker.n6_adj_270 ), .A1(n1785), 
    .D0(\internalrow[9] ), .C0(n2718), .F0(\patternmaker.n4_adj_271 ), 
    .F1(RGB_c_0));
  internalvga_SLICE_105 \internalvga.SLICE_105 ( .D1(\internalrow[7] ), 
    .C1(\internalrow[4] ), .B1(\internalrow[6] ), .A1(\internalrow[3] ), 
    .D0(\internalrow[4] ), .C0(\internalvga.n10 ), .B0(\internalrow[2] ), 
    .F0(VSYNC_N_116), .F1(\internalvga.n16 ));
  internalvga_SLICE_106 \internalvga.SLICE_106 ( .D1(\internalcol[2] ), 
    .C1(\internalvga.n6 ), .B1(\internalcol[1] ), .A1(\internalcol[3] ), 
    .D0(\internalcol[5] ), .C0(\internalcol[6] ), .A0(\internalcol[9] ), 
    .F0(\internalvga.n6 ), .F1(\internalvga.n2722 ));
  internalvga_SLICE_108 \internalvga.SLICE_108 ( .D1(\internalvga.n2722 ), 
    .C1(\internalvga.n2934 ), .B1(\internalcol[7] ), .A1(\internalcol[4] ), 
    .D0(\internalcol[8] ), .C0(\internalcol[0] ), .F0(\internalvga.n2934 ), 
    .F1(col_9__N_101));
  internalvga_SLICE_111 \internalvga.SLICE_111 ( .D1(\internalvga.n16 ), 
    .C1(\internalvga.n17 ), .B1(\internalrow[5] ), .A1(\internalrow[1] ), 
    .D0(\internalrow[9] ), .C0(\internalrow[8] ), .B0(\internalrow[0] ), 
    .A0(\internalrow[2] ), .F0(\internalvga.n17 ), .F1(row_9__N_112));
  internalvga_SLICE_112 \internalvga.SLICE_112 ( .D0(\internalcol[8] ), 
    .C0(\internalcol[7] ), .B0(\internalcol[9] ), .F0(n1785));
  patternmaker_SLICE_114 \patternmaker.SLICE_114 ( 
    .D1(\patternmaker.onsquarex_N_134[2] ), .C1(\patternmaker.n4 ), 
    .B1(\internalcol[2] ), .D0(\patternmaker.x[0] ), 
    .C0(\patternmaker.onsquarex_N_134[1] ), .B0(\internalcol[0] ), 
    .A0(\internalcol[1] ), .F0(\patternmaker.n4 ), .F1(\patternmaker.n6 ));
  patternmaker_SLICE_116 \patternmaker.SLICE_116 ( 
    .D1(\patternmaker.onsquarex_N_134[4] ), .C1(\patternmaker.n8 ), 
    .B1(\internalcol[4] ), .D0(\patternmaker.onsquarex_N_134[3] ), 
    .C0(\patternmaker.n6 ), .B0(\internalcol[3] ), .F0(\patternmaker.n8 ), 
    .F1(\patternmaker.n10 ));
  patternmaker_SLICE_118 \patternmaker.SLICE_118 ( 
    .D1(\patternmaker.onsquarex_N_134[6] ), .C1(\patternmaker.n12 ), 
    .A1(\internalcol[6] ), .D0(\patternmaker.onsquarex_N_134[5] ), 
    .C0(\patternmaker.n10 ), .B0(\internalcol[5] ), .F0(\patternmaker.n12 ), 
    .F1(\patternmaker.n14 ));
  patternmaker_SLICE_120 \patternmaker.SLICE_120 ( 
    .D1(\patternmaker.onsquarex_N_134[8] ), .C1(\patternmaker.n16 ), 
    .B1(\internalcol[8] ), .D0(\patternmaker.onsquarex_N_134[7] ), 
    .C0(\patternmaker.n14 ), .A0(\internalcol[7] ), .F0(\patternmaker.n16 ), 
    .F1(\patternmaker.n18 ));
  patternmaker_SLICE_122 \patternmaker.SLICE_122 ( 
    .D1(\patternmaker.onsquarey_N_146[2] ), .C1(\patternmaker.n4_adj_246 ), 
    .B1(\internalrow[2] ), .D0(\patternmaker.y[0] ), 
    .C0(\patternmaker.onsquarey_N_146[1] ), .B0(\internalrow[1] ), 
    .A0(\internalrow[0] ), .F0(\patternmaker.n4_adj_246 ), 
    .F1(\patternmaker.n6_adj_247 ));
  patternmaker_SLICE_124 \patternmaker.SLICE_124 ( 
    .D1(\patternmaker.onsquarey_N_146[4] ), .C1(\patternmaker.n8_adj_248 ), 
    .B1(\internalrow[4] ), .D0(\patternmaker.onsquarey_N_146[3] ), 
    .C0(\patternmaker.n6_adj_247 ), .B0(\internalrow[3] ), 
    .F0(\patternmaker.n8_adj_248 ), .F1(\patternmaker.n10_adj_249 ));
  patternmaker_SLICE_126 \patternmaker.SLICE_126 ( 
    .D1(\patternmaker.onsquarey_N_146[6] ), .C1(\patternmaker.n12_adj_250 ), 
    .A1(\internalrow[6] ), .D0(\patternmaker.onsquarey_N_146[5] ), 
    .C0(\patternmaker.n10_adj_249 ), .B0(\internalrow[5] ), 
    .F0(\patternmaker.n12_adj_250 ), .F1(\patternmaker.n14_adj_251 ));
  patternmaker_SLICE_128 \patternmaker.SLICE_128 ( 
    .D1(\patternmaker.onsquarey_N_146[8] ), .C1(\patternmaker.n16_adj_252 ), 
    .B1(\internalrow[8] ), .D0(\patternmaker.onsquarey_N_146[7] ), 
    .C0(\patternmaker.n14_adj_251 ), .A0(\internalrow[7] ), 
    .F0(\patternmaker.n16_adj_252 ), .F1(\patternmaker.n18_adj_260 ));
  patternmaker_SLICE_130 \patternmaker.SLICE_130 ( .D1(\internalrow[2] ), 
    .C1(\patternmaker.n4_adj_253 ), .A1(\patternmaker.y[2] ), 
    .D0(\patternmaker.y[0] ), .C0(\patternmaker.y[1] ), .B0(\internalrow[0] ), 
    .A0(\internalrow[1] ), .F0(\patternmaker.n4_adj_253 ), 
    .F1(\patternmaker.n6_adj_254 ));
  patternmaker_SLICE_132 \patternmaker.SLICE_132 ( .D1(\patternmaker.y[4] ), 
    .C1(\patternmaker.n8_adj_255 ), .B1(\internalrow[4] ), 
    .D0(\patternmaker.y[3] ), .C0(\patternmaker.n6_adj_254 ), 
    .B0(\internalrow[3] ), .F0(\patternmaker.n8_adj_255 ), 
    .F1(\patternmaker.n10_adj_256 ));
  patternmaker_SLICE_134 \patternmaker.SLICE_134 ( .D1(\patternmaker.y[6] ), 
    .C1(\patternmaker.n12_adj_257 ), .B1(\internalrow[6] ), 
    .D0(\patternmaker.y[5] ), .C0(\patternmaker.n10_adj_256 ), 
    .B0(\internalrow[5] ), .F0(\patternmaker.n12_adj_257 ), 
    .F1(\patternmaker.n14_adj_258 ));
  patternmaker_SLICE_136 \patternmaker.SLICE_136 ( .D1(\internalrow[8] ), 
    .C1(\patternmaker.n16_adj_259 ), .B1(\patternmaker.y[8] ), 
    .D0(\internalrow[7] ), .C0(\patternmaker.n14_adj_258 ), 
    .A0(\patternmaker.y[7] ), .F0(\patternmaker.n16_adj_259 ), 
    .F1(\patternmaker.n18_adj_261 ));
  patternmaker_SLICE_138 \patternmaker.SLICE_138 ( .D1(\patternmaker.x[2] ), 
    .C1(\patternmaker.n4_adj_262 ), .A1(\internalcol[2] ), 
    .D0(\patternmaker.x[0] ), .C0(\patternmaker.x[1] ), .B0(\internalcol[1] ), 
    .A0(\internalcol[0] ), .F0(\patternmaker.n4_adj_262 ), 
    .F1(\patternmaker.n6_adj_263 ));
  patternmaker_SLICE_140 \patternmaker.SLICE_140 ( .D1(\patternmaker.x[4] ), 
    .C1(\patternmaker.n8_adj_264 ), .A1(\internalcol[4] ), 
    .D0(\patternmaker.x[3] ), .C0(\patternmaker.n6_adj_263 ), 
    .A0(\internalcol[3] ), .F0(\patternmaker.n8_adj_264 ), 
    .F1(\patternmaker.n10_adj_265 ));
  patternmaker_SLICE_142 \patternmaker.SLICE_142 ( .D1(\patternmaker.x[6] ), 
    .C1(\patternmaker.n12_adj_266 ), .B1(\internalcol[6] ), 
    .D0(\patternmaker.x[5] ), .C0(\patternmaker.n10_adj_265 ), 
    .B0(\internalcol[5] ), .F0(\patternmaker.n12_adj_266 ), 
    .F1(\patternmaker.n14_adj_267 ));
  patternmaker_SLICE_144 \patternmaker.SLICE_144 ( .D1(\patternmaker.x[8] ), 
    .C1(\patternmaker.n16_adj_268 ), .A1(\internalcol[8] ), 
    .D0(\patternmaker.x[7] ), .C0(\patternmaker.n14_adj_267 ), 
    .A0(\internalcol[7] ), .F0(\patternmaker.n16_adj_268 ), 
    .F1(\patternmaker.n18_adj_269 ));
  patternmaker_game_SLICE_147 \patternmaker.game.SLICE_147 ( 
    .DI1(\patternmaker.game.yVelocity_4__N_207[4] ), 
    .D1(\patternmaker.game.yVelocity[0] ), .C1(\patternmaker.game.n8 ), 
    .B1(\patternmaker.game.yVelocity[1] ), 
    .A1(\patternmaker.game.yVelocity[4] ), .D0(\patternmaker.game.n6 ), 
    .C0(\patternmaker.game.yVelocity[3] ), 
    .B0(\patternmaker.game.yVelocity[2] ), 
    .A0(\patternmaker.game.yVelocity[0] ), .LSR(x_9__N_193), 
    .CLK(internal60hzclk), .Q1(\patternmaker.game.yVelocity[4] ), 
    .F0(\patternmaker.game.n8 ), 
    .F1(\patternmaker.game.yVelocity_4__N_207[4] ));
  patternmaker_game_SLICE_148 \patternmaker.game.SLICE_148 ( 
    .D0(\patternmaker.x[3] ), .C0(\patternmaker.x[4] ), 
    .B0(\patternmaker.x[7] ), .A0(\patternmaker.x[6] ), 
    .F0(\patternmaker.game.n16 ));
  patternmaker_game_SLICE_149 \patternmaker.game.SLICE_149 ( 
    .D1(\patternmaker.game.n16 ), .C1(\patternmaker.game.n17 ), 
    .B1(\patternmaker.x[1] ), .A1(\patternmaker.x[5] ), 
    .D0(\patternmaker.x[0] ), .C0(\patternmaker.x[2] ), 
    .B0(\patternmaker.x[9] ), .A0(\patternmaker.x[8] ), 
    .F0(\patternmaker.game.n17 ), .F1(\patternmaker.game.n19 ));
  controller1_SLICE_150 \controller1.SLICE_150 ( 
    .C1(\controller1.counter[16] ), .B1(\controller1.counter[15] ), 
    .C0(\controller1.counter[15] ), .B0(\controller1.counter[16] ), 
    .F0(\controller1.n1147 ), .F1(\controller1.n10_adj_218 ));
  controller1_SLICE_151 \controller1.SLICE_151 ( .D1(\controller1.n1147 ), 
    .C1(\controller1.n28 ), .B1(\controller1.counter[14] ), 
    .A1(\controller1.counter[17] ), .D0(\controller1.counter[11] ), 
    .C0(\controller1.n2727 ), .B0(\controller1.counter[12] ), 
    .A0(\controller1.counter[13] ), .F0(\controller1.n28 ), 
    .F1(\controller1.n36 ));
  controller1_SLICE_152 \controller1.SLICE_152 ( .D1(\controller1.n10 ), 
    .C1(\controller1.n2726 ), .B1(\controller1.counter[8] ), 
    .A1(\controller1.n9 ), .D0(\controller1.counter[9] ), 
    .C0(\controller1.counter[10] ), .F0(\controller1.n2726 ), 
    .F1(\controller1.n2727 ));
  controller1_SLICE_153 \controller1.SLICE_153 ( 
    .D1(\controller1.counter[11] ), .C1(\controller1.n14 ), 
    .B1(\controller1.n10_adj_218 ), .A1(\controller1.counter[13] ), 
    .D0(\controller1.n2726 ), .C0(\controller1.counter[12] ), 
    .B0(\controller1.counter[14] ), .A0(\controller1.counter[17] ), 
    .F0(\controller1.n14 ), .F1(controller_latch_c));
  controller1_SLICE_154 \controller1.SLICE_154 ( .D1(\controller1.counter[7] ), 
    .C1(\controller1.counter[5] ), .D0(\controller1.counter[4] ), 
    .C0(\controller1.counter[6] ), .B0(\controller1.counter[2] ), 
    .A0(\controller1.counter[3] ), .F0(\controller1.n10 ), 
    .F1(\controller1.n9 ));
  controller1_SLICE_156 \controller1.SLICE_156 ( .D1(\controller1.counter[8] ), 
    .C1(\controller1.n2958 ), .B1(\controller1.counter[17] ), 
    .A1(\controller1.counter[14] ), .D0(\controller1.counter[13] ), 
    .C0(\controller1.counter[12] ), .B0(\controller1.counter[16] ), 
    .A0(\controller1.counter[15] ), .F0(\controller1.n2958 ), 
    .F1(controller_clock_c));
  sixtyHZclock_SLICE_160 \sixtyHZclock.SLICE_160 ( 
    .D1(\sixtyHZclock.clock_count[7] ), .C1(\sixtyHZclock.n30 ), 
    .B1(\sixtyHZclock.clock_count[12] ), .A1(\sixtyHZclock.clock_count[2] ), 
    .D0(\sixtyHZclock.clock_count[1] ), .C0(\sixtyHZclock.clock_count[0] ), 
    .B0(\sixtyHZclock.clock_count[4] ), .A0(\sixtyHZclock.clock_count[17] ), 
    .F0(\sixtyHZclock.n30 ), .F1(\sixtyHZclock.n34 ));
  sixtyHZclock_SLICE_162 \sixtyHZclock.SLICE_162 ( 
    .D0(\sixtyHZclock.clock_count[10] ), .C0(\sixtyHZclock.clock_count[9] ), 
    .B0(\sixtyHZclock.clock_count[3] ), .A0(\sixtyHZclock.clock_count[6] ), 
    .F0(\sixtyHZclock.n2956 ));
  sixtyHZclock_SLICE_163 \sixtyHZclock.SLICE_163 ( .D1(\sixtyHZclock.n2960 ), 
    .C1(\sixtyHZclock.n31 ), .B1(\sixtyHZclock.n2956 ), 
    .A1(\sixtyHZclock.n34 ), .D0(\sixtyHZclock.clock_count[8] ), 
    .C0(\sixtyHZclock.clock_count[11] ), .B0(\sixtyHZclock.clock_count[13] ), 
    .A0(\sixtyHZclock.clock_count[18] ), .F0(\sixtyHZclock.n31 ), 
    .F1(internal60hzclk));
  sixtyHZclock_SLICE_165 \sixtyHZclock.SLICE_165 ( 
    .D0(\sixtyHZclock.clock_count[14] ), .C0(\sixtyHZclock.clock_count[15] ), 
    .B0(\sixtyHZclock.clock_count[16] ), .A0(\sixtyHZclock.clock_count[5] ), 
    .F0(\sixtyHZclock.n2960 ));
  controller1_SLICE_166 \controller1.SLICE_166 ( 
    .D0(\controller1.counter[18] ), .C0(\controller1.n36 ), 
    .B0(\controller1.counter[20] ), .A0(\controller1.counter[19] ), 
    .F0(\controller1.counter_20__N_51 ));
  SLICE_168 SLICE_168( .D0(col_9__N_101), .C0(row_9__N_112), .F0(n179));
  patternmaker_game_SLICE_172 \patternmaker.game.SLICE_172 ( 
    .DI1(\controller1.output_7__N_1[7] ), .D1(\controller1.shift[7] ), 
    .D0(\patternmaker.game.n1106 ), .C0(\controller_buttons_signal[7] ), 
    .B0(\patternmaker.game.yVelocity[0] ), .CLK(controller_latch_c), 
    .Q1(\controller_buttons_signal[7] ), .F0(\patternmaker.game.n134[0] ), 
    .F1(\controller1.output_7__N_1[7] ));
  patternmaker_game_SLICE_173 \patternmaker.game.SLICE_173 ( 
    .D0(\patternmaker.game.yVelocity[1] ), 
    .F0(\patternmaker.game.n43_adj_245[1] ));
  patternmaker_game_SLICE_174 \patternmaker.game.SLICE_174 ( 
    .C1(\patternmaker.game.yVelocity[2] ), .D0(\patternmaker.game.n6 ), 
    .C0(\patternmaker.game.yVelocity[3] ), 
    .B0(\patternmaker.game.yVelocity[2] ), 
    .A0(\patternmaker.game.yVelocity[0] ), .F0(\patternmaker.game.n2 ), 
    .F1(\patternmaker.game.n43_adj_245[2] ));
  patternmaker_game_SLICE_175 \patternmaker.game.SLICE_175 ( 
    .C0(\patternmaker.game.yVelocity[3] ), 
    .F0(\patternmaker.game.n43_adj_245[3] ));
  patternmaker_game_SLICE_176 \patternmaker.game.SLICE_176 ( 
    .D1(\patternmaker.game.n57[3] ), .C1(\patternmaker.game.n114 ), 
    .B1(\patternmaker.game.n1793 ), .A1(\patternmaker.game.n508[3] ), 
    .D0(\patternmaker.game.n508[9] ), .C0(\patternmaker.game.n1793 ), 
    .B0(\patternmaker.game.n114 ), .F0(\patternmaker.game.n3174 ), 
    .F1(\patternmaker.game.n43[3] ));
  patternmaker_game_SLICE_177 \patternmaker.game.SLICE_177 ( 
    .D0(\patternmaker.game.n57[6] ), .C0(\patternmaker.game.n57[2] ), 
    .B0(\patternmaker.game.n57[5] ), .A0(\patternmaker.game.n57[1] ), 
    .F0(\patternmaker.game.n12 ));
  patternmaker_game_SLICE_179 \patternmaker.game.SLICE_179 ( 
    .D1(\patternmaker.game.n1793 ), .C1(\patternmaker.game.n57[2] ), 
    .B1(\patternmaker.game.n114 ), .A1(\patternmaker.game.n508[2] ), 
    .D0(\patternmaker.game.n508[4] ), .C0(\patternmaker.game.n114 ), 
    .B0(\patternmaker.game.n57[4] ), .A0(\patternmaker.game.n1793 ), 
    .F0(\patternmaker.game.n43[4] ), .F1(\patternmaker.game.n43[2] ));
  patternmaker_game_SLICE_181 \patternmaker.game.SLICE_181 ( 
    .D1(\patternmaker.game.n508[1] ), .C1(\patternmaker.game.n114 ), 
    .B1(\patternmaker.game.n1793 ), .A1(\patternmaker.game.n57[1] ), 
    .D0(\patternmaker.game.n508[5] ), .C0(\patternmaker.game.n1793 ), 
    .B0(\patternmaker.game.n114 ), .A0(\patternmaker.game.n57[5] ), 
    .F0(\patternmaker.game.n43[5] ), .F1(\patternmaker.game.n43[1] ));
  patternmaker_game_SLICE_183 \patternmaker.game.SLICE_183 ( 
    .D1(\patternmaker.game.n508[6] ), .C1(\patternmaker.game.n1793 ), 
    .B1(\patternmaker.game.n114 ), .A1(\patternmaker.game.n57[6] ), 
    .D0(\patternmaker.game.n57[0] ), .C0(\patternmaker.game.n114 ), 
    .B0(\patternmaker.game.n1793 ), .A0(\patternmaker.game.n508[0] ), 
    .F0(\patternmaker.game.n43[0] ), .F1(\patternmaker.game.n43[6] ));
  patternmaker_game_SLICE_185 \patternmaker.game.SLICE_185 ( 
    .DI1(\controller1.output_7__N_1[4] ), .D1(\controller1.shift[4] ), 
    .D0(\controller_buttons_signal[1] ), .C0(x_9__N_193), 
    .B0(\controller_buttons_signal[0] ), .CLK(controller_latch_c), 
    .Q1(x_9__N_193), .F0(\patternmaker.game.n1166 ), 
    .F1(\controller1.output_7__N_1[4] ));
  patternmaker_game_SLICE_187 \patternmaker.game.SLICE_187 ( 
    .C0(\patternmaker.game.yVelocity[0] ), 
    .F0(\patternmaker.game.n43_adj_245[0] ));
  patternmaker_game_SLICE_189 \patternmaker.game.SLICE_189 ( 
    .C0(\patternmaker.game.yVelocity[4] ), 
    .F0(\patternmaker.game.n43_adj_245[4] ));
  controller1_SLICE_191 \controller1.SLICE_191 ( .D0(\controller1.shift[3] ), 
    .F0(\controller1.output_7__N_1[3] ));
  RGB_pad_2__SLICE_192 \RGB_pad[2].SLICE_192 ( .F0(\RGB_pad[2].vcc ));
  pll_lscc_pll_inst_u_PLL_B \pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(ext12m_c), .FEEDBACK(\pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[2].vcc ), .INTFBOUT(\pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(testPLLout_c), .OUTGLOBAL(internal25clk));
  controller1_shift_i0 \controller1.shift_i0 ( .PADDI(controller_in_c), 
    .INCLK(controller_clock_c), .DI0(\controller1.shift[0] ));
  controller1_output_i3 \controller1.output_i3 ( 
    .DO0(\controller1.output_7__N_1[3] ), .OUTCLK(controller_latch_c), 
    .PADDO(up_c));
  controller1_the_hsosc \controller1.the_hsosc ( .CLKHFPU(\RGB_pad[2].vcc ), 
    .CLKHFEN(\RGB_pad[2].vcc ), .CLKHF(\controller1.clk ));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_0), .RGB2(RGB[2]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_0), .RGB3(RGB[3]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_0), .RGB4(RGB[4]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_0), .RGB5(RGB[5]));
  up up_I( .PADDO(up_c), .up(up));
  VSYNC VSYNC_I( .PADDO(VSYNC_N_116), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_N_113), .HSYNC(HSYNC));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_0), .RGB1(RGB[1]));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  testPLLout testPLLout_I( .PADDO(testPLLout_c), .testPLLout(testPLLout));
  controller_latch controller_latch_I( .PADDO(controller_latch_c), 
    .controller_latch(controller_latch));
  controller_clock controller_clock_I( .PADDO(controller_clock_c), 
    .controller_clock(controller_clock));
  ext12m ext12m_I( .PADDI(ext12m_c), .ext12m(ext12m));
  controller_in controller_in_I( .PADDI(controller_in_c), 
    .controller_in(controller_in));
endmodule

module internalvga_SLICE_0 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module internalvga_SLICE_1 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/row__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module internalvga_SLICE_2 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_3 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_83__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_8 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \internalvga/col_83_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_83__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_9 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_10 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_11 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module patternmaker_SLICE_12 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_215_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_13 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_215_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_14 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_215_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_15 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/add_215_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_16 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_214_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_17 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_214_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_18 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_214_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_19 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_214_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_20 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/add_214_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_21 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_215_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/add_11_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_23 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/game/add_11_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_24 ( input D1, D0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/add_11_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/add_11_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_26 ( input D1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/add_11_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/add_11_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_28 ( input D1, D0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/mod_12_add_354_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/mod_12_add_354_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_30 ( input D1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/mod_12_add_354_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_31 ( input D1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/mod_12_add_354_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_32 ( input D1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/mod_12_add_354_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_33 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/game/mod_12_add_354_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_34 ( input D1, D0, C0, B0, CIN0, CIN1, output 
    F0, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/sub_40_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/sub_40_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/sub_40_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/sub_40_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/game/sub_40_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_39 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/game/sub_40_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_40 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \patternmaker/game/y_84_add_4_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \patternmaker/game/y_84__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \patternmaker/game/y_84__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module patternmaker_game_SLICE_41 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \patternmaker/game/y_84_add_4_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \patternmaker/game/y_84__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \patternmaker/game/y_84__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module patternmaker_game_SLICE_42 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \patternmaker/game/y_84_add_4_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \patternmaker/game/y_84__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \patternmaker/game/y_84__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module patternmaker_game_SLICE_43 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \patternmaker/game/y_84_add_4_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \patternmaker/game/y_84__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \patternmaker/game/y_84__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module patternmaker_game_SLICE_44 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \patternmaker/game/y_84_add_4_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \patternmaker/game/y_84__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \patternmaker/game/y_84__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_45 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_46 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_47 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_48 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_49 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_50 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_51 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_53 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_54 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_81__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_55 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \controller1/counter_81_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_81__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_56 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_59 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_60 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_61 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_62 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_63 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_64 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_65 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_82_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_82__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_82__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module patternmaker_game_SLICE_66 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \patternmaker/game/mux_14_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40001 \patternmaker/game/mux_14_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \patternmaker/game/x__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \patternmaker/game/x__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xE2EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_67 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \patternmaker/game/mux_14_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40002 \patternmaker/game/mux_14_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \patternmaker/game/x__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \patternmaker/game/x__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFA72") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_68 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \patternmaker/game/mux_14_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \patternmaker/game/mux_14_i10_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \patternmaker/game/x__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \patternmaker/game/x__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xACFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_70 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \patternmaker.game.i1_2_lut_adj_9 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \patternmaker.game.i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \patternmaker/game/yVelocity__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \patternmaker/game/yVelocity__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x33FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xAF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_71 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40007 \patternmaker/game/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40008 \patternmaker/game/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \patternmaker/game/yVelocity__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \patternmaker/game/yVelocity__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFE01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_76 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \patternmaker/game/mux_14_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40010 \patternmaker/game/mux_14_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \patternmaker/game/x__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \patternmaker/game/x__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFA72") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_78 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \patternmaker/game/mux_14_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \patternmaker/game/mux_14_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \patternmaker/game/x__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \patternmaker/game/x__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_83 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \controller1/shift_7__I_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \controller1/shift_7__I_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \controller1/output_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/output_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_84 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40014 \controller1.SLICE_84_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/shift_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_85 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \controller1.SLICE_85_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \controller1.SLICE_85_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/shift_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_87 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \controller1.SLICE_87_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \controller1.SLICE_87_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/shift_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_89 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \controller1.SLICE_89_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \controller1.SLICE_89_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/shift_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module patternmaker_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40017 \patternmaker/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \patternmaker/row_9__I_0_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40017 \patternmaker/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \patternmaker/col_9__I_0_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40019 \patternmaker/game/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \patternmaker/game/i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40021 \patternmaker/game/mod_12_i358_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40022 \patternmaker/game/mod_12_i357_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_98 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40023 \patternmaker/game/i1395_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_99 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40024 \patternmaker/game/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \patternmaker/game/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40026 \internalvga/i2594_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \internalvga/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40028 \internalvga/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \internalvga/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_103 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40030 \patternmaker/i2614_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \patternmaker/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x0105") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40032 \internalvga/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \internalvga/i2596_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_106 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \internalvga/i4_4_lut_adj_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \internalvga/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_108 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40036 \internalvga/i2605_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \internalvga/i2268_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40038 \internalvga/i2609_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \internalvga/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_112 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40040 \internalvga/i1449_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_114 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40041 \patternmaker/col_9__I_0_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \patternmaker/col_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF571") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_116 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \patternmaker/col_9__I_0_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \patternmaker/col_9__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_118 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \patternmaker/col_9__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \patternmaker/col_9__I_0_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_120 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \patternmaker/col_9__I_0_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \patternmaker/col_9__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_122 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40041 \patternmaker/row_9__I_0_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \patternmaker/row_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF371") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_124 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \patternmaker/row_9__I_0_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \patternmaker/row_9__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_126 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \patternmaker/row_9__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \patternmaker/row_9__I_0_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_128 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \patternmaker/row_9__I_0_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \patternmaker/row_9__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_130 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40044 \patternmaker/y_9__I_0_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \patternmaker/y_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x8EAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_132 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \patternmaker/y_9__I_0_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \patternmaker/y_9__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_134 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \patternmaker/y_9__I_0_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \patternmaker/y_9__I_0_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_136 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \patternmaker/y_9__I_0_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \patternmaker/y_9__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_138 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40049 \patternmaker/x_9__I_0_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \patternmaker/x_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x8ECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_140 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \patternmaker/x_9__I_0_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \patternmaker/x_9__I_0_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_142 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \patternmaker/x_9__I_0_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \patternmaker/x_9__I_0_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_144 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \patternmaker/x_9__I_0_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \patternmaker/x_9__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_147 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40052 \patternmaker/game/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \patternmaker.game.i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \patternmaker/game/yVelocity__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xAA9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x0302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_148 ( input D0, C0, B0, A0, output F0 );

  lut40054 \patternmaker/game/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40055 \patternmaker/game/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \patternmaker/game/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_150 ( input C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \controller1/i2_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \controller1/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40059 \controller1/i214_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \controller1/i230_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_152 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40061 \controller1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \controller1/i1_2_lut_adj_8 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \controller1/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \controller1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_154 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \controller1/i3_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \controller1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40065 \controller1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \controller1/i2292_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40067 \sixtyHZclock/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \sixtyHZclock/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_162 ( input D0, C0, B0, A0, output F0 );

  lut40069 \sixtyHZclock/i2290_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40070 \sixtyHZclock/i2602_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \sixtyHZclock/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_165 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sixtyHZclock/i2294_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_166 ( input D0, C0, B0, A0, output F0 );

  lut40073 \controller1/i213_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_168 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40074 i2599_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_172 ( input DI1, D1, D0, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40012 \controller1/shift_7__I_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \patternmaker/game/i1339_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \controller1/output_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_173 ( input D0, output F0 );
  wire   GNDI;

  lut40013 \patternmaker/game/y_84_inv_2_i2_1_lut ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_174 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \patternmaker/game/y_84_inv_2_i3_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \patternmaker.game.i96_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_175 ( input C0, output F0 );
  wire   GNDI;

  lut40078 \patternmaker/game/y_84_inv_2_i4_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40079 \patternmaker/game/mod_12_i362_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40080 \patternmaker/game/i2445_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_177 ( input D0, C0, B0, A0, output F0 );

  lut40081 \patternmaker/game/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40082 \patternmaker/game/mod_12_i363_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40083 \patternmaker/game/mod_12_i361_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40084 \patternmaker/game/mod_12_i364_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40085 \patternmaker/game/mod_12_i360_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40086 \patternmaker/game/mod_12_i359_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40087 \patternmaker/game/mod_12_i365_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_185 ( input DI1, D1, D0, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40012 \controller1/shift_7__I_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \patternmaker/game/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/output_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_game_SLICE_187 ( input C0, output F0 );
  wire   GNDI;

  lut40078 \patternmaker/game/y_84_inv_2_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_game_SLICE_189 ( input C0, output F0 );
  wire   GNDI;

  lut40078 \patternmaker/game/y_84_inv_2_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_191 ( input D0, output F0 );
  wire   GNDI;

  lut40013 \controller1/shift_7__I_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_pad_2__SLICE_192 ( output F0 );
  wire   GNDI;

  lut40089 \RGB_pad[2].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module controller1_shift_i0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \controller1/shift_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module controller1_output_i3 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B0090 \controller1/output_i3 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B0090 ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module controller1_the_hsosc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/the_hsosc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module up ( input PADDO, output up );
  wire   VCCI;

  BB_B_B \up_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(up));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => up) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module testPLLout ( input PADDO, output testPLLout );
  wire   VCCI;

  BB_B_B \testPLLout_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(testPLLout));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => testPLLout) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_latch ( input PADDO, output controller_latch );
  wire   VCCI;

  BB_B_B \controller_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controller_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controller_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_clock ( input PADDO, output controller_clock );
  wire   VCCI;

  BB_B_B \controller_clock_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controller_clock));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controller_clock) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext12m ( output PADDI, input ext12m );
  wire   GNDI;

  BB_B_B \ext12m_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(ext12m));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ext12m => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_in ( output PADDI, input controller_in );
  wire   GNDI;

  BB_B_B \controller_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controller_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controller_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
