Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Tue Feb 23 16:07:52 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on x relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on y relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on out relative to clock(s) clock
Related violations: <none>


