[2025-09-17 06:15:48] START suite=qualcomm_srv trace=srv629_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv629_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2571875 heartbeat IPC: 3.888 cumulative IPC: 3.888 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4986156 heartbeat IPC: 4.142 cumulative IPC: 4.011 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4986156 cumulative IPC: 4.011 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4986156 cumulative IPC: 4.011 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13335598 heartbeat IPC: 1.198 cumulative IPC: 1.198 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21667094 heartbeat IPC: 1.2 cumulative IPC: 1.199 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30043952 heartbeat IPC: 1.194 cumulative IPC: 1.197 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38358382 heartbeat IPC: 1.203 cumulative IPC: 1.199 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 46716862 heartbeat IPC: 1.196 cumulative IPC: 1.198 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55055754 heartbeat IPC: 1.199 cumulative IPC: 1.198 (Simulation time: 00 hr 07 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv629_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 63468800 heartbeat IPC: 1.189 cumulative IPC: 1.197 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71903642 heartbeat IPC: 1.186 cumulative IPC: 1.196 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 80350305 heartbeat IPC: 1.184 cumulative IPC: 1.194 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83816085 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 14 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83816085 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv629_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.193 instructions: 100000000 cycles: 83816085
CPU 0 Branch Prediction Accuracy: 92.51% MPKI: 13.29 Average ROB Occupancy at Mispredict: 29.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08506
BRANCH_INDIRECT: 0.3681
BRANCH_CONDITIONAL: 11.47
BRANCH_DIRECT_CALL: 0.4191
BRANCH_INDIRECT_CALL: 0.5423
BRANCH_RETURN: 0.4041


====Backend Stall Breakdown====
ROB_STALL: 121
LQ_STALL: 0
SQ_STALL: 38829


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 7.117647

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 121

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 17

cpu0->cpu0_STLB TOTAL        ACCESS:    2102611 HIT:    2101950 MISS:        661 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2102611 HIT:    2101950 MISS:        661 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9393082 HIT:    8634737 MISS:     758345 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7676157 HIT:    7000878 MISS:     675279 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580834 HIT:     522592 MISS:      58242 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1134900 HIT:    1110790 MISS:      24110 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1191 HIT:        477 MISS:        714 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15840648 HIT:    7816845 MISS:    8023803 MSHR_MERGE:    1960729
cpu0->cpu0_L1I LOAD         ACCESS:   15840648 HIT:    7816845 MISS:    8023803 MSHR_MERGE:    1960729
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30546003 HIT:   26690735 MISS:    3855268 MSHR_MERGE:    1660160
cpu0->cpu0_L1D LOAD         ACCESS:   16705745 HIT:   14614691 MISS:    2091054 MSHR_MERGE:     477973
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13838922 HIT:   12075926 MISS:    1762996 MSHR_MERGE:    1182160
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1336 HIT:        118 MISS:       1218 MSHR_MERGE:         27
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12981819 HIT:   10710632 MISS:    2271187 MSHR_MERGE:    1146718
cpu0->cpu0_ITLB LOAD         ACCESS:   12981819 HIT:   10710632 MISS:    2271187 MSHR_MERGE:    1146718
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.024 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29038635 HIT:   27741469 MISS:    1297166 MSHR_MERGE:     319024
cpu0->cpu0_DTLB LOAD         ACCESS:   29038635 HIT:   27741469 MISS:    1297166 MSHR_MERGE:     319024
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.091 cycles
cpu0->LLC TOTAL        ACCESS:     840917 HIT:     831072 MISS:       9845 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     675279 HIT:     665731 MISS:       9548 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58242 HIT:      58217 MISS:         25 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     106682 HIT:     106682 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        714 HIT:        442 MISS:        272 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:       9830
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6985

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539952       520270        67103          632
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           48           53           18
  STLB miss resolved @ L2C                0           61          229          263           25
  STLB miss resolved @ LLC                0           16          154          315           49
  STLB miss resolved @ MEM                0            0           63          116          142

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194086        44783      1547435       115868           39
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            1           10
  STLB miss resolved @ L2C                0            0            0            1            0
  STLB miss resolved @ LLC                0            4            8           11            5
  STLB miss resolved @ MEM                0            0            3            8           44
[2025-09-17 06:28:02] END   suite=qualcomm_srv trace=srv629_ap (rc=0)
