<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Memory Interfaces and Controllers,Library/Processors and Peripherals/Embedded Processors,Library/Basic Functions/On Chip Memory,Library/Processors and Peripherals,Library/Processors and Peripherals/Peripherals,Library/Basic Functions,Library/Interface Protocols,Library/Interface Protocols/Serial" />
 <window width="1590" height="1390" x="970" y="0" />
 <generation testbench_system="NONE" />
 <hdlexample language="VERILOG" />
</preferences>
