Schematic:

![RTL_Fulladder8bit](https://github.com/imvietp/Final_VLSI/assets/125435826/e09fff70-10dd-44b7-a4c3-fe3a021d70e3)



Simulation: 


![fulladder](https://github.com/imvietp/Final_VLSI/assets/125435826/38b579b2-dc19-471d-8d14-fce7c46e1b21)
