Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Feb 26 01:37:11 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_io_timing_summary_routed.rpt -pb simple_io_timing_summary_routed.pb -rpx simple_io_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_io
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       121         
HPDR-1     Warning           Port pin direction inconsistency                                  10          
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (227)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (1591)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr_clk_reg/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: mic_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (227)
--------------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1591)
---------------------------------
 There are 1591 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.186    -4036.109                   3639                 4587        0.034        0.000                      0                 4555       -0.444      -35.816                     142                  1598  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.625}       81.250          12.308          
  clk_out2_clk_wiz_0    {1.250 2.500}        2.500           400.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.625}       81.250          12.308          
  clk_out2_clk_wiz_0_1  {1.250 2.500}        2.500           400.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         79.764        0.000                      0                    1        0.366        0.000                      0                    1       40.125        0.000                       0                     3  
  clk_out2_clk_wiz_0         -3.186    -4036.109                   3639                 4554        0.100        0.000                      0                 4554       -0.444      -35.816                     142                  1592  
  clkfbout_clk_wiz_0                                                                                                                                                      8.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       79.768        0.000                      0                    1        0.366        0.000                      0                    1       40.125        0.000                       0                     3  
  clk_out2_clk_wiz_0_1       -3.185    -4033.038                   3638                 4554        0.100        0.000                      0                 4554       -0.444      -35.816                     142                  1592  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         79.764        0.000                      0                    1        0.250        0.000                      0                    1  
                      clk_out2_clk_wiz_0        998.667        0.000                      0                   16                                                                        
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -3.186    -4036.109                   3639                 4554        0.034        0.000                      0                 4554  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       79.764        0.000                      0                    1        0.250        0.000                      0                    1  
                      clk_out2_clk_wiz_0_1      998.667        0.000                      0                   16                                                                        
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -3.186    -4036.109                   3639                 4554        0.034        0.000                      0                 4554  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**           clk_out2_clk_wiz_0                                1.270        0.000                      0                   16                                                                        
**default**           clk_out2_clk_wiz_0_1                              1.270        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                                      clk_out2_clk_wiz_0    
(none)                                      clk_out2_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out2_clk_wiz_0    
(none)                                      clk_out2_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.764ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0 rise@81.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.369%)  route 0.805ns (55.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 87.002 - 81.250 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.548     6.099    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  clock_reg/Q
                         net (fo=2, routed)           0.805     7.422    clock
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.546 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.546    p_0_in
    SLICE_X56Y81         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.433    87.002    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
                         clock pessimism              0.347    87.349    
                         clock uncertainty           -0.116    87.233    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.077    87.310    clock_reg
  -------------------------------------------------------------------
                         required time                         87.310    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                 79.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.559     1.802    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164     1.966 f  clock_reg/Q
                         net (fo=2, routed)           0.277     2.243    clock
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.288 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.288    p_0_in
    SLICE_X56Y81         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.825     2.348    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.546     1.802    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.120     1.922    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.625 }
Period(ns):         81.250
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.250      79.095     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.250      80.001     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.250      80.250     SLICE_X56Y81    clock_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.250      78.750     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X56Y81    clock_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X56Y81    clock_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X56Y81    clock_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X56Y81    clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :         3639  Failing Endpoints,  Worst Slack       -3.186ns,  Total Violation    -4036.109ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :          142  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -35.816ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.186ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.247ns  (logic 2.095ns (39.924%)  route 3.152ns (60.076%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.501 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.366 r  core_0/cic_inst/e_data_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.448    11.814    core_0/cic_inst/e_data0[17]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.303    12.117 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_3/O
                         net (fo=2, routed)           0.483    12.600    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIC
    SLICE_X34Y60         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.432     9.501    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X34Y60         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/CLK
                         clock pessimism              0.310     9.811    
                         clock uncertainty           -0.066     9.745    
    SLICE_X34Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.414    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.414    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                 -3.186    

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.092ns  (logic 3.170ns (62.260%)  route 1.922ns (37.740%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.501 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.452 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.292    11.744    core_1/cic_inst/e_data0[21]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.436    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIA
    SLICE_X30Y88         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.432     9.501    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y88         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.239     9.740    
                         clock uncertainty           -0.066     9.674    
    SLICE_X30Y88         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.347    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 -3.090    

Slack (VIOLATED) :        -3.072ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.067ns  (logic 3.082ns (60.824%)  route 1.985ns (39.176%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 9.502 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.354 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.403    11.756    core_1/cic_inst/e_data0[22]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.313    12.069 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.343    12.412    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIB
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.433     9.502    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.239     9.741    
                         clock uncertainty           -0.066     9.675    
    SLICE_X30Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.340    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -3.072    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.067ns  (logic 3.056ns (60.311%)  route 2.011ns (39.689%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.706 r  core_1/cic_inst/e_data_reg[15]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.286    core_1/cic_inst/eabs0[16]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.306    10.592 r  core_1/cic_inst/e_data[15]_i_7/O
                         net (fo=1, routed)           0.000    10.592    core_1/cic_inst/e_data[15]_i_7_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.990 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.990    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.338 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.429    11.767    core_1/cic_inst/e_data0[17]
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.303    12.070 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.342    12.412    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIC
    SLICE_X30Y86         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y86         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.239     9.738    
                         clock uncertainty           -0.066     9.672    
    SLICE_X30Y86         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.341    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.044ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.114ns  (logic 2.121ns (41.471%)  route 2.993ns (58.529%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.132    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.382 r  core_0/cic_inst/e_data_reg[22]_i_1/CO[2]
                         net (fo=2, routed)           0.296    11.677    core_0/cic_inst/e_data0[22]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.313    11.990 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.477    12.467    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIB
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/CLK
                         clock pessimism              0.325     9.824    
                         clock uncertainty           -0.066     9.758    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.423    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 -3.044    

Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.043ns  (logic 3.170ns (62.858%)  route 1.873ns (37.142%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 9.502 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.452 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.292    11.744    core_1/cic_inst/e_data0[21]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.388    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIA
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.433     9.502    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/CLK
                         clock pessimism              0.239     9.741    
                         clock uncertainty           -0.066     9.675    
    SLICE_X30Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.348    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 -3.040    

Slack (VIOLATED) :        -3.033ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.104ns  (logic 2.079ns (40.734%)  route 3.025ns (59.266%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 9.500 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.347 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.654    core_0/cic_inst/e_data0[19]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.306    11.960 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.497    12.457    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIB
    SLICE_X30Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.431     9.500    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X30Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.325     9.825    
                         clock uncertainty           -0.066     9.759    
    SLICE_X30Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.424    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -3.033    

Slack (VIOLATED) :        -3.030ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.085ns  (logic 2.079ns (40.882%)  route 3.006ns (59.118%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.347 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.654    core_0/cic_inst/e_data0[19]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.306    11.960 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.479    12.438    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/DIB
    SLICE_X34Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/WCLK
    SLICE_X34Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/CLK
                         clock pessimism              0.310     9.809    
                         clock uncertainty           -0.066     9.743    
    SLICE_X34Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.408    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                 -3.030    

Slack (VIOLATED) :        -3.027ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.018ns  (logic 2.711ns (54.024%)  route 2.307ns (45.976%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.478 r  core_1/cic_inst/e_data_reg[7]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.058    core_1/cic_inst/eabs0[8]
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.306    10.364 r  core_1/cic_inst/e_data[7]_i_7/O
                         net (fo=1, routed)           0.000    10.364    core_1/cic_inst/e_data[7]_i_7_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.762 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.762    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.997 r  core_1/cic_inst/e_data_reg[11]_i_1__0/O[0]
                         net (fo=2, routed)           0.317    11.314    core_1/cic_inst/e_data0[8]
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.299    11.613 r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8_i_3/O
                         net (fo=2, routed)           0.750    12.363    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/DIC
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     9.494    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/CLK
                         clock pessimism              0.239     9.733    
                         clock uncertainty           -0.066     9.667    
    SLICE_X30Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.336    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -3.027    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.088ns  (logic 2.209ns (43.412%)  route 2.879ns (56.588%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.132    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.480 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.311    11.791    core_0/cic_inst/e_data0[21]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.094 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.348    12.441    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.325     9.824    
                         clock uncertainty           -0.066     9.758    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.431    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                 -3.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.501ns  (logic 0.350ns (69.861%)  route 0.151ns (30.139%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y49         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     3.197 r  core_0/cic_inst/differentiator_0/data_reg[10]/Q
                         net (fo=2, routed)           0.150     3.347    core_0/cic_inst/u_integrator_2/out_reg[23]_5[10]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     3.392 r  core_0/cic_inst/u_integrator_2/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.392    core_0/cic_inst/differentiator_0/out_reg[11]_2[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.503 r  core_0/cic_inst/differentiator_0/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.504    core_0/cic_inst/differentiator_0/out0_carry__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.557 r  core_0/cic_inst/differentiator_0/out0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.557    core_0/cic_inst/differentiator_0/out0_carry__2_n_7
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[12]/C
                         clock pessimism             -0.279     3.323    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     3.457    core_0/cic_inst/differentiator_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_2/out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.501ns  (logic 0.388ns (77.431%)  route 0.113ns (22.569%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X32Y47         FDCE                                         r  core_0/cic_inst/differentiator_2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  core_0/cic_inst/differentiator_2/data_reg[7]/Q
                         net (fo=2, routed)           0.112     3.311    core_0/cic_inst/differentiator_1/Q[7]
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.356 r  core_0/cic_inst/differentiator_1/out0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     3.356    core_0/cic_inst/differentiator_2/out_reg[7]_1[3]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.465 r  core_0/cic_inst/differentiator_2/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.465    core_0/cic_inst/differentiator_2/out0_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.505 r  core_0/cic_inst/differentiator_2/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.505    core_0/cic_inst/differentiator_2/out0_carry__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.558 r  core_0/cic_inst/differentiator_2/out0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.558    core_0/cic_inst/differentiator_2/out0_carry__2_n_7
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.830     3.603    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[12]/C
                         clock pessimism             -0.279     3.324    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     3.458    core_0/cic_inst/differentiator_2/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.514ns  (logic 0.363ns (70.623%)  route 0.151ns (29.377%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y49         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     3.197 r  core_0/cic_inst/differentiator_0/data_reg[10]/Q
                         net (fo=2, routed)           0.150     3.347    core_0/cic_inst/u_integrator_2/out_reg[23]_5[10]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     3.392 r  core_0/cic_inst/u_integrator_2/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.392    core_0/cic_inst/differentiator_0/out_reg[11]_2[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.503 r  core_0/cic_inst/differentiator_0/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.504    core_0/cic_inst/differentiator_0/out0_carry__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.570 r  core_0/cic_inst/differentiator_0/out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.570    core_0/cic_inst/differentiator_0/out0_carry__2_n_5
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[14]/C
                         clock pessimism             -0.279     3.323    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     3.457    core_0/cic_inst/differentiator_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_2/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.514ns  (logic 0.401ns (78.002%)  route 0.113ns (21.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X32Y47         FDCE                                         r  core_0/cic_inst/differentiator_2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  core_0/cic_inst/differentiator_2/data_reg[7]/Q
                         net (fo=2, routed)           0.112     3.311    core_0/cic_inst/differentiator_1/Q[7]
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.356 r  core_0/cic_inst/differentiator_1/out0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     3.356    core_0/cic_inst/differentiator_2/out_reg[7]_1[3]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.465 r  core_0/cic_inst/differentiator_2/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.465    core_0/cic_inst/differentiator_2/out0_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.505 r  core_0/cic_inst/differentiator_2/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.505    core_0/cic_inst/differentiator_2/out0_carry__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.571 r  core_0/cic_inst/differentiator_2/out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.571    core_0/cic_inst/differentiator_2/out0_carry__2_n_5
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.830     3.603    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[14]/C
                         clock pessimism             -0.279     3.324    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     3.458    core_0/cic_inst/differentiator_2/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.557     3.050    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     3.191 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     3.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.548     3.050    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.078     3.128    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.809%)  route 0.222ns (61.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 3.649 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.562     3.055    core_1/state_machine_inst/clk_out2
    SLICE_X48Y89         FDCE                                         r  core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/Q
                         net (fo=6, routed)           0.222     3.419    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cic_sub_addr_reg[0]_rep_0_repN_1_alias
    RAMB18_X1Y36         RAMB18E1                                     r  core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.876     3.649    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.116    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.299    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.557     3.050    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     3.191 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     3.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.548     3.050    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.076     3.126    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     3.197 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.253    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.833     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.550     3.056    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.075     3.131    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.802ns = ( 3.052 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     3.193 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.249    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.601    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.549     3.052    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.075     3.127    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 3.607 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     3.254    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.550     3.057    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.075     3.132    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y26    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y26    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y28    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y28    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y12    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y12    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y13    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y13    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y10    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y10    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y61    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y61    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y61    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y61    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.768ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0_1 rise@81.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.369%)  route 0.805ns (55.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 87.002 - 81.250 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.548     6.099    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  clock_reg/Q
                         net (fo=2, routed)           0.805     7.422    clock
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.546 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.546    p_0_in
    SLICE_X56Y81         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.433    87.002    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
                         clock pessimism              0.347    87.349    
                         clock uncertainty           -0.112    87.237    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.077    87.314    clock_reg
  -------------------------------------------------------------------
                         required time                         87.314    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                 79.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.559     1.802    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164     1.966 f  clock_reg/Q
                         net (fo=2, routed)           0.277     2.243    clock
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.288 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.288    p_0_in
    SLICE_X56Y81         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.825     2.348    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.546     1.802    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.120     1.922    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.625 }
Period(ns):         81.250
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.250      79.095     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.250      80.001     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.250      80.250     SLICE_X56Y81    clock_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.250      78.750     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X56Y81    clock_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X56Y81    clock_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X56Y81    clock_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X56Y81    clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :         3638  Failing Endpoints,  Worst Slack       -3.185ns,  Total Violation    -4033.038ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :          142  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -35.816ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.185ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.247ns  (logic 2.095ns (39.924%)  route 3.152ns (60.076%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.501 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.366 r  core_0/cic_inst/e_data_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.448    11.814    core_0/cic_inst/e_data0[17]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.303    12.117 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_3/O
                         net (fo=2, routed)           0.483    12.600    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIC
    SLICE_X34Y60         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.432     9.501    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X34Y60         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/CLK
                         clock pessimism              0.310     9.811    
                         clock uncertainty           -0.065     9.746    
    SLICE_X34Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.415    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                 -3.185    

Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.092ns  (logic 3.170ns (62.260%)  route 1.922ns (37.740%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.501 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.452 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.292    11.744    core_1/cic_inst/e_data0[21]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.436    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIA
    SLICE_X30Y88         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.432     9.501    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y88         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.239     9.740    
                         clock uncertainty           -0.065     9.675    
    SLICE_X30Y88         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.348    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 -3.089    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.067ns  (logic 3.082ns (60.824%)  route 1.985ns (39.176%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 9.502 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.354 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.403    11.756    core_1/cic_inst/e_data0[22]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.313    12.069 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.343    12.412    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIB
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.433     9.502    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.239     9.741    
                         clock uncertainty           -0.065     9.676    
    SLICE_X30Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.341    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.070ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.067ns  (logic 3.056ns (60.311%)  route 2.011ns (39.689%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.706 r  core_1/cic_inst/e_data_reg[15]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.286    core_1/cic_inst/eabs0[16]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.306    10.592 r  core_1/cic_inst/e_data[15]_i_7/O
                         net (fo=1, routed)           0.000    10.592    core_1/cic_inst/e_data[15]_i_7_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.990 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.990    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.338 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.429    11.767    core_1/cic_inst/e_data0[17]
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.303    12.070 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.342    12.412    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIC
    SLICE_X30Y86         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y86         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.239     9.738    
                         clock uncertainty           -0.065     9.673    
    SLICE_X30Y86         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.342    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.342    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -3.070    

Slack (VIOLATED) :        -3.043ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.114ns  (logic 2.121ns (41.471%)  route 2.993ns (58.529%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.132    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.382 r  core_0/cic_inst/e_data_reg[22]_i_1/CO[2]
                         net (fo=2, routed)           0.296    11.677    core_0/cic_inst/e_data0[22]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.313    11.990 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.477    12.467    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIB
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/CLK
                         clock pessimism              0.325     9.824    
                         clock uncertainty           -0.065     9.759    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.424    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 -3.043    

Slack (VIOLATED) :        -3.039ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.043ns  (logic 3.170ns (62.858%)  route 1.873ns (37.142%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 9.502 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.452 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.292    11.744    core_1/cic_inst/e_data0[21]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.388    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIA
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.433     9.502    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/CLK
                         clock pessimism              0.239     9.741    
                         clock uncertainty           -0.065     9.676    
    SLICE_X30Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.349    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 -3.039    

Slack (VIOLATED) :        -3.032ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.104ns  (logic 2.079ns (40.734%)  route 3.025ns (59.266%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 9.500 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.347 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.654    core_0/cic_inst/e_data0[19]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.306    11.960 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.497    12.457    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIB
    SLICE_X30Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.431     9.500    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X30Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.325     9.825    
                         clock uncertainty           -0.065     9.760    
    SLICE_X30Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.425    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -3.032    

Slack (VIOLATED) :        -3.029ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.085ns  (logic 2.079ns (40.882%)  route 3.006ns (59.118%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.347 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.654    core_0/cic_inst/e_data0[19]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.306    11.960 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.479    12.438    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/DIB
    SLICE_X34Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/WCLK
    SLICE_X34Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/CLK
                         clock pessimism              0.310     9.809    
                         clock uncertainty           -0.065     9.744    
    SLICE_X34Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.409    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                 -3.029    

Slack (VIOLATED) :        -3.026ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.018ns  (logic 2.711ns (54.024%)  route 2.307ns (45.976%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.478 r  core_1/cic_inst/e_data_reg[7]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.058    core_1/cic_inst/eabs0[8]
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.306    10.364 r  core_1/cic_inst/e_data[7]_i_7/O
                         net (fo=1, routed)           0.000    10.364    core_1/cic_inst/e_data[7]_i_7_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.762 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.762    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.997 r  core_1/cic_inst/e_data_reg[11]_i_1__0/O[0]
                         net (fo=2, routed)           0.317    11.314    core_1/cic_inst/e_data0[8]
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.299    11.613 r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8_i_3/O
                         net (fo=2, routed)           0.750    12.363    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/DIC
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     9.494    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/CLK
                         clock pessimism              0.239     9.733    
                         clock uncertainty           -0.065     9.668    
    SLICE_X30Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.337    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          9.337    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -3.026    

Slack (VIOLATED) :        -3.009ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.088ns  (logic 2.209ns (43.412%)  route 2.879ns (56.588%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.132    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.480 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.311    11.791    core_0/cic_inst/e_data0[21]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.094 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.348    12.441    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.325     9.824    
                         clock uncertainty           -0.065     9.759    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.432    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.432    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                 -3.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.501ns  (logic 0.350ns (69.861%)  route 0.151ns (30.139%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y49         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     3.197 r  core_0/cic_inst/differentiator_0/data_reg[10]/Q
                         net (fo=2, routed)           0.150     3.347    core_0/cic_inst/u_integrator_2/out_reg[23]_5[10]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     3.392 r  core_0/cic_inst/u_integrator_2/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.392    core_0/cic_inst/differentiator_0/out_reg[11]_2[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.503 r  core_0/cic_inst/differentiator_0/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.504    core_0/cic_inst/differentiator_0/out0_carry__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.557 r  core_0/cic_inst/differentiator_0/out0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.557    core_0/cic_inst/differentiator_0/out0_carry__2_n_7
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[12]/C
                         clock pessimism             -0.279     3.323    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     3.457    core_0/cic_inst/differentiator_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_2/out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.501ns  (logic 0.388ns (77.431%)  route 0.113ns (22.569%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X32Y47         FDCE                                         r  core_0/cic_inst/differentiator_2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  core_0/cic_inst/differentiator_2/data_reg[7]/Q
                         net (fo=2, routed)           0.112     3.311    core_0/cic_inst/differentiator_1/Q[7]
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.356 r  core_0/cic_inst/differentiator_1/out0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     3.356    core_0/cic_inst/differentiator_2/out_reg[7]_1[3]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.465 r  core_0/cic_inst/differentiator_2/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.465    core_0/cic_inst/differentiator_2/out0_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.505 r  core_0/cic_inst/differentiator_2/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.505    core_0/cic_inst/differentiator_2/out0_carry__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.558 r  core_0/cic_inst/differentiator_2/out0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.558    core_0/cic_inst/differentiator_2/out0_carry__2_n_7
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.830     3.603    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[12]/C
                         clock pessimism             -0.279     3.324    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     3.458    core_0/cic_inst/differentiator_2/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.514ns  (logic 0.363ns (70.623%)  route 0.151ns (29.377%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y49         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     3.197 r  core_0/cic_inst/differentiator_0/data_reg[10]/Q
                         net (fo=2, routed)           0.150     3.347    core_0/cic_inst/u_integrator_2/out_reg[23]_5[10]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     3.392 r  core_0/cic_inst/u_integrator_2/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.392    core_0/cic_inst/differentiator_0/out_reg[11]_2[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.503 r  core_0/cic_inst/differentiator_0/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.504    core_0/cic_inst/differentiator_0/out0_carry__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.570 r  core_0/cic_inst/differentiator_0/out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.570    core_0/cic_inst/differentiator_0/out0_carry__2_n_5
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[14]/C
                         clock pessimism             -0.279     3.323    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     3.457    core_0/cic_inst/differentiator_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_2/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.514ns  (logic 0.401ns (78.002%)  route 0.113ns (21.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X32Y47         FDCE                                         r  core_0/cic_inst/differentiator_2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  core_0/cic_inst/differentiator_2/data_reg[7]/Q
                         net (fo=2, routed)           0.112     3.311    core_0/cic_inst/differentiator_1/Q[7]
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.356 r  core_0/cic_inst/differentiator_1/out0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     3.356    core_0/cic_inst/differentiator_2/out_reg[7]_1[3]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.465 r  core_0/cic_inst/differentiator_2/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.465    core_0/cic_inst/differentiator_2/out0_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.505 r  core_0/cic_inst/differentiator_2/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.505    core_0/cic_inst/differentiator_2/out0_carry__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.571 r  core_0/cic_inst/differentiator_2/out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.571    core_0/cic_inst/differentiator_2/out0_carry__2_n_5
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.830     3.603    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[14]/C
                         clock pessimism             -0.279     3.324    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     3.458    core_0/cic_inst/differentiator_2/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.557     3.050    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     3.191 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     3.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.548     3.050    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.078     3.128    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.809%)  route 0.222ns (61.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 3.649 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.562     3.055    core_1/state_machine_inst/clk_out2
    SLICE_X48Y89         FDCE                                         r  core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/Q
                         net (fo=6, routed)           0.222     3.419    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cic_sub_addr_reg[0]_rep_0_repN_1_alias
    RAMB18_X1Y36         RAMB18E1                                     r  core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.876     3.649    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.116    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.299    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.557     3.050    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     3.191 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     3.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.548     3.050    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.076     3.126    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     3.197 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.253    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.833     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.550     3.056    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.075     3.131    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.802ns = ( 3.052 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     3.193 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.249    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.601    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.549     3.052    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.075     3.127    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 3.607 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     3.254    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.550     3.057    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.075     3.132    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y26    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y26    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y28    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y28    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y12    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y12    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y13    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y13    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y10    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y10    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y61    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y61    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y55    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y61    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y61    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.764ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0 rise@81.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.369%)  route 0.805ns (55.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 87.002 - 81.250 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.548     6.099    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  clock_reg/Q
                         net (fo=2, routed)           0.805     7.422    clock
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.546 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.546    p_0_in
    SLICE_X56Y81         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.433    87.002    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
                         clock pessimism              0.347    87.349    
                         clock uncertainty           -0.116    87.233    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.077    87.310    clock_reg
  -------------------------------------------------------------------
                         required time                         87.310    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                 79.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.559     1.802    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164     1.966 f  clock_reg/Q
                         net (fo=2, routed)           0.277     2.243    clock
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.288 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.288    p_0_in
    SLICE_X56Y81         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.825     2.348    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.546     1.802    
                         clock uncertainty            0.116     1.918    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.120     2.038    clock_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.667ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.729%)  route 0.591ns (55.271%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.591     1.069    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.264   999.736    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                998.667    

Slack (MET) :             998.821ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.554%)  route 0.543ns (56.446%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.543     0.962    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.217   999.783    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.783    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                998.821    

Slack (MET) :             998.829ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.184%)  route 0.488ns (53.816%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.488     0.907    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.264   999.736    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                998.829    

Slack (MET) :             998.846ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.884ns  (logic 0.419ns (47.412%)  route 0.465ns (52.588%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.465     0.884    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)       -0.270   999.730    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                998.846    

Slack (MET) :             998.851ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.195%)  route 0.508ns (54.805%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.508     0.927    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y57         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y57         FDRE (Setup_fdre_C_D)       -0.222   999.778    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                998.851    

Slack (MET) :             998.871ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.094%)  route 0.578ns (55.906%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.578     1.034    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.095   999.905    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                998.871    

Slack (MET) :             998.924ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.135%)  route 0.577ns (55.865%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.577     1.033    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.043   999.957    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.957    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                998.924    

Slack (MET) :             998.984ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.344%)  route 0.453ns (46.656%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.453     0.971    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.045   999.955    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                998.984    

Slack (MET) :             999.012ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y58         FDRE (Setup_fdre_C_D)       -0.095   999.905    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                999.012    

Slack (MET) :             999.017ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.619%)  route 0.296ns (41.381%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.296     0.715    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.268   999.732    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                999.017    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :         3639  Failing Endpoints,  Worst Slack       -3.186ns,  Total Violation    -4036.109ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.186ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.247ns  (logic 2.095ns (39.924%)  route 3.152ns (60.076%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.501 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.366 r  core_0/cic_inst/e_data_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.448    11.814    core_0/cic_inst/e_data0[17]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.303    12.117 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_3/O
                         net (fo=2, routed)           0.483    12.600    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIC
    SLICE_X34Y60         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.432     9.501    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X34Y60         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/CLK
                         clock pessimism              0.310     9.811    
                         clock uncertainty           -0.066     9.745    
    SLICE_X34Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.414    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.414    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                 -3.186    

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.092ns  (logic 3.170ns (62.260%)  route 1.922ns (37.740%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.501 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.452 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.292    11.744    core_1/cic_inst/e_data0[21]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.436    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIA
    SLICE_X30Y88         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.432     9.501    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y88         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.239     9.740    
                         clock uncertainty           -0.066     9.674    
    SLICE_X30Y88         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.347    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 -3.090    

Slack (VIOLATED) :        -3.072ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.067ns  (logic 3.082ns (60.824%)  route 1.985ns (39.176%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 9.502 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.354 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.403    11.756    core_1/cic_inst/e_data0[22]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.313    12.069 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.343    12.412    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIB
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.433     9.502    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.239     9.741    
                         clock uncertainty           -0.066     9.675    
    SLICE_X30Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.340    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -3.072    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.067ns  (logic 3.056ns (60.311%)  route 2.011ns (39.689%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.706 r  core_1/cic_inst/e_data_reg[15]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.286    core_1/cic_inst/eabs0[16]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.306    10.592 r  core_1/cic_inst/e_data[15]_i_7/O
                         net (fo=1, routed)           0.000    10.592    core_1/cic_inst/e_data[15]_i_7_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.990 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.990    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.338 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.429    11.767    core_1/cic_inst/e_data0[17]
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.303    12.070 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.342    12.412    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIC
    SLICE_X30Y86         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y86         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.239     9.738    
                         clock uncertainty           -0.066     9.672    
    SLICE_X30Y86         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.341    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.044ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.114ns  (logic 2.121ns (41.471%)  route 2.993ns (58.529%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.132    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.382 r  core_0/cic_inst/e_data_reg[22]_i_1/CO[2]
                         net (fo=2, routed)           0.296    11.677    core_0/cic_inst/e_data0[22]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.313    11.990 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.477    12.467    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIB
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/CLK
                         clock pessimism              0.325     9.824    
                         clock uncertainty           -0.066     9.758    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.423    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 -3.044    

Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.043ns  (logic 3.170ns (62.858%)  route 1.873ns (37.142%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 9.502 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.452 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.292    11.744    core_1/cic_inst/e_data0[21]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.388    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIA
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.433     9.502    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/CLK
                         clock pessimism              0.239     9.741    
                         clock uncertainty           -0.066     9.675    
    SLICE_X30Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.348    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 -3.040    

Slack (VIOLATED) :        -3.033ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.104ns  (logic 2.079ns (40.734%)  route 3.025ns (59.266%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 9.500 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.347 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.654    core_0/cic_inst/e_data0[19]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.306    11.960 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.497    12.457    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIB
    SLICE_X30Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.431     9.500    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X30Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.325     9.825    
                         clock uncertainty           -0.066     9.759    
    SLICE_X30Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.424    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -3.033    

Slack (VIOLATED) :        -3.030ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.085ns  (logic 2.079ns (40.882%)  route 3.006ns (59.118%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.347 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.654    core_0/cic_inst/e_data0[19]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.306    11.960 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.479    12.438    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/DIB
    SLICE_X34Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/WCLK
    SLICE_X34Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/CLK
                         clock pessimism              0.310     9.809    
                         clock uncertainty           -0.066     9.743    
    SLICE_X34Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.408    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                 -3.030    

Slack (VIOLATED) :        -3.027ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.018ns  (logic 2.711ns (54.024%)  route 2.307ns (45.976%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.478 r  core_1/cic_inst/e_data_reg[7]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.058    core_1/cic_inst/eabs0[8]
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.306    10.364 r  core_1/cic_inst/e_data[7]_i_7/O
                         net (fo=1, routed)           0.000    10.364    core_1/cic_inst/e_data[7]_i_7_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.762 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.762    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.997 r  core_1/cic_inst/e_data_reg[11]_i_1__0/O[0]
                         net (fo=2, routed)           0.317    11.314    core_1/cic_inst/e_data0[8]
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.299    11.613 r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8_i_3/O
                         net (fo=2, routed)           0.750    12.363    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/DIC
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     9.494    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/CLK
                         clock pessimism              0.239     9.733    
                         clock uncertainty           -0.066     9.667    
    SLICE_X30Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.336    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -3.027    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.088ns  (logic 2.209ns (43.412%)  route 2.879ns (56.588%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.132    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.480 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.311    11.791    core_0/cic_inst/e_data0[21]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.094 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.348    12.441    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.325     9.824    
                         clock uncertainty           -0.066     9.758    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.431    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                 -3.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.501ns  (logic 0.350ns (69.861%)  route 0.151ns (30.139%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y49         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     3.197 r  core_0/cic_inst/differentiator_0/data_reg[10]/Q
                         net (fo=2, routed)           0.150     3.347    core_0/cic_inst/u_integrator_2/out_reg[23]_5[10]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     3.392 r  core_0/cic_inst/u_integrator_2/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.392    core_0/cic_inst/differentiator_0/out_reg[11]_2[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.503 r  core_0/cic_inst/differentiator_0/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.504    core_0/cic_inst/differentiator_0/out0_carry__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.557 r  core_0/cic_inst/differentiator_0/out0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.557    core_0/cic_inst/differentiator_0/out0_carry__2_n_7
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[12]/C
                         clock pessimism             -0.279     3.323    
                         clock uncertainty            0.066     3.389    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     3.523    core_0/cic_inst/differentiator_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_2/out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.501ns  (logic 0.388ns (77.431%)  route 0.113ns (22.569%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X32Y47         FDCE                                         r  core_0/cic_inst/differentiator_2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  core_0/cic_inst/differentiator_2/data_reg[7]/Q
                         net (fo=2, routed)           0.112     3.311    core_0/cic_inst/differentiator_1/Q[7]
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.356 r  core_0/cic_inst/differentiator_1/out0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     3.356    core_0/cic_inst/differentiator_2/out_reg[7]_1[3]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.465 r  core_0/cic_inst/differentiator_2/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.465    core_0/cic_inst/differentiator_2/out0_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.505 r  core_0/cic_inst/differentiator_2/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.505    core_0/cic_inst/differentiator_2/out0_carry__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.558 r  core_0/cic_inst/differentiator_2/out0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.558    core_0/cic_inst/differentiator_2/out0_carry__2_n_7
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.830     3.603    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[12]/C
                         clock pessimism             -0.279     3.324    
                         clock uncertainty            0.066     3.390    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     3.524    core_0/cic_inst/differentiator_2/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.514ns  (logic 0.363ns (70.623%)  route 0.151ns (29.377%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y49         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     3.197 r  core_0/cic_inst/differentiator_0/data_reg[10]/Q
                         net (fo=2, routed)           0.150     3.347    core_0/cic_inst/u_integrator_2/out_reg[23]_5[10]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     3.392 r  core_0/cic_inst/u_integrator_2/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.392    core_0/cic_inst/differentiator_0/out_reg[11]_2[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.503 r  core_0/cic_inst/differentiator_0/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.504    core_0/cic_inst/differentiator_0/out0_carry__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.570 r  core_0/cic_inst/differentiator_0/out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.570    core_0/cic_inst/differentiator_0/out0_carry__2_n_5
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[14]/C
                         clock pessimism             -0.279     3.323    
                         clock uncertainty            0.066     3.389    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     3.523    core_0/cic_inst/differentiator_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_2/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.514ns  (logic 0.401ns (78.002%)  route 0.113ns (21.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X32Y47         FDCE                                         r  core_0/cic_inst/differentiator_2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  core_0/cic_inst/differentiator_2/data_reg[7]/Q
                         net (fo=2, routed)           0.112     3.311    core_0/cic_inst/differentiator_1/Q[7]
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.356 r  core_0/cic_inst/differentiator_1/out0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     3.356    core_0/cic_inst/differentiator_2/out_reg[7]_1[3]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.465 r  core_0/cic_inst/differentiator_2/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.465    core_0/cic_inst/differentiator_2/out0_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.505 r  core_0/cic_inst/differentiator_2/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.505    core_0/cic_inst/differentiator_2/out0_carry__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.571 r  core_0/cic_inst/differentiator_2/out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.571    core_0/cic_inst/differentiator_2/out0_carry__2_n_5
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.830     3.603    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[14]/C
                         clock pessimism             -0.279     3.324    
                         clock uncertainty            0.066     3.390    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     3.524    core_0/cic_inst/differentiator_2/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.557     3.050    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     3.191 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     3.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.548     3.050    
                         clock uncertainty            0.066     3.116    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.078     3.194    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.809%)  route 0.222ns (61.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 3.649 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.562     3.055    core_1/state_machine_inst/clk_out2
    SLICE_X48Y89         FDCE                                         r  core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/Q
                         net (fo=6, routed)           0.222     3.419    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cic_sub_addr_reg[0]_rep_0_repN_1_alias
    RAMB18_X1Y36         RAMB18E1                                     r  core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.876     3.649    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.116    
                         clock uncertainty            0.066     3.182    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.365    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.557     3.050    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     3.191 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     3.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.548     3.050    
                         clock uncertainty            0.066     3.116    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.076     3.192    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     3.197 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.253    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.833     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.550     3.056    
                         clock uncertainty            0.066     3.122    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.075     3.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.802ns = ( 3.052 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     3.193 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.249    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.601    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.549     3.052    
                         clock uncertainty            0.066     3.118    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.075     3.193    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 3.607 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     3.254    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.550     3.057    
                         clock uncertainty            0.066     3.123    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.075     3.198    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.764ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0_1 rise@81.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.369%)  route 0.805ns (55.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 87.002 - 81.250 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.548     6.099    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  clock_reg/Q
                         net (fo=2, routed)           0.805     7.422    clock
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.546 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.546    p_0_in
    SLICE_X56Y81         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.433    87.002    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
                         clock pessimism              0.347    87.349    
                         clock uncertainty           -0.116    87.233    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.077    87.310    clock_reg
  -------------------------------------------------------------------
                         required time                         87.310    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                 79.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.559     1.802    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164     1.966 f  clock_reg/Q
                         net (fo=2, routed)           0.277     2.243    clock
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.288 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.288    p_0_in
    SLICE_X56Y81         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.825     2.348    clock1228
    SLICE_X56Y81         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.546     1.802    
                         clock uncertainty            0.116     1.918    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.120     2.038    clock_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      998.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.667ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.729%)  route 0.591ns (55.271%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.591     1.069    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.264   999.736    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                998.667    

Slack (MET) :             998.821ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.554%)  route 0.543ns (56.446%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.543     0.962    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.217   999.783    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.783    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                998.821    

Slack (MET) :             998.829ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.184%)  route 0.488ns (53.816%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.488     0.907    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.264   999.736    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                998.829    

Slack (MET) :             998.846ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.884ns  (logic 0.419ns (47.412%)  route 0.465ns (52.588%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.465     0.884    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)       -0.270   999.730    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                998.846    

Slack (MET) :             998.851ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.195%)  route 0.508ns (54.805%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.508     0.927    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y57         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y57         FDRE (Setup_fdre_C_D)       -0.222   999.778    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                998.851    

Slack (MET) :             998.871ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.094%)  route 0.578ns (55.906%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.578     1.034    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.095   999.905    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                998.871    

Slack (MET) :             998.924ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.135%)  route 0.577ns (55.865%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.577     1.033    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.043   999.957    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.957    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                998.924    

Slack (MET) :             998.984ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.344%)  route 0.453ns (46.656%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.453     0.971    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.045   999.955    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                998.984    

Slack (MET) :             999.012ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y58         FDRE (Setup_fdre_C_D)       -0.095   999.905    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                999.012    

Slack (MET) :             999.017ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.619%)  route 0.296ns (41.381%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.296     0.715    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.268   999.732    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                999.017    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :         3639  Failing Endpoints,  Worst Slack       -3.186ns,  Total Violation    -4036.109ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.186ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.247ns  (logic 2.095ns (39.924%)  route 3.152ns (60.076%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.501 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.366 r  core_0/cic_inst/e_data_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.448    11.814    core_0/cic_inst/e_data0[17]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.303    12.117 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_3/O
                         net (fo=2, routed)           0.483    12.600    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIC
    SLICE_X34Y60         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.432     9.501    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X34Y60         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/CLK
                         clock pessimism              0.310     9.811    
                         clock uncertainty           -0.066     9.745    
    SLICE_X34Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.414    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.414    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                 -3.186    

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.092ns  (logic 3.170ns (62.260%)  route 1.922ns (37.740%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.501 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.452 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.292    11.744    core_1/cic_inst/e_data0[21]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.390    12.436    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIA
    SLICE_X30Y88         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.432     9.501    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y88         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.239     9.740    
                         clock uncertainty           -0.066     9.674    
    SLICE_X30Y88         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.347    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 -3.090    

Slack (VIOLATED) :        -3.072ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.067ns  (logic 3.082ns (60.824%)  route 1.985ns (39.176%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 9.502 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.354 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.403    11.756    core_1/cic_inst/e_data0[22]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.313    12.069 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.343    12.412    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIB
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.433     9.502    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.239     9.741    
                         clock uncertainty           -0.066     9.675    
    SLICE_X30Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.340    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -3.072    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.067ns  (logic 3.056ns (60.311%)  route 2.011ns (39.689%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.706 r  core_1/cic_inst/e_data_reg[15]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.286    core_1/cic_inst/eabs0[16]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.306    10.592 r  core_1/cic_inst/e_data[15]_i_7/O
                         net (fo=1, routed)           0.000    10.592    core_1/cic_inst/e_data[15]_i_7_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.990 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.990    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.338 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.429    11.767    core_1/cic_inst/e_data0[17]
    SLICE_X31Y87         LUT6 (Prop_lut6_I0_O)        0.303    12.070 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.342    12.412    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIC
    SLICE_X30Y86         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y86         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.239     9.738    
                         clock uncertainty           -0.066     9.672    
    SLICE_X30Y86         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.341    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.044ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.114ns  (logic 2.121ns (41.471%)  route 2.993ns (58.529%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.132    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.382 r  core_0/cic_inst/e_data_reg[22]_i_1/CO[2]
                         net (fo=2, routed)           0.296    11.677    core_0/cic_inst/e_data0[22]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.313    11.990 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_2/O
                         net (fo=2, routed)           0.477    12.467    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIB
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB/CLK
                         clock pessimism              0.325     9.824    
                         clock uncertainty           -0.066     9.758    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.423    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 -3.044    

Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.043ns  (logic 3.170ns (62.858%)  route 1.873ns (37.142%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 9.502 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  core_1/cic_inst/e_data_reg[7]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.279    core_1/cic_inst/e_data_reg[7]_i_10__0_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  core_1/cic_inst/e_data_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    core_1/cic_inst/e_data_reg[11]_i_10__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  core_1/cic_inst/e_data_reg[15]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    core_1/cic_inst/e_data_reg[15]_i_10__0_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.820 r  core_1/cic_inst/e_data_reg[19]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.400    core_1/cic_inst/eabs0[20]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.306    10.706 r  core_1/cic_inst/e_data[19]_i_7/O
                         net (fo=1, routed)           0.000    10.706    core_1/cic_inst/e_data[19]_i_7_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.104 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.104    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.452 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.292    11.744    core_1/cic_inst/e_data0[21]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.303    12.047 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.341    12.388    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIA
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.433     9.502    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y89         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA/CLK
                         clock pessimism              0.239     9.741    
                         clock uncertainty           -0.066     9.675    
    SLICE_X30Y89         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.348    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 -3.040    

Slack (VIOLATED) :        -3.033ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.104ns  (logic 2.079ns (40.734%)  route 3.025ns (59.266%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 9.500 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.347 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.654    core_0/cic_inst/e_data0[19]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.306    11.960 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.497    12.457    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/DIB
    SLICE_X30Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.431     9.500    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/WCLK
    SLICE_X30Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB/CLK
                         clock pessimism              0.325     9.825    
                         clock uncertainty           -0.066     9.759    
    SLICE_X30Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.424    core_0/cic_inst/mean_avg_power_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                 -3.033    

Slack (VIOLATED) :        -3.030ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.085ns  (logic 2.079ns (40.882%)  route 3.006ns (59.118%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.347 r  core_0/cic_inst/e_data_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.307    11.654    core_0/cic_inst/e_data0[19]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.306    11.960 r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20_i_2/O
                         net (fo=2, routed)           0.479    12.438    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/DIB
    SLICE_X34Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/WCLK
    SLICE_X34Y62         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB/CLK
                         clock pessimism              0.310     9.809    
                         clock uncertainty           -0.066     9.743    
    SLICE_X34Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.408    core_0/cic_inst/mean_avg_power_reg_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                 -3.030    

Slack (VIOLATED) :        -3.027ns  (required time - arrival time)
  Source:                 core_1/cic_inst/outhp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.018ns  (logic 2.711ns (54.024%)  route 2.307ns (45.976%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.095ns = ( 7.345 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.544     7.345    core_1/cic_inst/clk_out2
    SLICE_X36Y82         FDRE                                         r  core_1/cic_inst/outhp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     7.801 f  core_1/cic_inst/outhp_reg[0]/Q
                         net (fo=1, routed)           0.154     7.955    core_1/cic_inst/outhp_reg_n_0_[0]
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  core_1/cic_inst/e_data[3]_i_11__0/O
                         net (fo=1, routed)           0.506     8.585    core_1/cic_inst/p_0_in[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.165 r  core_1/cic_inst/e_data_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.165    core_1/cic_inst/e_data_reg[3]_i_10__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.478 r  core_1/cic_inst/e_data_reg[7]_i_10__0/O[3]
                         net (fo=1, routed)           0.580    10.058    core_1/cic_inst/eabs0[8]
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.306    10.364 r  core_1/cic_inst/e_data[7]_i_7/O
                         net (fo=1, routed)           0.000    10.364    core_1/cic_inst/e_data[7]_i_7_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.762 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.762    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.997 r  core_1/cic_inst/e_data_reg[11]_i_1__0/O[0]
                         net (fo=2, routed)           0.317    11.314    core_1/cic_inst/e_data0[8]
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.299    11.613 r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8_i_3/O
                         net (fo=2, routed)           0.750    12.363    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/DIC
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     9.494    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/CLK
                         clock pessimism              0.239     9.733    
                         clock uncertainty           -0.066     9.667    
    SLICE_X30Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.336    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -3.027    

Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.088ns  (logic 2.209ns (43.412%)  route 2.879ns (56.588%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 9.499 - 3.750 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 7.353 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.552     7.353    core_0/state_machine_inst/clk_out2
    SLICE_X31Y57         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.456     7.809 r  core_0/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=50, routed)          1.223     9.032    core_0/cic_inst/mean_avg_power_reg_64_127_3_5/ADDRB1
    SLICE_X34Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  core_0/cic_inst/mean_avg_power_reg_64_127_3_5/RAMB/O
                         net (fo=3, routed)           0.659     9.814    core_0/cic_inst/mean_avg_power_reg_64_127_3_5_n_1
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.938 r  core_0/cic_inst/__1/e_data[3]_i_3/O
                         net (fo=1, routed)           0.339    10.278    core_0/cic_inst/e_data2[4]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.676 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.790 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.790    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.904 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.904    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.132    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.480 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.311    11.791    core_0/cic_inst/e_data0[21]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.303    12.094 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.348    12.441    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.430     9.499    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y64         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.325     9.824    
                         clock uncertainty           -0.066     9.758    
    SLICE_X30Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.431    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                 -3.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.501ns  (logic 0.350ns (69.861%)  route 0.151ns (30.139%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y49         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     3.197 r  core_0/cic_inst/differentiator_0/data_reg[10]/Q
                         net (fo=2, routed)           0.150     3.347    core_0/cic_inst/u_integrator_2/out_reg[23]_5[10]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     3.392 r  core_0/cic_inst/u_integrator_2/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.392    core_0/cic_inst/differentiator_0/out_reg[11]_2[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.503 r  core_0/cic_inst/differentiator_0/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.504    core_0/cic_inst/differentiator_0/out0_carry__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.557 r  core_0/cic_inst/differentiator_0/out0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.557    core_0/cic_inst/differentiator_0/out0_carry__2_n_7
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[12]/C
                         clock pessimism             -0.279     3.323    
                         clock uncertainty            0.066     3.389    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     3.523    core_0/cic_inst/differentiator_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_2/out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.501ns  (logic 0.388ns (77.431%)  route 0.113ns (22.569%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X32Y47         FDCE                                         r  core_0/cic_inst/differentiator_2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  core_0/cic_inst/differentiator_2/data_reg[7]/Q
                         net (fo=2, routed)           0.112     3.311    core_0/cic_inst/differentiator_1/Q[7]
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.356 r  core_0/cic_inst/differentiator_1/out0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     3.356    core_0/cic_inst/differentiator_2/out_reg[7]_1[3]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.465 r  core_0/cic_inst/differentiator_2/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.465    core_0/cic_inst/differentiator_2/out0_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.505 r  core_0/cic_inst/differentiator_2/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.505    core_0/cic_inst/differentiator_2/out0_carry__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.558 r  core_0/cic_inst/differentiator_2/out0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.558    core_0/cic_inst/differentiator_2/out0_carry__2_n_7
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.830     3.603    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[12]/C
                         clock pessimism             -0.279     3.324    
                         clock uncertainty            0.066     3.390    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     3.524    core_0/cic_inst/differentiator_2/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.514ns  (logic 0.363ns (70.623%)  route 0.151ns (29.377%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y49         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     3.197 r  core_0/cic_inst/differentiator_0/data_reg[10]/Q
                         net (fo=2, routed)           0.150     3.347    core_0/cic_inst/u_integrator_2/out_reg[23]_5[10]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     3.392 r  core_0/cic_inst/u_integrator_2/out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.392    core_0/cic_inst/differentiator_0/out_reg[11]_2[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     3.503 r  core_0/cic_inst/differentiator_0/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.504    core_0/cic_inst/differentiator_0/out0_carry__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.570 r  core_0/cic_inst/differentiator_0/out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.570    core_0/cic_inst/differentiator_0/out0_carry__2_n_5
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X34Y50         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[14]/C
                         clock pessimism             -0.279     3.323    
                         clock uncertainty            0.066     3.389    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     3.523    core_0/cic_inst/differentiator_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_2/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.514ns  (logic 0.401ns (78.002%)  route 0.113ns (21.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X32Y47         FDCE                                         r  core_0/cic_inst/differentiator_2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     3.198 r  core_0/cic_inst/differentiator_2/data_reg[7]/Q
                         net (fo=2, routed)           0.112     3.311    core_0/cic_inst/differentiator_1/Q[7]
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.356 r  core_0/cic_inst/differentiator_1/out0_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     3.356    core_0/cic_inst/differentiator_2/out_reg[7]_1[3]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.465 r  core_0/cic_inst/differentiator_2/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.465    core_0/cic_inst/differentiator_2/out0_carry__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.505 r  core_0/cic_inst/differentiator_2/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.505    core_0/cic_inst/differentiator_2/out0_carry__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.571 r  core_0/cic_inst/differentiator_2/out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.571    core_0/cic_inst/differentiator_2/out0_carry__2_n_5
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.830     3.603    core_0/cic_inst/differentiator_2/clk_out2
    SLICE_X30Y50         FDCE                                         r  core_0/cic_inst/differentiator_2/out_reg[14]/C
                         clock pessimism             -0.279     3.324    
                         clock uncertainty            0.066     3.390    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.134     3.524    core_0/cic_inst/differentiator_2/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.557     3.050    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     3.191 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     3.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.548     3.050    
                         clock uncertainty            0.066     3.116    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.078     3.194    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.809%)  route 0.222ns (61.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 3.649 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.562     3.055    core_1/state_machine_inst/clk_out2
    SLICE_X48Y89         FDCE                                         r  core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     3.196 r  core_1/state_machine_inst/cic_sub_addr_reg[0]_rep_replica_1/Q
                         net (fo=6, routed)           0.222     3.419    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cic_sub_addr_reg[0]_rep_0_repN_1_alias
    RAMB18_X1Y36         RAMB18E1                                     r  core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.876     3.649    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.533     3.116    
                         clock uncertainty            0.066     3.182    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.365    core_1/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.557     3.050    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     3.191 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     3.247    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.548     3.050    
                         clock uncertainty            0.066     3.116    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.076     3.192    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 3.606 - 1.250 ) 
    Source Clock Delay      (SCD):    1.806ns = ( 3.056 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.563     3.056    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     3.197 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.253    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.833     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.550     3.056    
                         clock uncertainty            0.066     3.122    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.075     3.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.802ns = ( 3.052 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     3.193 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     3.249    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.601    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.549     3.052    
                         clock uncertainty            0.066     3.118    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.075     3.193    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 3.607 - 1.250 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 3.057 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     3.254    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.550     3.057    
                         clock uncertainty            0.066     3.123    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.075     3.198    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.310%)  route 0.595ns (58.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.595     1.014    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.216     2.284    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.284    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.937ns  (logic 0.419ns (44.706%)  route 0.518ns (55.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.518     0.937    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)       -0.217     2.283    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.283    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.012ns  (logic 0.518ns (51.179%)  route 0.494ns (48.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.494     1.012    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X52Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)       -0.047     2.453    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.767ns  (logic 0.478ns (62.307%)  route 0.289ns (37.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.289     0.767    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X51Y55         FDRE (Setup_fdre_C_D)       -0.270     2.230    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.230    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.729ns  (logic 0.419ns (57.472%)  route 0.310ns (42.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.310     0.729    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)       -0.270     2.230    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.230    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.921%)  route 0.307ns (39.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.307     0.785    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X50Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)       -0.214     2.286    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.286    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.925%)  route 0.495ns (52.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.495     0.951    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X42Y64         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.925%)  route 0.495ns (52.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.495     0.951    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y66         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.472%)  route 0.447ns (49.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.903    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)       -0.095     2.405    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.006%)  route 0.456ns (49.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.456     0.912    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  1.541    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.310%)  route 0.595ns (58.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.595     1.014    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.216     2.284    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.284    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.937ns  (logic 0.419ns (44.706%)  route 0.518ns (55.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.518     0.937    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)       -0.217     2.283    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.283    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.012ns  (logic 0.518ns (51.179%)  route 0.494ns (48.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.494     1.012    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X52Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)       -0.047     2.453    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.767ns  (logic 0.478ns (62.307%)  route 0.289ns (37.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.289     0.767    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X51Y55         FDRE (Setup_fdre_C_D)       -0.270     2.230    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.230    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.729ns  (logic 0.419ns (57.472%)  route 0.310ns (42.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.310     0.729    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)       -0.270     2.230    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.230    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.921%)  route 0.307ns (39.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.307     0.785    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X50Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)       -0.214     2.286    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.286    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.925%)  route 0.495ns (52.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.495     0.951    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X42Y64         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.925%)  route 0.495ns (52.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.495     0.951    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y66         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.472%)  route 0.447ns (49.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.903    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)       -0.095     2.405    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.405    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.006%)  route 0.456ns (49.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.456     0.912    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  1.541    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.196%)  route 0.117ns (47.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.128     3.180 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.117     3.297    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.235%)  route 0.117ns (47.765%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.128     3.181 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.117     3.298    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.148ns (60.120%)  route 0.098ns (39.880%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.148     3.205 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.098     3.303    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141     3.193 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.116     3.310    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.148ns (57.007%)  route 0.112ns (42.993%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.148     3.205 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.112     3.317    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X50Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.164ns (63.035%)  route 0.096ns (36.965%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164     3.221 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.096     3.317    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     3.221 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.108     3.329    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X50Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.132     3.330    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     3.221 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.112     3.333    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X50Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.528%)  route 0.180ns (58.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.128     3.180 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.180     3.360    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.196%)  route 0.117ns (47.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.128     3.180 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.117     3.297    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.235%)  route 0.117ns (47.765%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.128     3.181 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.117     3.298    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.148ns (60.120%)  route 0.098ns (39.880%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.148     3.205 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.098     3.303    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141     3.193 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.116     3.310    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.148ns (57.007%)  route 0.112ns (42.993%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.148     3.205 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.112     3.317    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X50Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.164ns (63.035%)  route 0.096ns (36.965%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164     3.221 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.096     3.317    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     3.221 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.108     3.329    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X50Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     3.198 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.132     3.330    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.564     3.057    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     3.221 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.112     3.333    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X50Y54         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.528%)  route 0.180ns (58.472%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.559     3.052    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.128     3.180 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.180     3.360    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y62         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.110     0.238    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.724%)  route 0.121ns (46.276%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.121     0.262    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X40Y64         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y64         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.105     0.269    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.601    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.105     0.269    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X43Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.135%)  route 0.169ns (56.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.169     0.297    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.633%)  route 0.172ns (57.367%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.172     0.300    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.161     0.302    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.833     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.164     0.305    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X52Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.110     0.238    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.724%)  route 0.121ns (46.276%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.121     0.262    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X40Y64         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y64         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.105     0.269    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.601    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.105     0.269    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X43Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.135%)  route 0.169ns (56.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.169     0.297    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y56         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.633%)  route 0.172ns (57.367%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.172     0.300    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.826     3.598    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y63         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.161     0.302    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.833     3.606    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y58         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.164     0.305    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X52Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.834     3.607    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.660ns  (logic 6.394ns (54.836%)  route 5.266ns (45.164%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           5.266     7.720    JB_IBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.940    11.660 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.660    JB[3]
    B16                                                               r  JB[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.569ns  (logic 5.974ns (51.637%)  route 5.595ns (48.363%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           5.595     8.049    JB_IBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.569 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.569    JB[0]
    A14                                                               r  JB[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.505ns  (logic 5.946ns (51.682%)  route 5.559ns (48.318%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           5.559     8.013    JB_IBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.505 r  JB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.505    JB[7]
    C16                                                               r  JB[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.475ns  (logic 5.962ns (51.958%)  route 5.513ns (48.043%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           5.513     7.967    JB_IBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.475 r  JB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.475    JB[5]
    A17                                                               r  JB[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.431ns  (logic 5.979ns (52.305%)  route 5.452ns (47.695%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           5.452     7.906    JB_IBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.431 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.431    JB[2]
    B15                                                               r  JB[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.241ns  (logic 5.966ns (53.070%)  route 5.276ns (46.930%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           5.276     7.730    JB_IBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512    11.241 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.241    JB[1]
    A16                                                               r  JB[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            JB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.037ns  (logic 5.959ns (53.990%)  route 5.078ns (46.010%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           5.078     7.532    JB_IBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.037 r  JB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.037    JB[6]
    C15                                                               r  JB[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.963ns  (logic 4.490ns (40.956%)  route 6.473ns (59.044%))
  Logic Levels:           4  (BUFG=1 FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mic_clk_reg/Q
                         net (fo=1, routed)           1.555     2.011    JC_IBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.107 f  JC_IBUF[3]_BUFG_inst/O
                         net (fo=124, routed)         1.900     4.007    JC_IBUF_BUFG[3]
    SLICE_X12Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.131 r  JB_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.018     7.149    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.814    10.963 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.963    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.732ns  (logic 1.593ns (16.372%)  route 8.138ns (83.628%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        7.517     8.958    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X56Y54         LUT3 (Prop_lut3_I2_O)        0.152     9.110 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.621     9.732    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X2Y23         RAMB18E1                                     r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            vauxp6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 5.957ns (65.479%)  route 3.141ns (34.521%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1                     0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     2.454 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           3.141     5.595    vauxp6_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503     9.098 r  vauxp6_OBUF_inst/O
                         net (fo=0)                   0.000     9.098    vauxp6
    J3                                                                r  vauxp6 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.197    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X41Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDCE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/Q
                         net (fo=2, routed)           0.056     0.197    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6]
    SLICE_X39Y63         FDCE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X51Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X51Y55         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDCE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/C
    SLICE_X57Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X57Y55         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDCE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/C
    SLICE_X57Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/Q
                         net (fo=2, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X57Y55         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     0.206    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X40Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDCE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.067     0.208    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[2]
    SLICE_X39Y63         FDCE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDCE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.067     0.208    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[3]
    SLICE_X39Y63         FDCE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDCE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           0.068     0.209    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[7]
    SLICE_X39Y63         FDCE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 5.964ns (66.669%)  route 2.982ns (33.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.596     7.397    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y25         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.851 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           2.982    12.833    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    16.344 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000    16.344    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 3.974ns (52.996%)  route 3.524ns (47.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.537     7.338    uart_fifo_tx_inst/uart/CLK
    SLICE_X28Y72         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDPE (Prop_fdpe_C_Q)         0.456     7.794 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           3.524    11.318    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.836 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.836    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.360ns (53.509%)  route 1.181ns (46.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.551     3.044    uart_fifo_tx_inst/uart/CLK
    SLICE_X28Y72         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDPE (Prop_fdpe_C_Q)         0.141     3.185 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           1.181     4.367    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     5.585 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     5.585    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.796ns (65.365%)  route 0.952ns (34.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.604     3.098    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y25         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.683 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.952     4.635    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     5.846 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000     5.846    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 5.964ns (66.669%)  route 2.982ns (33.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.596     7.397    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y25         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.851 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           2.982    12.833    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    16.344 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000    16.344    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 3.974ns (52.996%)  route 3.524ns (47.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.537     7.338    uart_fifo_tx_inst/uart/CLK
    SLICE_X28Y72         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDPE (Prop_fdpe_C_Q)         0.456     7.794 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           3.524    11.318    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.836 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.836    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.360ns (53.509%)  route 1.181ns (46.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.551     3.044    uart_fifo_tx_inst/uart/CLK
    SLICE_X28Y72         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDPE (Prop_fdpe_C_Q)         0.141     3.185 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           1.181     4.367    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     5.585 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     5.585    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.796ns (65.365%)  route 0.952ns (34.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.604     3.098    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y25         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.683 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.952     4.635    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     5.846 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000     5.846    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay          2042 Endpoints
Min Delay          2042 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.565ns  (logic 1.565ns (12.458%)  route 10.999ns (87.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 6.996 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.359    12.565    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRD3
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.427     6.996    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/WCLK
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.565ns  (logic 1.565ns (12.458%)  route 10.999ns (87.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 6.996 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.359    12.565    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRD3
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.427     6.996    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/WCLK
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMB/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.565ns  (logic 1.565ns (12.458%)  route 10.999ns (87.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 6.996 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.359    12.565    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRD3
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.427     6.996    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/WCLK
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMC/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.565ns  (logic 1.565ns (12.458%)  route 10.999ns (87.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 6.996 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.359    12.565    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRD3
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.427     6.996    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/WCLK
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMD/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.560ns  (logic 1.565ns (12.462%)  route 10.995ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 6.994 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.354    12.560    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/ADDRD3
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     6.994    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.560ns  (logic 1.565ns (12.462%)  route 10.995ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 6.994 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.354    12.560    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/ADDRD3
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     6.994    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMB/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.560ns  (logic 1.565ns (12.462%)  route 10.995ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 6.994 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.354    12.560    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/ADDRD3
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     6.994    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.560ns  (logic 1.565ns (12.462%)  route 10.995ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 6.994 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.354    12.560    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/ADDRD3
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     6.994    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMD/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.403ns  (logic 1.565ns (12.621%)  route 10.837ns (87.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 6.993 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.197    12.403    core_1/cic_inst/mean_avg_power_reg_128_191_3_5/ADDRD3
    SLICE_X34Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.424     6.993    core_1/cic_inst/mean_avg_power_reg_128_191_3_5/WCLK
    SLICE_X34Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.403ns  (logic 1.565ns (12.621%)  route 10.837ns (87.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 6.993 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.197    12.403    core_1/cic_inst/mean_avg_power_reg_128_191_3_5/ADDRD3
    SLICE_X34Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.424     6.993    core_1/cic_inst/mean_avg_power_reg_128_191_3_5/WCLK
    SLICE_X34Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMB/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.210ns (14.253%)  route 1.261ns (85.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 3.640 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.261     1.470    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/srst
    RAMB18_X0Y26         RAMB18E1                                     r  core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.867     3.640    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y26         RAMB18E1                                     r  core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.210ns (13.320%)  route 1.363ns (86.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.363     1.573    core_0/cic_inst/btnC_IBUF
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/clk_out2
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.210ns (13.320%)  route 1.363ns (86.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.363     1.573    core_0/cic_inst/btnC_IBUF
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/clk_out2
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.210ns (13.320%)  route 1.363ns (86.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.363     1.573    core_0/cic_inst/btnC_IBUF
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/clk_out2
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.210ns (13.320%)  route 1.363ns (86.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.363     1.573    core_0/cic_inst/btnC_IBUF
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/clk_out2
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.210ns (12.816%)  route 1.425ns (87.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.425     1.635    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/srst
    RAMB18_X0Y28         RAMB18E1                                     r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.861     3.634    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.682%)  route 1.443ns (87.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.443     1.652    core_0/cic_inst/btnC_IBUF
    SLICE_X34Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.828     3.601    core_0/cic_inst/clk_out2
    SLICE_X34Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.682%)  route 1.443ns (87.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.443     1.652    core_0/cic_inst/btnC_IBUF
    SLICE_X34Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.828     3.601    core_0/cic_inst/clk_out2
    SLICE_X34Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.255ns (15.021%)  route 1.440ns (84.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.263     1.472    core_0/cic_inst/btnC_IBUF
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.517 r  core_0/cic_inst/mean_avg_power_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.177     1.694    core_0/cic_inst/mean_avg_power_reg_64_127_0_2/DIC
    SLICE_X30Y56         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/mean_avg_power_reg_64_127_0_2/WCLK
    SLICE_X30Y56         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_0_2/RAMC/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.255ns (14.969%)  route 1.446ns (85.031%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.263     1.472    core_0/cic_inst/btnC_IBUF
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.517 r  core_0/cic_inst/mean_avg_power_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.183     1.700    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/DIC
    SLICE_X30Y55         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/WCLK
    SLICE_X30Y55         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Max Delay          2042 Endpoints
Min Delay          2042 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.565ns  (logic 1.565ns (12.458%)  route 10.999ns (87.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 6.996 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.359    12.565    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRD3
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.427     6.996    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/WCLK
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.565ns  (logic 1.565ns (12.458%)  route 10.999ns (87.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 6.996 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.359    12.565    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRD3
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.427     6.996    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/WCLK
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMB/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.565ns  (logic 1.565ns (12.458%)  route 10.999ns (87.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 6.996 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.359    12.565    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRD3
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.427     6.996    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/WCLK
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMC/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.565ns  (logic 1.565ns (12.458%)  route 10.999ns (87.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 6.996 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.359    12.565    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/ADDRD3
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.427     6.996    core_1/cic_inst/mean_avg_power_reg_128_191_9_11/WCLK
    SLICE_X30Y82         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11/RAMD/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.560ns  (logic 1.565ns (12.462%)  route 10.995ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 6.994 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.354    12.560    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/ADDRD3
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     6.994    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.560ns  (logic 1.565ns (12.462%)  route 10.995ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 6.994 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.354    12.560    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/ADDRD3
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     6.994    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMB/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.560ns  (logic 1.565ns (12.462%)  route 10.995ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 6.994 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.354    12.560    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/ADDRD3
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     6.994    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMC/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.560ns  (logic 1.565ns (12.462%)  route 10.995ns (87.538%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 6.994 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.354    12.560    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/ADDRD3
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.425     6.994    core_1/cic_inst/mean_avg_power_reg_128_191_6_8/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_6_8/RAMD/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.403ns  (logic 1.565ns (12.621%)  route 10.837ns (87.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 6.993 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.197    12.403    core_1/cic_inst/mean_avg_power_reg_128_191_3_5/ADDRD3
    SLICE_X34Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.424     6.993    core_1/cic_inst/mean_avg_power_reg_128_191_3_5/WCLK
    SLICE_X34Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMA/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.403ns  (logic 1.565ns (12.621%)  route 10.837ns (87.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 6.993 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        8.641    10.082    core_1/cic_inst/btnC_IBUF
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.206 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2_i_7/O
                         net (fo=80, routed)          2.197    12.403    core_1/cic_inst/mean_avg_power_reg_128_191_3_5/ADDRD3
    SLICE_X34Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        1.424     6.993    core_1/cic_inst/mean_avg_power_reg_128_191_3_5/WCLK
    SLICE_X34Y81         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_3_5/RAMB/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.210ns (14.253%)  route 1.261ns (85.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 3.640 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.261     1.470    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/srst
    RAMB18_X0Y26         RAMB18E1                                     r  core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.867     3.640    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y26         RAMB18E1                                     r  core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.210ns (13.320%)  route 1.363ns (86.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.363     1.573    core_0/cic_inst/btnC_IBUF
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/clk_out2
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.210ns (13.320%)  route 1.363ns (86.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.363     1.573    core_0/cic_inst/btnC_IBUF
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/clk_out2
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.210ns (13.320%)  route 1.363ns (86.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.363     1.573    core_0/cic_inst/btnC_IBUF
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/clk_out2
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.210ns (13.320%)  route 1.363ns (86.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.363     1.573    core_0/cic_inst/btnC_IBUF
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/clk_out2
    SLICE_X31Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.210ns (12.816%)  route 1.425ns (87.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 3.634 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.425     1.635    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/srst
    RAMB18_X0Y28         RAMB18E1                                     r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.861     3.634    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.682%)  route 1.443ns (87.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.443     1.652    core_0/cic_inst/btnC_IBUF
    SLICE_X34Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.828     3.601    core_0/cic_inst/clk_out2
    SLICE_X34Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/outhp_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.682%)  route 1.443ns (87.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.443     1.652    core_0/cic_inst/btnC_IBUF
    SLICE_X34Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.828     3.601    core_0/cic_inst/clk_out2
    SLICE_X34Y55         FDRE                                         r  core_0/cic_inst/outhp_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.255ns (15.021%)  route 1.440ns (84.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.263     1.472    core_0/cic_inst/btnC_IBUF
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.517 r  core_0/cic_inst/mean_avg_power_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.177     1.694    core_0/cic_inst/mean_avg_power_reg_64_127_0_2/DIC
    SLICE_X30Y56         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/mean_avg_power_reg_64_127_0_2/WCLK
    SLICE_X30Y56         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_0_2/RAMC/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.255ns (14.969%)  route 1.446ns (85.031%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1070, routed)        1.263     1.472    core_0/cic_inst/btnC_IBUF
    SLICE_X29Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.517 r  core_0/cic_inst/mean_avg_power_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.183     1.700    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/DIC
    SLICE_X30Y55         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1590, routed)        0.829     3.602    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/WCLK
    SLICE_X30Y55         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK





