Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Thu Dec  5 09:47:50 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.032        0.000                      0                11644        0.048        0.000                      0                11644        3.000        0.000                       0                  4079  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.032        0.000                      0                11644        0.048        0.000                      0                11644        7.192        0.000                       0                  4075  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y31_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 6.999ns (47.784%)  route 7.648ns (52.216%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.912    12.626    pg/notegen/CO[0]
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.329    12.955 r  pg/notegen/y31[9]_i_1/O
                         net (fo=10, routed)          0.778    13.733    pg/notegen/y31[9]_i_1_n_0
    SLICE_X46Y75         FDSE                                         r  pg/notegen/y31_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.496    13.860    pg/notegen/clk_out1
    SLICE_X46Y75         FDSE                                         r  pg/notegen/y31_reg[2]/C
                         clock pessimism              0.559    14.420    
                         clock uncertainty           -0.130    14.290    
    SLICE_X46Y75         FDSE (Setup_fdse_C_S)       -0.524    13.766    pg/notegen/y31_reg[2]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y31_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 6.999ns (47.784%)  route 7.648ns (52.216%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.912    12.626    pg/notegen/CO[0]
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.329    12.955 r  pg/notegen/y31[9]_i_1/O
                         net (fo=10, routed)          0.778    13.733    pg/notegen/y31[9]_i_1_n_0
    SLICE_X46Y75         FDSE                                         r  pg/notegen/y31_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.496    13.860    pg/notegen/clk_out1
    SLICE_X46Y75         FDSE                                         r  pg/notegen/y31_reg[3]/C
                         clock pessimism              0.559    14.420    
                         clock uncertainty           -0.130    14.290    
    SLICE_X46Y75         FDSE (Setup_fdse_C_S)       -0.524    13.766    pg/notegen/y31_reg[3]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y31_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 6.999ns (47.784%)  route 7.648ns (52.216%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.912    12.626    pg/notegen/CO[0]
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.329    12.955 r  pg/notegen/y31[9]_i_1/O
                         net (fo=10, routed)          0.778    13.733    pg/notegen/y31[9]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  pg/notegen/y31_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.496    13.860    pg/notegen/clk_out1
    SLICE_X46Y75         FDRE                                         r  pg/notegen/y31_reg[4]/C
                         clock pessimism              0.559    14.420    
                         clock uncertainty           -0.130    14.290    
    SLICE_X46Y75         FDRE (Setup_fdre_C_R)       -0.524    13.766    pg/notegen/y31_reg[4]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y31_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 6.999ns (47.784%)  route 7.648ns (52.216%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.912    12.626    pg/notegen/CO[0]
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.329    12.955 r  pg/notegen/y31[9]_i_1/O
                         net (fo=10, routed)          0.778    13.733    pg/notegen/y31[9]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  pg/notegen/y31_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.496    13.860    pg/notegen/clk_out1
    SLICE_X46Y75         FDRE                                         r  pg/notegen/y31_reg[6]/C
                         clock pessimism              0.559    14.420    
                         clock uncertainty           -0.130    14.290    
    SLICE_X46Y75         FDRE (Setup_fdre_C_R)       -0.524    13.766    pg/notegen/y31_reg[6]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y31_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 6.999ns (47.784%)  route 7.648ns (52.216%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.912    12.626    pg/notegen/CO[0]
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.329    12.955 r  pg/notegen/y31[9]_i_1/O
                         net (fo=10, routed)          0.778    13.733    pg/notegen/y31[9]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  pg/notegen/y31_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.496    13.860    pg/notegen/clk_out1
    SLICE_X46Y75         FDRE                                         r  pg/notegen/y31_reg[7]/C
                         clock pessimism              0.559    14.420    
                         clock uncertainty           -0.130    14.290    
    SLICE_X46Y75         FDRE (Setup_fdre_C_R)       -0.524    13.766    pg/notegen/y31_reg[7]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y22_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.646ns  (logic 6.999ns (47.787%)  route 7.647ns (52.213%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.946    12.660    pg/notegen/CO[0]
    SLICE_X49Y76         LUT5 (Prop_lut5_I1_O)        0.329    12.989 r  pg/notegen/y22[9]_i_1/O
                         net (fo=10, routed)          0.744    13.733    pg/notegen/y22[9]_i_1_n_0
    SLICE_X50Y76         FDSE                                         r  pg/notegen/y22_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.496    13.860    pg/notegen/clk_out1
    SLICE_X50Y76         FDSE                                         r  pg/notegen/y22_reg[8]/C
                         clock pessimism              0.559    14.420    
                         clock uncertainty           -0.130    14.290    
    SLICE_X50Y76         FDSE (Setup_fdse_C_S)       -0.524    13.766    pg/notegen/y22_reg[8]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.653ns  (logic 6.999ns (47.766%)  route 7.654ns (52.234%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.851 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.153    12.867    pg/notegen/CO[0]
    SLICE_X53Y76         LUT5 (Prop_lut5_I1_O)        0.329    13.196 r  pg/notegen/y4[9]_i_1/O
                         net (fo=10, routed)          0.543    13.739    pg/notegen/y4[9]_i_1_n_0
    SLICE_X52Y75         FDSE                                         r  pg/notegen/y4_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.487    13.851    pg/notegen/clk_out1
    SLICE_X52Y75         FDSE                                         r  pg/notegen/y4_reg[2]/C
                         clock pessimism              0.487    14.339    
                         clock uncertainty           -0.130    14.209    
    SLICE_X52Y75         FDSE (Setup_fdse_C_S)       -0.429    13.780    pg/notegen/y4_reg[2]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.653ns  (logic 6.999ns (47.766%)  route 7.654ns (52.234%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.851 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.153    12.867    pg/notegen/CO[0]
    SLICE_X53Y76         LUT5 (Prop_lut5_I1_O)        0.329    13.196 r  pg/notegen/y4[9]_i_1/O
                         net (fo=10, routed)          0.543    13.739    pg/notegen/y4[9]_i_1_n_0
    SLICE_X52Y75         FDSE                                         r  pg/notegen/y4_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.487    13.851    pg/notegen/clk_out1
    SLICE_X52Y75         FDSE                                         r  pg/notegen/y4_reg[3]/C
                         clock pessimism              0.487    14.339    
                         clock uncertainty           -0.130    14.209    
    SLICE_X52Y75         FDSE (Setup_fdse_C_S)       -0.429    13.780    pg/notegen/y4_reg[3]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.653ns  (logic 6.999ns (47.766%)  route 7.654ns (52.234%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 13.851 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.153    12.867    pg/notegen/CO[0]
    SLICE_X53Y76         LUT5 (Prop_lut5_I1_O)        0.329    13.196 r  pg/notegen/y4[9]_i_1/O
                         net (fo=10, routed)          0.543    13.739    pg/notegen/y4[9]_i_1_n_0
    SLICE_X52Y75         FDRE                                         r  pg/notegen/y4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.487    13.851    pg/notegen/clk_out1
    SLICE_X52Y75         FDRE                                         r  pg/notegen/y4_reg[4]/C
                         clock pessimism              0.487    14.339    
                         clock uncertainty           -0.130    14.209    
    SLICE_X52Y75         FDRE (Setup_fdre_C_R)       -0.429    13.780    pg/notegen/y4_reg[4]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 pg/bpm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.619ns  (logic 6.999ns (47.876%)  route 7.620ns (52.124%))
  Logic Levels:           24  (CARRY4=14 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 13.862 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.626    -0.914    pg/clk_out1
    SLICE_X47Y66         FDRE                                         r  pg/bpm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.495 r  pg/bpm_reg[24]/Q
                         net (fo=33, routed)          0.517     0.022    pg/notegen/pixel_step_reg_i_134_0[8]
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.299     0.321 r  pg/notegen/pixel_step_i_221/O
                         net (fo=2, routed)           0.718     1.039    pg/notegen/pixel_step_i_221_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.163 r  pg/notegen/pixel_step_i_225/O
                         net (fo=1, routed)           0.000     1.163    pg/notegen/pixel_step_i_225_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.561 r  pg/notegen/pixel_step_reg_i_197/CO[3]
                         net (fo=1, routed)           0.000     1.561    pg/notegen/pixel_step_reg_i_197_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.675 r  pg/notegen/pixel_step_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.675    pg/notegen/pixel_step_reg_i_169_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.988 r  pg/notegen/pixel_step_reg_i_158/O[3]
                         net (fo=3, routed)           0.736     2.725    pg/notegen/pixel_step_reg_i_158_n_4
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.306     3.031 r  pg/notegen/pixel_step_i_157/O
                         net (fo=2, routed)           0.307     3.338    pg/notegen/pixel_step_i_157_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.462 r  pg/notegen/pixel_step_i_115/O
                         net (fo=2, routed)           0.450     3.912    pg/notegen/pixel_step_i_115_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.036 r  pg/notegen/pixel_step_i_119/O
                         net (fo=1, routed)           0.000     4.036    pg/notegen/pixel_step_i_119_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.569 r  pg/notegen/pixel_step_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.569    pg/notegen/pixel_step_reg_i_74_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.686 r  pg/notegen/pixel_step_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.686    pg/notegen/pixel_step_reg_i_52_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.905 r  pg/notegen/pixel_step_reg_i_48/O[0]
                         net (fo=6, routed)           0.619     5.524    pg_n_2002
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.295     5.819 r  pixel_step_i_207/O
                         net (fo=1, routed)           0.000     5.819    pixel_step_i_207_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.217 r  pixel_step_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000     6.217    pixel_step_reg_i_179_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.331 r  pixel_step_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000     6.331    pixel_step_reg_i_142_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.445 r  pixel_step_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.445    pg/pixel_step_i_108[0]
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.779 r  pg/pixel_step_reg_i_57/O[1]
                         net (fo=3, routed)           0.568     7.347    pg/notegen/pixel_step_reg_i_60_0[1]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.303     7.650 r  pg/notegen/pixel_step_i_111/O
                         net (fo=1, routed)           0.000     7.650    pg/notegen/pixel_step_i_111_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  pg/notegen/pixel_step_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.200    pg/notegen/pixel_step_reg_i_60_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.471 r  pg/notegen/pixel_step_reg_i_25/CO[0]
                         net (fo=36, routed)          0.750     9.221    pg/notegen/pixel_step_reg_i_25_n_3
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.373     9.594 r  pg/notegen/pixel_step_i_29/O
                         net (fo=11, routed)          0.639    10.233    pg/notegen/pixel_step_i_29_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.357 r  pg/notegen/pixel_step_i_10/O
                         net (fo=1, routed)           0.652    11.010    pg/notegen/pixel_step_i_10_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.536 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.536    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.714 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.949    12.663    db1/CO[0]
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.329    12.992 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.713    13.705    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y74         FDRE                                         r  pg/notegen/speed_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        1.498    13.862    pg/notegen/clk_out1
    SLICE_X42Y74         FDRE                                         r  pg/notegen/speed_counter_reg[0]/C
                         clock pessimism              0.559    14.422    
                         clock uncertainty           -0.130    14.292    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    13.768    pg/notegen/speed_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                  0.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pg/n_array_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.002%)  route 0.240ns (62.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.633    -0.531    pg/clk_out1
    SLICE_X48Y48         FDRE                                         r  pg/n_array_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  pg/n_array_reg[50]/Q
                         net (fo=4, routed)           0.240    -0.150    pg/p_0_in48_in
    SLICE_X55Y48         FDRE                                         r  pg/notes_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.905    -0.768    pg/clk_out1
    SLICE_X55Y48         FDRE                                         r  pg/notes_reg[50]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.070    -0.198    pg/notes_reg[50]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pg/n_array_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.566    -0.598    pg/clk_out1
    SLICE_X51Y52         FDRE                                         r  pg/n_array_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/n_array_reg[8]/Q
                         net (fo=4, routed)           0.265    -0.192    pg/p_0_in6_in
    SLICE_X59Y52         FDRE                                         r  pg/notes_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.838    -0.835    pg/clk_out1
    SLICE_X59Y52         FDRE                                         r  pg/notes_reg[8]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.070    -0.261    pg/notes_reg[8]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pg/n_array_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.456%)  route 0.241ns (59.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.566    -0.598    pg/clk_out1
    SLICE_X50Y52         FDRE                                         r  pg/n_array_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pg/n_array_reg[4]/Q
                         net (fo=6, routed)           0.241    -0.193    pg/p_0_in2_in
    SLICE_X56Y51         FDRE                                         r  pg/notes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.836    -0.837    pg/clk_out1
    SLICE_X56Y51         FDRE                                         r  pg/notes_reg[4]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.059    -0.274    pg/notes_reg[4]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pg/n_array_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.567    -0.597    pg/clk_out1
    SLICE_X47Y52         FDRE                                         r  pg/n_array_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pg/n_array_reg[55]/Q
                         net (fo=4, routed)           0.342    -0.114    pg/p_0_in53_in
    SLICE_X56Y46         FDRE                                         r  pg/notes_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.905    -0.768    pg/clk_out1
    SLICE_X56Y46         FDRE                                         r  pg/notes_reg[55]/C
                         clock pessimism              0.504    -0.264    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.063    -0.201    pg/notes_reg[55]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pg/alpha_pixel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.760%)  route 0.259ns (58.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.563    -0.601    pg/clk_out1
    SLICE_X51Y60         FDSE                                         r  pg/alpha_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  pg/alpha_pixel_reg[0]/Q
                         net (fo=1, routed)           0.259    -0.201    xvga1/rgb_reg[10][0]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    xvga1_n_416
    SLICE_X52Y60         FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.832    -0.841    clk_65mhz
    SLICE_X52Y60         FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X52Y60         FDSE (Hold_fdse_C_D)         0.092    -0.245    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pg/n_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.530%)  route 0.292ns (67.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.566    -0.598    pg/clk_out1
    SLICE_X48Y53         FDRE                                         r  pg/n_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/n_array_reg[0]/Q
                         net (fo=4, routed)           0.292    -0.165    pg/n_array_reg[0]_0
    SLICE_X57Y50         FDRE                                         r  pg/notes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.836    -0.837    pg/clk_out1
    SLICE_X57Y50         FDRE                                         r  pg/notes_reg[0]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.070    -0.263    pg/notes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pg/n_array_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.855%)  route 0.269ns (62.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.566    -0.598    pg/clk_out1
    SLICE_X50Y52         FDRE                                         r  pg/n_array_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  pg/n_array_reg[3]/Q
                         net (fo=6, routed)           0.269    -0.165    pg/p_0_in1_in
    SLICE_X57Y50         FDRE                                         r  pg/notes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.836    -0.837    pg/clk_out1
    SLICE_X57Y50         FDRE                                         r  pg/notes_reg[3]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.066    -0.267    pg/notes_reg[3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 d52_reg[6]_i_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d52_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.204ns (42.712%)  route 0.274ns (57.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.631    -0.533    clk_65mhz
    RAMB18_X2Y20         RAMB18E1                                     r  d52_reg[6]_i_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.329 r  d52_reg[6]_i_1/DOADO[1]
                         net (fo=1, routed)           0.274    -0.055    pg/audio1/myrec/d52_reg[7]_0[1]
    SLICE_X73Y48         FDRE                                         r  pg/audio1/myrec/d52_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.931    -0.742    pg/audio1/myrec/clk_out1
    SLICE_X73Y48         FDRE                                         r  pg/audio1/myrec/d52_reg[1]/C
                         clock pessimism              0.504    -0.238    
    SLICE_X73Y48         FDRE (Hold_fdre_C_D)         0.055    -0.183    pg/audio1/myrec/d52_reg[1]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pg/d1/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.126ns (21.059%)  route 0.472ns (78.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.665    -0.499    pg/d1/clk_out1
    DSP48_X0Y20          DSP48E1                                      r  pg/d1/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.373 r  pg/d1/image_addr_reg/P[3]
                         net (fo=14, routed)          0.472     0.100    pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y7          RAMB36E1                                     r  pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.956    -0.717    pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.213    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.030    pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pg/d1/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.126ns (20.994%)  route 0.474ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.665    -0.499    pg/d1/clk_out1
    DSP48_X0Y20          DSP48E1                                      r  pg/d1/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.373 r  pg/d1/image_addr_reg/P[2]
                         net (fo=14, routed)          0.474     0.101    pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y7          RAMB36E1                                     r  pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4073, routed)        0.956    -0.717    pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.213    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.030    pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y6      pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y6      pg/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y25     pg/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y25     pg/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     pg/d100/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     pg/d100/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y12     pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y12     pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y10     d0_reg[6]_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y10     pg/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y52     pg/hand2_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y53     pg/hand2_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y53     pg/hand2_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y53     pg/hand2_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y53     pg/hand2_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y53     pg/hand2_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y51     pg/hand2_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y51     pg/hand2_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y51     pg/hand2_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y51     pg/hand2_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y15     pg/audio1/myrec/tonet138/phase_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y15     pg/audio1/myrec/tonet138/phase_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y20     pg/audio1/myrec/tonet138/phase_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y20     pg/audio1/myrec/tonet138/phase_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y20     pg/audio1/myrec/tonet138/phase_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y20     pg/audio1/myrec/tonet138/phase_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y15     pg/audio1/myrec/tonet138/phase_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y15     pg/audio1/myrec/tonet138/phase_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y16     pg/audio1/myrec/tonet138/phase_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y16     pg/audio1/myrec/tonet138/phase_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



