<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proyecto1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_UnidadControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_UnidadControl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_aLu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_aLu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_aLu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_aLu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523408634" xil_pn:in_ck="-3815040355537865517" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523408634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Tes_Sumador.vhd"/>
      <outfile xil_pn:name="Test_InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Test_UnidadControl.vhd"/>
      <outfile xil_pn:name="Test_aLu.vhd"/>
      <outfile xil_pn:name="Test_nPc.vhd"/>
      <outfile xil_pn:name="Test_rF.vhd"/>
      <outfile xil_pn:name="UnidadControl.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="pC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523408565" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5479730213211809015" xil_pn:start_ts="1523408565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523408565" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5092628174838433095" xil_pn:start_ts="1523408565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523408009" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2515372559859751494" xil_pn:start_ts="1523408009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523408643" xil_pn:in_ck="-3815040355537865517" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523408643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Tes_Sumador.vhd"/>
      <outfile xil_pn:name="Test_InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Test_UnidadControl.vhd"/>
      <outfile xil_pn:name="Test_aLu.vhd"/>
      <outfile xil_pn:name="Test_nPc.vhd"/>
      <outfile xil_pn:name="Test_rF.vhd"/>
      <outfile xil_pn:name="UnidadControl.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="pC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523408658" xil_pn:in_ck="-3815040355537865517" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1905801250021654352" xil_pn:start_ts="1523408643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_aLu_beh.prj"/>
      <outfile xil_pn:name="Test_aLu_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1523408660" xil_pn:in_ck="-6460459640277274060" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="438740092751989853" xil_pn:start_ts="1523408658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_aLu_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
