/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_11z ? celloutsig_1_15z : celloutsig_1_14z[1];
  assign celloutsig_0_10z = in_data[47] ? _00_ : celloutsig_0_2z;
  assign celloutsig_1_4z = !(celloutsig_1_3z[12] ? celloutsig_1_0z : celloutsig_1_3z[2]);
  assign celloutsig_0_15z = ~((celloutsig_0_12z[4] | celloutsig_0_8z[2]) & celloutsig_0_13z);
  assign celloutsig_1_9z = celloutsig_1_5z | ~(celloutsig_1_8z);
  assign celloutsig_1_15z = celloutsig_1_6z[16] | ~(celloutsig_1_3z[7]);
  assign celloutsig_0_13z = celloutsig_0_2z | ~(celloutsig_0_10z);
  assign celloutsig_1_18z = celloutsig_1_4z | celloutsig_1_14z[3];
  assign celloutsig_0_21z = celloutsig_0_9z | celloutsig_0_0z[4];
  assign celloutsig_1_7z = celloutsig_1_2z[8:2] + celloutsig_1_3z[11:5];
  assign celloutsig_1_1z = in_data[148:146] + { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  reg [25:0] _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 26'h0000000;
    else _13_ <= { in_data[55:32], celloutsig_0_2z, celloutsig_0_3z };
  assign { _01_[25], _00_, _01_[23:0] } = _13_;
  assign celloutsig_0_9z = in_data[34:26] === { in_data[39:37], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_5z[9:5], celloutsig_0_3z } >= celloutsig_0_5z[8:3];
  assign celloutsig_0_2z = { celloutsig_0_0z[2:1], celloutsig_0_0z } >= { celloutsig_0_1z[3:2], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[70:66] % { 1'h1, in_data[29:26] };
  assign celloutsig_1_3z = { celloutsig_1_2z[9:3], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[4], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = { _01_[25], _00_, _01_[23:18], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, celloutsig_0_7z[9:0] };
  assign celloutsig_0_1z = in_data[24:19] % { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_26z = in_data[72:68] % { 1'h1, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_1_8z = celloutsig_1_3z[5:3] !== { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[110:106] !== in_data[149:145];
  assign celloutsig_1_5z = & in_data[189:178];
  assign celloutsig_0_18z = & { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_25z = & { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_12z[7:1] };
  assign celloutsig_1_19z = ^ { in_data[115:113], celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_5z[7:0] >> celloutsig_0_8z[10:3];
  assign celloutsig_1_14z = celloutsig_1_6z[7:4] <<< { celloutsig_1_7z[6:4], celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[95:86] <<< in_data[49:40];
  assign celloutsig_0_7z = { celloutsig_0_0z[3:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } - in_data[16:6];
  assign celloutsig_1_6z = { celloutsig_1_3z[12:7], celloutsig_1_3z } ^ { celloutsig_1_2z[4:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_2z = in_data[126:117] ^ { in_data[136:130], celloutsig_1_1z };
  assign celloutsig_0_3z = ~((in_data[92] & in_data[60]) | celloutsig_0_0z[3]);
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_1z[2]) | in_data[141]);
  assign celloutsig_0_17z = ~((in_data[30] & celloutsig_0_7z[10]) | celloutsig_0_8z[0]);
  assign _01_[24] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
