/*
 * PHY driver for mv88e6185 ethernet switches of auper v205.
 * create from mv88e61xx.c, change to single chip mode.
 * jian.zhang@auperastor.com
  */

#include <common.h>

#include <bitfield.h>
#include <errno.h>
#include <malloc.h>
#include <miiphy.h>
#include <netdev.h>

#define PHY_AUTONEGOTIATE_TIMEOUT	5000

#define PORT_COUNT			11
#define PORT_MASK			((1 << PORT_COUNT) - 1)

/* Device addresses */
#define DEVADDR_PHY(p)			(p)
#define DEVADDR_PORT(p)			(0x10 + (p))
#define DEVADDR_SERDES			0x0F
#define DEVADDR_GLOBAL_1		0x1B
#define DEVADDR_GLOBAL_2		0x1C

/* Global registers */
#define GLOBAL1_STATUS			0x00
#define GLOBAL1_CTRL			0x04
#define GLOBAL1_MON_CTRL		0x1A

/* Global 2 registers */
#define GLOBAL2_REG_PHY_CMD		0x18
#define GLOBAL2_REG_PHY_DATA		0x19

/* Port registers */
#define PORT_REG_STATUS			0x00
#define PORT_REG_PHYS_CTRL		0x01
#define PORT_REG_SWITCH_ID		0x03
#define PORT_REG_CTRL			0x04
#define PORT_REG_VLAN_MAP		0x06
#define PORT_REG_VLAN_ID		0x07

/* Phy registers */
#define PHY_REG_CTRL1			0x10
#define PHY_REG_STATUS1			0x11
#define PHY_REG_PAGE			0x16

/* Serdes registers */
#define SERDES_REG_CTRL_1		0x10

/* Phy page numbers */
#define PHY_PAGE_COPPER			0
#define PHY_PAGE_SERDES			1

/* Register fields */
#define GLOBAL1_CTRL_SWRESET		BIT(15)

#define GLOBAL1_MON_CTRL_CPUDEST_SHIFT	4
#define GLOBAL1_MON_CTRL_CPUDEST_WIDTH	4

#define PORT_REG_STATUS_LINK		BIT(11)
#define PORT_REG_STATUS_DUPLEX		BIT(10)

#define PORT_REG_STATUS_SPEED_SHIFT	8
#define PORT_REG_STATUS_SPEED_WIDTH	2
#define PORT_REG_STATUS_SPEED_10	0
#define PORT_REG_STATUS_SPEED_100	1
#define PORT_REG_STATUS_SPEED_1000	2

#define PORT_REG_STATUS_CMODE_MASK		0xF
#define PORT_REG_STATUS_CMODE_100BASE_X		0x8
#define PORT_REG_STATUS_CMODE_1000BASE_X	0x9
#define PORT_REG_STATUS_CMODE_SGMII		0xa

#define PORT_REG_PHYS_CTRL_PCS_AN_EN	BIT(10)
#define PORT_REG_PHYS_CTRL_PCS_AN_RST	BIT(9)
#define PORT_REG_PHYS_CTRL_FC_VALUE	BIT(7)
#define PORT_REG_PHYS_CTRL_FC_FORCE	BIT(6)
#define PORT_REG_PHYS_CTRL_LINK_VALUE	BIT(5)
#define PORT_REG_PHYS_CTRL_LINK_FORCE	BIT(4)
#define PORT_REG_PHYS_CTRL_DUPLEX_VALUE	BIT(3)
#define PORT_REG_PHYS_CTRL_DUPLEX_FORCE	BIT(2)
#define PORT_REG_PHYS_CTRL_SPD1000	BIT(1)
#define PORT_REG_PHYS_CTRL_SPD_MASK	(BIT(1) | BIT(0))

#define PORT_REG_CTRL_PSTATE_SHIFT	0
#define PORT_REG_CTRL_PSTATE_WIDTH	2

#define PORT_REG_VLAN_ID_DEF_VID_SHIFT	0
#define PORT_REG_VLAN_ID_DEF_VID_WIDTH	12

#define PORT_REG_VLAN_MAP_TABLE_SHIFT	0
#define PORT_REG_VLAN_MAP_TABLE_WIDTH	11

#define SERDES_REG_CTRL_1_FORCE_LINK	BIT(10)

#define PHY_REG_CTRL1_ENERGY_DET_SHIFT	8
#define PHY_REG_CTRL1_ENERGY_DET_WIDTH	2

/* Field values */
#define PORT_REG_CTRL_PSTATE_DISABLED	0
#define PORT_REG_CTRL_PSTATE_FORWARD	3

#define PHY_REG_CTRL1_ENERGY_DET_OFF	0
#define PHY_REG_CTRL1_ENERGY_DET_SENSE_ONLY	2
#define PHY_REG_CTRL1_ENERGY_DET_SENSE_XMIT	3

/* PHY Status Register */
#define PHY_REG_STATUS1_SPEED		0xc000
#define PHY_REG_STATUS1_GBIT		0x8000
#define PHY_REG_STATUS1_100		0x4000
#define PHY_REG_STATUS1_DUPLEX		0x2000
#define PHY_REG_STATUS1_SPDDONE		0x0800
#define PHY_REG_STATUS1_LINK		0x0400
#define PHY_REG_STATUS1_ENERGY		0x0010

/* ID register values for different switch models */
#define PORT_SWITCH_ID_6185		0x1A70

static int mv88e6185_single_chip_read(struct phy_device *phydev, int dev, int reg)
{
	debug("call %s, %#x, %#x, phydev@0x%p, mdio_bus @0x%p, bus->read @0x%p\n", __FUNCTION__, dev, reg, phydev, phydev->bus, phydev->bus->read);
	return phydev->bus->read(phydev->bus, dev, MDIO_DEVAD_NONE, reg);
}

static int mv88e6185_single_chip_write(struct phy_device *phydev, int dev, int reg, u16 val)
{
	debug("call %s, %#x, %#x, %#x, phydev@0x%p, mdio_bus @0x%p, bus->write @0x%p\n", __FUNCTION__, dev, reg, val, phydev, phydev->bus, phydev->bus->write);
	return phydev->bus->write(phydev->bus, dev, MDIO_DEVAD_NONE, reg, val);
}

static int mv88e6185_single_chip_get_switch_id(struct phy_device *phydev)
{
	int res;
	debug("call %s\n", __FUNCTION__);
	res = mv88e6185_single_chip_read(phydev, 0x16, PORT_REG_SWITCH_ID);
	if (res < 0)
		return res;

	debug("mv88e6185_single_chip_get_switch_id=0x%x\n", res);
	return res & 0xfff0;
}

static int mv88e6185_single_probe(struct phy_device *phydev)
{
	/* switch not a phy, must not be reset by core phy code */
	phydev->flags |= PHY_FLAG_BROKEN_RESET;
	return 0;
}

static int mv88e6185_single_soft_reset(struct phy_device *phydev)
{
	int reg, i;
	debug("call %s\n", __FUNCTION__);
	reg = mv88e6185_single_chip_read(phydev, DEVADDR_GLOBAL_1, GLOBAL1_CTRL);
	if (reg < 0) return reg;
	reg |= GLOBAL1_CTRL_SWRESET;
	reg = mv88e6185_single_chip_write(phydev, DEVADDR_GLOBAL_1, GLOBAL1_CTRL, reg);
	for (i=0; i<1000; i++) {
		udelay(1000);
		reg = mv88e6185_single_chip_read(phydev, DEVADDR_GLOBAL_1, GLOBAL1_CTRL);
		if (reg >= 0 && ((reg & GLOBAL1_CTRL_SWRESET) == 0))	break;
	}

	return 0;
}

static int mv88e6185_single_config_aneg(struct phy_device *phydev)
{
	debug("call %s\n", __FUNCTION__);
	/*1000baseX auto nego*/
	phydev->autoneg = AUTONEG_DISABLE;
	phydev->speed = SPEED_1000;
	phydev->duplex = DUPLEX_FULL;
	phydev->supported   = ADVERTISE_1000HALF | ADVERTISE_1000FULL;
	phydev->advertising = ADVERTISE_1000HALF | ADVERTISE_1000FULL;
	phydev->pause = 0;
	phydev->asym_pause = 0;

	return 0;
}

static int mv88e6185_single_config(struct phy_device *phydev)
{
	int swid;
	int reg;

	debug("call %s\n", __FUNCTION__);

	swid = mv88e6185_single_chip_get_switch_id(phydev);
	if (swid != PORT_SWITCH_ID_6185){
		printf("[%s] swid = 0x%x, not 0x%x\n", __FUNCTION__, swid, PORT_SWITCH_ID_6185);
		return -1;
	}

	/*soft reset*/
	mv88e6185_single_soft_reset(phydev);

	/*port 6/7/8/9 enable forwarding*/
	mv88e6185_single_chip_write(phydev, 0x16, 0x4, 0x77);
	mv88e6185_single_chip_write(phydev, 0x17, 0x4, 0x77);
	mv88e6185_single_chip_write(phydev, 0x18, 0x4, 0x77);
	mv88e6185_single_chip_write(phydev, 0x19, 0x4, 0x77);

   	/*1000basex uplink port 7/8 link auto nego*/
	reg = mv88e6185_single_chip_read(phydev, 0x17, 0x1);
   	printf ("[%s] port7 original PCS ctrl: 0x%x\n", __FUNCTION__, reg);
	reg = (reg | 0x600) & 0xffff;	//PCS Inband Auto-Negotiation Enable, and Restart PCS Inband Auto-Negotiation
	mv88e6185_single_chip_write(phydev, 0x17, 0x1, reg);
   	printf ("[%s] port7 set PCS ctrl= 0x%x\n", __FUNCTION__, reg);

	reg = mv88e6185_single_chip_read(phydev, 0x18, 0x1);
   	printf ("[%s] port8 original PCS ctrl: 0x%x\n", __FUNCTION__, reg);
	reg = (reg | 0x600) & 0xffff;	//PCS Inband Auto-Negotiation Enable, and Restart PCS Inband Auto-Negotiation
	mv88e6185_single_chip_write(phydev, 0x18, 0x1, reg);
   	printf ("[%s] port8 set PCS ctrl= 0x%x\n", __FUNCTION__, reg);

   	/*cpu port 6/9 set to auto nego then fixed link*/
/*
	reg = mv88e6185_single_chip_read(phydev, 0x17, PORT_REG_PHYS_CTRL);
	reg &= ~(PORT_REG_PHYS_CTRL_SPD_MASK | PORT_REG_PHYS_CTRL_FC_VALUE);
	reg |= (PORT_REG_PHYS_CTRL_PCS_AN_EN | PORT_REG_PHYS_CTRL_PCS_AN_RST | PORT_REG_PHYS_CTRL_FC_FORCE | PORT_REG_PHYS_CTRL_DUPLEX_VALUE | PORT_REG_PHYS_CTRL_DUPLEX_FORCE | PORT_REG_PHYS_CTRL_SPD1000);
	mv88e6185_single_chip_write(phydev, 0x17, PORT_REG_PHYS_CTRL, reg);

	reg = mv88e6185_single_chip_read(phydev, 0x18, PORT_REG_PHYS_CTRL);
	reg &= ~(PORT_REG_PHYS_CTRL_SPD_MASK | PORT_REG_PHYS_CTRL_FC_VALUE);
	reg |= (PORT_REG_PHYS_CTRL_PCS_AN_EN | PORT_REG_PHYS_CTRL_PCS_AN_RST | PORT_REG_PHYS_CTRL_FC_FORCE | PORT_REG_PHYS_CTRL_DUPLEX_VALUE | PORT_REG_PHYS_CTRL_DUPLEX_FORCE | PORT_REG_PHYS_CTRL_SPD1000);
	mv88e6185_single_chip_write(phydev, 0x18, PORT_REG_PHYS_CTRL, reg);
*/
	reg = mv88e6185_single_chip_read(phydev, 0x16, PORT_REG_PHYS_CTRL);
   	printf ("[%s] port6 original PHY ctrl: 0x%x\n", __FUNCTION__, reg);
	reg &= ~(PORT_REG_PHYS_CTRL_SPD_MASK | PORT_REG_PHYS_CTRL_FC_VALUE);
	reg |= (PORT_REG_PHYS_CTRL_PCS_AN_EN | PORT_REG_PHYS_CTRL_PCS_AN_RST | PORT_REG_PHYS_CTRL_FC_VALUE | PORT_REG_PHYS_CTRL_FC_FORCE | PORT_REG_PHYS_CTRL_LINK_VALUE | PORT_REG_PHYS_CTRL_LINK_FORCE | PORT_REG_PHYS_CTRL_DUPLEX_VALUE | PORT_REG_PHYS_CTRL_DUPLEX_FORCE | PORT_REG_PHYS_CTRL_SPD1000);
	mv88e6185_single_chip_write(phydev, 0x16, PORT_REG_PHYS_CTRL, reg);
   	printf ("[%s] port6 set PHY ctrl= 0x%x\n", __FUNCTION__, reg);

	reg = mv88e6185_single_chip_read(phydev, 0x19, PORT_REG_PHYS_CTRL);
   	printf ("[%s] port9 original PHY ctrl: 0x%x\n", __FUNCTION__, reg);
	reg &= ~(PORT_REG_PHYS_CTRL_SPD_MASK | PORT_REG_PHYS_CTRL_FC_VALUE);
	reg |= (PORT_REG_PHYS_CTRL_PCS_AN_EN | PORT_REG_PHYS_CTRL_PCS_AN_RST | PORT_REG_PHYS_CTRL_FC_VALUE | PORT_REG_PHYS_CTRL_FC_FORCE | PORT_REG_PHYS_CTRL_LINK_VALUE | PORT_REG_PHYS_CTRL_LINK_FORCE | PORT_REG_PHYS_CTRL_DUPLEX_VALUE | PORT_REG_PHYS_CTRL_DUPLEX_FORCE | PORT_REG_PHYS_CTRL_SPD1000);
	mv88e6185_single_chip_write(phydev, 0x19, PORT_REG_PHYS_CTRL, reg);
   	printf ("[%s] port6 set PHY ctrl= 0x%x\n", __FUNCTION__, reg);
	udelay(500000);
/*
	mv88e6185_single_chip_write(phydev, 0x16, 0x1, 0x83E);
	mv88e6185_single_chip_write(phydev, 0x19, 0x1, 0x83E);
	udelay(800000);

	mv88e6185_single_chip_write(phydev, 0x16, 0x1, 0x603);
	mv88e6185_single_chip_write(phydev, 0x19, 0x1, 0x603);
	udelay(800000);

	mv88e6185_single_chip_write(phydev, 0x16, 0x1, 0x83E);
	mv88e6185_single_chip_write(phydev, 0x19, 0x1, 0x83E);
	udelay(800000);

	mv88e6185_single_chip_write(phydev, 0x16, 0x1, 0x3E);
	mv88e6185_single_chip_write(phydev, 0x19, 0x1, 0x3E);
	udelay(800000);
*/

	/*soft reset*/
	mv88e6185_single_soft_reset(phydev);

	mv88e6185_single_config_aneg(phydev);

	return 0;
}

static int mv88e6185_single_fix_link(struct phy_device *phydev)
{
	int reg;

	if( phydev->flags&PORT_REG_PHYS_CTRL_LINK_FORCE )
	{
		debug("call %s\n", __FUNCTION__);
		reg = (PORT_REG_PHYS_CTRL_PCS_AN_EN | PORT_REG_PHYS_CTRL_PCS_AN_RST | PORT_REG_PHYS_CTRL_FC_VALUE | PORT_REG_PHYS_CTRL_FC_FORCE | PORT_REG_PHYS_CTRL_DUPLEX_VALUE | PORT_REG_PHYS_CTRL_DUPLEX_FORCE | PORT_REG_PHYS_CTRL_SPD_MASK);
		mv88e6185_single_chip_write(phydev, 0x16, PORT_REG_PHYS_CTRL, reg);
		mv88e6185_single_chip_write(phydev, 0x19, PORT_REG_PHYS_CTRL, reg);
		udelay(30*1000);//>=15ms
		reg = (PORT_REG_PHYS_CTRL_PCS_AN_EN | PORT_REG_PHYS_CTRL_PCS_AN_RST | PORT_REG_PHYS_CTRL_FC_VALUE | PORT_REG_PHYS_CTRL_FC_FORCE | PORT_REG_PHYS_CTRL_LINK_VALUE | PORT_REG_PHYS_CTRL_LINK_FORCE | PORT_REG_PHYS_CTRL_DUPLEX_VALUE | PORT_REG_PHYS_CTRL_DUPLEX_FORCE | PORT_REG_PHYS_CTRL_SPD1000);
		mv88e6185_single_chip_write(phydev, 0x16, PORT_REG_PHYS_CTRL, reg);
		mv88e6185_single_chip_write(phydev, 0x19, PORT_REG_PHYS_CTRL, reg);
	}
}

static int mv88e6185_single_update_link(struct phy_device *phydev)
{
	int val;
	int link = 0, link6 = 0, link7 = 0, link8 = 0, link9 = 0;
	debug("call %s\n", __FUNCTION__);

	val = mv88e6185_single_chip_read(phydev, 0x16, PORT_REG_STATUS);
	if (val < 0) return 0;
	link6 = (val & PORT_REG_STATUS_LINK) != 0;

	val = mv88e6185_single_chip_read(phydev, 0x17, PORT_REG_STATUS);
	if (val < 0) return 0;
	link7 = (val & PORT_REG_STATUS_LINK) != 0;

	val = mv88e6185_single_chip_read(phydev, 0x18, PORT_REG_STATUS);
	if (val < 0) return 0;
	link8 = (val & PORT_REG_STATUS_LINK) != 0;

	val = mv88e6185_single_chip_read(phydev, 0x19, PORT_REG_STATUS);
	if (val < 0) return 0;
	link9 = (val & PORT_REG_STATUS_LINK) != 0;

	printf("phydev port=%d, link status 6/7/8/9=%d/%d/%d/%d\n", phydev->port, link6, link7, link8, link9);

	if (phydev->port == 0){	//eth0 -> 88e6185 port 6
		link = (link6 && (link7 || link8));
	}else if(phydev->port == 1){	//eth1 -> 88e6185 port 9
		link = (link9 && (link7 || link8));
	}

	if (link){
			phydev->link = 1;
			phydev->duplex = DUPLEX_FULL;
			phydev->speed = SPEED_1000;
	}else{
			phydev->link = 0;
	}

	return 0;
}

static int mv88e6185_single_startup(struct phy_device *phydev)
{
	debug("call %s\n", __FUNCTION__);

	mv88e6185_single_fix_link(phydev);

	return mv88e6185_single_update_link(phydev);
}

/** single chip mode 88e6185 init for v205 A0/A1 board only*/
static struct phy_driver mv88e6185_single_chip_driver = {
	.name = "Marvell MV88E6185 SingleChip",
	.uid = 0x088e6185,
	.mask = 0xffffffff,
	.features = PHY_GBIT_FEATURES,
	.probe = mv88e6185_single_probe,
	.config = mv88e6185_single_config,
	.startup = mv88e6185_single_startup,
	.shutdown = &genphy_shutdown,
};

int phy_mv88e6185_single_chip_init(void)
{
	debug("call %s, mv88e6185_single_chip_driver @0x%x\n", __FUNCTION__, mv88e6185_single_chip_driver.uid);
	phy_register(&mv88e6185_single_chip_driver);

	return 0;
}

/*
 * Overload weak get_phy_id definition since we need non-standard functions
 * to read PHY registers
 */

/**my 88e6185 single chip mode get phy id*/
int get_phy_id(struct mii_dev *bus, int smi_addr, int devad, u32 *phy_id)
{
	int phy_reg;
	int addr, found6185;

	debug("[%s, %s] devad=%d\n", __FILE__, __FUNCTION__, devad);

	phy_reg = bus->read(bus, smi_addr, devad, MII_PHYSID1);
	if (phy_reg < 0) return -EIO;
	*phy_id = (phy_reg & 0xffff) << 16;

	phy_reg = bus->read(bus, smi_addr, devad, MII_PHYSID2);
	if (phy_reg < 0) return -EIO;
	*phy_id |= (phy_reg & 0xffff);

	if ( (0 == *phy_id) || (0xffffffff == *phy_id)){
		//check port 1-9 at address 0x10-0x19, register 3 is product identifier == (0x1a72 & 0xfff0)
		found6185=1;
		for(addr=0x10; addr<=0x19; addr++){
			phy_reg = bus->read(bus, addr, -1, 3);
			//printf("addr%#x %#x,",addr, phy_reg);
			if ((phy_reg & 0xfff0) != (0x1a72 & 0xfff0)){
				found6185=0;
				break;
			}
		}
		if (found6185){
			*phy_id = 0x088e6185;
			printf("[%s, %s] set phy_id as 88e6185\n", __FILE__, __FUNCTION__);
			return 0;
		}
	}
	return 0;

}
