verilog work "p1ej1a.vf"
vhdl work "Testbenches/p1ej1a_tb.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
