Metric,Value
design__instance__count,884
design__instance__area,154532
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,91
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,7
power__internal__total,8.243727478429719E-8
power__switching__total,2.2687146383759682E-7
power__leakage__total,5.98837912590966E-9
power__total,3.152971146391792E-7
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26655731154602
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.29571793073518193
timing__hold__ws__corner:nom_tt_025C_1v80,1.1450809513590186
timing__setup__ws__corner:nom_tt_025C_1v80,5626.8692560250975
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.145081
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9997.749023
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,168
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,13
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2669701479894027
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3115138513093804
timing__hold__ws__corner:nom_ss_100C_1v60,1.1454275629971093
timing__setup__ws__corner:nom_ss_100C_1v60,5626.617325985581
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.145428
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,9997.732422
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,80
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,6
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2661055617845237
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.28949879424225
timing__hold__ws__corner:nom_ff_n40C_1v95,1.1447787486431686
timing__setup__ws__corner:nom_ff_n40C_1v95,5626.976576402942
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.144779
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9997.755859
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,70
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,4
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2632274750452388
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2905792910759494
timing__hold__ws__corner:min_tt_025C_1v80,1.1344753235717342
timing__setup__ws__corner:min_tt_025C_1v80,5626.915640256199
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.134475
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,9997.791016
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,126
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,10
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2634316450652417
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.30488276655151064
timing__hold__ws__corner:min_ss_100C_1v60,1.1348158289830168
timing__setup__ws__corner:min_ss_100C_1v60,5626.666438700866
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.134816
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,9997.776367
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,52
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2629992131849202
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2846866989393706
timing__hold__ws__corner:min_ff_n40C_1v95,1.1341794491273036
timing__setup__ws__corner:min_ff_n40C_1v95,5627.021141644589
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.134179
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9997.797852
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,103
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,9
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.269794222377012
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3012337964332752
timing__hold__ws__corner:max_tt_025C_1v80,1.152258321371605
timing__setup__ws__corner:max_tt_025C_1v80,5626.807865130992
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.152258
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9997.712891
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,174
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,16
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2707533440751115
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3178938036119775
timing__hold__ws__corner:max_ss_100C_1v60,1.1526234737347316
timing__setup__ws__corner:max_ss_100C_1v60,5626.550023375747
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.152623
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,9997.694336
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,85
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,8
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2690164001039613
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2940398563415774
timing__hold__ws__corner:max_ff_n40C_1v95,1.1519355795292188
timing__setup__ws__corner:max_ff_n40C_1v95,5626.916549750927
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.151936
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9997.720703
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,174
design__max_fanout_violation__count,0
design__max_cap_violation__count,16
clock__skew__worst_hold,-0.2629992131849202
clock__skew__worst_setup,0.2846866989393706
timing__hold__ws,1.1341794491273036
timing__setup__ws,5626.550023375747
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,1.134179
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9997.694336
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 450.0 490.0
design__core__bbox,5.52 10.88 444.36 478.72
design__io,266
design__die__area,220500
design__core__area,205307
design__instance__count__stdcell,880
design__instance__area__stdcell,2432.33
design__instance__count__macros,4
design__instance__area__macros,152100
design__instance__utilization,0.752689
design__instance__utilization__stdcell,0.0457146
design__instance__count__class:macro,4
design__instance__count__class:multi_input_combinational_cell,16
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2689
design__instance__count__class:tap_cell,391
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,264
design__io__hpwl,11901381
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,51631
design__violations,0
design__instance__count__class:timing_repair_buffer,233
design__instance__count__class:clock_buffer,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,237
antenna_diodes_count,0
route__net,615
route__net__special,2
route__drc_errors__iter:1,98
route__wirelength__iter:1,63612
route__drc_errors__iter:2,42
route__wirelength__iter:2,63568
route__drc_errors__iter:3,37
route__wirelength__iter:3,63572
route__drc_errors__iter:4,0
route__wirelength__iter:4,63569
route__drc_errors,0
route__wirelength,63569
route__vias,1948
route__vias__singlecut,1948
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,1038.51
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,2.48058E-7
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,3.22906E-7
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,1.93914E-8
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,3.22906E-7
design_powergrid__voltage__worst,3.22906E-7
design_powergrid__voltage__worst__net:vccd1,1.8
design_powergrid__drop__worst,3.22906E-7
design_powergrid__drop__worst__net:vccd1,2.48058E-7
design_powergrid__voltage__worst__net:vssd1,3.22906E-7
design_powergrid__drop__worst__net:vssd1,3.22906E-7
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,1.3700000000000000253551858870638968657118539340444840490818023681640625E-8
ir__drop__worst,2.47999999999999997247861205362795544715481810271739959716796875E-7
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
