RAM_B.v,verilog,xil_defaultlib,../../../../5-level-pipeline.srcs/sources_1/ip/RAM_B/sim/RAM_B.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
