PP_SMU_NV_PHYCLK,VAR_0
TO_CLK_MGR_INTERNAL,FUNC_0
clk_mgr_helper_get_active_display_cnt,FUNC_1
request_voltage_and_program_disp_clk,FUNC_2
request_voltage_and_program_global_dpp_clk,FUNC_3
should_set_clock,FUNC_4
should_update_pstate_support,FUNC_5
stub1,FUNC_6
stub10,FUNC_7
stub11,FUNC_8
stub2,FUNC_9
stub3,FUNC_10
stub4,FUNC_11
stub5,FUNC_12
stub6,FUNC_13
stub7,FUNC_14
stub8,FUNC_15
stub9,FUNC_16
dcn2_update_clocks,FUNC_17
clk_mgr_base,VAR_1
context,VAR_2
safe_to_lower,VAR_3
clk_mgr,VAR_4
new_clocks,VAR_5
dc,VAR_6
pp_smu,VAR_7
display_count,VAR_8
update_dispclk,VAR_9
enter_display_off,VAR_10
dmcu,VAR_11
force_reset,VAR_12
i,VAR_13
dpp_inst,VAR_14
dppclk_khz,VAR_15
dpp_inst,VAR_16
dppclk_khz,VAR_17
