Start time: 12:10:07 on Dec 17,2025
qverilog class_test.sv 
-- Compiling package class_test_sv_unit
-- Compiling module top

Top level modules:
	top
# vsim -lib work work.class_test_sv_unit work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.class_test_sv_unit(fast)
# Loading work.top(fast)
# run -all
# Name : Duble of pervious one
# a='{138, 71, 80, 173, 124}
# Name : Duble of pervious one
# a='{216, 59, 160, 67, 12}
# Name : Duble of pervious one
# a='{240, 165, 182, 249, 74}
# Name : Duble of pervious one
# a='{96, 47, 198, 169, 196}
# Name : Duble of pervious one
# a='{60, 141, 24, 173, 142}
# Name : Duble of pervious one
# a='{136, 211, 76, 63, 172}
# Name : Duble of pervious one
# a='{250, 81, 104, 25, 162}
# Name : Duble of pervious one
# a='{110, 241, 160, 7, 82}
#  quit -f
# End time: 12:10:12 on Dec 17,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
