--------------- Build Started: 01/15/2025 14:31:58 Project: UART_to_RAM, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\nicoz\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Z80-Debug-Board\PSoC_Program\PSoC_Z80_Toolbox\UART_to_RAM.cydsn\UART_to_RAM.cyprj -d CY8C5888AXI-LP096 -s C:\Z80-Debug-Board\PSoC_Program\PSoC_Z80_Toolbox\UART_to_RAM.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 01/15/2025 14:32:08 ---------------
