ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_sqrt_q31.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FastMathFunctions/arm_sqrt_q31.c"
  20              		.section	.text.arm_sqrt_q31,"ax",%progbits
  21              		.align	1
  22              		.global	arm_sqrt_q31
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_sqrt_q31:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * Title:        arm_sqrt_q31.c
   4:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * Description:  Q31 square root function
   5:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  *
   6:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * $Date:        27. January 2017
   7:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  *
   9:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** /*
  12:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  *
  14:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  *
  16:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  *
  20:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  *
  22:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * limitations under the License.
  27:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  */
  28:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  29:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 2


  30:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** #include "arm_common_tables.h"
  31:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  32:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** /**
  33:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * @ingroup groupFastMath
  34:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  */
  35:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  36:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** /**
  37:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * @addtogroup SQRT
  38:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * @{
  39:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  */
  40:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  41:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** /**
  42:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * @brief Q31 square root function.
  43:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * @param[in]   in    input value.  The range of the input value is [0 +1) or 0x00000000 to 0x7FFFF
  44:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * @param[out]  *pOut square root of input value.
  45:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * @return The function returns ARM_MATH_SUCCESS if the input value is positive
  46:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * and ARM_MATH_ARGUMENT_ERROR if the input is negative.  For
  47:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  * negative inputs, the function returns *pOut = 0.
  48:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****  */
  49:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  50:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** arm_status arm_sqrt_q31(
  51:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   q31_t in,
  52:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   q31_t * pOut)
  53:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** {
  30              		.loc 1 53 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  54:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   q31_t number, temp1, bits_val1, var1, signBits1, half;
  34              		.loc 1 54 3 view .LVU1
  55:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   float32_t temp_float1;
  35              		.loc 1 55 3 view .LVU2
  56:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   union
  36              		.loc 1 56 3 view .LVU3
  57:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   {
  58:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****       q31_t fracval;
  59:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****       float32_t floatval;
  60:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   } tempconv;
  61:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  62:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   number = in;
  37              		.loc 1 62 3 view .LVU4
  63:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  64:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   /* If the input is a positive number then compute the signBits. */
  65:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   if (number > 0)
  38              		.loc 1 65 3 view .LVU5
  39              		.loc 1 65 6 is_stmt 0 view .LVU6
  40 0000 0028     		cmp	r0, #0
  41              		.loc 1 65 6 view .LVU7
  42 0002 40F3B480 		ble	.L2
  53:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   q31_t number, temp1, bits_val1, var1, signBits1, half;
  43              		.loc 1 53 1 view .LVU8
  44 0006 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 28
  47              		.cfi_offset 4, -28
  48              		.cfi_offset 5, -24
  49              		.cfi_offset 6, -20
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 3


  50              		.cfi_offset 7, -16
  51              		.cfi_offset 8, -12
  52              		.cfi_offset 9, -8
  53              		.cfi_offset 14, -4
  66:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   {
  67:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     signBits1 = __CLZ(number) - 1;
  54              		.loc 1 67 5 is_stmt 1 view .LVU9
  55              	.LVL1:
  56              	.LBB4:
  57              	.LBI4:
  58              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 4


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 5


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 6


 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 7


 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 8


 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 9


 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 10


 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
  59              		.loc 2 403 30 view .LVU10
  60              	.LBB5:
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
  61              		.loc 2 414 3 view .LVU11
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
  62              		.loc 2 418 3 view .LVU12
  63              		.loc 2 418 10 is_stmt 0 discriminator 1 view .LVU13
  64 000a B0FA80FE 		clz	lr, r0
  65              	.LVL2:
  66              		.loc 2 418 10 discriminator 1 view .LVU14
  67              	.LBE5:
  68              	.LBE4:
  69              		.loc 1 67 15 discriminator 1 view .LVU15
  70 000e 0EF1FF34 		add	r4, lr, #-1
  71              	.LVL3:
  68:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  69:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* Shift by the number of signBits1 */
  70:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     if ((signBits1 % 2) == 0)
  72              		.loc 1 70 5 is_stmt 1 view .LVU16
  73              		.loc 1 70 8 is_stmt 0 view .LVU17
  74 0012 14F00105 		ands	r5, r4, #1
  75 0016 40F09D80 		bne	.L3
  71:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     {
  72:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****       number = number << signBits1;
  76              		.loc 1 72 7 is_stmt 1 view .LVU18
  77              		.loc 1 72 14 is_stmt 0 view .LVU19
  78 001a A040     		lsls	r0, r0, r4
  79              	.LVL4:
  80              	.L4:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 11


  73:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
  74:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     else
  75:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     {
  76:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****       number = number << (signBits1 - 1);
  77:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
  78:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  79:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* Calculate half value of the number */
  80:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     half = number >> 1;
  81              		.loc 1 80 5 is_stmt 1 view .LVU20
  82              		.loc 1 80 10 is_stmt 0 view .LVU21
  83 001c 4310     		asrs	r3, r0, #1
  84              	.LVL5:
  81:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* Store the number for later use */
  82:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     temp1 = number;
  85              		.loc 1 82 5 is_stmt 1 view .LVU22
  83:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  84:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /*Convert to float */
  85:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     temp_float1 = number * 4.6566128731e-010f;
  86              		.loc 1 85 5 view .LVU23
  87              		.loc 1 85 26 is_stmt 0 view .LVU24
  88 001e 07EE900A 		vmov	s15, r0	@ int
  89 0022 F8EEE77A 		vcvt.f32.s32	s15, s15
  90              		.loc 1 85 17 view .LVU25
  91 0026 9FED547A 		vldr.32	s14, .L12
  92 002a 67EE877A 		vmul.f32	s15, s15, s14
  93              	.LVL6:
  86:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /*Store as integer */
  87:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     tempconv.floatval = temp_float1;
  94              		.loc 1 87 5 is_stmt 1 view .LVU26
  88:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     bits_val1 = tempconv.fracval;
  95              		.loc 1 88 5 view .LVU27
  89:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* Subtract the shifted value from the magic number to give intial guess */
  90:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     bits_val1 = 0x5f3759df - (bits_val1 >> 1);  /* gives initial guess */
  96              		.loc 1 90 5 view .LVU28
  97              		.loc 1 90 15 is_stmt 0 view .LVU29
  98 002e 534E     		ldr	r6, .L12+4
  99 0030 17EE902A 		vmov	r2, s15	@ int
 100 0034 A6EB6206 		sub	r6, r6, r2, asr #1
 101              	.LVL7:
  91:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* Store as float */
  92:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     tempconv.fracval = bits_val1;
 102              		.loc 1 92 5 is_stmt 1 view .LVU30
  93:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     temp_float1 = tempconv.floatval;
 103              		.loc 1 93 5 view .LVU31
  94:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* Convert to integer format */
  95:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     var1 = (q31_t) (temp_float1 * 1073741824);
 104              		.loc 1 95 5 view .LVU32
 105              		.loc 1 95 10 is_stmt 0 view .LVU33
 106 0038 07EE906A 		vmov	s15, r6
 107 003c FEEEC17A 		vcvt.s32.f32	s15, s15, #30
 108 0040 17EE906A 		vmov	r6, s15	@ int
 109              	.LVL8:
  96:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
  97:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* 1st iteration */
  98:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     var1 = ((q31_t) ((q63_t) var1 * (0x30000000 -
 110              		.loc 1 98 5 is_stmt 1 view .LVU34
 111              		.loc 1 98 22 is_stmt 0 view .LVU35
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 12


 112 0044 4FEAE678 		asr	r8, r6, #31
  99:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 100:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                       ((((q31_t)
 101:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                          (((q63_t) var1 * var1) >> 31)) *
 113              		.loc 1 101 57 view .LVU36
 114 0048 06FB08FC 		mul	ip, r6, r8
 115 004c A6FB0627 		umull	r2, r7, r6, r6
 116              	.LVL9:
 117              		.loc 1 101 57 view .LVU37
 118 0050 07EB4C07 		add	r7, r7, ip, lsl #1
 119              		.loc 1 101 65 view .LVU38
 120 0054 D20F     		lsrs	r2, r2, #31
 121 0056 42EA4702 		orr	r2, r2, r7, lsl #1
 100:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                          (((q63_t) var1 * var1) >> 31)) *
 122              		.loc 1 100 42 view .LVU39
 123 005a 4FEAE279 		asr	r9, r2, #31
 102:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                         (q63_t) half) >> 31))) >> 31)) << 2;
 124              		.loc 1 102 41 view .LVU40
 125 005e 4FEAE07C 		asr	ip, r0, #31
 101:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                         (q63_t) half) >> 31))) >> 31)) << 2;
 126              		.loc 1 101 73 view .LVU41
 127 0062 02FB0CF7 		mul	r7, r2, ip
 128 0066 03FB0977 		mla	r7, r3, r9, r7
 129 006a A2FB0329 		umull	r2, r9, r2, r3
 130 006e 4F44     		add	r7, r7, r9
 131              		.loc 1 102 55 view .LVU42
 132 0070 D20F     		lsrs	r2, r2, #31
 133 0072 42EA4702 		orr	r2, r2, r7, lsl #1
  98:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 134              		.loc 1 98 49 view .LVU43
 135 0076 C2F14052 		rsb	r2, r2, #805306368
 136 007a D717     		asrs	r7, r2, #31
  98:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 137              		.loc 1 98 35 view .LVU44
 138 007c 06FB07F7 		mul	r7, r6, r7
 139 0080 02FB0877 		mla	r7, r2, r8, r7
 140 0084 A6FB0262 		umull	r6, r2, r6, r2
 141              	.LVL10:
  98:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 142              		.loc 1 98 35 view .LVU45
 143 0088 3A44     		add	r2, r2, r7
 144              		.loc 1 102 64 view .LVU46
 145 008a F60F     		lsrs	r6, r6, #31
 146 008c 46EA4206 		orr	r6, r6, r2, lsl #1
  98:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 147              		.loc 1 98 10 view .LVU47
 148 0090 B700     		lsls	r7, r6, #2
 149              	.LVL11:
 103:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* 2nd iteration */
 104:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     var1 = ((q31_t) ((q63_t) var1 * (0x30000000 -
 150              		.loc 1 104 5 is_stmt 1 view .LVU48
 151              		.loc 1 104 22 is_stmt 0 view .LVU49
 152 0092 46F34076 		sbfx	r6, r6, #29, #1
 105:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 106:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                       ((((q31_t)
 107:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                          (((q63_t) var1 * var1) >> 31)) *
 153              		.loc 1 107 57 view .LVU50
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 13


 154 0096 07FB06F9 		mul	r9, r7, r6
 155 009a A7FB0728 		umull	r2, r8, r7, r7
 156 009e 08EB4908 		add	r8, r8, r9, lsl #1
 157              		.loc 1 107 65 view .LVU51
 158 00a2 D20F     		lsrs	r2, r2, #31
 159 00a4 42EA4802 		orr	r2, r2, r8, lsl #1
 106:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                          (((q63_t) var1 * var1) >> 31)) *
 160              		.loc 1 106 42 view .LVU52
 161 00a8 4FEAE278 		asr	r8, r2, #31
 162              		.loc 1 107 73 view .LVU53
 163 00ac 03FB08F8 		mul	r8, r3, r8
 164 00b0 02FB0C88 		mla	r8, r2, ip, r8
 165 00b4 A3FB0229 		umull	r2, r9, r3, r2
 166 00b8 C844     		add	r8, r8, r9
 108:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                         (q63_t) half) >> 31))) >> 31)) << 2;
 167              		.loc 1 108 55 view .LVU54
 168 00ba D20F     		lsrs	r2, r2, #31
 169 00bc 42EA4802 		orr	r2, r2, r8, lsl #1
 104:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 170              		.loc 1 104 49 view .LVU55
 171 00c0 C2F14052 		rsb	r2, r2, #805306368
 172 00c4 4FEAE278 		asr	r8, r2, #31
 104:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 173              		.loc 1 104 35 view .LVU56
 174 00c8 07FB08F8 		mul	r8, r7, r8
 175 00cc 02FB0686 		mla	r6, r2, r6, r8
 176 00d0 A7FB0272 		umull	r7, r2, r7, r2
 177              	.LVL12:
 104:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 178              		.loc 1 104 35 view .LVU57
 179 00d4 3244     		add	r2, r2, r6
 180              		.loc 1 108 64 view .LVU58
 181 00d6 FF0F     		lsrs	r7, r7, #31
 182 00d8 47EA4207 		orr	r7, r7, r2, lsl #1
 104:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 183              		.loc 1 104 10 view .LVU59
 184 00dc BA00     		lsls	r2, r7, #2
 185              	.LVL13:
 109:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* 3rd iteration */
 110:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     var1 = ((q31_t) ((q63_t) var1 * (0x30000000 -
 186              		.loc 1 110 5 is_stmt 1 view .LVU60
 187              		.loc 1 110 22 is_stmt 0 view .LVU61
 188 00de 47F34077 		sbfx	r7, r7, #29, #1
 111:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 112:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                       ((((q31_t)
 113:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                          (((q63_t) var1 * var1) >> 31)) *
 189              		.loc 1 113 57 view .LVU62
 190 00e2 02FB07F9 		mul	r9, r2, r7
 191 00e6 A2FB0268 		umull	r6, r8, r2, r2
 192 00ea 08EB4908 		add	r8, r8, r9, lsl #1
 193              		.loc 1 113 65 view .LVU63
 194 00ee F60F     		lsrs	r6, r6, #31
 195 00f0 46EA4806 		orr	r6, r6, r8, lsl #1
 112:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                          (((q63_t) var1 * var1) >> 31)) *
 196              		.loc 1 112 42 view .LVU64
 197 00f4 4FEAE678 		asr	r8, r6, #31
 198              		.loc 1 113 73 view .LVU65
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 14


 199 00f8 03FB08F8 		mul	r8, r3, r8
 200 00fc 06FB0C88 		mla	r8, r6, ip, r8
 201 0100 A3FB0636 		umull	r3, r6, r3, r6
 202              	.LVL14:
 203              		.loc 1 113 73 view .LVU66
 204 0104 4644     		add	r6, r6, r8
 114:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                         (q63_t) half) >> 31))) >> 31)) << 2;
 205              		.loc 1 114 55 view .LVU67
 206 0106 DB0F     		lsrs	r3, r3, #31
 207 0108 43EA4603 		orr	r3, r3, r6, lsl #1
 110:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 208              		.loc 1 110 49 view .LVU68
 209 010c C3F14053 		rsb	r3, r3, #805306368
 210 0110 DE17     		asrs	r6, r3, #31
 110:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 211              		.loc 1 110 35 view .LVU69
 212 0112 02FB06F6 		mul	r6, r2, r6
 213 0116 03FB0766 		mla	r6, r3, r7, r6
 214 011a A2FB0323 		umull	r2, r3, r2, r3
 215              	.LVL15:
 110:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 216              		.loc 1 110 35 view .LVU70
 217 011e 1E44     		add	r6, r6, r3
 218              		.loc 1 114 64 view .LVU71
 219 0120 D30F     		lsrs	r3, r2, #31
 220 0122 43EA4603 		orr	r3, r3, r6, lsl #1
 110:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****                                      ((q31_t)
 221              		.loc 1 110 10 view .LVU72
 222 0126 9A00     		lsls	r2, r3, #2
 223              	.LVL16:
 115:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
 116:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* Multiply the inverse square root with the original value */
 117:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     var1 = ((q31_t) (((q63_t) temp1 * var1) >> 31)) << 1;
 224              		.loc 1 117 5 is_stmt 1 view .LVU73
 225              		.loc 1 117 37 is_stmt 0 view .LVU74
 226 0128 43F34073 		sbfx	r3, r3, #29, #1
 227 012c 02FB0CFC 		mul	ip, r2, ip
 228 0130 00FB03CC 		mla	ip, r0, r3, ip
 229 0134 A2FB0030 		umull	r3, r0, r2, r0
 230              	.LVL17:
 231              		.loc 1 117 37 view .LVU75
 232 0138 8444     		add	ip, ip, r0
 233              		.loc 1 117 45 view .LVU76
 234 013a DB0F     		lsrs	r3, r3, #31
 235 013c 43EA4C03 		orr	r3, r3, ip, lsl #1
 236              		.loc 1 117 10 view .LVU77
 237 0140 5B00     		lsls	r3, r3, #1
 238              	.LVL18:
 118:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
 119:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     /* Shift the output down accordingly */
 120:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     if ((signBits1 % 2) == 0)
 239              		.loc 1 120 5 is_stmt 1 view .LVU78
 240              		.loc 1 120 8 is_stmt 0 view .LVU79
 241 0142 5DB9     		cbnz	r5, .L5
 121:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     {
 122:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****       var1 = var1 >> (signBits1 / 2);
 242              		.loc 1 122 7 is_stmt 1 view .LVU80
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 15


 243              		.loc 1 122 33 is_stmt 0 view .LVU81
 244 0144 04EBD474 		add	r4, r4, r4, lsr #31
 245              	.LVL19:
 246              		.loc 1 122 33 view .LVU82
 247 0148 6410     		asrs	r4, r4, #1
 248              		.loc 1 122 12 view .LVU83
 249 014a 2341     		asrs	r3, r3, r4
 250              	.LVL20:
 251              	.L6:
 123:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 124:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     else
 125:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     {
 126:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****       var1 = var1 >> ((signBits1 - 1) / 2);
 127:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 128:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     *pOut = var1;
 252              		.loc 1 128 5 is_stmt 1 view .LVU84
 253              		.loc 1 128 11 is_stmt 0 view .LVU85
 254 014c 0B60     		str	r3, [r1]
 129:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** 
 130:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     return (ARM_MATH_SUCCESS);
 255              		.loc 1 130 5 is_stmt 1 view .LVU86
 256              		.loc 1 130 12 is_stmt 0 view .LVU87
 257 014e 0020     		movs	r0, #0
 131:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   }
 132:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   /* If the number is a negative number then store zero as its square root value */
 133:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   else
 134:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   {
 135:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     *pOut = 0;
 136:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     return (ARM_MATH_ARGUMENT_ERROR);
 137:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   }
 138:DSP/Source/FastMathFunctions/arm_sqrt_q31.c **** }
 258              		.loc 1 138 1 view .LVU88
 259 0150 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 260              	.LVL21:
 261              	.L3:
  76:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 262              		.loc 1 76 7 is_stmt 1 view .LVU89
  76:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 263              		.loc 1 76 37 is_stmt 0 view .LVU90
 264 0154 AEF10203 		sub	r3, lr, #2
  76:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 265              		.loc 1 76 14 view .LVU91
 266 0158 9840     		lsls	r0, r0, r3
 267              	.LVL22:
  76:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 268              		.loc 1 76 14 view .LVU92
 269 015a 5FE7     		b	.L4
 270              	.LVL23:
 271              	.L5:
 126:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 272              		.loc 1 126 7 is_stmt 1 view .LVU93
 126:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 273              		.loc 1 126 34 is_stmt 0 view .LVU94
 274 015c AEF1020E 		sub	lr, lr, #2
 126:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 275              		.loc 1 126 39 view .LVU95
 276 0160 0EEBDE7E 		add	lr, lr, lr, lsr #31
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 16


 277 0164 4FEA6E0E 		asr	lr, lr, #1
 126:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 278              		.loc 1 126 12 view .LVU96
 279 0168 43FA0EF3 		asr	r3, r3, lr
 280              	.LVL24:
 126:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     }
 281              		.loc 1 126 12 view .LVU97
 282 016c EEE7     		b	.L6
 283              	.LVL25:
 284              	.L2:
 285              	.LCFI1:
 286              		.cfi_def_cfa_offset 0
 287              		.cfi_restore 4
 288              		.cfi_restore 5
 289              		.cfi_restore 6
 290              		.cfi_restore 7
 291              		.cfi_restore 8
 292              		.cfi_restore 9
 293              		.cfi_restore 14
 135:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     return (ARM_MATH_ARGUMENT_ERROR);
 294              		.loc 1 135 5 is_stmt 1 view .LVU98
 135:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****     return (ARM_MATH_ARGUMENT_ERROR);
 295              		.loc 1 135 11 is_stmt 0 view .LVU99
 296 016e 0023     		movs	r3, #0
 297 0170 0B60     		str	r3, [r1]
 136:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   }
 298              		.loc 1 136 5 is_stmt 1 view .LVU100
 136:DSP/Source/FastMathFunctions/arm_sqrt_q31.c ****   }
 299              		.loc 1 136 12 is_stmt 0 view .LVU101
 300 0172 4FF0FF30 		mov	r0, #-1
 301              	.LVL26:
 302              		.loc 1 138 1 view .LVU102
 303 0176 7047     		bx	lr
 304              	.L13:
 305              		.align	2
 306              	.L12:
 307 0178 00000030 		.word	805306368
 308 017c DF59375F 		.word	1597463007
 309              		.cfi_endproc
 310              	.LFE139:
 312              		.text
 313              	.Letext0:
 314              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 315              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 316              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 arm_sqrt_q31.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s:21     .text.arm_sqrt_q31:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s:27     .text.arm_sqrt_q31:00000000 arm_sqrt_q31
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccC2ZPQg.s:307    .text.arm_sqrt_q31:00000178 $d

NO UNDEFINED SYMBOLS
