{
    "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 345.4,
        "exec_time(ms)": 919.3,
        "techmap_time(ms)": 559.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 220,
        "latch": 1748,
        "Adder": 824,
        "generic logic size": 4,
        "Longest Path": 93,
        "Average Path": 5,
        "Estimated LUTs": 220,
        "Total Node": 2793
    },
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 343.4,
        "exec_time(ms)": 627.5,
        "techmap_time(ms)": 538.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1787,
        "latch": 1748,
        "generic logic size": 6,
        "Longest Path": 93,
        "Average Path": 5,
        "Estimated LUTs": 1787,
        "Total Node": 3536
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 359.3,
        "exec_time(ms)": 663.3,
        "techmap_time(ms)": 533.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1787,
        "latch": 1748,
        "generic logic size": 6,
        "Longest Path": 93,
        "Average Path": 5,
        "Estimated LUTs": 1787,
        "Total Node": 3536
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 344.5,
        "exec_time(ms)": 621.5,
        "techmap_time(ms)": 537.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1787,
        "latch": 1748,
        "Longest Path": 93,
        "Average Path": 5,
        "Estimated LUTs": 1787,
        "Total Node": 3536
    },
    "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 138.9,
        "exec_time(ms)": 311.6,
        "techmap_time(ms)": 171.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 89,
        "latch": 570,
        "Adder": 262,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 89,
        "Total Node": 922
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 123.9,
        "exec_time(ms)": 200.5,
        "techmap_time(ms)": 171.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 586,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 586,
        "Total Node": 1157
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 140.3,
        "exec_time(ms)": 261.5,
        "techmap_time(ms)": 192.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 586,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 586,
        "Total Node": 1157
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 122.2,
        "exec_time(ms)": 202.7,
        "techmap_time(ms)": 176.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 586,
        "latch": 570,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 586,
        "Total Node": 1157
    },
    "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 1325.6,
        "exec_time(ms)": 2039.5,
        "techmap_time(ms)": 1297.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 391,
        "latch": 4314,
        "Adder": 1876,
        "generic logic size": 4,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 6582
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 1324.1,
        "exec_time(ms)": 1521,
        "techmap_time(ms)": 1296.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3938,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3938,
        "Total Node": 8253
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 1331.4,
        "exec_time(ms)": 1565.2,
        "techmap_time(ms)": 1300.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3938,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3938,
        "Total Node": 8253
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 1323.4,
        "exec_time(ms)": 1515.7,
        "techmap_time(ms)": 1293,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3938,
        "latch": 4314,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3938,
        "Total Node": 8253
    },
    "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 587.7,
        "exec_time(ms)": 1273.6,
        "techmap_time(ms)": 772.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 327,
        "latch": 2629,
        "Adder": 1273,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 327,
        "Total Node": 4230
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 600.9,
        "exec_time(ms)": 914.2,
        "techmap_time(ms)": 769.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2745,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2745,
        "Total Node": 5375
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 616,
        "exec_time(ms)": 953.7,
        "techmap_time(ms)": 774.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2745,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2745,
        "Total Node": 5375
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 599.8,
        "exec_time(ms)": 900.7,
        "techmap_time(ms)": 766.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2745,
        "latch": 2629,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2745,
        "Total Node": 5375
    },
    "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 1570.8,
        "exec_time(ms)": 2156,
        "techmap_time(ms)": 1462.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 364,
        "latch": 5138,
        "Adder": 1676,
        "generic logic size": 4,
        "Longest Path": 209,
        "Average Path": 5,
        "Estimated LUTs": 364,
        "Total Node": 7179
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 1566.5,
        "exec_time(ms)": 1711.6,
        "techmap_time(ms)": 1488.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3551,
        "latch": 5138,
        "generic logic size": 6,
        "Longest Path": 209,
        "Average Path": 5,
        "Estimated LUTs": 3551,
        "Total Node": 8690
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 1572,
        "exec_time(ms)": 1712.4,
        "techmap_time(ms)": 1452.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3551,
        "latch": 5138,
        "generic logic size": 6,
        "Longest Path": 209,
        "Average Path": 5,
        "Estimated LUTs": 3551,
        "Total Node": 8690
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 1565.8,
        "exec_time(ms)": 1679.2,
        "techmap_time(ms)": 1461.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3551,
        "latch": 5138,
        "Longest Path": 209,
        "Average Path": 5,
        "Estimated LUTs": 3551,
        "Total Node": 8690
    },
    "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 161.5,
        "exec_time(ms)": 434.4,
        "techmap_time(ms)": 253.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 103,
        "latch": 846,
        "Adder": 376,
        "generic logic size": 4,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 103,
        "Total Node": 1326
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 147.7,
        "exec_time(ms)": 293.8,
        "techmap_time(ms)": 253.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 809,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 809,
        "Total Node": 1656
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 164.2,
        "exec_time(ms)": 340.4,
        "techmap_time(ms)": 258,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 809,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 809,
        "Total Node": 1656
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 146.8,
        "exec_time(ms)": 294.6,
        "techmap_time(ms)": 257.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 809,
        "latch": 846,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 809,
        "Total Node": 1656
    },
    "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 1887.4,
        "exec_time(ms)": 7012.3,
        "techmap_time(ms)": 5044.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 915,
        "latch": 11756,
        "Adder": 5090,
        "generic logic size": 4,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 915,
        "Total Node": 17762
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 1896.4,
        "exec_time(ms)": 5679.6,
        "techmap_time(ms)": 5066.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10559,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10559,
        "Total Node": 22316
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 1887.9,
        "exec_time(ms)": 5801.8,
        "techmap_time(ms)": 5110.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10559,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10559,
        "Total Node": 22316
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 1895.5,
        "exec_time(ms)": 5720.6,
        "techmap_time(ms)": 5073.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10559,
        "latch": 11756,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10559,
        "Total Node": 22316
    },
    "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 1620.7,
        "exec_time(ms)": 3238,
        "techmap_time(ms)": 2191,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 573,
        "latch": 6452,
        "Adder": 2772,
        "generic logic size": 4,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 573,
        "Total Node": 9798
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 1608.1,
        "exec_time(ms)": 2471.4,
        "techmap_time(ms)": 2176.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5824,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5824,
        "Total Node": 12277
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 1620,
        "exec_time(ms)": 2530.7,
        "techmap_time(ms)": 2195.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5824,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5824,
        "Total Node": 12277
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 1607.4,
        "exec_time(ms)": 2477.8,
        "techmap_time(ms)": 2187.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5824,
        "latch": 6452,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5824,
        "Total Node": 12277
    },
    "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 198.9,
        "exec_time(ms)": 495.7,
        "techmap_time(ms)": 280.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 143,
        "latch": 1015,
        "Adder": 461,
        "generic logic size": 4,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 143,
        "Total Node": 1620
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 190,
        "exec_time(ms)": 326.6,
        "techmap_time(ms)": 276.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1020,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1020,
        "Total Node": 2036
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 202.6,
        "exec_time(ms)": 370.3,
        "techmap_time(ms)": 280.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1020,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1020,
        "Total Node": 2036
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 188.7,
        "exec_time(ms)": 327.1,
        "techmap_time(ms)": 278.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1020,
        "latch": 1015,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1020,
        "Total Node": 2036
    },
    "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 2022.3,
        "exec_time(ms)": 20475.2,
        "techmap_time(ms)": 16042.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1430,
        "latch": 22091,
        "Adder": 9527,
        "generic logic size": 4,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 1430,
        "Total Node": 33049
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 2476.9,
        "exec_time(ms)": 18293.2,
        "techmap_time(ms)": 16153.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19483,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19483,
        "Total Node": 41575
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 2479.5,
        "exec_time(ms)": 18262.5,
        "techmap_time(ms)": 16096,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19483,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19483,
        "Total Node": 41575
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 2476.2,
        "exec_time(ms)": 18216.3,
        "techmap_time(ms)": 16071.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19483,
        "latch": 22091,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19483,
        "Total Node": 41575
    },
    "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 1755.8,
        "exec_time(ms)": 9551.7,
        "techmap_time(ms)": 7031.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1262,
        "latch": 14797,
        "Adder": 6411,
        "generic logic size": 4,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 1262,
        "Total Node": 22471
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 1913.5,
        "exec_time(ms)": 7914.3,
        "techmap_time(ms)": 7054.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13424,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13424,
        "Total Node": 28222
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 1918.2,
        "exec_time(ms)": 7948.4,
        "techmap_time(ms)": 7062,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13424,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13424,
        "Total Node": 28222
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 1909,
        "exec_time(ms)": 7932.9,
        "techmap_time(ms)": 7035,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13424,
        "latch": 14797,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13424,
        "Total Node": 28222
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
