// Seed: 499200823
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri  id_3
);
  always id_5 = id_3;
  assign id_6 = "" ==? id_5;
  assign module_1.type_15 = 0;
  wire id_7;
  always_latch id_6 <= "";
  assign {-1'd0} = id_5;
endmodule
program module_1 (
    output supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    output wand id_5,
    id_12,
    input tri void id_6,
    output supply1 id_7,
    input supply0 id_8,
    id_13,
    input supply1 id_9,
    output tri id_10
);
  assign id_1 = 1;
  nand primCall (id_5, id_3, id_13, id_12, id_6, id_8, id_2, id_9);
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_3
  );
  assign id_0 = 1;
  wire id_14;
endmodule
