
Gyroscope.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ae0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ec4  08008c90  08008c90  00018c90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab54  0800ab54  00020258  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab54  0800ab54  0001ab54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab5c  0800ab5c  00020258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab5c  0800ab5c  0001ab5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab60  0800ab60  0001ab60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000258  20000000  0800ab64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020258  2**0
                  CONTENTS
 10 .bss          00000360  20000258  20000258  00020258  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005b8  200005b8  00020258  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010d14  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e77  00000000  00000000  00030f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001098  00000000  00000000  00033e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f10  00000000  00000000  00034eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a34  00000000  00000000  00035dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013c30  00000000  00000000  0005c7f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0781  00000000  00000000  00070424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00150ba5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054d0  00000000  00000000  00150bf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000258 	.word	0x20000258
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008c78 	.word	0x08008c78

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000025c 	.word	0x2000025c
 80001ec:	08008c78 	.word	0x08008c78

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed0:	f001 ff46 	bl	8002d60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed4:	f000 f85c 	bl	8000f90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed8:	f000 f8ca 	bl	8001070 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_Init();
 8000edc:	f001 f8de 	bl	800209c <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(1, SDRAM_DEVICE_ADDR);
 8000ee0:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f001 f95b 	bl	80021a0 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(1);
 8000eea:	2001      	movs	r0, #1
 8000eec:	f001 f9bc 	bl	8002268 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();
 8000ef0:	f001 fb6e 	bl	80025d0 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLUE);
 8000ef4:	4820      	ldr	r0, [pc, #128]	; (8000f78 <main+0xac>)
 8000ef6:	f001 fa29 	bl	800234c <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8000efa:	481f      	ldr	r0, [pc, #124]	; (8000f78 <main+0xac>)
 8000efc:	f001 f9dc 	bl	80022b8 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f001 f9c0 	bl	8002288 <BSP_LCD_SetTextColor>

  BSP_GYRO_Init();
 8000f08:	f001 f84e 	bl	8001fa8 <BSP_GYRO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  BSP_GYRO_GetXYZ(valxyz);
 8000f0c:	481b      	ldr	r0, [pc, #108]	; (8000f7c <main+0xb0>)
 8000f0e:	f001 f8b1 	bl	8002074 <BSP_GYRO_GetXYZ>
	  sprintf(buffer, "x: %f", valxyz[0]); BSP_LCD_DisplayStringAtLine(2,buffer);
 8000f12:	4b1a      	ldr	r3, [pc, #104]	; (8000f7c <main+0xb0>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fb26 	bl	8000568 <__aeabi_f2d>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	460b      	mov	r3, r1
 8000f20:	4917      	ldr	r1, [pc, #92]	; (8000f80 <main+0xb4>)
 8000f22:	4818      	ldr	r0, [pc, #96]	; (8000f84 <main+0xb8>)
 8000f24:	f005 fc30 	bl	8006788 <siprintf>
 8000f28:	4916      	ldr	r1, [pc, #88]	; (8000f84 <main+0xb8>)
 8000f2a:	2002      	movs	r0, #2
 8000f2c:	f001 fb38 	bl	80025a0 <BSP_LCD_DisplayStringAtLine>
	  sprintf(buffer, "y: %f", valxyz[1]); BSP_LCD_DisplayStringAtLine(3,buffer);
 8000f30:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <main+0xb0>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fb17 	bl	8000568 <__aeabi_f2d>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4912      	ldr	r1, [pc, #72]	; (8000f88 <main+0xbc>)
 8000f40:	4810      	ldr	r0, [pc, #64]	; (8000f84 <main+0xb8>)
 8000f42:	f005 fc21 	bl	8006788 <siprintf>
 8000f46:	490f      	ldr	r1, [pc, #60]	; (8000f84 <main+0xb8>)
 8000f48:	2003      	movs	r0, #3
 8000f4a:	f001 fb29 	bl	80025a0 <BSP_LCD_DisplayStringAtLine>
	  sprintf(buffer, "z: %f", valxyz[2]); BSP_LCD_DisplayStringAtLine(4,buffer);
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <main+0xb0>)
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff fb08 	bl	8000568 <__aeabi_f2d>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	490b      	ldr	r1, [pc, #44]	; (8000f8c <main+0xc0>)
 8000f5e:	4809      	ldr	r0, [pc, #36]	; (8000f84 <main+0xb8>)
 8000f60:	f005 fc12 	bl	8006788 <siprintf>
 8000f64:	4907      	ldr	r1, [pc, #28]	; (8000f84 <main+0xb8>)
 8000f66:	2004      	movs	r0, #4
 8000f68:	f001 fb1a 	bl	80025a0 <BSP_LCD_DisplayStringAtLine>
	  HAL_Delay(1000);
 8000f6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f70:	f001 ff68 	bl	8002e44 <HAL_Delay>
	  BSP_GYRO_GetXYZ(valxyz);
 8000f74:	e7ca      	b.n	8000f0c <main+0x40>
 8000f76:	bf00      	nop
 8000f78:	ff0000ff 	.word	0xff0000ff
 8000f7c:	20000274 	.word	0x20000274
 8000f80:	08008c90 	.word	0x08008c90
 8000f84:	20000280 	.word	0x20000280
 8000f88:	08008c98 	.word	0x08008c98
 8000f8c:	08008ca0 	.word	0x08008ca0

08000f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b094      	sub	sp, #80	; 0x50
 8000f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f96:	f107 0320 	add.w	r3, r7, #32
 8000f9a:	2230      	movs	r2, #48	; 0x30
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f004 ff80 	bl	8005ea4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa4:	f107 030c 	add.w	r3, r7, #12
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	4b2b      	ldr	r3, [pc, #172]	; (8001068 <SystemClock_Config+0xd8>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	4a2a      	ldr	r2, [pc, #168]	; (8001068 <SystemClock_Config+0xd8>)
 8000fbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc4:	4b28      	ldr	r3, [pc, #160]	; (8001068 <SystemClock_Config+0xd8>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	4b25      	ldr	r3, [pc, #148]	; (800106c <SystemClock_Config+0xdc>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a24      	ldr	r2, [pc, #144]	; (800106c <SystemClock_Config+0xdc>)
 8000fda:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <SystemClock_Config+0xdc>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fec:	2302      	movs	r3, #2
 8000fee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff4:	2310      	movs	r3, #16
 8000ff6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001000:	2308      	movs	r3, #8
 8001002:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001004:	23b4      	movs	r3, #180	; 0xb4
 8001006:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001008:	2302      	movs	r3, #2
 800100a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800100c:	2304      	movs	r3, #4
 800100e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001010:	f107 0320 	add.w	r3, r7, #32
 8001014:	4618      	mov	r0, r3
 8001016:	f003 f98f 	bl	8004338 <HAL_RCC_OscConfig>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001020:	f000 f840 	bl	80010a4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001024:	f003 f938 	bl	8004298 <HAL_PWREx_EnableOverDrive>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800102e:	f000 f839 	bl	80010a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001032:	230f      	movs	r3, #15
 8001034:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001036:	2302      	movs	r3, #2
 8001038:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800103e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001042:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001044:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001048:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800104a:	f107 030c 	add.w	r3, r7, #12
 800104e:	2105      	movs	r1, #5
 8001050:	4618      	mov	r0, r3
 8001052:	f003 fbe9 	bl	8004828 <HAL_RCC_ClockConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800105c:	f000 f822 	bl	80010a4 <Error_Handler>
  }
}
 8001060:	bf00      	nop
 8001062:	3750      	adds	r7, #80	; 0x50
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40023800 	.word	0x40023800
 800106c:	40007000 	.word	0x40007000

08001070 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <MX_GPIO_Init+0x30>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	4a08      	ldr	r2, [pc, #32]	; (80010a0 <MX_GPIO_Init+0x30>)
 8001080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001084:	6313      	str	r3, [r2, #48]	; 0x30
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <MX_GPIO_Init+0x30>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]

}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40023800 	.word	0x40023800

080010a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a8:	b672      	cpsid	i
}
 80010aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010ac:	e7fe      	b.n	80010ac <Error_Handler+0x8>
	...

080010b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	4b10      	ldr	r3, [pc, #64]	; (80010fc <HAL_MspInit+0x4c>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010be:	4a0f      	ldr	r2, [pc, #60]	; (80010fc <HAL_MspInit+0x4c>)
 80010c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c4:	6453      	str	r3, [r2, #68]	; 0x44
 80010c6:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <HAL_MspInit+0x4c>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	4b09      	ldr	r3, [pc, #36]	; (80010fc <HAL_MspInit+0x4c>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	4a08      	ldr	r2, [pc, #32]	; (80010fc <HAL_MspInit+0x4c>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	6413      	str	r3, [r2, #64]	; 0x40
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <HAL_MspInit+0x4c>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	40023800 	.word	0x40023800

08001100 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001104:	e7fe      	b.n	8001104 <NMI_Handler+0x4>

08001106 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800110a:	e7fe      	b.n	800110a <HardFault_Handler+0x4>

0800110c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001110:	e7fe      	b.n	8001110 <MemManage_Handler+0x4>

08001112 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001112:	b480      	push	{r7}
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001116:	e7fe      	b.n	8001116 <BusFault_Handler+0x4>

08001118 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800111c:	e7fe      	b.n	800111c <UsageFault_Handler+0x4>

0800111e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800114c:	f001 fe5a 	bl	8002e04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}

08001154 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
	return 1;
 8001158:	2301      	movs	r3, #1
}
 800115a:	4618      	mov	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <_kill>:

int _kill(int pid, int sig)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800116e:	f004 fe6f 	bl	8005e50 <__errno>
 8001172:	4603      	mov	r3, r0
 8001174:	2216      	movs	r2, #22
 8001176:	601a      	str	r2, [r3, #0]
	return -1;
 8001178:	f04f 33ff 	mov.w	r3, #4294967295
}
 800117c:	4618      	mov	r0, r3
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <_exit>:

void _exit (int status)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800118c:	f04f 31ff 	mov.w	r1, #4294967295
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f7ff ffe7 	bl	8001164 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001196:	e7fe      	b.n	8001196 <_exit+0x12>

08001198 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	e00a      	b.n	80011c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011aa:	f3af 8000 	nop.w
 80011ae:	4601      	mov	r1, r0
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	1c5a      	adds	r2, r3, #1
 80011b4:	60ba      	str	r2, [r7, #8]
 80011b6:	b2ca      	uxtb	r2, r1
 80011b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	3301      	adds	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	dbf0      	blt.n	80011aa <_read+0x12>
	}

return len;
 80011c8:	687b      	ldr	r3, [r7, #4]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b086      	sub	sp, #24
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	60f8      	str	r0, [r7, #12]
 80011da:	60b9      	str	r1, [r7, #8]
 80011dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
 80011e2:	e009      	b.n	80011f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	1c5a      	adds	r2, r3, #1
 80011e8:	60ba      	str	r2, [r7, #8]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	3301      	adds	r3, #1
 80011f6:	617b      	str	r3, [r7, #20]
 80011f8:	697a      	ldr	r2, [r7, #20]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	dbf1      	blt.n	80011e4 <_write+0x12>
	}
	return len;
 8001200:	687b      	ldr	r3, [r7, #4]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3718      	adds	r7, #24
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <_close>:

int _close(int file)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
	return -1;
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001216:	4618      	mov	r0, r3
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001222:	b480      	push	{r7}
 8001224:	b083      	sub	sp, #12
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
 800122a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001232:	605a      	str	r2, [r3, #4]
	return 0;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr

08001242 <_isatty>:

int _isatty(int file)
{
 8001242:	b480      	push	{r7}
 8001244:	b083      	sub	sp, #12
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
	return 1;
 800124a:	2301      	movs	r3, #1
}
 800124c:	4618      	mov	r0, r3
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
	return 0;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3714      	adds	r7, #20
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800127c:	4a14      	ldr	r2, [pc, #80]	; (80012d0 <_sbrk+0x5c>)
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <_sbrk+0x60>)
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001288:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <_sbrk+0x64>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d102      	bne.n	8001296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001290:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <_sbrk+0x64>)
 8001292:	4a12      	ldr	r2, [pc, #72]	; (80012dc <_sbrk+0x68>)
 8001294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001296:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <_sbrk+0x64>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4413      	add	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d207      	bcs.n	80012b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a4:	f004 fdd4 	bl	8005e50 <__errno>
 80012a8:	4603      	mov	r3, r0
 80012aa:	220c      	movs	r2, #12
 80012ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295
 80012b2:	e009      	b.n	80012c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b4:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <_sbrk+0x64>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ba:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <_sbrk+0x64>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	4a05      	ldr	r2, [pc, #20]	; (80012d8 <_sbrk+0x64>)
 80012c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012c6:	68fb      	ldr	r3, [r7, #12]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20030000 	.word	0x20030000
 80012d4:	00000400 	.word	0x00000400
 80012d8:	20000348 	.word	0x20000348
 80012dc:	200005b8 	.word	0x200005b8

080012e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e4:	4b06      	ldr	r3, [pc, #24]	; (8001300 <SystemInit+0x20>)
 80012e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012ea:	4a05      	ldr	r2, [pc, #20]	; (8001300 <SystemInit+0x20>)
 80012ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001304:	f8df d034 	ldr.w	sp, [pc, #52]	; 800133c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001308:	480d      	ldr	r0, [pc, #52]	; (8001340 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800130a:	490e      	ldr	r1, [pc, #56]	; (8001344 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800130c:	4a0e      	ldr	r2, [pc, #56]	; (8001348 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800130e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001310:	e002      	b.n	8001318 <LoopCopyDataInit>

08001312 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001312:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001314:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001316:	3304      	adds	r3, #4

08001318 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001318:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800131a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800131c:	d3f9      	bcc.n	8001312 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800131e:	4a0b      	ldr	r2, [pc, #44]	; (800134c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001320:	4c0b      	ldr	r4, [pc, #44]	; (8001350 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001322:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001324:	e001      	b.n	800132a <LoopFillZerobss>

08001326 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001326:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001328:	3204      	adds	r2, #4

0800132a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800132a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800132c:	d3fb      	bcc.n	8001326 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800132e:	f7ff ffd7 	bl	80012e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001332:	f004 fd93 	bl	8005e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001336:	f7ff fdc9 	bl	8000ecc <main>
  bx  lr    
 800133a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800133c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001344:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 8001348:	0800ab64 	.word	0x0800ab64
  ldr r2, =_sbss
 800134c:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 8001350:	200005b8 	.word	0x200005b8

08001354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001354:	e7fe      	b.n	8001354 <ADC_IRQHandler>

08001356 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800135a:	f000 fc73 	bl	8001c44 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 800135e:	20ca      	movs	r0, #202	; 0xca
 8001360:	f000 f95d 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001364:	20c3      	movs	r0, #195	; 0xc3
 8001366:	f000 f967 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 800136a:	2008      	movs	r0, #8
 800136c:	f000 f964 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001370:	2050      	movs	r0, #80	; 0x50
 8001372:	f000 f961 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001376:	20cf      	movs	r0, #207	; 0xcf
 8001378:	f000 f951 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800137c:	2000      	movs	r0, #0
 800137e:	f000 f95b 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001382:	20c1      	movs	r0, #193	; 0xc1
 8001384:	f000 f958 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001388:	2030      	movs	r0, #48	; 0x30
 800138a:	f000 f955 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 800138e:	20ed      	movs	r0, #237	; 0xed
 8001390:	f000 f945 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001394:	2064      	movs	r0, #100	; 0x64
 8001396:	f000 f94f 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 800139a:	2003      	movs	r0, #3
 800139c:	f000 f94c 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80013a0:	2012      	movs	r0, #18
 80013a2:	f000 f949 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 80013a6:	2081      	movs	r0, #129	; 0x81
 80013a8:	f000 f946 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 80013ac:	20e8      	movs	r0, #232	; 0xe8
 80013ae:	f000 f936 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80013b2:	2085      	movs	r0, #133	; 0x85
 80013b4:	f000 f940 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80013b8:	2000      	movs	r0, #0
 80013ba:	f000 f93d 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80013be:	2078      	movs	r0, #120	; 0x78
 80013c0:	f000 f93a 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 80013c4:	20cb      	movs	r0, #203	; 0xcb
 80013c6:	f000 f92a 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80013ca:	2039      	movs	r0, #57	; 0x39
 80013cc:	f000 f934 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80013d0:	202c      	movs	r0, #44	; 0x2c
 80013d2:	f000 f931 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80013d6:	2000      	movs	r0, #0
 80013d8:	f000 f92e 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80013dc:	2034      	movs	r0, #52	; 0x34
 80013de:	f000 f92b 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80013e2:	2002      	movs	r0, #2
 80013e4:	f000 f928 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 80013e8:	20f7      	movs	r0, #247	; 0xf7
 80013ea:	f000 f918 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80013ee:	2020      	movs	r0, #32
 80013f0:	f000 f922 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80013f4:	20ea      	movs	r0, #234	; 0xea
 80013f6:	f000 f912 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80013fa:	2000      	movs	r0, #0
 80013fc:	f000 f91c 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001400:	2000      	movs	r0, #0
 8001402:	f000 f919 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001406:	20b1      	movs	r0, #177	; 0xb1
 8001408:	f000 f909 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800140c:	2000      	movs	r0, #0
 800140e:	f000 f913 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001412:	201b      	movs	r0, #27
 8001414:	f000 f910 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001418:	20b6      	movs	r0, #182	; 0xb6
 800141a:	f000 f900 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800141e:	200a      	movs	r0, #10
 8001420:	f000 f90a 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001424:	20a2      	movs	r0, #162	; 0xa2
 8001426:	f000 f907 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 800142a:	20c0      	movs	r0, #192	; 0xc0
 800142c:	f000 f8f7 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001430:	2010      	movs	r0, #16
 8001432:	f000 f901 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001436:	20c1      	movs	r0, #193	; 0xc1
 8001438:	f000 f8f1 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800143c:	2010      	movs	r0, #16
 800143e:	f000 f8fb 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001442:	20c5      	movs	r0, #197	; 0xc5
 8001444:	f000 f8eb 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001448:	2045      	movs	r0, #69	; 0x45
 800144a:	f000 f8f5 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 800144e:	2015      	movs	r0, #21
 8001450:	f000 f8f2 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001454:	20c7      	movs	r0, #199	; 0xc7
 8001456:	f000 f8e2 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 800145a:	2090      	movs	r0, #144	; 0x90
 800145c:	f000 f8ec 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001460:	2036      	movs	r0, #54	; 0x36
 8001462:	f000 f8dc 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001466:	20c8      	movs	r0, #200	; 0xc8
 8001468:	f000 f8e6 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 800146c:	20f2      	movs	r0, #242	; 0xf2
 800146e:	f000 f8d6 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001472:	2000      	movs	r0, #0
 8001474:	f000 f8e0 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001478:	20b0      	movs	r0, #176	; 0xb0
 800147a:	f000 f8d0 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800147e:	20c2      	movs	r0, #194	; 0xc2
 8001480:	f000 f8da 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001484:	20b6      	movs	r0, #182	; 0xb6
 8001486:	f000 f8ca 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800148a:	200a      	movs	r0, #10
 800148c:	f000 f8d4 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001490:	20a7      	movs	r0, #167	; 0xa7
 8001492:	f000 f8d1 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001496:	2027      	movs	r0, #39	; 0x27
 8001498:	f000 f8ce 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800149c:	2004      	movs	r0, #4
 800149e:	f000 f8cb 	bl	8001638 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 80014a2:	202a      	movs	r0, #42	; 0x2a
 80014a4:	f000 f8bb 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80014a8:	2000      	movs	r0, #0
 80014aa:	f000 f8c5 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80014ae:	2000      	movs	r0, #0
 80014b0:	f000 f8c2 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80014b4:	2000      	movs	r0, #0
 80014b6:	f000 f8bf 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 80014ba:	20ef      	movs	r0, #239	; 0xef
 80014bc:	f000 f8bc 	bl	8001638 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 80014c0:	202b      	movs	r0, #43	; 0x2b
 80014c2:	f000 f8ac 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80014c6:	2000      	movs	r0, #0
 80014c8:	f000 f8b6 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80014cc:	2000      	movs	r0, #0
 80014ce:	f000 f8b3 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80014d2:	2001      	movs	r0, #1
 80014d4:	f000 f8b0 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80014d8:	203f      	movs	r0, #63	; 0x3f
 80014da:	f000 f8ad 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80014de:	20f6      	movs	r0, #246	; 0xf6
 80014e0:	f000 f89d 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80014e4:	2001      	movs	r0, #1
 80014e6:	f000 f8a7 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f000 f8a4 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80014f0:	2006      	movs	r0, #6
 80014f2:	f000 f8a1 	bl	8001638 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80014f6:	202c      	movs	r0, #44	; 0x2c
 80014f8:	f000 f891 	bl	800161e <ili9341_WriteReg>
  LCD_Delay(200);
 80014fc:	20c8      	movs	r0, #200	; 0xc8
 80014fe:	f000 fc8f 	bl	8001e20 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001502:	2026      	movs	r0, #38	; 0x26
 8001504:	f000 f88b 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001508:	2001      	movs	r0, #1
 800150a:	f000 f895 	bl	8001638 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 800150e:	20e0      	movs	r0, #224	; 0xe0
 8001510:	f000 f885 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001514:	200f      	movs	r0, #15
 8001516:	f000 f88f 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 800151a:	2029      	movs	r0, #41	; 0x29
 800151c:	f000 f88c 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001520:	2024      	movs	r0, #36	; 0x24
 8001522:	f000 f889 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001526:	200c      	movs	r0, #12
 8001528:	f000 f886 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 800152c:	200e      	movs	r0, #14
 800152e:	f000 f883 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001532:	2009      	movs	r0, #9
 8001534:	f000 f880 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001538:	204e      	movs	r0, #78	; 0x4e
 800153a:	f000 f87d 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800153e:	2078      	movs	r0, #120	; 0x78
 8001540:	f000 f87a 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001544:	203c      	movs	r0, #60	; 0x3c
 8001546:	f000 f877 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800154a:	2009      	movs	r0, #9
 800154c:	f000 f874 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001550:	2013      	movs	r0, #19
 8001552:	f000 f871 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001556:	2005      	movs	r0, #5
 8001558:	f000 f86e 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 800155c:	2017      	movs	r0, #23
 800155e:	f000 f86b 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001562:	2011      	movs	r0, #17
 8001564:	f000 f868 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001568:	2000      	movs	r0, #0
 800156a:	f000 f865 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800156e:	20e1      	movs	r0, #225	; 0xe1
 8001570:	f000 f855 	bl	800161e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001574:	2000      	movs	r0, #0
 8001576:	f000 f85f 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 800157a:	2016      	movs	r0, #22
 800157c:	f000 f85c 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001580:	201b      	movs	r0, #27
 8001582:	f000 f859 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001586:	2004      	movs	r0, #4
 8001588:	f000 f856 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800158c:	2011      	movs	r0, #17
 800158e:	f000 f853 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001592:	2007      	movs	r0, #7
 8001594:	f000 f850 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001598:	2031      	movs	r0, #49	; 0x31
 800159a:	f000 f84d 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800159e:	2033      	movs	r0, #51	; 0x33
 80015a0:	f000 f84a 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 80015a4:	2042      	movs	r0, #66	; 0x42
 80015a6:	f000 f847 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80015aa:	2005      	movs	r0, #5
 80015ac:	f000 f844 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80015b0:	200c      	movs	r0, #12
 80015b2:	f000 f841 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 80015b6:	200a      	movs	r0, #10
 80015b8:	f000 f83e 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 80015bc:	2028      	movs	r0, #40	; 0x28
 80015be:	f000 f83b 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 80015c2:	202f      	movs	r0, #47	; 0x2f
 80015c4:	f000 f838 	bl	8001638 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80015c8:	200f      	movs	r0, #15
 80015ca:	f000 f835 	bl	8001638 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80015ce:	2011      	movs	r0, #17
 80015d0:	f000 f825 	bl	800161e <ili9341_WriteReg>
  LCD_Delay(200);
 80015d4:	20c8      	movs	r0, #200	; 0xc8
 80015d6:	f000 fc23 	bl	8001e20 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80015da:	2029      	movs	r0, #41	; 0x29
 80015dc:	f000 f81f 	bl	800161e <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80015e0:	202c      	movs	r0, #44	; 0x2c
 80015e2:	f000 f81c 	bl	800161e <ili9341_WriteReg>
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}

080015ea <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80015ee:	f000 fb29 	bl	8001c44 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80015f2:	2103      	movs	r1, #3
 80015f4:	20d3      	movs	r0, #211	; 0xd3
 80015f6:	f000 f82c 	bl	8001652 <ili9341_ReadData>
 80015fa:	4603      	mov	r3, r0
 80015fc:	b29b      	uxth	r3, r3
}
 80015fe:	4618      	mov	r0, r3
 8001600:	bd80      	pop	{r7, pc}

08001602 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001606:	2029      	movs	r0, #41	; 0x29
 8001608:	f000 f809 	bl	800161e <ili9341_WriteReg>
}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}

08001610 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001614:	2028      	movs	r0, #40	; 0x28
 8001616:	f000 f802 	bl	800161e <ili9341_WriteReg>
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}

0800161e <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	4603      	mov	r3, r0
 8001626:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	4618      	mov	r0, r3
 800162c:	f000 fba4 	bl	8001d78 <LCD_IO_WriteReg>
}
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	4618      	mov	r0, r3
 8001646:	f000 fb75 	bl	8001d34 <LCD_IO_WriteData>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b082      	sub	sp, #8
 8001656:	af00      	add	r7, sp, #0
 8001658:	4603      	mov	r3, r0
 800165a:	460a      	mov	r2, r1
 800165c:	80fb      	strh	r3, [r7, #6]
 800165e:	4613      	mov	r3, r2
 8001660:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001662:	797a      	ldrb	r2, [r7, #5]
 8001664:	88fb      	ldrh	r3, [r7, #6]
 8001666:	4611      	mov	r1, r2
 8001668:	4618      	mov	r0, r3
 800166a:	f000 fba7 	bl	8001dbc <LCD_IO_ReadData>
 800166e:	4603      	mov	r3, r0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 800167c:	23f0      	movs	r3, #240	; 0xf0
}
 800167e:	4618      	mov	r0, r3
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 800168c:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001690:	4618      	mov	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 800169a:	b580      	push	{r7, lr}
 800169c:	b084      	sub	sp, #16
 800169e:	af00      	add	r7, sp, #0
 80016a0:	4603      	mov	r3, r0
 80016a2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80016a4:	2300      	movs	r3, #0
 80016a6:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 80016a8:	f000 fbc6 	bl	8001e38 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80016ac:	88fb      	ldrh	r3, [r7, #6]
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80016b2:	f107 030f 	add.w	r3, r7, #15
 80016b6:	2201      	movs	r2, #1
 80016b8:	2120      	movs	r1, #32
 80016ba:	4618      	mov	r0, r3
 80016bc:	f000 fc08 	bl	8001ed0 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 80016c0:	88fb      	ldrh	r3, [r7, #6]
 80016c2:	0a1b      	lsrs	r3, r3, #8
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 80016ca:	f107 030f 	add.w	r3, r7, #15
 80016ce:	2201      	movs	r2, #1
 80016d0:	2123      	movs	r1, #35	; 0x23
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 fbfc 	bl	8001ed0 <GYRO_IO_Write>
}
 80016d8:	bf00      	nop
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b082      	sub	sp, #8
 80016f2:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 80016f4:	f000 fba0 	bl	8001e38 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 80016f8:	1dfb      	adds	r3, r7, #7
 80016fa:	2201      	movs	r2, #1
 80016fc:	210f      	movs	r1, #15
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 fc18 	bl	8001f34 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 8001704:	79fb      	ldrb	r3, [r7, #7]
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b082      	sub	sp, #8
 8001712:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001714:	1dfb      	adds	r3, r7, #7
 8001716:	2201      	movs	r2, #1
 8001718:	2124      	movs	r1, #36	; 0x24
 800171a:	4618      	mov	r0, r3
 800171c:	f000 fc0a 	bl	8001f34 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001726:	b2db      	uxtb	r3, r3
 8001728:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800172a:	1dfb      	adds	r3, r7, #7
 800172c:	2201      	movs	r2, #1
 800172e:	2124      	movs	r1, #36	; 0x24
 8001730:	4618      	mov	r0, r3
 8001732:	f000 fbcd 	bl	8001ed0 <GYRO_IO_Write>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	4603      	mov	r3, r0
 8001746:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001748:	2300      	movs	r3, #0
 800174a:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 800174c:	88fb      	ldrh	r3, [r7, #6]
 800174e:	b2db      	uxtb	r3, r3
 8001750:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001752:	f107 030f 	add.w	r3, r7, #15
 8001756:	2201      	movs	r2, #1
 8001758:	2120      	movs	r1, #32
 800175a:	4618      	mov	r0, r3
 800175c:	f000 fbb8 	bl	8001ed0 <GYRO_IO_Write>
}
 8001760:	bf00      	nop
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8001772:	2300      	movs	r3, #0
 8001774:	73fb      	strb	r3, [r7, #15]
 8001776:	2300      	movs	r3, #0
 8001778:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 800177a:	f107 030f 	add.w	r3, r7, #15
 800177e:	2201      	movs	r2, #1
 8001780:	2130      	movs	r1, #48	; 0x30
 8001782:	4618      	mov	r0, r3
 8001784:	f000 fbd6 	bl	8001f34 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001788:	f107 030e 	add.w	r3, r7, #14
 800178c:	2201      	movs	r2, #1
 800178e:	2122      	movs	r1, #34	; 0x22
 8001790:	4618      	mov	r0, r3
 8001792:	f000 fbcf 	bl	8001f34 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8001796:	7bfb      	ldrb	r3, [r7, #15]
 8001798:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800179c:	b2db      	uxtb	r3, r3
 800179e:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 80017a0:	88fb      	ldrh	r3, [r7, #6]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	121b      	asrs	r3, r3, #8
 80017a6:	b25a      	sxtb	r2, r3
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	b25b      	sxtb	r3, r3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 80017b4:	7bbb      	ldrb	r3, [r7, #14]
 80017b6:	f023 0320 	bic.w	r3, r3, #32
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 80017be:	88fb      	ldrh	r3, [r7, #6]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	7bbb      	ldrb	r3, [r7, #14]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80017ca:	f107 030f 	add.w	r3, r7, #15
 80017ce:	2201      	movs	r2, #1
 80017d0:	2130      	movs	r1, #48	; 0x30
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 fb7c 	bl	8001ed0 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80017d8:	f107 030e 	add.w	r3, r7, #14
 80017dc:	2201      	movs	r2, #1
 80017de:	2122      	movs	r1, #34	; 0x22
 80017e0:	4618      	mov	r0, r3
 80017e2:	f000 fb75 	bl	8001ed0 <GYRO_IO_Write>
}
 80017e6:	bf00      	nop
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b084      	sub	sp, #16
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	4603      	mov	r3, r0
 80017f6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80017f8:	f107 030f 	add.w	r3, r7, #15
 80017fc:	2201      	movs	r2, #1
 80017fe:	2122      	movs	r1, #34	; 0x22
 8001800:	4618      	mov	r0, r3
 8001802:	f000 fb97 	bl	8001f34 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d10a      	bne.n	8001822 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001812:	b2db      	uxtb	r3, r3
 8001814:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800181c:	b2db      	uxtb	r3, r3
 800181e:	73fb      	strb	r3, [r7, #15]
 8001820:	e00c      	b.n	800183c <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d109      	bne.n	800183c <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	f023 0308 	bic.w	r3, r3, #8
 800182e:	b2db      	uxtb	r3, r3
 8001830:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8001832:	7bfb      	ldrb	r3, [r7, #15]
 8001834:	f043 0308 	orr.w	r3, r3, #8
 8001838:	b2db      	uxtb	r3, r3
 800183a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800183c:	f107 030f 	add.w	r3, r7, #15
 8001840:	2201      	movs	r2, #1
 8001842:	2122      	movs	r1, #34	; 0x22
 8001844:	4618      	mov	r0, r3
 8001846:	f000 fb43 	bl	8001ed0 <GYRO_IO_Write>
}
 800184a:	bf00      	nop
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8001852:	b580      	push	{r7, lr}
 8001854:	b084      	sub	sp, #16
 8001856:	af00      	add	r7, sp, #0
 8001858:	4603      	mov	r3, r0
 800185a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800185c:	f107 030f 	add.w	r3, r7, #15
 8001860:	2201      	movs	r2, #1
 8001862:	2122      	movs	r1, #34	; 0x22
 8001864:	4618      	mov	r0, r3
 8001866:	f000 fb65 	bl	8001f34 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d107      	bne.n	8001880 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001876:	b2db      	uxtb	r3, r3
 8001878:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	73fb      	strb	r3, [r7, #15]
 800187e:	e009      	b.n	8001894 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d106      	bne.n	8001894 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	f023 0308 	bic.w	r3, r3, #8
 800188c:	b2db      	uxtb	r3, r3
 800188e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8001890:	7bfb      	ldrb	r3, [r7, #15]
 8001892:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001894:	f107 030f 	add.w	r3, r7, #15
 8001898:	2201      	movs	r2, #1
 800189a:	2122      	movs	r1, #34	; 0x22
 800189c:	4618      	mov	r0, r3
 800189e:	f000 fb17 	bl	8001ed0 <GYRO_IO_Write>
}
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b084      	sub	sp, #16
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	4603      	mov	r3, r0
 80018b2:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 80018b4:	f107 030f 	add.w	r3, r7, #15
 80018b8:	2201      	movs	r2, #1
 80018ba:	2121      	movs	r1, #33	; 0x21
 80018bc:	4618      	mov	r0, r3
 80018be:	f000 fb39 	bl	8001f34 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 80018cc:	7bfa      	ldrb	r2, [r7, #15]
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 80018d6:	f107 030f 	add.w	r3, r7, #15
 80018da:	2201      	movs	r2, #1
 80018dc:	2121      	movs	r1, #33	; 0x21
 80018de:	4618      	mov	r0, r3
 80018e0:	f000 faf6 	bl	8001ed0 <GYRO_IO_Write>
}
 80018e4:	bf00      	nop
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80018f6:	f107 030f 	add.w	r3, r7, #15
 80018fa:	2201      	movs	r2, #1
 80018fc:	2124      	movs	r1, #36	; 0x24
 80018fe:	4618      	mov	r0, r3
 8001900:	f000 fb18 	bl	8001f34 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	f023 0310 	bic.w	r3, r3, #16
 800190a:	b2db      	uxtb	r3, r3
 800190c:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 800190e:	7bfa      	ldrb	r2, [r7, #15]
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	4313      	orrs	r3, r2
 8001914:	b2db      	uxtb	r3, r3
 8001916:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001918:	f107 030f 	add.w	r3, r7, #15
 800191c:	2201      	movs	r2, #1
 800191e:	2124      	movs	r1, #36	; 0x24
 8001920:	4618      	mov	r0, r3
 8001922:	f000 fad5 	bl	8001ed0 <GYRO_IO_Write>
}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08a      	sub	sp, #40	; 0x28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8001938:	2300      	movs	r3, #0
 800193a:	61bb      	str	r3, [r7, #24]
 800193c:	2300      	movs	r3, #0
 800193e:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8001940:	f107 0310 	add.w	r3, r7, #16
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8001954:	2300      	movs	r3, #0
 8001956:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8001958:	f107 030f 	add.w	r3, r7, #15
 800195c:	2201      	movs	r2, #1
 800195e:	2123      	movs	r1, #35	; 0x23
 8001960:	4618      	mov	r0, r3
 8001962:	f000 fae7 	bl	8001f34 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8001966:	f107 0318 	add.w	r3, r7, #24
 800196a:	2206      	movs	r2, #6
 800196c:	2128      	movs	r1, #40	; 0x28
 800196e:	4618      	mov	r0, r3
 8001970:	f000 fae0 	bl	8001f34 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8001974:	7bfb      	ldrb	r3, [r7, #15]
 8001976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800197a:	2b00      	cmp	r3, #0
 800197c:	d123      	bne.n	80019c6 <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 800197e:	2300      	movs	r3, #0
 8001980:	623b      	str	r3, [r7, #32]
 8001982:	e01c      	b.n	80019be <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8001984:	6a3b      	ldr	r3, [r7, #32]
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	3301      	adds	r3, #1
 800198a:	3328      	adds	r3, #40	; 0x28
 800198c:	443b      	add	r3, r7
 800198e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001992:	b29b      	uxth	r3, r3
 8001994:	021b      	lsls	r3, r3, #8
 8001996:	b29a      	uxth	r2, r3
 8001998:	6a3b      	ldr	r3, [r7, #32]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	3328      	adds	r3, #40	; 0x28
 800199e:	443b      	add	r3, r7
 80019a0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	4413      	add	r3, r2
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	b21a      	sxth	r2, r3
 80019ac:	6a3b      	ldr	r3, [r7, #32]
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	3328      	adds	r3, #40	; 0x28
 80019b2:	443b      	add	r3, r7
 80019b4:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 80019b8:	6a3b      	ldr	r3, [r7, #32]
 80019ba:	3301      	adds	r3, #1
 80019bc:	623b      	str	r3, [r7, #32]
 80019be:	6a3b      	ldr	r3, [r7, #32]
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	dddf      	ble.n	8001984 <L3GD20_ReadXYZAngRate+0x54>
 80019c4:	e022      	b.n	8001a0c <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 80019c6:	2300      	movs	r3, #0
 80019c8:	623b      	str	r3, [r7, #32]
 80019ca:	e01c      	b.n	8001a06 <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 80019cc:	6a3b      	ldr	r3, [r7, #32]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	3328      	adds	r3, #40	; 0x28
 80019d2:	443b      	add	r3, r7
 80019d4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	021b      	lsls	r3, r3, #8
 80019dc:	b29a      	uxth	r2, r3
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	3301      	adds	r3, #1
 80019e4:	3328      	adds	r3, #40	; 0x28
 80019e6:	443b      	add	r3, r7
 80019e8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	4413      	add	r3, r2
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	b21a      	sxth	r2, r3
 80019f4:	6a3b      	ldr	r3, [r7, #32]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	3328      	adds	r3, #40	; 0x28
 80019fa:	443b      	add	r3, r7
 80019fc:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001a00:	6a3b      	ldr	r3, [r7, #32]
 8001a02:	3301      	adds	r3, #1
 8001a04:	623b      	str	r3, [r7, #32]
 8001a06:	6a3b      	ldr	r3, [r7, #32]
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	dddf      	ble.n	80019cc <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001a12:	2b20      	cmp	r3, #32
 8001a14:	d00c      	beq.n	8001a30 <L3GD20_ReadXYZAngRate+0x100>
 8001a16:	2b20      	cmp	r3, #32
 8001a18:	dc0d      	bgt.n	8001a36 <L3GD20_ReadXYZAngRate+0x106>
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d002      	beq.n	8001a24 <L3GD20_ReadXYZAngRate+0xf4>
 8001a1e:	2b10      	cmp	r3, #16
 8001a20:	d003      	beq.n	8001a2a <L3GD20_ReadXYZAngRate+0xfa>
 8001a22:	e008      	b.n	8001a36 <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8001a24:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <L3GD20_ReadXYZAngRate+0x14c>)
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001a28:	e005      	b.n	8001a36 <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8001a2a:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <L3GD20_ReadXYZAngRate+0x150>)
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001a2e:	e002      	b.n	8001a36 <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8001a30:	4b14      	ldr	r3, [pc, #80]	; (8001a84 <L3GD20_ReadXYZAngRate+0x154>)
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001a34:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 8001a36:	2300      	movs	r3, #0
 8001a38:	623b      	str	r3, [r7, #32]
 8001a3a:	e016      	b.n	8001a6a <L3GD20_ReadXYZAngRate+0x13a>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8001a3c:	6a3b      	ldr	r3, [r7, #32]
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	3328      	adds	r3, #40	; 0x28
 8001a42:	443b      	add	r3, r7
 8001a44:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8001a48:	ee07 3a90 	vmov	s15, r3
 8001a4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a50:	6a3b      	ldr	r3, [r7, #32]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	4413      	add	r3, r2
 8001a58:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a60:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8001a64:	6a3b      	ldr	r3, [r7, #32]
 8001a66:	3301      	adds	r3, #1
 8001a68:	623b      	str	r3, [r7, #32]
 8001a6a:	6a3b      	ldr	r3, [r7, #32]
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	dde5      	ble.n	8001a3c <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	3728      	adds	r7, #40	; 0x28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	410c0000 	.word	0x410c0000
 8001a80:	418c0000 	.word	0x418c0000
 8001a84:	428c0000 	.word	0x428c0000

08001a88 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001a8c:	4819      	ldr	r0, [pc, #100]	; (8001af4 <SPIx_Init+0x6c>)
 8001a8e:	f003 ff86 	bl	800599e <HAL_SPI_GetState>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d12b      	bne.n	8001af0 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001a98:	4b16      	ldr	r3, [pc, #88]	; (8001af4 <SPIx_Init+0x6c>)
 8001a9a:	4a17      	ldr	r2, [pc, #92]	; (8001af8 <SPIx_Init+0x70>)
 8001a9c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <SPIx_Init+0x6c>)
 8001aa0:	2218      	movs	r2, #24
 8001aa2:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001aa4:	4b13      	ldr	r3, [pc, #76]	; (8001af4 <SPIx_Init+0x6c>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001aaa:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <SPIx_Init+0x6c>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001ab0:	4b10      	ldr	r3, [pc, #64]	; (8001af4 <SPIx_Init+0x6c>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001ab6:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <SPIx_Init+0x6c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001abc:	4b0d      	ldr	r3, [pc, #52]	; (8001af4 <SPIx_Init+0x6c>)
 8001abe:	2207      	movs	r2, #7
 8001ac0:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <SPIx_Init+0x6c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	; (8001af4 <SPIx_Init+0x6c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001ace:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <SPIx_Init+0x6c>)
 8001ad0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ad4:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001ad6:	4b07      	ldr	r3, [pc, #28]	; (8001af4 <SPIx_Init+0x6c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <SPIx_Init+0x6c>)
 8001ade:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ae2:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8001ae4:	4803      	ldr	r0, [pc, #12]	; (8001af4 <SPIx_Init+0x6c>)
 8001ae6:	f000 f873 	bl	8001bd0 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001aea:	4802      	ldr	r0, [pc, #8]	; (8001af4 <SPIx_Init+0x6c>)
 8001aec:	f003 faa3 	bl	8005036 <HAL_SPI_Init>
  } 
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	2000034c 	.word	0x2000034c
 8001af8:	40015000 	.word	0x40015000

08001afc <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <SPIx_Read+0x38>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f107 0108 	add.w	r1, r7, #8
 8001b16:	4808      	ldr	r0, [pc, #32]	; (8001b38 <SPIx_Read+0x3c>)
 8001b18:	f003 fc8e 	bl	8005438 <HAL_SPI_Receive>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001b26:	f000 f847 	bl	8001bb8 <SPIx_Error>
  }
  
  return readvalue;
 8001b2a:	68bb      	ldr	r3, [r7, #8]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3710      	adds	r7, #16
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20000070 	.word	0x20000070
 8001b38:	2000034c 	.word	0x2000034c

08001b3c <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001b46:	2300      	movs	r3, #0
 8001b48:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <SPIx_Write+0x34>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	1db9      	adds	r1, r7, #6
 8001b50:	2201      	movs	r2, #1
 8001b52:	4808      	ldr	r0, [pc, #32]	; (8001b74 <SPIx_Write+0x38>)
 8001b54:	f003 fb34 	bl	80051c0 <HAL_SPI_Transmit>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001b62:	f000 f829 	bl	8001bb8 <SPIx_Error>
  }
}
 8001b66:	bf00      	nop
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000070 	.word	0x20000070
 8001b74:	2000034c 	.word	0x2000034c

08001b78 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af02      	add	r7, sp, #8
 8001b7e:	4603      	mov	r3, r0
 8001b80:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8001b86:	4b0a      	ldr	r3, [pc, #40]	; (8001bb0 <SPIx_WriteRead+0x38>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f107 020f 	add.w	r2, r7, #15
 8001b8e:	1df9      	adds	r1, r7, #7
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	2301      	movs	r3, #1
 8001b94:	4807      	ldr	r0, [pc, #28]	; (8001bb4 <SPIx_WriteRead+0x3c>)
 8001b96:	f003 fd60 	bl	800565a <HAL_SPI_TransmitReceive>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 8001ba0:	f000 f80a 	bl	8001bb8 <SPIx_Error>
  }
  
  return receivedbyte;
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000070 	.word	0x20000070
 8001bb4:	2000034c 	.word	0x2000034c

08001bb8 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001bbc:	4803      	ldr	r0, [pc, #12]	; (8001bcc <SPIx_Error+0x14>)
 8001bbe:	f003 fac3 	bl	8005148 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001bc2:	f7ff ff61 	bl	8001a88 <SPIx_Init>
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	2000034c 	.word	0x2000034c

08001bd0 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	; 0x28
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001bd8:	2300      	movs	r3, #0
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	4b17      	ldr	r3, [pc, #92]	; (8001c3c <SPIx_MspInit+0x6c>)
 8001bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be0:	4a16      	ldr	r2, [pc, #88]	; (8001c3c <SPIx_MspInit+0x6c>)
 8001be2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001be6:	6453      	str	r3, [r2, #68]	; 0x44
 8001be8:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <SPIx_MspInit+0x6c>)
 8001bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <SPIx_MspInit+0x6c>)
 8001bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfc:	4a0f      	ldr	r2, [pc, #60]	; (8001c3c <SPIx_MspInit+0x6c>)
 8001bfe:	f043 0320 	orr.w	r3, r3, #32
 8001c02:	6313      	str	r3, [r2, #48]	; 0x30
 8001c04:	4b0d      	ldr	r3, [pc, #52]	; (8001c3c <SPIx_MspInit+0x6c>)
 8001c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c08:	f003 0320 	and.w	r3, r3, #32
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001c10:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001c22:	2305      	movs	r3, #5
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4804      	ldr	r0, [pc, #16]	; (8001c40 <SPIx_MspInit+0x70>)
 8001c2e:	f001 fe93 	bl	8003958 <HAL_GPIO_Init>
}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	; 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40023800 	.word	0x40023800
 8001c40:	40021400 	.word	0x40021400

08001c44 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8001c4a:	4b36      	ldr	r3, [pc, #216]	; (8001d24 <LCD_IO_Init+0xe0>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d164      	bne.n	8001d1c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8001c52:	4b34      	ldr	r3, [pc, #208]	; (8001d24 <LCD_IO_Init+0xe0>)
 8001c54:	2201      	movs	r2, #1
 8001c56:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60bb      	str	r3, [r7, #8]
 8001c5c:	4b32      	ldr	r3, [pc, #200]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c60:	4a31      	ldr	r2, [pc, #196]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001c62:	f043 0308 	orr.w	r3, r3, #8
 8001c66:	6313      	str	r3, [r2, #48]	; 0x30
 8001c68:	4b2f      	ldr	r3, [pc, #188]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6c:	f003 0308 	and.w	r3, r3, #8
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001c74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c78:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001c82:	2302      	movs	r3, #2
 8001c84:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001c86:	f107 030c 	add.w	r3, r7, #12
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4827      	ldr	r0, [pc, #156]	; (8001d2c <LCD_IO_Init+0xe8>)
 8001c8e:	f001 fe63 	bl	8003958 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	607b      	str	r3, [r7, #4]
 8001c96:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	4a23      	ldr	r2, [pc, #140]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001c9c:	f043 0308 	orr.w	r3, r3, #8
 8001ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	f003 0308 	and.w	r3, r3, #8
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001cae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cb2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001cc0:	f107 030c 	add.w	r3, r7, #12
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4819      	ldr	r0, [pc, #100]	; (8001d2c <LCD_IO_Init+0xe8>)
 8001cc8:	f001 fe46 	bl	8003958 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001ccc:	2300      	movs	r3, #0
 8001cce:	603b      	str	r3, [r7, #0]
 8001cd0:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd4:	4a14      	ldr	r2, [pc, #80]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001cd6:	f043 0304 	orr.w	r3, r3, #4
 8001cda:	6313      	str	r3, [r2, #48]	; 0x30
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <LCD_IO_Init+0xe4>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	603b      	str	r3, [r7, #0]
 8001ce6:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001ce8:	2304      	movs	r3, #4
 8001cea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001cec:	2301      	movs	r3, #1
 8001cee:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001cf8:	f107 030c 	add.w	r3, r7, #12
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	480c      	ldr	r0, [pc, #48]	; (8001d30 <LCD_IO_Init+0xec>)
 8001d00:	f001 fe2a 	bl	8003958 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001d04:	2200      	movs	r2, #0
 8001d06:	2104      	movs	r1, #4
 8001d08:	4809      	ldr	r0, [pc, #36]	; (8001d30 <LCD_IO_Init+0xec>)
 8001d0a:	f001 ffd1 	bl	8003cb0 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001d0e:	2201      	movs	r2, #1
 8001d10:	2104      	movs	r1, #4
 8001d12:	4807      	ldr	r0, [pc, #28]	; (8001d30 <LCD_IO_Init+0xec>)
 8001d14:	f001 ffcc 	bl	8003cb0 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8001d18:	f7ff feb6 	bl	8001a88 <SPIx_Init>
  }
}
 8001d1c:	bf00      	nop
 8001d1e:	3720      	adds	r7, #32
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	200003a4 	.word	0x200003a4
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020c00 	.word	0x40020c00
 8001d30:	40020800 	.word	0x40020800

08001d34 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d44:	480a      	ldr	r0, [pc, #40]	; (8001d70 <LCD_IO_WriteData+0x3c>)
 8001d46:	f001 ffb3 	bl	8003cb0 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	2104      	movs	r1, #4
 8001d4e:	4809      	ldr	r0, [pc, #36]	; (8001d74 <LCD_IO_WriteData+0x40>)
 8001d50:	f001 ffae 	bl	8003cb0 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001d54:	88fb      	ldrh	r3, [r7, #6]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fef0 	bl	8001b3c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	2104      	movs	r1, #4
 8001d60:	4804      	ldr	r0, [pc, #16]	; (8001d74 <LCD_IO_WriteData+0x40>)
 8001d62:	f001 ffa5 	bl	8003cb0 <HAL_GPIO_WritePin>
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40020c00 	.word	0x40020c00
 8001d74:	40020800 	.word	0x40020800

08001d78 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001d82:	2200      	movs	r2, #0
 8001d84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d88:	480a      	ldr	r0, [pc, #40]	; (8001db4 <LCD_IO_WriteReg+0x3c>)
 8001d8a:	f001 ff91 	bl	8003cb0 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2104      	movs	r1, #4
 8001d92:	4809      	ldr	r0, [pc, #36]	; (8001db8 <LCD_IO_WriteReg+0x40>)
 8001d94:	f001 ff8c 	bl	8003cb0 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fecd 	bl	8001b3c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001da2:	2201      	movs	r2, #1
 8001da4:	2104      	movs	r1, #4
 8001da6:	4804      	ldr	r0, [pc, #16]	; (8001db8 <LCD_IO_WriteReg+0x40>)
 8001da8:	f001 ff82 	bl	8003cb0 <HAL_GPIO_WritePin>
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40020c00 	.word	0x40020c00
 8001db8:	40020800 	.word	0x40020800

08001dbc <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	460a      	mov	r2, r1
 8001dc6:	80fb      	strh	r3, [r7, #6]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2104      	movs	r1, #4
 8001dd4:	4810      	ldr	r0, [pc, #64]	; (8001e18 <LCD_IO_ReadData+0x5c>)
 8001dd6:	f001 ff6b 	bl	8003cb0 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001de0:	480e      	ldr	r0, [pc, #56]	; (8001e1c <LCD_IO_ReadData+0x60>)
 8001de2:	f001 ff65 	bl	8003cb0 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8001de6:	88fb      	ldrh	r3, [r7, #6]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff fea7 	bl	8001b3c <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8001dee:	797b      	ldrb	r3, [r7, #5]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff fe83 	bl	8001afc <SPIx_Read>
 8001df6:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001df8:	2201      	movs	r2, #1
 8001dfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dfe:	4807      	ldr	r0, [pc, #28]	; (8001e1c <LCD_IO_ReadData+0x60>)
 8001e00:	f001 ff56 	bl	8003cb0 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001e04:	2201      	movs	r2, #1
 8001e06:	2104      	movs	r1, #4
 8001e08:	4803      	ldr	r0, [pc, #12]	; (8001e18 <LCD_IO_ReadData+0x5c>)
 8001e0a:	f001 ff51 	bl	8003cb0 <HAL_GPIO_WritePin>
  
  return readvalue;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40020800 	.word	0x40020800
 8001e1c:	40020c00 	.word	0x40020c00

08001e20 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f001 f80b 	bl	8002e44 <HAL_Delay>
}
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <GYRO_IO_Init>:

/**
  * @brief  Configures the Gyroscope SPI interface.
  */
void GYRO_IO_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	4b20      	ldr	r3, [pc, #128]	; (8001ec4 <GYRO_IO_Init+0x8c>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	4a1f      	ldr	r2, [pc, #124]	; (8001ec4 <GYRO_IO_Init+0x8c>)
 8001e48:	f043 0304 	orr.w	r3, r3, #4
 8001e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ec4 <GYRO_IO_Init+0x8c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	f003 0304 	and.w	r3, r3, #4
 8001e56:	60bb      	str	r3, [r7, #8]
 8001e58:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8001e66:	2301      	movs	r3, #1
 8001e68:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8001e6a:	f107 030c 	add.w	r3, r7, #12
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4815      	ldr	r0, [pc, #84]	; (8001ec8 <GYRO_IO_Init+0x90>)
 8001e72:	f001 fd71 	bl	8003958 <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
 8001e76:	2201      	movs	r2, #1
 8001e78:	2102      	movs	r1, #2
 8001e7a:	4813      	ldr	r0, [pc, #76]	; (8001ec8 <GYRO_IO_Init+0x90>)
 8001e7c:	f001 ff18 	bl	8003cb0 <HAL_GPIO_WritePin>
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8001e80:	2300      	movs	r3, #0
 8001e82:	607b      	str	r3, [r7, #4]
 8001e84:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <GYRO_IO_Init+0x8c>)
 8001e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e88:	4a0e      	ldr	r2, [pc, #56]	; (8001ec4 <GYRO_IO_Init+0x8c>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <GYRO_IO_Init+0x8c>)
 8001e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	607b      	str	r3, [r7, #4]
 8001e9a:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8001e9c:	2306      	movs	r3, #6
 8001e9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001eac:	f107 030c 	add.w	r3, r7, #12
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4806      	ldr	r0, [pc, #24]	; (8001ecc <GYRO_IO_Init+0x94>)
 8001eb4:	f001 fd50 	bl	8003958 <HAL_GPIO_Init>

  SPIx_Init();
 8001eb8:	f7ff fde6 	bl	8001a88 <SPIx_Init>
}
 8001ebc:	bf00      	nop
 8001ebe:	3720      	adds	r7, #32
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40020800 	.word	0x40020800
 8001ecc:	40020000 	.word	0x40020000

08001ed0 <GYRO_IO_Write>:
  * @param  pBuffer: Pointer to the buffer containing the data to be written to the Gyroscope.
  * @param  WriteAddr: Gyroscope's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	70fb      	strb	r3, [r7, #3]
 8001edc:	4613      	mov	r3, r2
 8001ede:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8001ee0:	883b      	ldrh	r3, [r7, #0]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d903      	bls.n	8001eee <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8001ee6:	78fb      	ldrb	r3, [r7, #3]
 8001ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eec:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8001eee:	2200      	movs	r2, #0
 8001ef0:	2102      	movs	r1, #2
 8001ef2:	480f      	ldr	r0, [pc, #60]	; (8001f30 <GYRO_IO_Write+0x60>)
 8001ef4:	f001 fedc 	bl	8003cb0 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8001ef8:	78fb      	ldrb	r3, [r7, #3]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fe3c 	bl	8001b78 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8001f00:	e00a      	b.n	8001f18 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff fe36 	bl	8001b78 <SPIx_WriteRead>
    NumByteToWrite--;
 8001f0c:	883b      	ldrh	r3, [r7, #0]
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	3301      	adds	r3, #1
 8001f16:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8001f18:	883b      	ldrh	r3, [r7, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f1      	bne.n	8001f02 <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8001f1e:	2201      	movs	r2, #1
 8001f20:	2102      	movs	r1, #2
 8001f22:	4803      	ldr	r0, [pc, #12]	; (8001f30 <GYRO_IO_Write+0x60>)
 8001f24:	f001 fec4 	bl	8003cb0 <HAL_GPIO_WritePin>
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40020800 	.word	0x40020800

08001f34 <GYRO_IO_Read>:
  * @param  pBuffer: Pointer to the buffer that receives the data read from the Gyroscope.
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	70fb      	strb	r3, [r7, #3]
 8001f40:	4613      	mov	r3, r2
 8001f42:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8001f44:	883b      	ldrh	r3, [r7, #0]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d904      	bls.n	8001f54 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8001f4a:	78fb      	ldrb	r3, [r7, #3]
 8001f4c:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001f50:	70fb      	strb	r3, [r7, #3]
 8001f52:	e003      	b.n	8001f5c <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f5a:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2102      	movs	r1, #2
 8001f60:	4810      	ldr	r0, [pc, #64]	; (8001fa4 <GYRO_IO_Read+0x70>)
 8001f62:	f001 fea5 	bl	8003cb0 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8001f66:	78fb      	ldrb	r3, [r7, #3]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fe05 	bl	8001b78 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8001f6e:	e00c      	b.n	8001f8a <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to Gyroscope (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8001f70:	2000      	movs	r0, #0
 8001f72:	f7ff fe01 	bl	8001b78 <SPIx_WriteRead>
 8001f76:	4603      	mov	r3, r0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8001f7e:	883b      	ldrh	r3, [r7, #0]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3301      	adds	r3, #1
 8001f88:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 8001f8a:	883b      	ldrh	r3, [r7, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1ef      	bne.n	8001f70 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8001f90:	2201      	movs	r2, #1
 8001f92:	2102      	movs	r1, #2
 8001f94:	4803      	ldr	r0, [pc, #12]	; (8001fa4 <GYRO_IO_Read+0x70>)
 8001f96:	f001 fe8b 	bl	8003cb0 <HAL_GPIO_WritePin>
}  
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40020800 	.word	0x40020800

08001fa8 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	703b      	strb	r3, [r7, #0]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8001fbe:	4b2b      	ldr	r3, [pc, #172]	; (800206c <BSP_GYRO_Init+0xc4>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	4798      	blx	r3
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2bd4      	cmp	r3, #212	; 0xd4
 8001fc8:	d005      	beq.n	8001fd6 <BSP_GYRO_Init+0x2e>
 8001fca:	4b28      	ldr	r3, [pc, #160]	; (800206c <BSP_GYRO_Init+0xc4>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	4798      	blx	r3
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2bd5      	cmp	r3, #213	; 0xd5
 8001fd4:	d145      	bne.n	8002062 <BSP_GYRO_Init+0xba>
  {	
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8001fd6:	4b26      	ldr	r3, [pc, #152]	; (8002070 <BSP_GYRO_Init+0xc8>)
 8001fd8:	4a24      	ldr	r2, [pc, #144]	; (800206c <BSP_GYRO_Init+0xc4>)
 8001fda:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 8001fdc:	2308      	movs	r3, #8
 8001fde:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 8001fe4:	2307      	movs	r3, #7
 8001fe6:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 8001fe8:	2330      	movs	r3, #48	; 0x30
 8001fea:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8001fec:	2300      	movs	r3, #0
 8001fee:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 8001ff4:	2310      	movs	r3, #16
 8001ff6:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8001ff8:	793a      	ldrb	r2, [r7, #4]
 8001ffa:	797b      	ldrb	r3, [r7, #5]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002000:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002002:	4313      	orrs	r3, r2
 8002004:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002006:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002008:	4313      	orrs	r3, r2
 800200a:	b2db      	uxtb	r3, r3
 800200c:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 800200e:	7a3a      	ldrb	r2, [r7, #8]
 8002010:	7a7b      	ldrb	r3, [r7, #9]
 8002012:	4313      	orrs	r3, r2
 8002014:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 8002016:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8002018:	4313      	orrs	r3, r2
 800201a:	b2db      	uxtb	r3, r3
 800201c:	b29b      	uxth	r3, r3
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	b29a      	uxth	r2, r3
 8002022:	89bb      	ldrh	r3, [r7, #12]
 8002024:	4313      	orrs	r3, r2
 8002026:	81bb      	strh	r3, [r7, #12]
    
    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <BSP_GYRO_Init+0xc8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	89ba      	ldrh	r2, [r7, #12]
 8002030:	4610      	mov	r0, r2
 8002032:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 8002034:	2300      	movs	r3, #0
 8002036:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8002038:	2300      	movs	r3, #0
 800203a:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 800203c:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 800203e:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002040:	4313      	orrs	r3, r2
 8002042:	b2db      	uxtb	r3, r3
 8002044:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 8002046:	4b0a      	ldr	r3, [pc, #40]	; (8002070 <BSP_GYRO_Init+0xc8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204c:	89ba      	ldrh	r2, [r7, #12]
 800204e:	b2d2      	uxtb	r2, r2
 8002050:	4610      	mov	r0, r2
 8002052:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8002054:	4b06      	ldr	r3, [pc, #24]	; (8002070 <BSP_GYRO_Init+0xc8>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205a:	2010      	movs	r0, #16
 800205c:	4798      	blx	r3

    ret = GYRO_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	73fb      	strb	r3, [r7, #15]
    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);

    ret = GYRO_OK;
  }
#endif /* USE_STM32F429I_DISCOVERY_REVD */
  return ret;
 8002062:	7bfb      	ldrb	r3, [r7, #15]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	2000003c 	.word	0x2000003c
 8002070:	200003a8 	.word	0x200003a8

08002074 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float *pfData)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 800207c:	4b06      	ldr	r3, [pc, #24]	; (8002098 <BSP_GYRO_GetXYZ+0x24>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	2b00      	cmp	r3, #0
 8002084:	d004      	beq.n	8002090 <BSP_GYRO_GetXYZ+0x1c>
  {
    GyroscopeDrv->GetXYZ(pfData);
 8002086:	4b04      	ldr	r3, [pc, #16]	; (8002098 <BSP_GYRO_GetXYZ+0x24>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	4798      	blx	r3
  }
}
 8002090:	bf00      	nop
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	200003a8 	.word	0x200003a8

0800209c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 80020a0:	4b2d      	ldr	r3, [pc, #180]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020a2:	4a2e      	ldr	r2, [pc, #184]	; (800215c <BSP_LCD_Init+0xc0>)
 80020a4:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80020a6:	4b2c      	ldr	r3, [pc, #176]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020a8:	2209      	movs	r2, #9
 80020aa:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 80020ac:	4b2a      	ldr	r3, [pc, #168]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 80020b2:	4b29      	ldr	r3, [pc, #164]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020b4:	221d      	movs	r2, #29
 80020b6:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 80020b8:	4b27      	ldr	r3, [pc, #156]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020ba:	2203      	movs	r2, #3
 80020bc:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 80020be:	4b26      	ldr	r3, [pc, #152]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020c0:	f240 120d 	movw	r2, #269	; 0x10d
 80020c4:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 80020c6:	4b24      	ldr	r3, [pc, #144]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020c8:	f240 1243 	movw	r2, #323	; 0x143
 80020cc:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 80020ce:	4b22      	ldr	r3, [pc, #136]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020d0:	f240 1217 	movw	r2, #279	; 0x117
 80020d4:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 80020d6:	4b20      	ldr	r3, [pc, #128]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020d8:	f240 1247 	movw	r2, #327	; 0x147
 80020dc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 80020de:	4b1e      	ldr	r3, [pc, #120]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80020ee:	4b1a      	ldr	r3, [pc, #104]	; (8002158 <BSP_LCD_Init+0xbc>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80020f6:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <BSP_LCD_Init+0xc4>)
 80020f8:	2208      	movs	r2, #8
 80020fa:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80020fc:	4b18      	ldr	r3, [pc, #96]	; (8002160 <BSP_LCD_Init+0xc4>)
 80020fe:	22c0      	movs	r2, #192	; 0xc0
 8002100:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002102:	4b17      	ldr	r3, [pc, #92]	; (8002160 <BSP_LCD_Init+0xc4>)
 8002104:	2204      	movs	r2, #4
 8002106:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002108:	4b15      	ldr	r3, [pc, #84]	; (8002160 <BSP_LCD_Init+0xc4>)
 800210a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800210e:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002110:	4813      	ldr	r0, [pc, #76]	; (8002160 <BSP_LCD_Init+0xc4>)
 8002112:	f002 fd35 	bl	8004b80 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002116:	4b10      	ldr	r3, [pc, #64]	; (8002158 <BSP_LCD_Init+0xbc>)
 8002118:	2200      	movs	r2, #0
 800211a:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800211c:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <BSP_LCD_Init+0xbc>)
 800211e:	2200      	movs	r2, #0
 8002120:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002122:	4b0d      	ldr	r3, [pc, #52]	; (8002158 <BSP_LCD_Init+0xbc>)
 8002124:	2200      	movs	r2, #0
 8002126:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <BSP_LCD_Init+0xbc>)
 800212a:	2200      	movs	r2, #0
 800212c:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 800212e:	f000 fa5f 	bl	80025f0 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002132:	4809      	ldr	r0, [pc, #36]	; (8002158 <BSP_LCD_Init+0xbc>)
 8002134:	f001 fdd6 	bl	8003ce4 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002138:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <BSP_LCD_Init+0xc8>)
 800213a:	4a0b      	ldr	r2, [pc, #44]	; (8002168 <BSP_LCD_Init+0xcc>)
 800213c:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 800213e:	4b09      	ldr	r3, [pc, #36]	; (8002164 <BSP_LCD_Init+0xc8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002146:	f000 fc41 	bl	80029cc <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800214a:	4808      	ldr	r0, [pc, #32]	; (800216c <BSP_LCD_Init+0xd0>)
 800214c:	f000 f8ce 	bl	80022ec <BSP_LCD_SetFont>

  return LCD_OK;
 8002150:	2300      	movs	r3, #0
}  
 8002152:	4618      	mov	r0, r3
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200003ac 	.word	0x200003ac
 800215c:	40016800 	.word	0x40016800
 8002160:	20000494 	.word	0x20000494
 8002164:	200004e0 	.word	0x200004e0
 8002168:	20000004 	.word	0x20000004
 800216c:	20000074 	.word	0x20000074

08002170 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002174:	4b03      	ldr	r3, [pc, #12]	; (8002184 <BSP_LCD_GetXSize+0x14>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217a:	4798      	blx	r3
 800217c:	4603      	mov	r3, r0
}
 800217e:	4618      	mov	r0, r3
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	200004e0 	.word	0x200004e0

08002188 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 800218c:	4b03      	ldr	r3, [pc, #12]	; (800219c <BSP_LCD_GetYSize+0x14>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002192:	4798      	blx	r3
 8002194:	4603      	mov	r3, r0
}
 8002196:	4618      	mov	r0, r3
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	200004e0 	.word	0x200004e0

080021a0 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b090      	sub	sp, #64	; 0x40
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	6039      	str	r1, [r7, #0]
 80021aa:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80021b0:	f7ff ffde 	bl	8002170 <BSP_LCD_GetXSize>
 80021b4:	4603      	mov	r3, r0
 80021b6:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 80021bc:	f7ff ffe4 	bl	8002188 <BSP_LCD_GetYSize>
 80021c0:	4603      	mov	r3, r0
 80021c2:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 80021cc:	23ff      	movs	r3, #255	; 0xff
 80021ce:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80021d0:	2300      	movs	r3, #0
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80021e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80021ea:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80021ec:	2307      	movs	r3, #7
 80021ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80021f0:	f7ff ffbe 	bl	8002170 <BSP_LCD_GetXSize>
 80021f4:	4603      	mov	r3, r0
 80021f6:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80021f8:	f7ff ffc6 	bl	8002188 <BSP_LCD_GetYSize>
 80021fc:	4603      	mov	r3, r0
 80021fe:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002200:	88fa      	ldrh	r2, [r7, #6]
 8002202:	f107 030c 	add.w	r3, r7, #12
 8002206:	4619      	mov	r1, r3
 8002208:	4814      	ldr	r0, [pc, #80]	; (800225c <BSP_LCD_LayerDefaultInit+0xbc>)
 800220a:	f001 fe45 	bl	8003e98 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800220e:	88fa      	ldrh	r2, [r7, #6]
 8002210:	4913      	ldr	r1, [pc, #76]	; (8002260 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002212:	4613      	mov	r3, r2
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	4413      	add	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	440b      	add	r3, r1
 800221c:	3304      	adds	r3, #4
 800221e:	f04f 32ff 	mov.w	r2, #4294967295
 8002222:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002224:	88fa      	ldrh	r2, [r7, #6]
 8002226:	490e      	ldr	r1, [pc, #56]	; (8002260 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	440b      	add	r3, r1
 8002232:	3308      	adds	r3, #8
 8002234:	4a0b      	ldr	r2, [pc, #44]	; (8002264 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002236:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002238:	88fa      	ldrh	r2, [r7, #6]
 800223a:	4909      	ldr	r1, [pc, #36]	; (8002260 <BSP_LCD_LayerDefaultInit+0xc0>)
 800223c:	4613      	mov	r3, r2
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	4413      	add	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800224a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 800224c:	4803      	ldr	r0, [pc, #12]	; (800225c <BSP_LCD_LayerDefaultInit+0xbc>)
 800224e:	f001 fe61 	bl	8003f14 <HAL_LTDC_EnableDither>
}
 8002252:	bf00      	nop
 8002254:	3740      	adds	r7, #64	; 0x40
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200003ac 	.word	0x200003ac
 8002260:	200004c8 	.word	0x200004c8
 8002264:	20000074 	.word	0x20000074

08002268 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002270:	4a04      	ldr	r2, [pc, #16]	; (8002284 <BSP_LCD_SelectLayer+0x1c>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6013      	str	r3, [r2, #0]
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	200004c4 	.word	0x200004c4

08002288 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002290:	4b07      	ldr	r3, [pc, #28]	; (80022b0 <BSP_LCD_SetTextColor+0x28>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4907      	ldr	r1, [pc, #28]	; (80022b4 <BSP_LCD_SetTextColor+0x2c>)
 8002296:	4613      	mov	r3, r2
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	4413      	add	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	440b      	add	r3, r1
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	601a      	str	r2, [r3, #0]
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	200004c4 	.word	0x200004c4
 80022b4:	200004c8 	.word	0x200004c8

080022b8 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80022c0:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <BSP_LCD_SetBackColor+0x2c>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4908      	ldr	r1, [pc, #32]	; (80022e8 <BSP_LCD_SetBackColor+0x30>)
 80022c6:	4613      	mov	r3, r2
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	4413      	add	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	440b      	add	r3, r1
 80022d0:	3304      	adds	r3, #4
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	601a      	str	r2, [r3, #0]
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	200004c4 	.word	0x200004c4
 80022e8:	200004c8 	.word	0x200004c8

080022ec <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80022f4:	4b08      	ldr	r3, [pc, #32]	; (8002318 <BSP_LCD_SetFont+0x2c>)
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	4908      	ldr	r1, [pc, #32]	; (800231c <BSP_LCD_SetFont+0x30>)
 80022fa:	4613      	mov	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	440b      	add	r3, r1
 8002304:	3308      	adds	r3, #8
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	601a      	str	r2, [r3, #0]
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	200004c4 	.word	0x200004c4
 800231c:	200004c8 	.word	0x200004c8

08002320 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002324:	4b07      	ldr	r3, [pc, #28]	; (8002344 <BSP_LCD_GetFont+0x24>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4907      	ldr	r1, [pc, #28]	; (8002348 <BSP_LCD_GetFont+0x28>)
 800232a:	4613      	mov	r3, r2
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	4413      	add	r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	440b      	add	r3, r1
 8002334:	3308      	adds	r3, #8
 8002336:	681b      	ldr	r3, [r3, #0]
}
 8002338:	4618      	mov	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	200004c4 	.word	0x200004c4
 8002348:	200004c8 	.word	0x200004c8

0800234c <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 800234c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800234e:	b085      	sub	sp, #20
 8002350:	af02      	add	r7, sp, #8
 8002352:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002354:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <BSP_LCD_Clear+0x48>)
 8002356:	681c      	ldr	r4, [r3, #0]
 8002358:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <BSP_LCD_Clear+0x48>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a0e      	ldr	r2, [pc, #56]	; (8002398 <BSP_LCD_Clear+0x4c>)
 800235e:	2134      	movs	r1, #52	; 0x34
 8002360:	fb01 f303 	mul.w	r3, r1, r3
 8002364:	4413      	add	r3, r2
 8002366:	335c      	adds	r3, #92	; 0x5c
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	461e      	mov	r6, r3
 800236c:	f7ff ff00 	bl	8002170 <BSP_LCD_GetXSize>
 8002370:	4605      	mov	r5, r0
 8002372:	f7ff ff09 	bl	8002188 <BSP_LCD_GetYSize>
 8002376:	4602      	mov	r2, r0
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	2300      	movs	r3, #0
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	4613      	mov	r3, r2
 8002382:	462a      	mov	r2, r5
 8002384:	4631      	mov	r1, r6
 8002386:	4620      	mov	r0, r4
 8002388:	f000 fae8 	bl	800295c <FillBuffer>
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002394:	200004c4 	.word	0x200004c4
 8002398:	200003ac 	.word	0x200003ac

0800239c <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800239c:	b590      	push	{r4, r7, lr}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	80fb      	strh	r3, [r7, #6]
 80023a6:	460b      	mov	r3, r1
 80023a8:	80bb      	strh	r3, [r7, #4]
 80023aa:	4613      	mov	r3, r2
 80023ac:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80023ae:	4b1b      	ldr	r3, [pc, #108]	; (800241c <BSP_LCD_DisplayChar+0x80>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	491b      	ldr	r1, [pc, #108]	; (8002420 <BSP_LCD_DisplayChar+0x84>)
 80023b4:	4613      	mov	r3, r2
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	4413      	add	r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	440b      	add	r3, r1
 80023be:	3308      	adds	r3, #8
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6819      	ldr	r1, [r3, #0]
 80023c4:	78fb      	ldrb	r3, [r7, #3]
 80023c6:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80023ca:	4b14      	ldr	r3, [pc, #80]	; (800241c <BSP_LCD_DisplayChar+0x80>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	4c14      	ldr	r4, [pc, #80]	; (8002420 <BSP_LCD_DisplayChar+0x84>)
 80023d0:	4613      	mov	r3, r2
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	4413      	add	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4423      	add	r3, r4
 80023da:	3308      	adds	r3, #8
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80023e0:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80023e4:	4b0d      	ldr	r3, [pc, #52]	; (800241c <BSP_LCD_DisplayChar+0x80>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	4c0d      	ldr	r4, [pc, #52]	; (8002420 <BSP_LCD_DisplayChar+0x84>)
 80023ea:	4613      	mov	r3, r2
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	4413      	add	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	4423      	add	r3, r4
 80023f4:	3308      	adds	r3, #8
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	889b      	ldrh	r3, [r3, #4]
 80023fa:	3307      	adds	r3, #7
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	da00      	bge.n	8002402 <BSP_LCD_DisplayChar+0x66>
 8002400:	3307      	adds	r3, #7
 8002402:	10db      	asrs	r3, r3, #3
 8002404:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002408:	18ca      	adds	r2, r1, r3
 800240a:	88b9      	ldrh	r1, [r7, #4]
 800240c:	88fb      	ldrh	r3, [r7, #6]
 800240e:	4618      	mov	r0, r3
 8002410:	f000 f9ea 	bl	80027e8 <DrawChar>
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	bd90      	pop	{r4, r7, pc}
 800241c:	200004c4 	.word	0x200004c4
 8002420:	200004c8 	.word	0x200004c8

08002424 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002424:	b5b0      	push	{r4, r5, r7, lr}
 8002426:	b088      	sub	sp, #32
 8002428:	af00      	add	r7, sp, #0
 800242a:	60ba      	str	r2, [r7, #8]
 800242c:	461a      	mov	r2, r3
 800242e:	4603      	mov	r3, r0
 8002430:	81fb      	strh	r3, [r7, #14]
 8002432:	460b      	mov	r3, r1
 8002434:	81bb      	strh	r3, [r7, #12]
 8002436:	4613      	mov	r3, r2
 8002438:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800243a:	2301      	movs	r3, #1
 800243c:	83fb      	strh	r3, [r7, #30]
 800243e:	2300      	movs	r3, #0
 8002440:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002442:	2300      	movs	r3, #0
 8002444:	61bb      	str	r3, [r7, #24]
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800244e:	e002      	b.n	8002456 <BSP_LCD_DisplayStringAt+0x32>
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	3301      	adds	r3, #1
 8002454:	61bb      	str	r3, [r7, #24]
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	1c5a      	adds	r2, r3, #1
 800245a:	617a      	str	r2, [r7, #20]
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f6      	bne.n	8002450 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002462:	f7ff fe85 	bl	8002170 <BSP_LCD_GetXSize>
 8002466:	4601      	mov	r1, r0
 8002468:	4b4b      	ldr	r3, [pc, #300]	; (8002598 <BSP_LCD_DisplayStringAt+0x174>)
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	484b      	ldr	r0, [pc, #300]	; (800259c <BSP_LCD_DisplayStringAt+0x178>)
 800246e:	4613      	mov	r3, r2
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4413      	add	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4403      	add	r3, r0
 8002478:	3308      	adds	r3, #8
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	889b      	ldrh	r3, [r3, #4]
 800247e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002482:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	2b03      	cmp	r3, #3
 8002488:	d01c      	beq.n	80024c4 <BSP_LCD_DisplayStringAt+0xa0>
 800248a:	2b03      	cmp	r3, #3
 800248c:	dc33      	bgt.n	80024f6 <BSP_LCD_DisplayStringAt+0xd2>
 800248e:	2b01      	cmp	r3, #1
 8002490:	d002      	beq.n	8002498 <BSP_LCD_DisplayStringAt+0x74>
 8002492:	2b02      	cmp	r3, #2
 8002494:	d019      	beq.n	80024ca <BSP_LCD_DisplayStringAt+0xa6>
 8002496:	e02e      	b.n	80024f6 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	1ad1      	subs	r1, r2, r3
 800249e:	4b3e      	ldr	r3, [pc, #248]	; (8002598 <BSP_LCD_DisplayStringAt+0x174>)
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	483e      	ldr	r0, [pc, #248]	; (800259c <BSP_LCD_DisplayStringAt+0x178>)
 80024a4:	4613      	mov	r3, r2
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	4413      	add	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4403      	add	r3, r0
 80024ae:	3308      	adds	r3, #8
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	889b      	ldrh	r3, [r3, #4]
 80024b4:	fb01 f303 	mul.w	r3, r1, r3
 80024b8:	085b      	lsrs	r3, r3, #1
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	89fb      	ldrh	r3, [r7, #14]
 80024be:	4413      	add	r3, r2
 80024c0:	83fb      	strh	r3, [r7, #30]
      break;
 80024c2:	e01b      	b.n	80024fc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 80024c4:	89fb      	ldrh	r3, [r7, #14]
 80024c6:	83fb      	strh	r3, [r7, #30]
      break;
 80024c8:	e018      	b.n	80024fc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	b299      	uxth	r1, r3
 80024d2:	4b31      	ldr	r3, [pc, #196]	; (8002598 <BSP_LCD_DisplayStringAt+0x174>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4831      	ldr	r0, [pc, #196]	; (800259c <BSP_LCD_DisplayStringAt+0x178>)
 80024d8:	4613      	mov	r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	4413      	add	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	4403      	add	r3, r0
 80024e2:	3308      	adds	r3, #8
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	889b      	ldrh	r3, [r3, #4]
 80024e8:	fb11 f303 	smulbb	r3, r1, r3
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	89fb      	ldrh	r3, [r7, #14]
 80024f0:	4413      	add	r3, r2
 80024f2:	83fb      	strh	r3, [r7, #30]
      break;
 80024f4:	e002      	b.n	80024fc <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 80024f6:	89fb      	ldrh	r3, [r7, #14]
 80024f8:	83fb      	strh	r3, [r7, #30]
      break;
 80024fa:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80024fc:	e01a      	b.n	8002534 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	781a      	ldrb	r2, [r3, #0]
 8002502:	89b9      	ldrh	r1, [r7, #12]
 8002504:	8bfb      	ldrh	r3, [r7, #30]
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff ff48 	bl	800239c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 800250c:	4b22      	ldr	r3, [pc, #136]	; (8002598 <BSP_LCD_DisplayStringAt+0x174>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4922      	ldr	r1, [pc, #136]	; (800259c <BSP_LCD_DisplayStringAt+0x178>)
 8002512:	4613      	mov	r3, r2
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	4413      	add	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	440b      	add	r3, r1
 800251c:	3308      	adds	r3, #8
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	889a      	ldrh	r2, [r3, #4]
 8002522:	8bfb      	ldrh	r3, [r7, #30]
 8002524:	4413      	add	r3, r2
 8002526:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	3301      	adds	r3, #1
 800252c:	60bb      	str	r3, [r7, #8]
    i++;
 800252e:	8bbb      	ldrh	r3, [r7, #28]
 8002530:	3301      	adds	r3, #1
 8002532:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	bf14      	ite	ne
 800253c:	2301      	movne	r3, #1
 800253e:	2300      	moveq	r3, #0
 8002540:	b2dc      	uxtb	r4, r3
 8002542:	f7ff fe15 	bl	8002170 <BSP_LCD_GetXSize>
 8002546:	8bb9      	ldrh	r1, [r7, #28]
 8002548:	4b13      	ldr	r3, [pc, #76]	; (8002598 <BSP_LCD_DisplayStringAt+0x174>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4d13      	ldr	r5, [pc, #76]	; (800259c <BSP_LCD_DisplayStringAt+0x178>)
 800254e:	4613      	mov	r3, r2
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	442b      	add	r3, r5
 8002558:	3308      	adds	r3, #8
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	889b      	ldrh	r3, [r3, #4]
 800255e:	fb01 f303 	mul.w	r3, r1, r3
 8002562:	1ac3      	subs	r3, r0, r3
 8002564:	b299      	uxth	r1, r3
 8002566:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <BSP_LCD_DisplayStringAt+0x174>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	480c      	ldr	r0, [pc, #48]	; (800259c <BSP_LCD_DisplayStringAt+0x178>)
 800256c:	4613      	mov	r3, r2
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	4413      	add	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4403      	add	r3, r0
 8002576:	3308      	adds	r3, #8
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	889b      	ldrh	r3, [r3, #4]
 800257c:	4299      	cmp	r1, r3
 800257e:	bf2c      	ite	cs
 8002580:	2301      	movcs	r3, #1
 8002582:	2300      	movcc	r3, #0
 8002584:	b2db      	uxtb	r3, r3
 8002586:	4023      	ands	r3, r4
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1b7      	bne.n	80024fe <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 800258e:	bf00      	nop
 8002590:	bf00      	nop
 8002592:	3720      	adds	r7, #32
 8002594:	46bd      	mov	sp, r7
 8002596:	bdb0      	pop	{r4, r5, r7, pc}
 8002598:	200004c4 	.word	0x200004c4
 800259c:	200004c8 	.word	0x200004c8

080025a0 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 20 char on the LCD.
  * @param  Line: the Line where to display the character shape
  * @param  ptr: pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	6039      	str	r1, [r7, #0]
 80025aa:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 80025ac:	f7ff feb8 	bl	8002320 <BSP_LCD_GetFont>
 80025b0:	4603      	mov	r3, r0
 80025b2:	88db      	ldrh	r3, [r3, #6]
 80025b4:	88fa      	ldrh	r2, [r7, #6]
 80025b6:	fb12 f303 	smulbb	r3, r2, r3
 80025ba:	b299      	uxth	r1, r3
 80025bc:	2303      	movs	r3, #3
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	2000      	movs	r0, #0
 80025c2:	f7ff ff2f 	bl	8002424 <BSP_LCD_DisplayStringAt>
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 80025d4:	4b05      	ldr	r3, [pc, #20]	; (80025ec <BSP_LCD_DisplayOn+0x1c>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80025de:	4b03      	ldr	r3, [pc, #12]	; (80025ec <BSP_LCD_DisplayOn+0x1c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	4798      	blx	r3
  }
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	200004e0 	.word	0x200004e0

080025f0 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08e      	sub	sp, #56	; 0x38
 80025f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	623b      	str	r3, [r7, #32]
 80025fa:	4b61      	ldr	r3, [pc, #388]	; (8002780 <BSP_LCD_MspInit+0x190>)
 80025fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025fe:	4a60      	ldr	r2, [pc, #384]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002600:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002604:	6453      	str	r3, [r2, #68]	; 0x44
 8002606:	4b5e      	ldr	r3, [pc, #376]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800260e:	623b      	str	r3, [r7, #32]
 8002610:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8002612:	2300      	movs	r3, #0
 8002614:	61fb      	str	r3, [r7, #28]
 8002616:	4b5a      	ldr	r3, [pc, #360]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	4a59      	ldr	r2, [pc, #356]	; (8002780 <BSP_LCD_MspInit+0x190>)
 800261c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002620:	6313      	str	r3, [r2, #48]	; 0x30
 8002622:	4b57      	ldr	r3, [pc, #348]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002626:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800262a:	61fb      	str	r3, [r7, #28]
 800262c:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	61bb      	str	r3, [r7, #24]
 8002632:	4b53      	ldr	r3, [pc, #332]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	4a52      	ldr	r2, [pc, #328]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002638:	f043 0301 	orr.w	r3, r3, #1
 800263c:	6313      	str	r3, [r2, #48]	; 0x30
 800263e:	4b50      	ldr	r3, [pc, #320]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	61bb      	str	r3, [r7, #24]
 8002648:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	617b      	str	r3, [r7, #20]
 800264e:	4b4c      	ldr	r3, [pc, #304]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	4a4b      	ldr	r2, [pc, #300]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002654:	f043 0302 	orr.w	r3, r3, #2
 8002658:	6313      	str	r3, [r2, #48]	; 0x30
 800265a:	4b49      	ldr	r3, [pc, #292]	; (8002780 <BSP_LCD_MspInit+0x190>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	4b45      	ldr	r3, [pc, #276]	; (8002780 <BSP_LCD_MspInit+0x190>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	4a44      	ldr	r2, [pc, #272]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002670:	f043 0304 	orr.w	r3, r3, #4
 8002674:	6313      	str	r3, [r2, #48]	; 0x30
 8002676:	4b42      	ldr	r3, [pc, #264]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	f003 0304 	and.w	r3, r3, #4
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	4b3e      	ldr	r3, [pc, #248]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	4a3d      	ldr	r2, [pc, #244]	; (8002780 <BSP_LCD_MspInit+0x190>)
 800268c:	f043 0308 	orr.w	r3, r3, #8
 8002690:	6313      	str	r3, [r2, #48]	; 0x30
 8002692:	4b3b      	ldr	r3, [pc, #236]	; (8002780 <BSP_LCD_MspInit+0x190>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	60bb      	str	r3, [r7, #8]
 80026a2:	4b37      	ldr	r3, [pc, #220]	; (8002780 <BSP_LCD_MspInit+0x190>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	4a36      	ldr	r2, [pc, #216]	; (8002780 <BSP_LCD_MspInit+0x190>)
 80026a8:	f043 0320 	orr.w	r3, r3, #32
 80026ac:	6313      	str	r3, [r2, #48]	; 0x30
 80026ae:	4b34      	ldr	r3, [pc, #208]	; (8002780 <BSP_LCD_MspInit+0x190>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	f003 0320 	and.w	r3, r3, #32
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	607b      	str	r3, [r7, #4]
 80026be:	4b30      	ldr	r3, [pc, #192]	; (8002780 <BSP_LCD_MspInit+0x190>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	4a2f      	ldr	r2, [pc, #188]	; (8002780 <BSP_LCD_MspInit+0x190>)
 80026c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026c8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ca:	4b2d      	ldr	r3, [pc, #180]	; (8002780 <BSP_LCD_MspInit+0x190>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026d2:	607b      	str	r3, [r7, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80026d6:	f641 0358 	movw	r3, #6232	; 0x1858
 80026da:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80026e4:	2302      	movs	r3, #2
 80026e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80026e8:	230e      	movs	r3, #14
 80026ea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80026ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026f0:	4619      	mov	r1, r3
 80026f2:	4824      	ldr	r0, [pc, #144]	; (8002784 <BSP_LCD_MspInit+0x194>)
 80026f4:	f001 f930 	bl	8003958 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80026f8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80026fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002702:	4619      	mov	r1, r3
 8002704:	4820      	ldr	r0, [pc, #128]	; (8002788 <BSP_LCD_MspInit+0x198>)
 8002706:	f001 f927 	bl	8003958 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800270a:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800270e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002714:	4619      	mov	r1, r3
 8002716:	481d      	ldr	r0, [pc, #116]	; (800278c <BSP_LCD_MspInit+0x19c>)
 8002718:	f001 f91e 	bl	8003958 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800271c:	2348      	movs	r3, #72	; 0x48
 800271e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002720:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002724:	4619      	mov	r1, r3
 8002726:	481a      	ldr	r0, [pc, #104]	; (8002790 <BSP_LCD_MspInit+0x1a0>)
 8002728:	f001 f916 	bl	8003958 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800272c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002730:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8002732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002736:	4619      	mov	r1, r3
 8002738:	4816      	ldr	r0, [pc, #88]	; (8002794 <BSP_LCD_MspInit+0x1a4>)
 800273a:	f001 f90d 	bl	8003958 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800273e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8002742:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002744:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002748:	4619      	mov	r1, r3
 800274a:	4813      	ldr	r0, [pc, #76]	; (8002798 <BSP_LCD_MspInit+0x1a8>)
 800274c:	f001 f904 	bl	8003958 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002750:	2303      	movs	r3, #3
 8002752:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8002754:	2309      	movs	r3, #9
 8002756:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002758:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800275c:	4619      	mov	r1, r3
 800275e:	480a      	ldr	r0, [pc, #40]	; (8002788 <BSP_LCD_MspInit+0x198>)
 8002760:	f001 f8fa 	bl	8003958 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002764:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800276a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800276e:	4619      	mov	r1, r3
 8002770:	4809      	ldr	r0, [pc, #36]	; (8002798 <BSP_LCD_MspInit+0x1a8>)
 8002772:	f001 f8f1 	bl	8003958 <HAL_GPIO_Init>
}
 8002776:	bf00      	nop
 8002778:	3738      	adds	r7, #56	; 0x38
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40023800 	.word	0x40023800
 8002784:	40020000 	.word	0x40020000
 8002788:	40020400 	.word	0x40020400
 800278c:	40020800 	.word	0x40020800
 8002790:	40020c00 	.word	0x40020c00
 8002794:	40021400 	.word	0x40021400
 8002798:	40021800 	.word	0x40021800

0800279c <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800279c:	b5b0      	push	{r4, r5, r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	603a      	str	r2, [r7, #0]
 80027a6:	80fb      	strh	r3, [r7, #6]
 80027a8:	460b      	mov	r3, r1
 80027aa:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80027ac:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <BSP_LCD_DrawPixel+0x44>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0c      	ldr	r2, [pc, #48]	; (80027e4 <BSP_LCD_DrawPixel+0x48>)
 80027b2:	2134      	movs	r1, #52	; 0x34
 80027b4:	fb01 f303 	mul.w	r3, r1, r3
 80027b8:	4413      	add	r3, r2
 80027ba:	335c      	adds	r3, #92	; 0x5c
 80027bc:	681c      	ldr	r4, [r3, #0]
 80027be:	88bd      	ldrh	r5, [r7, #4]
 80027c0:	f7ff fcd6 	bl	8002170 <BSP_LCD_GetXSize>
 80027c4:	4603      	mov	r3, r0
 80027c6:	fb03 f205 	mul.w	r2, r3, r5
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	4413      	add	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4423      	add	r3, r4
 80027d2:	461a      	mov	r2, r3
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	6013      	str	r3, [r2, #0]
}
 80027d8:	bf00      	nop
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bdb0      	pop	{r4, r5, r7, pc}
 80027e0:	200004c4 	.word	0x200004c4
 80027e4:	200003ac 	.word	0x200003ac

080027e8 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	4603      	mov	r3, r0
 80027f0:	603a      	str	r2, [r7, #0]
 80027f2:	80fb      	strh	r3, [r7, #6]
 80027f4:	460b      	mov	r3, r1
 80027f6:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80027f8:	2300      	movs	r3, #0
 80027fa:	61fb      	str	r3, [r7, #28]
 80027fc:	2300      	movs	r3, #0
 80027fe:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8002800:	2300      	movs	r3, #0
 8002802:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002804:	4b53      	ldr	r3, [pc, #332]	; (8002954 <DrawChar+0x16c>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4953      	ldr	r1, [pc, #332]	; (8002958 <DrawChar+0x170>)
 800280a:	4613      	mov	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4413      	add	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	440b      	add	r3, r1
 8002814:	3308      	adds	r3, #8
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	88db      	ldrh	r3, [r3, #6]
 800281a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800281c:	4b4d      	ldr	r3, [pc, #308]	; (8002954 <DrawChar+0x16c>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	494d      	ldr	r1, [pc, #308]	; (8002958 <DrawChar+0x170>)
 8002822:	4613      	mov	r3, r2
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	4413      	add	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	440b      	add	r3, r1
 800282c:	3308      	adds	r3, #8
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	889b      	ldrh	r3, [r3, #4]
 8002832:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8002834:	8a3b      	ldrh	r3, [r7, #16]
 8002836:	3307      	adds	r3, #7
 8002838:	2b00      	cmp	r3, #0
 800283a:	da00      	bge.n	800283e <DrawChar+0x56>
 800283c:	3307      	adds	r3, #7
 800283e:	10db      	asrs	r3, r3, #3
 8002840:	b2db      	uxtb	r3, r3
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	b2da      	uxtb	r2, r3
 8002846:	8a3b      	ldrh	r3, [r7, #16]
 8002848:	b2db      	uxtb	r3, r3
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
 8002852:	e076      	b.n	8002942 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002854:	8a3b      	ldrh	r3, [r7, #16]
 8002856:	3307      	adds	r3, #7
 8002858:	2b00      	cmp	r3, #0
 800285a:	da00      	bge.n	800285e <DrawChar+0x76>
 800285c:	3307      	adds	r3, #7
 800285e:	10db      	asrs	r3, r3, #3
 8002860:	461a      	mov	r2, r3
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	fb02 f303 	mul.w	r3, r2, r3
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	4413      	add	r3, r2
 800286c:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 800286e:	8a3b      	ldrh	r3, [r7, #16]
 8002870:	3307      	adds	r3, #7
 8002872:	2b00      	cmp	r3, #0
 8002874:	da00      	bge.n	8002878 <DrawChar+0x90>
 8002876:	3307      	adds	r3, #7
 8002878:	10db      	asrs	r3, r3, #3
 800287a:	2b01      	cmp	r3, #1
 800287c:	d002      	beq.n	8002884 <DrawChar+0x9c>
 800287e:	2b02      	cmp	r3, #2
 8002880:	d004      	beq.n	800288c <DrawChar+0xa4>
 8002882:	e00c      	b.n	800289e <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	617b      	str	r3, [r7, #20]
      break;
 800288a:	e016      	b.n	80028ba <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	021b      	lsls	r3, r3, #8
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	3201      	adds	r2, #1
 8002896:	7812      	ldrb	r2, [r2, #0]
 8002898:	4313      	orrs	r3, r2
 800289a:	617b      	str	r3, [r7, #20]
      break;
 800289c:	e00d      	b.n	80028ba <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	041a      	lsls	r2, r3, #16
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	3301      	adds	r3, #1
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	4313      	orrs	r3, r2
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	3202      	adds	r2, #2
 80028b2:	7812      	ldrb	r2, [r2, #0]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	617b      	str	r3, [r7, #20]
      break;
 80028b8:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80028ba:	2300      	movs	r3, #0
 80028bc:	61bb      	str	r3, [r7, #24]
 80028be:	e036      	b.n	800292e <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 80028c0:	8a3a      	ldrh	r2, [r7, #16]
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	1ad2      	subs	r2, r2, r3
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	4413      	add	r3, r2
 80028ca:	3b01      	subs	r3, #1
 80028cc:	2201      	movs	r2, #1
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	461a      	mov	r2, r3
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	4013      	ands	r3, r2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d012      	beq.n	8002902 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	b29a      	uxth	r2, r3
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	4413      	add	r3, r2
 80028e4:	b298      	uxth	r0, r3
 80028e6:	4b1b      	ldr	r3, [pc, #108]	; (8002954 <DrawChar+0x16c>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	491b      	ldr	r1, [pc, #108]	; (8002958 <DrawChar+0x170>)
 80028ec:	4613      	mov	r3, r2
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	4413      	add	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	440b      	add	r3, r1
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	88bb      	ldrh	r3, [r7, #4]
 80028fa:	4619      	mov	r1, r3
 80028fc:	f7ff ff4e 	bl	800279c <BSP_LCD_DrawPixel>
 8002900:	e012      	b.n	8002928 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	b29a      	uxth	r2, r3
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	4413      	add	r3, r2
 800290a:	b298      	uxth	r0, r3
 800290c:	4b11      	ldr	r3, [pc, #68]	; (8002954 <DrawChar+0x16c>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	4911      	ldr	r1, [pc, #68]	; (8002958 <DrawChar+0x170>)
 8002912:	4613      	mov	r3, r2
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	4413      	add	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	440b      	add	r3, r1
 800291c:	3304      	adds	r3, #4
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	88bb      	ldrh	r3, [r7, #4]
 8002922:	4619      	mov	r1, r3
 8002924:	f7ff ff3a 	bl	800279c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	3301      	adds	r3, #1
 800292c:	61bb      	str	r3, [r7, #24]
 800292e:	8a3b      	ldrh	r3, [r7, #16]
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	429a      	cmp	r2, r3
 8002934:	d3c4      	bcc.n	80028c0 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8002936:	88bb      	ldrh	r3, [r7, #4]
 8002938:	3301      	adds	r3, #1
 800293a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	3301      	adds	r3, #1
 8002940:	61fb      	str	r3, [r7, #28]
 8002942:	8a7b      	ldrh	r3, [r7, #18]
 8002944:	69fa      	ldr	r2, [r7, #28]
 8002946:	429a      	cmp	r2, r3
 8002948:	d384      	bcc.n	8002854 <DrawChar+0x6c>
  }
}
 800294a:	bf00      	nop
 800294c:	bf00      	nop
 800294e:	3720      	adds	r7, #32
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	200004c4 	.word	0x200004c4
 8002958:	200004c8 	.word	0x200004c8

0800295c <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af02      	add	r7, sp, #8
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
 8002968:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 800296a:	4b16      	ldr	r3, [pc, #88]	; (80029c4 <FillBuffer+0x68>)
 800296c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002970:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002972:	4b14      	ldr	r3, [pc, #80]	; (80029c4 <FillBuffer+0x68>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8002978:	4a12      	ldr	r2, [pc, #72]	; (80029c4 <FillBuffer+0x68>)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 800297e:	4b11      	ldr	r3, [pc, #68]	; (80029c4 <FillBuffer+0x68>)
 8002980:	4a11      	ldr	r2, [pc, #68]	; (80029c8 <FillBuffer+0x6c>)
 8002982:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002984:	480f      	ldr	r0, [pc, #60]	; (80029c4 <FillBuffer+0x68>)
 8002986:	f000 fd51 	bl	800342c <HAL_DMA2D_Init>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d115      	bne.n	80029bc <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8002990:	68f9      	ldr	r1, [r7, #12]
 8002992:	480c      	ldr	r0, [pc, #48]	; (80029c4 <FillBuffer+0x68>)
 8002994:	f000 feb2 	bl	80036fc <HAL_DMA2D_ConfigLayer>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10e      	bne.n	80029bc <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	69f9      	ldr	r1, [r7, #28]
 80029a8:	4806      	ldr	r0, [pc, #24]	; (80029c4 <FillBuffer+0x68>)
 80029aa:	f000 fd92 	bl	80034d2 <HAL_DMA2D_Start>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d103      	bne.n	80029bc <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80029b4:	210a      	movs	r1, #10
 80029b6:	4803      	ldr	r0, [pc, #12]	; (80029c4 <FillBuffer+0x68>)
 80029b8:	f000 fdb6 	bl	8003528 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80029bc:	bf00      	nop
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000454 	.word	0x20000454
 80029c8:	4002b000 	.word	0x4002b000

080029cc <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80029d0:	4b29      	ldr	r3, [pc, #164]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 80029d2:	4a2a      	ldr	r2, [pc, #168]	; (8002a7c <BSP_SDRAM_Init+0xb0>)
 80029d4:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 80029d6:	4b2a      	ldr	r3, [pc, #168]	; (8002a80 <BSP_SDRAM_Init+0xb4>)
 80029d8:	2202      	movs	r2, #2
 80029da:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 80029dc:	4b28      	ldr	r3, [pc, #160]	; (8002a80 <BSP_SDRAM_Init+0xb4>)
 80029de:	2207      	movs	r2, #7
 80029e0:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 80029e2:	4b27      	ldr	r3, [pc, #156]	; (8002a80 <BSP_SDRAM_Init+0xb4>)
 80029e4:	2204      	movs	r2, #4
 80029e6:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80029e8:	4b25      	ldr	r3, [pc, #148]	; (8002a80 <BSP_SDRAM_Init+0xb4>)
 80029ea:	2207      	movs	r2, #7
 80029ec:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80029ee:	4b24      	ldr	r3, [pc, #144]	; (8002a80 <BSP_SDRAM_Init+0xb4>)
 80029f0:	2202      	movs	r2, #2
 80029f2:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80029f4:	4b22      	ldr	r3, [pc, #136]	; (8002a80 <BSP_SDRAM_Init+0xb4>)
 80029f6:	2202      	movs	r2, #2
 80029f8:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80029fa:	4b21      	ldr	r3, [pc, #132]	; (8002a80 <BSP_SDRAM_Init+0xb4>)
 80029fc:	2202      	movs	r2, #2
 80029fe:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002a00:	4b1d      	ldr	r3, [pc, #116]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002a06:	4b1c      	ldr	r3, [pc, #112]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002a0c:	4b1a      	ldr	r3, [pc, #104]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a0e:	2204      	movs	r2, #4
 8002a10:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002a12:	4b19      	ldr	r3, [pc, #100]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a14:	2210      	movs	r2, #16
 8002a16:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002a18:	4b17      	ldr	r3, [pc, #92]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a1a:	2240      	movs	r2, #64	; 0x40
 8002a1c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002a1e:	4b16      	ldr	r3, [pc, #88]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a20:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002a24:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002a26:	4b14      	ldr	r3, [pc, #80]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002a2c:	4b12      	ldr	r3, [pc, #72]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a32:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002a34:	4b10      	ldr	r3, [pc, #64]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002a3a:	4b0f      	ldr	r3, [pc, #60]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a3c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a40:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002a42:	2100      	movs	r1, #0
 8002a44:	480c      	ldr	r0, [pc, #48]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a46:	f000 f87f 	bl	8002b48 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002a4a:	490d      	ldr	r1, [pc, #52]	; (8002a80 <BSP_SDRAM_Init+0xb4>)
 8002a4c:	480a      	ldr	r0, [pc, #40]	; (8002a78 <BSP_SDRAM_Init+0xac>)
 8002a4e:	f002 fa57 	bl	8004f00 <HAL_SDRAM_Init>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002a58:	4b0a      	ldr	r3, [pc, #40]	; (8002a84 <BSP_SDRAM_Init+0xb8>)
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	701a      	strb	r2, [r3, #0]
 8002a5e:	e002      	b.n	8002a66 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002a60:	4b08      	ldr	r3, [pc, #32]	; (8002a84 <BSP_SDRAM_Init+0xb8>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002a66:	f240 506a 	movw	r0, #1386	; 0x56a
 8002a6a:	f000 f80d 	bl	8002a88 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8002a6e:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <BSP_SDRAM_Init+0xb8>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	200004e4 	.word	0x200004e4
 8002a7c:	a0000140 	.word	0xa0000140
 8002a80:	20000518 	.word	0x20000518
 8002a84:	2000007c 	.word	0x2000007c

08002a88 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8002a90:	2300      	movs	r3, #0
 8002a92:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002a94:	4b2a      	ldr	r3, [pc, #168]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002a9a:	4b29      	ldr	r3, [pc, #164]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a9c:	2208      	movs	r2, #8
 8002a9e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002aa0:	4b27      	ldr	r3, [pc, #156]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002aa6:	4b26      	ldr	r3, [pc, #152]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002aac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ab0:	4923      	ldr	r1, [pc, #140]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ab2:	4824      	ldr	r0, [pc, #144]	; (8002b44 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002ab4:	f002 fa62 	bl	8004f7c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002ab8:	2001      	movs	r0, #1
 8002aba:	f000 f9c3 	bl	8002e44 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8002abe:	4b20      	ldr	r3, [pc, #128]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002ac4:	4b1e      	ldr	r3, [pc, #120]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ac6:	2208      	movs	r2, #8
 8002ac8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002aca:	4b1d      	ldr	r3, [pc, #116]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002acc:	2201      	movs	r2, #1
 8002ace:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002ad0:	4b1b      	ldr	r3, [pc, #108]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8002ad6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ada:	4919      	ldr	r1, [pc, #100]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002adc:	4819      	ldr	r0, [pc, #100]	; (8002b44 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002ade:	f002 fa4d 	bl	8004f7c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002ae2:	4b17      	ldr	r3, [pc, #92]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ae4:	2203      	movs	r2, #3
 8002ae6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002ae8:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002aea:	2208      	movs	r2, #8
 8002aec:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002aee:	4b14      	ldr	r3, [pc, #80]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002af0:	2204      	movs	r2, #4
 8002af2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002af4:	4b12      	ldr	r3, [pc, #72]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002afa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002afe:	4910      	ldr	r1, [pc, #64]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b00:	4810      	ldr	r0, [pc, #64]	; (8002b44 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002b02:	f002 fa3b 	bl	8004f7c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002b06:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002b0a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b0e:	2204      	movs	r2, #4
 8002b10:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002b12:	4b0b      	ldr	r3, [pc, #44]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b14:	2208      	movs	r2, #8
 8002b16:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002b18:	4b09      	ldr	r3, [pc, #36]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	4a07      	ldr	r2, [pc, #28]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b22:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002b24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b28:	4905      	ldr	r1, [pc, #20]	; (8002b40 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002b2a:	4806      	ldr	r0, [pc, #24]	; (8002b44 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002b2c:	f002 fa26 	bl	8004f7c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4804      	ldr	r0, [pc, #16]	; (8002b44 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002b34:	f002 fa57 	bl	8004fe6 <HAL_SDRAM_ProgramRefreshRate>
}
 8002b38:	bf00      	nop
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20000534 	.word	0x20000534
 8002b44:	200004e4 	.word	0x200004e4

08002b48 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b090      	sub	sp, #64	; 0x40
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f000 80ec 	beq.w	8002d32 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b5e:	4b77      	ldr	r3, [pc, #476]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b62:	4a76      	ldr	r2, [pc, #472]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	6393      	str	r3, [r2, #56]	; 0x38
 8002b6a:	4b74      	ldr	r3, [pc, #464]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b74:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	627b      	str	r3, [r7, #36]	; 0x24
 8002b7a:	4b70      	ldr	r3, [pc, #448]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a6f      	ldr	r2, [pc, #444]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002b80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b6d      	ldr	r3, [pc, #436]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	623b      	str	r3, [r7, #32]
 8002b96:	4b69      	ldr	r3, [pc, #420]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a68      	ldr	r2, [pc, #416]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002b9c:	f043 0302 	orr.w	r3, r3, #2
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b66      	ldr	r3, [pc, #408]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	623b      	str	r3, [r7, #32]
 8002bac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61fb      	str	r3, [r7, #28]
 8002bb2:	4b62      	ldr	r3, [pc, #392]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb6:	4a61      	ldr	r2, [pc, #388]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bb8:	f043 0304 	orr.w	r3, r3, #4
 8002bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bbe:	4b5f      	ldr	r3, [pc, #380]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	f003 0304 	and.w	r3, r3, #4
 8002bc6:	61fb      	str	r3, [r7, #28]
 8002bc8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61bb      	str	r3, [r7, #24]
 8002bce:	4b5b      	ldr	r3, [pc, #364]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd2:	4a5a      	ldr	r2, [pc, #360]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bd4:	f043 0308 	orr.w	r3, r3, #8
 8002bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bda:	4b58      	ldr	r3, [pc, #352]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	61bb      	str	r3, [r7, #24]
 8002be4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	4b54      	ldr	r3, [pc, #336]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bee:	4a53      	ldr	r2, [pc, #332]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bf0:	f043 0310 	orr.w	r3, r3, #16
 8002bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf6:	4b51      	ldr	r3, [pc, #324]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfa:	f003 0310 	and.w	r3, r3, #16
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	613b      	str	r3, [r7, #16]
 8002c06:	4b4d      	ldr	r3, [pc, #308]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0a:	4a4c      	ldr	r2, [pc, #304]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002c0c:	f043 0320 	orr.w	r3, r3, #32
 8002c10:	6313      	str	r3, [r2, #48]	; 0x30
 8002c12:	4b4a      	ldr	r3, [pc, #296]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	f003 0320 	and.w	r3, r3, #32
 8002c1a:	613b      	str	r3, [r7, #16]
 8002c1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	4b46      	ldr	r3, [pc, #280]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c26:	4a45      	ldr	r2, [pc, #276]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2e:	4b43      	ldr	r3, [pc, #268]	; (8002d3c <BSP_SDRAM_MspInit+0x1f4>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002c42:	2300      	movs	r3, #0
 8002c44:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002c46:	230c      	movs	r3, #12
 8002c48:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002c4a:	2360      	movs	r3, #96	; 0x60
 8002c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8002c4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c52:	4619      	mov	r1, r3
 8002c54:	483a      	ldr	r0, [pc, #232]	; (8002d40 <BSP_SDRAM_MspInit+0x1f8>)
 8002c56:	f000 fe7f 	bl	8003958 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002c5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c62:	4619      	mov	r1, r3
 8002c64:	4837      	ldr	r0, [pc, #220]	; (8002d44 <BSP_SDRAM_MspInit+0x1fc>)
 8002c66:	f000 fe77 	bl	8003958 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002c6a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002c70:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c74:	4619      	mov	r1, r3
 8002c76:	4834      	ldr	r0, [pc, #208]	; (8002d48 <BSP_SDRAM_MspInit+0x200>)
 8002c78:	f000 fe6e 	bl	8003958 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002c7c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002c80:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002c82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c86:	4619      	mov	r1, r3
 8002c88:	4830      	ldr	r0, [pc, #192]	; (8002d4c <BSP_SDRAM_MspInit+0x204>)
 8002c8a:	f000 fe65 	bl	8003958 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8002c8e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002c92:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002c94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c98:	4619      	mov	r1, r3
 8002c9a:	482d      	ldr	r0, [pc, #180]	; (8002d50 <BSP_SDRAM_MspInit+0x208>)
 8002c9c:	f000 fe5c 	bl	8003958 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002ca0:	f248 1333 	movw	r3, #33075	; 0x8133
 8002ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002ca6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002caa:	4619      	mov	r1, r3
 8002cac:	4829      	ldr	r0, [pc, #164]	; (8002d54 <BSP_SDRAM_MspInit+0x20c>)
 8002cae:	f000 fe53 	bl	8003958 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002cb2:	4b29      	ldr	r3, [pc, #164]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002cb8:	4b27      	ldr	r3, [pc, #156]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cba:	2280      	movs	r2, #128	; 0x80
 8002cbc:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002cbe:	4b26      	ldr	r3, [pc, #152]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cc4:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002cc6:	4b24      	ldr	r3, [pc, #144]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ccc:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002cce:	4b22      	ldr	r3, [pc, #136]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cd0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002cd4:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002cd6:	4b20      	ldr	r3, [pc, #128]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cd8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cdc:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8002cde:	4b1e      	ldr	r3, [pc, #120]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002ce4:	4b1c      	ldr	r3, [pc, #112]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002ce6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002cea:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002cec:	4b1a      	ldr	r3, [pc, #104]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002cf2:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cf4:	2203      	movs	r2, #3
 8002cf6:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002cf8:	4b17      	ldr	r3, [pc, #92]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002cfe:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002d04:	4b14      	ldr	r3, [pc, #80]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002d06:	4a15      	ldr	r2, [pc, #84]	; (8002d5c <BSP_SDRAM_MspInit+0x214>)
 8002d08:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a12      	ldr	r2, [pc, #72]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002d0e:	631a      	str	r2, [r3, #48]	; 0x30
 8002d10:	4a11      	ldr	r2, [pc, #68]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8002d16:	4810      	ldr	r0, [pc, #64]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002d18:	f000 fa78 	bl	800320c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8002d1c:	480e      	ldr	r0, [pc, #56]	; (8002d58 <BSP_SDRAM_MspInit+0x210>)
 8002d1e:	f000 f9c7 	bl	80030b0 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002d22:	2200      	movs	r2, #0
 8002d24:	210f      	movs	r1, #15
 8002d26:	2038      	movs	r0, #56	; 0x38
 8002d28:	f000 f98b 	bl	8003042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002d2c:	2038      	movs	r0, #56	; 0x38
 8002d2e:	f000 f9a4 	bl	800307a <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002d32:	bf00      	nop
 8002d34:	3740      	adds	r7, #64	; 0x40
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	40020400 	.word	0x40020400
 8002d44:	40020800 	.word	0x40020800
 8002d48:	40020c00 	.word	0x40020c00
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40021400 	.word	0x40021400
 8002d54:	40021800 	.word	0x40021800
 8002d58:	20000544 	.word	0x20000544
 8002d5c:	40026410 	.word	0x40026410

08002d60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d64:	4b0e      	ldr	r3, [pc, #56]	; (8002da0 <HAL_Init+0x40>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a0d      	ldr	r2, [pc, #52]	; (8002da0 <HAL_Init+0x40>)
 8002d6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d70:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <HAL_Init+0x40>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a0a      	ldr	r2, [pc, #40]	; (8002da0 <HAL_Init+0x40>)
 8002d76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d7c:	4b08      	ldr	r3, [pc, #32]	; (8002da0 <HAL_Init+0x40>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a07      	ldr	r2, [pc, #28]	; (8002da0 <HAL_Init+0x40>)
 8002d82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d88:	2003      	movs	r0, #3
 8002d8a:	f000 f94f 	bl	800302c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d8e:	200f      	movs	r0, #15
 8002d90:	f000 f808 	bl	8002da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d94:	f7fe f98c 	bl	80010b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40023c00 	.word	0x40023c00

08002da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dac:	4b12      	ldr	r3, [pc, #72]	; (8002df8 <HAL_InitTick+0x54>)
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <HAL_InitTick+0x58>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	4619      	mov	r1, r3
 8002db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dba:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 f967 	bl	8003096 <HAL_SYSTICK_Config>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e00e      	b.n	8002df0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b0f      	cmp	r3, #15
 8002dd6:	d80a      	bhi.n	8002dee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8002de0:	f000 f92f 	bl	8003042 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002de4:	4a06      	ldr	r2, [pc, #24]	; (8002e00 <HAL_InitTick+0x5c>)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
 8002dec:	e000      	b.n	8002df0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20000000 	.word	0x20000000
 8002dfc:	20000084 	.word	0x20000084
 8002e00:	20000080 	.word	0x20000080

08002e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e08:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <HAL_IncTick+0x20>)
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <HAL_IncTick+0x24>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4413      	add	r3, r2
 8002e14:	4a04      	ldr	r2, [pc, #16]	; (8002e28 <HAL_IncTick+0x24>)
 8002e16:	6013      	str	r3, [r2, #0]
}
 8002e18:	bf00      	nop
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	20000084 	.word	0x20000084
 8002e28:	200005a4 	.word	0x200005a4

08002e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e30:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <HAL_GetTick+0x14>)
 8002e32:	681b      	ldr	r3, [r3, #0]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	200005a4 	.word	0x200005a4

08002e44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e4c:	f7ff ffee 	bl	8002e2c <HAL_GetTick>
 8002e50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e5c:	d005      	beq.n	8002e6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e5e:	4b0a      	ldr	r3, [pc, #40]	; (8002e88 <HAL_Delay+0x44>)
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	461a      	mov	r2, r3
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	4413      	add	r3, r2
 8002e68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e6a:	bf00      	nop
 8002e6c:	f7ff ffde 	bl	8002e2c <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d8f7      	bhi.n	8002e6c <HAL_Delay+0x28>
  {
  }
}
 8002e7c:	bf00      	nop
 8002e7e:	bf00      	nop
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	20000084 	.word	0x20000084

08002e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f003 0307 	and.w	r3, r3, #7
 8002e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002eb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ebe:	4a04      	ldr	r2, [pc, #16]	; (8002ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	60d3      	str	r3, [r2, #12]
}
 8002ec4:	bf00      	nop
 8002ec6:	3714      	adds	r7, #20
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr
 8002ed0:	e000ed00 	.word	0xe000ed00

08002ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ed8:	4b04      	ldr	r3, [pc, #16]	; (8002eec <__NVIC_GetPriorityGrouping+0x18>)
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	0a1b      	lsrs	r3, r3, #8
 8002ede:	f003 0307 	and.w	r3, r3, #7
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	e000ed00 	.word	0xe000ed00

08002ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	db0b      	blt.n	8002f1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f02:	79fb      	ldrb	r3, [r7, #7]
 8002f04:	f003 021f 	and.w	r2, r3, #31
 8002f08:	4907      	ldr	r1, [pc, #28]	; (8002f28 <__NVIC_EnableIRQ+0x38>)
 8002f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0e:	095b      	lsrs	r3, r3, #5
 8002f10:	2001      	movs	r0, #1
 8002f12:	fa00 f202 	lsl.w	r2, r0, r2
 8002f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f1a:	bf00      	nop
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	e000e100 	.word	0xe000e100

08002f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	6039      	str	r1, [r7, #0]
 8002f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	db0a      	blt.n	8002f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	490c      	ldr	r1, [pc, #48]	; (8002f78 <__NVIC_SetPriority+0x4c>)
 8002f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4a:	0112      	lsls	r2, r2, #4
 8002f4c:	b2d2      	uxtb	r2, r2
 8002f4e:	440b      	add	r3, r1
 8002f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f54:	e00a      	b.n	8002f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	4908      	ldr	r1, [pc, #32]	; (8002f7c <__NVIC_SetPriority+0x50>)
 8002f5c:	79fb      	ldrb	r3, [r7, #7]
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	3b04      	subs	r3, #4
 8002f64:	0112      	lsls	r2, r2, #4
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	440b      	add	r3, r1
 8002f6a:	761a      	strb	r2, [r3, #24]
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	e000e100 	.word	0xe000e100
 8002f7c:	e000ed00 	.word	0xe000ed00

08002f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b089      	sub	sp, #36	; 0x24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	f1c3 0307 	rsb	r3, r3, #7
 8002f9a:	2b04      	cmp	r3, #4
 8002f9c:	bf28      	it	cs
 8002f9e:	2304      	movcs	r3, #4
 8002fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	2b06      	cmp	r3, #6
 8002fa8:	d902      	bls.n	8002fb0 <NVIC_EncodePriority+0x30>
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	3b03      	subs	r3, #3
 8002fae:	e000      	b.n	8002fb2 <NVIC_EncodePriority+0x32>
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbe:	43da      	mvns	r2, r3
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	401a      	ands	r2, r3
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd2:	43d9      	mvns	r1, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd8:	4313      	orrs	r3, r2
         );
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3724      	adds	r7, #36	; 0x24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
	...

08002fe8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ff8:	d301      	bcc.n	8002ffe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e00f      	b.n	800301e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ffe:	4a0a      	ldr	r2, [pc, #40]	; (8003028 <SysTick_Config+0x40>)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3b01      	subs	r3, #1
 8003004:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003006:	210f      	movs	r1, #15
 8003008:	f04f 30ff 	mov.w	r0, #4294967295
 800300c:	f7ff ff8e 	bl	8002f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003010:	4b05      	ldr	r3, [pc, #20]	; (8003028 <SysTick_Config+0x40>)
 8003012:	2200      	movs	r2, #0
 8003014:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003016:	4b04      	ldr	r3, [pc, #16]	; (8003028 <SysTick_Config+0x40>)
 8003018:	2207      	movs	r2, #7
 800301a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	e000e010 	.word	0xe000e010

0800302c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f7ff ff29 	bl	8002e8c <__NVIC_SetPriorityGrouping>
}
 800303a:	bf00      	nop
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003042:	b580      	push	{r7, lr}
 8003044:	b086      	sub	sp, #24
 8003046:	af00      	add	r7, sp, #0
 8003048:	4603      	mov	r3, r0
 800304a:	60b9      	str	r1, [r7, #8]
 800304c:	607a      	str	r2, [r7, #4]
 800304e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003050:	2300      	movs	r3, #0
 8003052:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003054:	f7ff ff3e 	bl	8002ed4 <__NVIC_GetPriorityGrouping>
 8003058:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	68b9      	ldr	r1, [r7, #8]
 800305e:	6978      	ldr	r0, [r7, #20]
 8003060:	f7ff ff8e 	bl	8002f80 <NVIC_EncodePriority>
 8003064:	4602      	mov	r2, r0
 8003066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800306a:	4611      	mov	r1, r2
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff ff5d 	bl	8002f2c <__NVIC_SetPriority>
}
 8003072:	bf00      	nop
 8003074:	3718      	adds	r7, #24
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
 8003080:	4603      	mov	r3, r0
 8003082:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff ff31 	bl	8002ef0 <__NVIC_EnableIRQ>
}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b082      	sub	sp, #8
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7ff ffa2 	bl	8002fe8 <SysTick_Config>
 80030a4:	4603      	mov	r3, r0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030bc:	f7ff feb6 	bl	8002e2c <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e099      	b.n	8003200 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2202      	movs	r2, #2
 80030d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0201 	bic.w	r2, r2, #1
 80030ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030ec:	e00f      	b.n	800310e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030ee:	f7ff fe9d 	bl	8002e2c <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b05      	cmp	r3, #5
 80030fa:	d908      	bls.n	800310e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2220      	movs	r2, #32
 8003100:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2203      	movs	r2, #3
 8003106:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e078      	b.n	8003200 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1e8      	bne.n	80030ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	4b38      	ldr	r3, [pc, #224]	; (8003208 <HAL_DMA_Init+0x158>)
 8003128:	4013      	ands	r3, r2
 800312a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685a      	ldr	r2, [r3, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800313a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003146:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003152:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	4313      	orrs	r3, r2
 800315e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	2b04      	cmp	r3, #4
 8003166:	d107      	bne.n	8003178 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003170:	4313      	orrs	r3, r2
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	4313      	orrs	r3, r2
 8003176:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	697a      	ldr	r2, [r7, #20]
 800317e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	f023 0307 	bic.w	r3, r3, #7
 800318e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	4313      	orrs	r3, r2
 8003198:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d117      	bne.n	80031d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00e      	beq.n	80031d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 f8bd 	bl	8003334 <DMA_CheckFifoParam>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d008      	beq.n	80031d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2240      	movs	r2, #64	; 0x40
 80031c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80031ce:	2301      	movs	r3, #1
 80031d0:	e016      	b.n	8003200 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f874 	bl	80032c8 <DMA_CalcBaseAndBitshift>
 80031e0:	4603      	mov	r3, r0
 80031e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e8:	223f      	movs	r2, #63	; 0x3f
 80031ea:	409a      	lsls	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	f010803f 	.word	0xf010803f

0800320c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e050      	b.n	80032c0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b02      	cmp	r3, #2
 8003228:	d101      	bne.n	800322e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800322a:	2302      	movs	r3, #2
 800322c:	e048      	b.n	80032c0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0201 	bic.w	r2, r2, #1
 800323c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2200      	movs	r2, #0
 800324c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2200      	movs	r2, #0
 8003254:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2200      	movs	r2, #0
 800325c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2200      	movs	r2, #0
 8003264:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2221      	movs	r2, #33	; 0x21
 800326c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f82a 	bl	80032c8 <DMA_CalcBaseAndBitshift>
 8003274:	4603      	mov	r3, r0
 8003276:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a0:	223f      	movs	r2, #63	; 0x3f
 80032a2:	409a      	lsls	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	3b10      	subs	r3, #16
 80032d8:	4a14      	ldr	r2, [pc, #80]	; (800332c <DMA_CalcBaseAndBitshift+0x64>)
 80032da:	fba2 2303 	umull	r2, r3, r2, r3
 80032de:	091b      	lsrs	r3, r3, #4
 80032e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032e2:	4a13      	ldr	r2, [pc, #76]	; (8003330 <DMA_CalcBaseAndBitshift+0x68>)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4413      	add	r3, r2
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	461a      	mov	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d909      	bls.n	800330a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032fe:	f023 0303 	bic.w	r3, r3, #3
 8003302:	1d1a      	adds	r2, r3, #4
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	659a      	str	r2, [r3, #88]	; 0x58
 8003308:	e007      	b.n	800331a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003312:	f023 0303 	bic.w	r3, r3, #3
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800331e:	4618      	mov	r0, r3
 8003320:	3714      	adds	r7, #20
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	aaaaaaab 	.word	0xaaaaaaab
 8003330:	0800a770 	.word	0x0800a770

08003334 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800333c:	2300      	movs	r3, #0
 800333e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003344:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d11f      	bne.n	800338e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	2b03      	cmp	r3, #3
 8003352:	d856      	bhi.n	8003402 <DMA_CheckFifoParam+0xce>
 8003354:	a201      	add	r2, pc, #4	; (adr r2, 800335c <DMA_CheckFifoParam+0x28>)
 8003356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800335a:	bf00      	nop
 800335c:	0800336d 	.word	0x0800336d
 8003360:	0800337f 	.word	0x0800337f
 8003364:	0800336d 	.word	0x0800336d
 8003368:	08003403 	.word	0x08003403
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d046      	beq.n	8003406 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800337c:	e043      	b.n	8003406 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003382:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003386:	d140      	bne.n	800340a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800338c:	e03d      	b.n	800340a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003396:	d121      	bne.n	80033dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b03      	cmp	r3, #3
 800339c:	d837      	bhi.n	800340e <DMA_CheckFifoParam+0xda>
 800339e:	a201      	add	r2, pc, #4	; (adr r2, 80033a4 <DMA_CheckFifoParam+0x70>)
 80033a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a4:	080033b5 	.word	0x080033b5
 80033a8:	080033bb 	.word	0x080033bb
 80033ac:	080033b5 	.word	0x080033b5
 80033b0:	080033cd 	.word	0x080033cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	73fb      	strb	r3, [r7, #15]
      break;
 80033b8:	e030      	b.n	800341c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d025      	beq.n	8003412 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ca:	e022      	b.n	8003412 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033d4:	d11f      	bne.n	8003416 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033da:	e01c      	b.n	8003416 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d903      	bls.n	80033ea <DMA_CheckFifoParam+0xb6>
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	2b03      	cmp	r3, #3
 80033e6:	d003      	beq.n	80033f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033e8:	e018      	b.n	800341c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	73fb      	strb	r3, [r7, #15]
      break;
 80033ee:	e015      	b.n	800341c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00e      	beq.n	800341a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003400:	e00b      	b.n	800341a <DMA_CheckFifoParam+0xe6>
      break;
 8003402:	bf00      	nop
 8003404:	e00a      	b.n	800341c <DMA_CheckFifoParam+0xe8>
      break;
 8003406:	bf00      	nop
 8003408:	e008      	b.n	800341c <DMA_CheckFifoParam+0xe8>
      break;
 800340a:	bf00      	nop
 800340c:	e006      	b.n	800341c <DMA_CheckFifoParam+0xe8>
      break;
 800340e:	bf00      	nop
 8003410:	e004      	b.n	800341c <DMA_CheckFifoParam+0xe8>
      break;
 8003412:	bf00      	nop
 8003414:	e002      	b.n	800341c <DMA_CheckFifoParam+0xe8>
      break;   
 8003416:	bf00      	nop
 8003418:	e000      	b.n	800341c <DMA_CheckFifoParam+0xe8>
      break;
 800341a:	bf00      	nop
    }
  } 
  
  return status; 
 800341c:	7bfb      	ldrb	r3, [r7, #15]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3714      	adds	r7, #20
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop

0800342c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e03b      	b.n	80034b6 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d106      	bne.n	8003458 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f833 	bl	80034be <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800347c:	f023 0107 	bic.w	r1, r3, #7
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003496:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	68d1      	ldr	r1, [r2, #12]
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6812      	ldr	r2, [r2, #0]
 80034a2:	430b      	orrs	r3, r1
 80034a4:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3708      	adds	r7, #8
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}

080034be <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 80034be:	b480      	push	{r7}
 80034c0:	b083      	sub	sp, #12
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80034d2:	b580      	push	{r7, lr}
 80034d4:	b086      	sub	sp, #24
 80034d6:	af02      	add	r7, sp, #8
 80034d8:	60f8      	str	r0, [r7, #12]
 80034da:	60b9      	str	r1, [r7, #8]
 80034dc:	607a      	str	r2, [r7, #4]
 80034de:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d101      	bne.n	80034ee <HAL_DMA2D_Start+0x1c>
 80034ea:	2302      	movs	r3, #2
 80034ec:	e018      	b.n	8003520 <HAL_DMA2D_Start+0x4e>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2202      	movs	r2, #2
 80034fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	68b9      	ldr	r1, [r7, #8]
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 f989 	bl	8003820 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f042 0201 	orr.w	r2, r2, #1
 800351c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	2b00      	cmp	r3, #0
 8003542:	d056      	beq.n	80035f2 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003544:	f7ff fc72 	bl	8002e2c <HAL_GetTick>
 8003548:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800354a:	e04b      	b.n	80035e4 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800355a:	2b00      	cmp	r3, #0
 800355c:	d023      	beq.n	80035a6 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f003 0320 	and.w	r3, r3, #32
 8003564:	2b00      	cmp	r3, #0
 8003566:	d005      	beq.n	8003574 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356c:	f043 0202 	orr.w	r2, r3, #2
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b00      	cmp	r3, #0
 800357c:	d005      	beq.n	800358a <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003582:	f043 0201 	orr.w	r2, r3, #1
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2221      	movs	r2, #33	; 0x21
 8003590:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2204      	movs	r2, #4
 8003596:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e0a5      	b.n	80036f2 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ac:	d01a      	beq.n	80035e4 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80035ae:	f7ff fc3d 	bl	8002e2c <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d302      	bcc.n	80035c4 <HAL_DMA2D_PollForTransfer+0x9c>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10f      	bne.n	80035e4 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c8:	f043 0220 	orr.w	r2, r3, #32
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2203      	movs	r2, #3
 80035d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e086      	b.n	80036f2 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0ac      	beq.n	800354c <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	f003 0320 	and.w	r3, r3, #32
 80035fc:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003604:	f003 0320 	and.w	r3, r3, #32
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	4313      	orrs	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d061      	beq.n	80036d8 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003614:	f7ff fc0a 	bl	8002e2c <HAL_GetTick>
 8003618:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800361a:	e056      	b.n	80036ca <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800362a:	2b00      	cmp	r3, #0
 800362c:	d02e      	beq.n	800368c <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	d005      	beq.n	8003644 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800363c:	f043 0204 	orr.w	r2, r3, #4
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f003 0320 	and.w	r3, r3, #32
 800364a:	2b00      	cmp	r3, #0
 800364c:	d005      	beq.n	800365a <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003652:	f043 0202 	orr.w	r2, r3, #2
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d005      	beq.n	8003670 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003668:	f043 0201 	orr.w	r2, r3, #1
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2229      	movs	r2, #41	; 0x29
 8003676:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2204      	movs	r2, #4
 800367c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e032      	b.n	80036f2 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003692:	d01a      	beq.n	80036ca <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003694:	f7ff fbca 	bl	8002e2c <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d302      	bcc.n	80036aa <HAL_DMA2D_PollForTransfer+0x182>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10f      	bne.n	80036ca <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ae:	f043 0220 	orr.w	r2, r3, #32
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2203      	movs	r2, #3
 80036ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e013      	b.n	80036f2 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 0310 	and.w	r3, r3, #16
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d0a1      	beq.n	800361c <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2212      	movs	r2, #18
 80036de:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3718      	adds	r7, #24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
	...

080036fc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003714:	2b01      	cmp	r3, #1
 8003716:	d101      	bne.n	800371c <HAL_DMA2D_ConfigLayer+0x20>
 8003718:	2302      	movs	r3, #2
 800371a:	e079      	b.n	8003810 <HAL_DMA2D_ConfigLayer+0x114>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2202      	movs	r2, #2
 8003728:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	011b      	lsls	r3, r3, #4
 8003730:	3318      	adds	r3, #24
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	4413      	add	r3, r2
 8003736:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	041b      	lsls	r3, r3, #16
 8003742:	4313      	orrs	r3, r2
 8003744:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003746:	4b35      	ldr	r3, [pc, #212]	; (800381c <HAL_DMA2D_ConfigLayer+0x120>)
 8003748:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b0a      	cmp	r3, #10
 8003750:	d003      	beq.n	800375a <HAL_DMA2D_ConfigLayer+0x5e>
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b09      	cmp	r3, #9
 8003758:	d107      	bne.n	800376a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	4313      	orrs	r3, r2
 8003766:	617b      	str	r3, [r7, #20]
 8003768:	e005      	b.n	8003776 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	061b      	lsls	r3, r3, #24
 8003770:	697a      	ldr	r2, [r7, #20]
 8003772:	4313      	orrs	r3, r2
 8003774:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d120      	bne.n	80037be <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	43db      	mvns	r3, r3
 8003786:	ea02 0103 	and.w	r1, r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	430a      	orrs	r2, r1
 8003792:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	693a      	ldr	r2, [r7, #16]
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b0a      	cmp	r3, #10
 80037a4:	d003      	beq.n	80037ae <HAL_DMA2D_ConfigLayer+0xb2>
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b09      	cmp	r3, #9
 80037ac:	d127      	bne.n	80037fe <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80037ba:	629a      	str	r2, [r3, #40]	; 0x28
 80037bc:	e01f      	b.n	80037fe <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	69da      	ldr	r2, [r3, #28]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	43db      	mvns	r3, r3
 80037c8:	ea02 0103 	and.w	r1, r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	430a      	orrs	r2, r1
 80037d4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b0a      	cmp	r3, #10
 80037e6:	d003      	beq.n	80037f0 <HAL_DMA2D_ConfigLayer+0xf4>
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	2b09      	cmp	r3, #9
 80037ee:	d106      	bne.n	80037fe <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	68da      	ldr	r2, [r3, #12]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80037fc:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	371c      	adds	r7, #28
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr
 800381c:	ff03000f 	.word	0xff03000f

08003820 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003820:	b480      	push	{r7}
 8003822:	b08b      	sub	sp, #44	; 0x2c
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
 800382c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003834:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	041a      	lsls	r2, r3, #16
 800383c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383e:	431a      	orrs	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	430a      	orrs	r2, r1
 8003846:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003858:	d174      	bne.n	8003944 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003860:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003868:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003870:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d108      	bne.n	8003892 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	431a      	orrs	r2, r3
 8003886:	6a3b      	ldr	r3, [r7, #32]
 8003888:	4313      	orrs	r3, r2
 800388a:	697a      	ldr	r2, [r7, #20]
 800388c:	4313      	orrs	r3, r2
 800388e:	627b      	str	r3, [r7, #36]	; 0x24
 8003890:	e053      	b.n	800393a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d106      	bne.n	80038a8 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800389a:	69ba      	ldr	r2, [r7, #24]
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	4313      	orrs	r3, r2
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
 80038a6:	e048      	b.n	800393a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d111      	bne.n	80038d4 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	0cdb      	lsrs	r3, r3, #19
 80038b4:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	0a9b      	lsrs	r3, r3, #10
 80038ba:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	08db      	lsrs	r3, r3, #3
 80038c0:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	015a      	lsls	r2, r3, #5
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	02db      	lsls	r3, r3, #11
 80038ca:	4313      	orrs	r3, r2
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	627b      	str	r3, [r7, #36]	; 0x24
 80038d2:	e032      	b.n	800393a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	2b03      	cmp	r3, #3
 80038da:	d117      	bne.n	800390c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	0fdb      	lsrs	r3, r3, #31
 80038e0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	0cdb      	lsrs	r3, r3, #19
 80038e6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	0adb      	lsrs	r3, r3, #11
 80038ec:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	08db      	lsrs	r3, r3, #3
 80038f2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	015a      	lsls	r2, r3, #5
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	029b      	lsls	r3, r3, #10
 80038fc:	431a      	orrs	r2, r3
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	03db      	lsls	r3, r3, #15
 8003902:	4313      	orrs	r3, r2
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	4313      	orrs	r3, r2
 8003908:	627b      	str	r3, [r7, #36]	; 0x24
 800390a:	e016      	b.n	800393a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800390c:	6a3b      	ldr	r3, [r7, #32]
 800390e:	0f1b      	lsrs	r3, r3, #28
 8003910:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	0d1b      	lsrs	r3, r3, #20
 8003916:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	0b1b      	lsrs	r3, r3, #12
 800391c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	091b      	lsrs	r3, r3, #4
 8003922:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	011a      	lsls	r2, r3, #4
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	021b      	lsls	r3, r3, #8
 800392c:	431a      	orrs	r2, r3
 800392e:	6a3b      	ldr	r3, [r7, #32]
 8003930:	031b      	lsls	r3, r3, #12
 8003932:	4313      	orrs	r3, r2
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003940:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003942:	e003      	b.n	800394c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	60da      	str	r2, [r3, #12]
}
 800394c:	bf00      	nop
 800394e:	372c      	adds	r7, #44	; 0x2c
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003958:	b480      	push	{r7}
 800395a:	b089      	sub	sp, #36	; 0x24
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003962:	2300      	movs	r3, #0
 8003964:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003966:	2300      	movs	r3, #0
 8003968:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800396a:	2300      	movs	r3, #0
 800396c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800396e:	2300      	movs	r3, #0
 8003970:	61fb      	str	r3, [r7, #28]
 8003972:	e177      	b.n	8003c64 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003974:	2201      	movs	r2, #1
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	4013      	ands	r3, r2
 8003986:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	429a      	cmp	r2, r3
 800398e:	f040 8166 	bne.w	8003c5e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b01      	cmp	r3, #1
 800399c:	d005      	beq.n	80039aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d130      	bne.n	8003a0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	2203      	movs	r2, #3
 80039b6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ba:	43db      	mvns	r3, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4013      	ands	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	69ba      	ldr	r2, [r7, #24]
 80039d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039e0:	2201      	movs	r2, #1
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	fa02 f303 	lsl.w	r3, r2, r3
 80039e8:	43db      	mvns	r3, r3
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	4013      	ands	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	091b      	lsrs	r3, r3, #4
 80039f6:	f003 0201 	and.w	r2, r3, #1
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f003 0303 	and.w	r3, r3, #3
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	d017      	beq.n	8003a48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	2203      	movs	r2, #3
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 0303 	and.w	r3, r3, #3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d123      	bne.n	8003a9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	08da      	lsrs	r2, r3, #3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3208      	adds	r2, #8
 8003a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	f003 0307 	and.w	r3, r3, #7
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	220f      	movs	r2, #15
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4013      	ands	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	691a      	ldr	r2, [r3, #16]
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	08da      	lsrs	r2, r3, #3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	3208      	adds	r2, #8
 8003a96:	69b9      	ldr	r1, [r7, #24]
 8003a98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	2203      	movs	r2, #3
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f003 0203 	and.w	r2, r3, #3
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f000 80c0 	beq.w	8003c5e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	60fb      	str	r3, [r7, #12]
 8003ae2:	4b66      	ldr	r3, [pc, #408]	; (8003c7c <HAL_GPIO_Init+0x324>)
 8003ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae6:	4a65      	ldr	r2, [pc, #404]	; (8003c7c <HAL_GPIO_Init+0x324>)
 8003ae8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003aec:	6453      	str	r3, [r2, #68]	; 0x44
 8003aee:	4b63      	ldr	r3, [pc, #396]	; (8003c7c <HAL_GPIO_Init+0x324>)
 8003af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003af6:	60fb      	str	r3, [r7, #12]
 8003af8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003afa:	4a61      	ldr	r2, [pc, #388]	; (8003c80 <HAL_GPIO_Init+0x328>)
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	089b      	lsrs	r3, r3, #2
 8003b00:	3302      	adds	r3, #2
 8003b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f003 0303 	and.w	r3, r3, #3
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	220f      	movs	r2, #15
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	43db      	mvns	r3, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a58      	ldr	r2, [pc, #352]	; (8003c84 <HAL_GPIO_Init+0x32c>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d037      	beq.n	8003b96 <HAL_GPIO_Init+0x23e>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a57      	ldr	r2, [pc, #348]	; (8003c88 <HAL_GPIO_Init+0x330>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d031      	beq.n	8003b92 <HAL_GPIO_Init+0x23a>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a56      	ldr	r2, [pc, #344]	; (8003c8c <HAL_GPIO_Init+0x334>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d02b      	beq.n	8003b8e <HAL_GPIO_Init+0x236>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a55      	ldr	r2, [pc, #340]	; (8003c90 <HAL_GPIO_Init+0x338>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d025      	beq.n	8003b8a <HAL_GPIO_Init+0x232>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a54      	ldr	r2, [pc, #336]	; (8003c94 <HAL_GPIO_Init+0x33c>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d01f      	beq.n	8003b86 <HAL_GPIO_Init+0x22e>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a53      	ldr	r2, [pc, #332]	; (8003c98 <HAL_GPIO_Init+0x340>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d019      	beq.n	8003b82 <HAL_GPIO_Init+0x22a>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a52      	ldr	r2, [pc, #328]	; (8003c9c <HAL_GPIO_Init+0x344>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d013      	beq.n	8003b7e <HAL_GPIO_Init+0x226>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a51      	ldr	r2, [pc, #324]	; (8003ca0 <HAL_GPIO_Init+0x348>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d00d      	beq.n	8003b7a <HAL_GPIO_Init+0x222>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a50      	ldr	r2, [pc, #320]	; (8003ca4 <HAL_GPIO_Init+0x34c>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d007      	beq.n	8003b76 <HAL_GPIO_Init+0x21e>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a4f      	ldr	r2, [pc, #316]	; (8003ca8 <HAL_GPIO_Init+0x350>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d101      	bne.n	8003b72 <HAL_GPIO_Init+0x21a>
 8003b6e:	2309      	movs	r3, #9
 8003b70:	e012      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b72:	230a      	movs	r3, #10
 8003b74:	e010      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b76:	2308      	movs	r3, #8
 8003b78:	e00e      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b7a:	2307      	movs	r3, #7
 8003b7c:	e00c      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b7e:	2306      	movs	r3, #6
 8003b80:	e00a      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b82:	2305      	movs	r3, #5
 8003b84:	e008      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b86:	2304      	movs	r3, #4
 8003b88:	e006      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e004      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b8e:	2302      	movs	r3, #2
 8003b90:	e002      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b92:	2301      	movs	r3, #1
 8003b94:	e000      	b.n	8003b98 <HAL_GPIO_Init+0x240>
 8003b96:	2300      	movs	r3, #0
 8003b98:	69fa      	ldr	r2, [r7, #28]
 8003b9a:	f002 0203 	and.w	r2, r2, #3
 8003b9e:	0092      	lsls	r2, r2, #2
 8003ba0:	4093      	lsls	r3, r2
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ba8:	4935      	ldr	r1, [pc, #212]	; (8003c80 <HAL_GPIO_Init+0x328>)
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	089b      	lsrs	r3, r3, #2
 8003bae:	3302      	adds	r3, #2
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bb6:	4b3d      	ldr	r3, [pc, #244]	; (8003cac <HAL_GPIO_Init+0x354>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	43db      	mvns	r3, r3
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003bd2:	69ba      	ldr	r2, [r7, #24]
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bda:	4a34      	ldr	r2, [pc, #208]	; (8003cac <HAL_GPIO_Init+0x354>)
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003be0:	4b32      	ldr	r3, [pc, #200]	; (8003cac <HAL_GPIO_Init+0x354>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	43db      	mvns	r3, r3
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	4013      	ands	r3, r2
 8003bee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d003      	beq.n	8003c04 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c04:	4a29      	ldr	r2, [pc, #164]	; (8003cac <HAL_GPIO_Init+0x354>)
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c0a:	4b28      	ldr	r3, [pc, #160]	; (8003cac <HAL_GPIO_Init+0x354>)
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	43db      	mvns	r3, r3
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	4013      	ands	r3, r2
 8003c18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003c26:	69ba      	ldr	r2, [r7, #24]
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c2e:	4a1f      	ldr	r2, [pc, #124]	; (8003cac <HAL_GPIO_Init+0x354>)
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c34:	4b1d      	ldr	r3, [pc, #116]	; (8003cac <HAL_GPIO_Init+0x354>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	4013      	ands	r3, r2
 8003c42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c58:	4a14      	ldr	r2, [pc, #80]	; (8003cac <HAL_GPIO_Init+0x354>)
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	3301      	adds	r3, #1
 8003c62:	61fb      	str	r3, [r7, #28]
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	2b0f      	cmp	r3, #15
 8003c68:	f67f ae84 	bls.w	8003974 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c6c:	bf00      	nop
 8003c6e:	bf00      	nop
 8003c70:	3724      	adds	r7, #36	; 0x24
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	40013800 	.word	0x40013800
 8003c84:	40020000 	.word	0x40020000
 8003c88:	40020400 	.word	0x40020400
 8003c8c:	40020800 	.word	0x40020800
 8003c90:	40020c00 	.word	0x40020c00
 8003c94:	40021000 	.word	0x40021000
 8003c98:	40021400 	.word	0x40021400
 8003c9c:	40021800 	.word	0x40021800
 8003ca0:	40021c00 	.word	0x40021c00
 8003ca4:	40022000 	.word	0x40022000
 8003ca8:	40022400 	.word	0x40022400
 8003cac:	40013c00 	.word	0x40013c00

08003cb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	460b      	mov	r3, r1
 8003cba:	807b      	strh	r3, [r7, #2]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cc0:	787b      	ldrb	r3, [r7, #1]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cc6:	887a      	ldrh	r2, [r7, #2]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ccc:	e003      	b.n	8003cd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cce:	887b      	ldrh	r3, [r7, #2]
 8003cd0:	041a      	lsls	r2, r3, #16
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	619a      	str	r2, [r3, #24]
}
 8003cd6:	bf00      	nop
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
	...

08003ce4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d101      	bne.n	8003cf6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e0bf      	b.n	8003e76 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d106      	bne.n	8003d10 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 f8ba 	bl	8003e84 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2202      	movs	r2, #2
 8003d14:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	699a      	ldr	r2, [r3, #24]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8003d26:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6999      	ldr	r1, [r3, #24]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d3c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6899      	ldr	r1, [r3, #8]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	4b4a      	ldr	r3, [pc, #296]	; (8003e80 <HAL_LTDC_Init+0x19c>)
 8003d58:	400b      	ands	r3, r1
 8003d5a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	041b      	lsls	r3, r3, #16
 8003d62:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6899      	ldr	r1, [r3, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699a      	ldr	r2, [r3, #24]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68d9      	ldr	r1, [r3, #12]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	4b3e      	ldr	r3, [pc, #248]	; (8003e80 <HAL_LTDC_Init+0x19c>)
 8003d86:	400b      	ands	r3, r1
 8003d88:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	041b      	lsls	r3, r3, #16
 8003d90:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68d9      	ldr	r1, [r3, #12]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a1a      	ldr	r2, [r3, #32]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6919      	ldr	r1, [r3, #16]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	4b33      	ldr	r3, [pc, #204]	; (8003e80 <HAL_LTDC_Init+0x19c>)
 8003db4:	400b      	ands	r3, r1
 8003db6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	041b      	lsls	r3, r3, #16
 8003dbe:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6919      	ldr	r1, [r3, #16]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6959      	ldr	r1, [r3, #20]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	4b27      	ldr	r3, [pc, #156]	; (8003e80 <HAL_LTDC_Init+0x19c>)
 8003de2:	400b      	ands	r3, r1
 8003de4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	041b      	lsls	r3, r3, #16
 8003dec:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	6959      	ldr	r1, [r3, #20]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	430a      	orrs	r2, r1
 8003e02:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e0a:	021b      	lsls	r3, r3, #8
 8003e0c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003e14:	041b      	lsls	r3, r3, #16
 8003e16:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8003e26:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0206 	orr.w	r2, r2, #6
 8003e52:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	699a      	ldr	r2, [r3, #24]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0201 	orr.w	r2, r2, #1
 8003e62:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	f000f800 	.word	0xf000f800

08003e84 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003e98:	b5b0      	push	{r4, r5, r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d101      	bne.n	8003eb2 <HAL_LTDC_ConfigLayer+0x1a>
 8003eae:	2302      	movs	r3, #2
 8003eb0:	e02c      	b.n	8003f0c <HAL_LTDC_ConfigLayer+0x74>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2134      	movs	r1, #52	; 0x34
 8003ec8:	fb01 f303 	mul.w	r3, r1, r3
 8003ecc:	4413      	add	r3, r2
 8003ece:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	4614      	mov	r4, r2
 8003ed6:	461d      	mov	r5, r3
 8003ed8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003eda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003edc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ede:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ee0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ee2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ee4:	682b      	ldr	r3, [r5, #0]
 8003ee6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	68b9      	ldr	r1, [r7, #8]
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 f83b 	bl	8003f68 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bdb0      	pop	{r4, r5, r7, pc}

08003f14 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d101      	bne.n	8003f2a <HAL_LTDC_EnableDither+0x16>
 8003f26:	2302      	movs	r3, #2
 8003f28:	e016      	b.n	8003f58 <HAL_LTDC_EnableDither+0x44>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2202      	movs	r2, #2
 8003f36:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8003f3a:	4b0a      	ldr	r3, [pc, #40]	; (8003f64 <HAL_LTDC_EnableDither+0x50>)
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	4a09      	ldr	r2, [pc, #36]	; (8003f64 <HAL_LTDC_EnableDither+0x50>)
 8003f40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f44:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	40016800 	.word	0x40016800

08003f68 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b089      	sub	sp, #36	; 0x24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	0c1b      	lsrs	r3, r3, #16
 8003f80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f84:	4413      	add	r3, r2
 8003f86:	041b      	lsls	r3, r3, #16
 8003f88:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	01db      	lsls	r3, r3, #7
 8003f94:	4413      	add	r3, r2
 8003f96:	3384      	adds	r3, #132	; 0x84
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	4611      	mov	r1, r2
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	01d2      	lsls	r2, r2, #7
 8003fa4:	440a      	add	r2, r1
 8003fa6:	3284      	adds	r2, #132	; 0x84
 8003fa8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003fac:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	0c1b      	lsrs	r3, r3, #16
 8003fba:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003fbe:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003fc0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	01db      	lsls	r3, r3, #7
 8003fcc:	440b      	add	r3, r1
 8003fce:	3384      	adds	r3, #132	; 0x84
 8003fd0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003fd6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fe6:	4413      	add	r3, r2
 8003fe8:	041b      	lsls	r3, r3, #16
 8003fea:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	01db      	lsls	r3, r3, #7
 8003ff6:	4413      	add	r3, r2
 8003ff8:	3384      	adds	r3, #132	; 0x84
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	6812      	ldr	r2, [r2, #0]
 8004000:	4611      	mov	r1, r2
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	01d2      	lsls	r2, r2, #7
 8004006:	440a      	add	r2, r1
 8004008:	3284      	adds	r2, #132	; 0x84
 800400a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800400e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800401e:	4413      	add	r3, r2
 8004020:	1c5a      	adds	r2, r3, #1
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4619      	mov	r1, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	01db      	lsls	r3, r3, #7
 800402c:	440b      	add	r3, r1
 800402e:	3384      	adds	r3, #132	; 0x84
 8004030:	4619      	mov	r1, r3
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	4313      	orrs	r3, r2
 8004036:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	461a      	mov	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	01db      	lsls	r3, r3, #7
 8004042:	4413      	add	r3, r2
 8004044:	3384      	adds	r3, #132	; 0x84
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	6812      	ldr	r2, [r2, #0]
 800404c:	4611      	mov	r1, r2
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	01d2      	lsls	r2, r2, #7
 8004052:	440a      	add	r2, r1
 8004054:	3284      	adds	r2, #132	; 0x84
 8004056:	f023 0307 	bic.w	r3, r3, #7
 800405a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	461a      	mov	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	01db      	lsls	r3, r3, #7
 8004066:	4413      	add	r3, r2
 8004068:	3384      	adds	r3, #132	; 0x84
 800406a:	461a      	mov	r2, r3
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004078:	021b      	lsls	r3, r3, #8
 800407a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004082:	041b      	lsls	r3, r3, #16
 8004084:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	061b      	lsls	r3, r3, #24
 800408c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	461a      	mov	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	01db      	lsls	r3, r3, #7
 8004098:	4413      	add	r3, r2
 800409a:	3384      	adds	r3, #132	; 0x84
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	461a      	mov	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	01db      	lsls	r3, r3, #7
 80040a8:	4413      	add	r3, r2
 80040aa:	3384      	adds	r3, #132	; 0x84
 80040ac:	461a      	mov	r2, r3
 80040ae:	2300      	movs	r3, #0
 80040b0:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80040b8:	461a      	mov	r2, r3
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	431a      	orrs	r2, r3
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	431a      	orrs	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4619      	mov	r1, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	01db      	lsls	r3, r3, #7
 80040cc:	440b      	add	r3, r1
 80040ce:	3384      	adds	r3, #132	; 0x84
 80040d0:	4619      	mov	r1, r3
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	4313      	orrs	r3, r2
 80040d6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	01db      	lsls	r3, r3, #7
 80040e2:	4413      	add	r3, r2
 80040e4:	3384      	adds	r3, #132	; 0x84
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	4611      	mov	r1, r2
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	01d2      	lsls	r2, r2, #7
 80040f2:	440a      	add	r2, r1
 80040f4:	3284      	adds	r2, #132	; 0x84
 80040f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80040fa:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	461a      	mov	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	01db      	lsls	r3, r3, #7
 8004106:	4413      	add	r3, r2
 8004108:	3384      	adds	r3, #132	; 0x84
 800410a:	461a      	mov	r2, r3
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	461a      	mov	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	01db      	lsls	r3, r3, #7
 800411c:	4413      	add	r3, r2
 800411e:	3384      	adds	r3, #132	; 0x84
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	6812      	ldr	r2, [r2, #0]
 8004126:	4611      	mov	r1, r2
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	01d2      	lsls	r2, r2, #7
 800412c:	440a      	add	r2, r1
 800412e:	3284      	adds	r2, #132	; 0x84
 8004130:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004134:	f023 0307 	bic.w	r3, r3, #7
 8004138:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	69da      	ldr	r2, [r3, #28]
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	68f9      	ldr	r1, [r7, #12]
 8004144:	6809      	ldr	r1, [r1, #0]
 8004146:	4608      	mov	r0, r1
 8004148:	6879      	ldr	r1, [r7, #4]
 800414a:	01c9      	lsls	r1, r1, #7
 800414c:	4401      	add	r1, r0
 800414e:	3184      	adds	r1, #132	; 0x84
 8004150:	4313      	orrs	r3, r2
 8004152:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	461a      	mov	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	01db      	lsls	r3, r3, #7
 800415e:	4413      	add	r3, r2
 8004160:	3384      	adds	r3, #132	; 0x84
 8004162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	461a      	mov	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	01db      	lsls	r3, r3, #7
 800416e:	4413      	add	r3, r2
 8004170:	3384      	adds	r3, #132	; 0x84
 8004172:	461a      	mov	r2, r3
 8004174:	2300      	movs	r3, #0
 8004176:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	461a      	mov	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	01db      	lsls	r3, r3, #7
 8004182:	4413      	add	r3, r2
 8004184:	3384      	adds	r3, #132	; 0x84
 8004186:	461a      	mov	r2, r3
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418c:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d102      	bne.n	800419c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004196:	2304      	movs	r3, #4
 8004198:	61fb      	str	r3, [r7, #28]
 800419a:	e01b      	b.n	80041d4 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d102      	bne.n	80041aa <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80041a4:	2303      	movs	r3, #3
 80041a6:	61fb      	str	r3, [r7, #28]
 80041a8:	e014      	b.n	80041d4 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d00b      	beq.n	80041ca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d007      	beq.n	80041ca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d003      	beq.n	80041ca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80041c6:	2b07      	cmp	r3, #7
 80041c8:	d102      	bne.n	80041d0 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80041ca:	2302      	movs	r3, #2
 80041cc:	61fb      	str	r3, [r7, #28]
 80041ce:	e001      	b.n	80041d4 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80041d0:	2301      	movs	r3, #1
 80041d2:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	461a      	mov	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	01db      	lsls	r3, r3, #7
 80041de:	4413      	add	r3, r2
 80041e0:	3384      	adds	r3, #132	; 0x84
 80041e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	4611      	mov	r1, r2
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	01d2      	lsls	r2, r2, #7
 80041ee:	440a      	add	r2, r1
 80041f0:	3284      	adds	r2, #132	; 0x84
 80041f2:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80041f6:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fc:	69fa      	ldr	r2, [r7, #28]
 80041fe:	fb02 f303 	mul.w	r3, r2, r3
 8004202:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	6859      	ldr	r1, [r3, #4]
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	1acb      	subs	r3, r1, r3
 800420e:	69f9      	ldr	r1, [r7, #28]
 8004210:	fb01 f303 	mul.w	r3, r1, r3
 8004214:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004216:	68f9      	ldr	r1, [r7, #12]
 8004218:	6809      	ldr	r1, [r1, #0]
 800421a:	4608      	mov	r0, r1
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	01c9      	lsls	r1, r1, #7
 8004220:	4401      	add	r1, r0
 8004222:	3184      	adds	r1, #132	; 0x84
 8004224:	4313      	orrs	r3, r2
 8004226:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	461a      	mov	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	01db      	lsls	r3, r3, #7
 8004232:	4413      	add	r3, r2
 8004234:	3384      	adds	r3, #132	; 0x84
 8004236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	6812      	ldr	r2, [r2, #0]
 800423c:	4611      	mov	r1, r2
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	01d2      	lsls	r2, r2, #7
 8004242:	440a      	add	r2, r1
 8004244:	3284      	adds	r2, #132	; 0x84
 8004246:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800424a:	f023 0307 	bic.w	r3, r3, #7
 800424e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	01db      	lsls	r3, r3, #7
 800425a:	4413      	add	r3, r2
 800425c:	3384      	adds	r3, #132	; 0x84
 800425e:	461a      	mov	r2, r3
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004264:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	461a      	mov	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	01db      	lsls	r3, r3, #7
 8004270:	4413      	add	r3, r2
 8004272:	3384      	adds	r3, #132	; 0x84
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	6812      	ldr	r2, [r2, #0]
 800427a:	4611      	mov	r1, r2
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	01d2      	lsls	r2, r2, #7
 8004280:	440a      	add	r2, r1
 8004282:	3284      	adds	r2, #132	; 0x84
 8004284:	f043 0301 	orr.w	r3, r3, #1
 8004288:	6013      	str	r3, [r2, #0]
}
 800428a:	bf00      	nop
 800428c:	3724      	adds	r7, #36	; 0x24
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
	...

08004298 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800429e:	2300      	movs	r3, #0
 80042a0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80042a2:	2300      	movs	r3, #0
 80042a4:	603b      	str	r3, [r7, #0]
 80042a6:	4b20      	ldr	r3, [pc, #128]	; (8004328 <HAL_PWREx_EnableOverDrive+0x90>)
 80042a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042aa:	4a1f      	ldr	r2, [pc, #124]	; (8004328 <HAL_PWREx_EnableOverDrive+0x90>)
 80042ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042b0:	6413      	str	r3, [r2, #64]	; 0x40
 80042b2:	4b1d      	ldr	r3, [pc, #116]	; (8004328 <HAL_PWREx_EnableOverDrive+0x90>)
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ba:	603b      	str	r3, [r7, #0]
 80042bc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80042be:	4b1b      	ldr	r3, [pc, #108]	; (800432c <HAL_PWREx_EnableOverDrive+0x94>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042c4:	f7fe fdb2 	bl	8002e2c <HAL_GetTick>
 80042c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042ca:	e009      	b.n	80042e0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042cc:	f7fe fdae 	bl	8002e2c <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042da:	d901      	bls.n	80042e0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e01f      	b.n	8004320 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042e0:	4b13      	ldr	r3, [pc, #76]	; (8004330 <HAL_PWREx_EnableOverDrive+0x98>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ec:	d1ee      	bne.n	80042cc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80042ee:	4b11      	ldr	r3, [pc, #68]	; (8004334 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042f0:	2201      	movs	r2, #1
 80042f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042f4:	f7fe fd9a 	bl	8002e2c <HAL_GetTick>
 80042f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042fa:	e009      	b.n	8004310 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042fc:	f7fe fd96 	bl	8002e2c <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800430a:	d901      	bls.n	8004310 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e007      	b.n	8004320 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004310:	4b07      	ldr	r3, [pc, #28]	; (8004330 <HAL_PWREx_EnableOverDrive+0x98>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004318:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800431c:	d1ee      	bne.n	80042fc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3708      	adds	r7, #8
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40023800 	.word	0x40023800
 800432c:	420e0040 	.word	0x420e0040
 8004330:	40007000 	.word	0x40007000
 8004334:	420e0044 	.word	0x420e0044

08004338 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e267      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	2b00      	cmp	r3, #0
 8004354:	d075      	beq.n	8004442 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004356:	4b88      	ldr	r3, [pc, #544]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f003 030c 	and.w	r3, r3, #12
 800435e:	2b04      	cmp	r3, #4
 8004360:	d00c      	beq.n	800437c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004362:	4b85      	ldr	r3, [pc, #532]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800436a:	2b08      	cmp	r3, #8
 800436c:	d112      	bne.n	8004394 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800436e:	4b82      	ldr	r3, [pc, #520]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004376:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800437a:	d10b      	bne.n	8004394 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800437c:	4b7e      	ldr	r3, [pc, #504]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d05b      	beq.n	8004440 <HAL_RCC_OscConfig+0x108>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d157      	bne.n	8004440 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e242      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800439c:	d106      	bne.n	80043ac <HAL_RCC_OscConfig+0x74>
 800439e:	4b76      	ldr	r3, [pc, #472]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a75      	ldr	r2, [pc, #468]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a8:	6013      	str	r3, [r2, #0]
 80043aa:	e01d      	b.n	80043e8 <HAL_RCC_OscConfig+0xb0>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043b4:	d10c      	bne.n	80043d0 <HAL_RCC_OscConfig+0x98>
 80043b6:	4b70      	ldr	r3, [pc, #448]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a6f      	ldr	r2, [pc, #444]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043c0:	6013      	str	r3, [r2, #0]
 80043c2:	4b6d      	ldr	r3, [pc, #436]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a6c      	ldr	r2, [pc, #432]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	e00b      	b.n	80043e8 <HAL_RCC_OscConfig+0xb0>
 80043d0:	4b69      	ldr	r3, [pc, #420]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a68      	ldr	r2, [pc, #416]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	4b66      	ldr	r3, [pc, #408]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a65      	ldr	r2, [pc, #404]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80043e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d013      	beq.n	8004418 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f0:	f7fe fd1c 	bl	8002e2c <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043f8:	f7fe fd18 	bl	8002e2c <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b64      	cmp	r3, #100	; 0x64
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e207      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800440a:	4b5b      	ldr	r3, [pc, #364]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCC_OscConfig+0xc0>
 8004416:	e014      	b.n	8004442 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004418:	f7fe fd08 	bl	8002e2c <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004420:	f7fe fd04 	bl	8002e2c <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b64      	cmp	r3, #100	; 0x64
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e1f3      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004432:	4b51      	ldr	r3, [pc, #324]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1f0      	bne.n	8004420 <HAL_RCC_OscConfig+0xe8>
 800443e:	e000      	b.n	8004442 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d063      	beq.n	8004516 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800444e:	4b4a      	ldr	r3, [pc, #296]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 030c 	and.w	r3, r3, #12
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00b      	beq.n	8004472 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800445a:	4b47      	ldr	r3, [pc, #284]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004462:	2b08      	cmp	r3, #8
 8004464:	d11c      	bne.n	80044a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004466:	4b44      	ldr	r3, [pc, #272]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d116      	bne.n	80044a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004472:	4b41      	ldr	r3, [pc, #260]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d005      	beq.n	800448a <HAL_RCC_OscConfig+0x152>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d001      	beq.n	800448a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e1c7      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800448a:	4b3b      	ldr	r3, [pc, #236]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	4937      	ldr	r1, [pc, #220]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 800449a:	4313      	orrs	r3, r2
 800449c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800449e:	e03a      	b.n	8004516 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d020      	beq.n	80044ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044a8:	4b34      	ldr	r3, [pc, #208]	; (800457c <HAL_RCC_OscConfig+0x244>)
 80044aa:	2201      	movs	r2, #1
 80044ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ae:	f7fe fcbd 	bl	8002e2c <HAL_GetTick>
 80044b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044b4:	e008      	b.n	80044c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044b6:	f7fe fcb9 	bl	8002e2c <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d901      	bls.n	80044c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e1a8      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044c8:	4b2b      	ldr	r3, [pc, #172]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d0f0      	beq.n	80044b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044d4:	4b28      	ldr	r3, [pc, #160]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	00db      	lsls	r3, r3, #3
 80044e2:	4925      	ldr	r1, [pc, #148]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	600b      	str	r3, [r1, #0]
 80044e8:	e015      	b.n	8004516 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ea:	4b24      	ldr	r3, [pc, #144]	; (800457c <HAL_RCC_OscConfig+0x244>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f0:	f7fe fc9c 	bl	8002e2c <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044f8:	f7fe fc98 	bl	8002e2c <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e187      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800450a:	4b1b      	ldr	r3, [pc, #108]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1f0      	bne.n	80044f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0308 	and.w	r3, r3, #8
 800451e:	2b00      	cmp	r3, #0
 8004520:	d036      	beq.n	8004590 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d016      	beq.n	8004558 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800452a:	4b15      	ldr	r3, [pc, #84]	; (8004580 <HAL_RCC_OscConfig+0x248>)
 800452c:	2201      	movs	r2, #1
 800452e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004530:	f7fe fc7c 	bl	8002e2c <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004538:	f7fe fc78 	bl	8002e2c <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e167      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800454a:	4b0b      	ldr	r3, [pc, #44]	; (8004578 <HAL_RCC_OscConfig+0x240>)
 800454c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0f0      	beq.n	8004538 <HAL_RCC_OscConfig+0x200>
 8004556:	e01b      	b.n	8004590 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004558:	4b09      	ldr	r3, [pc, #36]	; (8004580 <HAL_RCC_OscConfig+0x248>)
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800455e:	f7fe fc65 	bl	8002e2c <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004564:	e00e      	b.n	8004584 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004566:	f7fe fc61 	bl	8002e2c <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d907      	bls.n	8004584 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e150      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
 8004578:	40023800 	.word	0x40023800
 800457c:	42470000 	.word	0x42470000
 8004580:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004584:	4b88      	ldr	r3, [pc, #544]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1ea      	bne.n	8004566 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	2b00      	cmp	r3, #0
 800459a:	f000 8097 	beq.w	80046cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800459e:	2300      	movs	r3, #0
 80045a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045a2:	4b81      	ldr	r3, [pc, #516]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10f      	bne.n	80045ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ae:	2300      	movs	r3, #0
 80045b0:	60bb      	str	r3, [r7, #8]
 80045b2:	4b7d      	ldr	r3, [pc, #500]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 80045b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b6:	4a7c      	ldr	r2, [pc, #496]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 80045b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045bc:	6413      	str	r3, [r2, #64]	; 0x40
 80045be:	4b7a      	ldr	r3, [pc, #488]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 80045c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c6:	60bb      	str	r3, [r7, #8]
 80045c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045ca:	2301      	movs	r3, #1
 80045cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ce:	4b77      	ldr	r3, [pc, #476]	; (80047ac <HAL_RCC_OscConfig+0x474>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d118      	bne.n	800460c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045da:	4b74      	ldr	r3, [pc, #464]	; (80047ac <HAL_RCC_OscConfig+0x474>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a73      	ldr	r2, [pc, #460]	; (80047ac <HAL_RCC_OscConfig+0x474>)
 80045e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045e6:	f7fe fc21 	bl	8002e2c <HAL_GetTick>
 80045ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ec:	e008      	b.n	8004600 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ee:	f7fe fc1d 	bl	8002e2c <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e10c      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004600:	4b6a      	ldr	r3, [pc, #424]	; (80047ac <HAL_RCC_OscConfig+0x474>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f0      	beq.n	80045ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d106      	bne.n	8004622 <HAL_RCC_OscConfig+0x2ea>
 8004614:	4b64      	ldr	r3, [pc, #400]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004618:	4a63      	ldr	r2, [pc, #396]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 800461a:	f043 0301 	orr.w	r3, r3, #1
 800461e:	6713      	str	r3, [r2, #112]	; 0x70
 8004620:	e01c      	b.n	800465c <HAL_RCC_OscConfig+0x324>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	2b05      	cmp	r3, #5
 8004628:	d10c      	bne.n	8004644 <HAL_RCC_OscConfig+0x30c>
 800462a:	4b5f      	ldr	r3, [pc, #380]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 800462c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800462e:	4a5e      	ldr	r2, [pc, #376]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004630:	f043 0304 	orr.w	r3, r3, #4
 8004634:	6713      	str	r3, [r2, #112]	; 0x70
 8004636:	4b5c      	ldr	r3, [pc, #368]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800463a:	4a5b      	ldr	r2, [pc, #364]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 800463c:	f043 0301 	orr.w	r3, r3, #1
 8004640:	6713      	str	r3, [r2, #112]	; 0x70
 8004642:	e00b      	b.n	800465c <HAL_RCC_OscConfig+0x324>
 8004644:	4b58      	ldr	r3, [pc, #352]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004648:	4a57      	ldr	r2, [pc, #348]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 800464a:	f023 0301 	bic.w	r3, r3, #1
 800464e:	6713      	str	r3, [r2, #112]	; 0x70
 8004650:	4b55      	ldr	r3, [pc, #340]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004654:	4a54      	ldr	r2, [pc, #336]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004656:	f023 0304 	bic.w	r3, r3, #4
 800465a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d015      	beq.n	8004690 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004664:	f7fe fbe2 	bl	8002e2c <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800466a:	e00a      	b.n	8004682 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800466c:	f7fe fbde 	bl	8002e2c <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	f241 3288 	movw	r2, #5000	; 0x1388
 800467a:	4293      	cmp	r3, r2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e0cb      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004682:	4b49      	ldr	r3, [pc, #292]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0ee      	beq.n	800466c <HAL_RCC_OscConfig+0x334>
 800468e:	e014      	b.n	80046ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004690:	f7fe fbcc 	bl	8002e2c <HAL_GetTick>
 8004694:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004696:	e00a      	b.n	80046ae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004698:	f7fe fbc8 	bl	8002e2c <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e0b5      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ae:	4b3e      	ldr	r3, [pc, #248]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 80046b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1ee      	bne.n	8004698 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046ba:	7dfb      	ldrb	r3, [r7, #23]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d105      	bne.n	80046cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046c0:	4b39      	ldr	r3, [pc, #228]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	4a38      	ldr	r2, [pc, #224]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 80046c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 80a1 	beq.w	8004818 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046d6:	4b34      	ldr	r3, [pc, #208]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	f003 030c 	and.w	r3, r3, #12
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d05c      	beq.n	800479c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d141      	bne.n	800476e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ea:	4b31      	ldr	r3, [pc, #196]	; (80047b0 <HAL_RCC_OscConfig+0x478>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f0:	f7fe fb9c 	bl	8002e2c <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046f8:	f7fe fb98 	bl	8002e2c <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e087      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800470a:	4b27      	ldr	r3, [pc, #156]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	69da      	ldr	r2, [r3, #28]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1b      	ldr	r3, [r3, #32]
 800471e:	431a      	orrs	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	019b      	lsls	r3, r3, #6
 8004726:	431a      	orrs	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800472c:	085b      	lsrs	r3, r3, #1
 800472e:	3b01      	subs	r3, #1
 8004730:	041b      	lsls	r3, r3, #16
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004738:	061b      	lsls	r3, r3, #24
 800473a:	491b      	ldr	r1, [pc, #108]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 800473c:	4313      	orrs	r3, r2
 800473e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004740:	4b1b      	ldr	r3, [pc, #108]	; (80047b0 <HAL_RCC_OscConfig+0x478>)
 8004742:	2201      	movs	r2, #1
 8004744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004746:	f7fe fb71 	bl	8002e2c <HAL_GetTick>
 800474a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800474c:	e008      	b.n	8004760 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800474e:	f7fe fb6d 	bl	8002e2c <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	2b02      	cmp	r3, #2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e05c      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004760:	4b11      	ldr	r3, [pc, #68]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d0f0      	beq.n	800474e <HAL_RCC_OscConfig+0x416>
 800476c:	e054      	b.n	8004818 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800476e:	4b10      	ldr	r3, [pc, #64]	; (80047b0 <HAL_RCC_OscConfig+0x478>)
 8004770:	2200      	movs	r2, #0
 8004772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004774:	f7fe fb5a 	bl	8002e2c <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800477c:	f7fe fb56 	bl	8002e2c <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e045      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800478e:	4b06      	ldr	r3, [pc, #24]	; (80047a8 <HAL_RCC_OscConfig+0x470>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1f0      	bne.n	800477c <HAL_RCC_OscConfig+0x444>
 800479a:	e03d      	b.n	8004818 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d107      	bne.n	80047b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e038      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
 80047a8:	40023800 	.word	0x40023800
 80047ac:	40007000 	.word	0x40007000
 80047b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047b4:	4b1b      	ldr	r3, [pc, #108]	; (8004824 <HAL_RCC_OscConfig+0x4ec>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d028      	beq.n	8004814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d121      	bne.n	8004814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047da:	429a      	cmp	r2, r3
 80047dc:	d11a      	bne.n	8004814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80047e4:	4013      	ands	r3, r2
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d111      	bne.n	8004814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fa:	085b      	lsrs	r3, r3, #1
 80047fc:	3b01      	subs	r3, #1
 80047fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004800:	429a      	cmp	r2, r3
 8004802:	d107      	bne.n	8004814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004810:	429a      	cmp	r2, r3
 8004812:	d001      	beq.n	8004818 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e000      	b.n	800481a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3718      	adds	r7, #24
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	40023800 	.word	0x40023800

08004828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d101      	bne.n	800483c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e0cc      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800483c:	4b68      	ldr	r3, [pc, #416]	; (80049e0 <HAL_RCC_ClockConfig+0x1b8>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 030f 	and.w	r3, r3, #15
 8004844:	683a      	ldr	r2, [r7, #0]
 8004846:	429a      	cmp	r2, r3
 8004848:	d90c      	bls.n	8004864 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800484a:	4b65      	ldr	r3, [pc, #404]	; (80049e0 <HAL_RCC_ClockConfig+0x1b8>)
 800484c:	683a      	ldr	r2, [r7, #0]
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004852:	4b63      	ldr	r3, [pc, #396]	; (80049e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 030f 	and.w	r3, r3, #15
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	429a      	cmp	r2, r3
 800485e:	d001      	beq.n	8004864 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e0b8      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d020      	beq.n	80048b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0304 	and.w	r3, r3, #4
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800487c:	4b59      	ldr	r3, [pc, #356]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	4a58      	ldr	r2, [pc, #352]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004882:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004886:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0308 	and.w	r3, r3, #8
 8004890:	2b00      	cmp	r3, #0
 8004892:	d005      	beq.n	80048a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004894:	4b53      	ldr	r3, [pc, #332]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	4a52      	ldr	r2, [pc, #328]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 800489a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800489e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048a0:	4b50      	ldr	r3, [pc, #320]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	494d      	ldr	r1, [pc, #308]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0301 	and.w	r3, r3, #1
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d044      	beq.n	8004948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d107      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c6:	4b47      	ldr	r3, [pc, #284]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d119      	bne.n	8004906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e07f      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d003      	beq.n	80048e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048e2:	2b03      	cmp	r3, #3
 80048e4:	d107      	bne.n	80048f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048e6:	4b3f      	ldr	r3, [pc, #252]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d109      	bne.n	8004906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e06f      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048f6:	4b3b      	ldr	r3, [pc, #236]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e067      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004906:	4b37      	ldr	r3, [pc, #220]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f023 0203 	bic.w	r2, r3, #3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	4934      	ldr	r1, [pc, #208]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004914:	4313      	orrs	r3, r2
 8004916:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004918:	f7fe fa88 	bl	8002e2c <HAL_GetTick>
 800491c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800491e:	e00a      	b.n	8004936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004920:	f7fe fa84 	bl	8002e2c <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	f241 3288 	movw	r2, #5000	; 0x1388
 800492e:	4293      	cmp	r3, r2
 8004930:	d901      	bls.n	8004936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e04f      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004936:	4b2b      	ldr	r3, [pc, #172]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f003 020c 	and.w	r2, r3, #12
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	429a      	cmp	r2, r3
 8004946:	d1eb      	bne.n	8004920 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004948:	4b25      	ldr	r3, [pc, #148]	; (80049e0 <HAL_RCC_ClockConfig+0x1b8>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d20c      	bcs.n	8004970 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004956:	4b22      	ldr	r3, [pc, #136]	; (80049e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800495e:	4b20      	ldr	r3, [pc, #128]	; (80049e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 030f 	and.w	r3, r3, #15
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	429a      	cmp	r2, r3
 800496a:	d001      	beq.n	8004970 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e032      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0304 	and.w	r3, r3, #4
 8004978:	2b00      	cmp	r3, #0
 800497a:	d008      	beq.n	800498e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800497c:	4b19      	ldr	r3, [pc, #100]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	4916      	ldr	r1, [pc, #88]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 800498a:	4313      	orrs	r3, r2
 800498c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0308 	and.w	r3, r3, #8
 8004996:	2b00      	cmp	r3, #0
 8004998:	d009      	beq.n	80049ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800499a:	4b12      	ldr	r3, [pc, #72]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	490e      	ldr	r1, [pc, #56]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049ae:	f000 f821 	bl	80049f4 <HAL_RCC_GetSysClockFreq>
 80049b2:	4602      	mov	r2, r0
 80049b4:	4b0b      	ldr	r3, [pc, #44]	; (80049e4 <HAL_RCC_ClockConfig+0x1bc>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	f003 030f 	and.w	r3, r3, #15
 80049be:	490a      	ldr	r1, [pc, #40]	; (80049e8 <HAL_RCC_ClockConfig+0x1c0>)
 80049c0:	5ccb      	ldrb	r3, [r1, r3]
 80049c2:	fa22 f303 	lsr.w	r3, r2, r3
 80049c6:	4a09      	ldr	r2, [pc, #36]	; (80049ec <HAL_RCC_ClockConfig+0x1c4>)
 80049c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80049ca:	4b09      	ldr	r3, [pc, #36]	; (80049f0 <HAL_RCC_ClockConfig+0x1c8>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f7fe f9e8 	bl	8002da4 <HAL_InitTick>

  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3710      	adds	r7, #16
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	40023c00 	.word	0x40023c00
 80049e4:	40023800 	.word	0x40023800
 80049e8:	08008ca8 	.word	0x08008ca8
 80049ec:	20000000 	.word	0x20000000
 80049f0:	20000080 	.word	0x20000080

080049f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049f8:	b090      	sub	sp, #64	; 0x40
 80049fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80049fc:	2300      	movs	r3, #0
 80049fe:	637b      	str	r3, [r7, #52]	; 0x34
 8004a00:	2300      	movs	r3, #0
 8004a02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a04:	2300      	movs	r3, #0
 8004a06:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a0c:	4b59      	ldr	r3, [pc, #356]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 030c 	and.w	r3, r3, #12
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d00d      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x40>
 8004a18:	2b08      	cmp	r3, #8
 8004a1a:	f200 80a1 	bhi.w	8004b60 <HAL_RCC_GetSysClockFreq+0x16c>
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d002      	beq.n	8004a28 <HAL_RCC_GetSysClockFreq+0x34>
 8004a22:	2b04      	cmp	r3, #4
 8004a24:	d003      	beq.n	8004a2e <HAL_RCC_GetSysClockFreq+0x3a>
 8004a26:	e09b      	b.n	8004b60 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a28:	4b53      	ldr	r3, [pc, #332]	; (8004b78 <HAL_RCC_GetSysClockFreq+0x184>)
 8004a2a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004a2c:	e09b      	b.n	8004b66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a2e:	4b53      	ldr	r3, [pc, #332]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x188>)
 8004a30:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004a32:	e098      	b.n	8004b66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a34:	4b4f      	ldr	r3, [pc, #316]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a3c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a3e:	4b4d      	ldr	r3, [pc, #308]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d028      	beq.n	8004a9c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a4a:	4b4a      	ldr	r3, [pc, #296]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	099b      	lsrs	r3, r3, #6
 8004a50:	2200      	movs	r2, #0
 8004a52:	623b      	str	r3, [r7, #32]
 8004a54:	627a      	str	r2, [r7, #36]	; 0x24
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	4b47      	ldr	r3, [pc, #284]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x188>)
 8004a60:	fb03 f201 	mul.w	r2, r3, r1
 8004a64:	2300      	movs	r3, #0
 8004a66:	fb00 f303 	mul.w	r3, r0, r3
 8004a6a:	4413      	add	r3, r2
 8004a6c:	4a43      	ldr	r2, [pc, #268]	; (8004b7c <HAL_RCC_GetSysClockFreq+0x188>)
 8004a6e:	fba0 1202 	umull	r1, r2, r0, r2
 8004a72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a74:	460a      	mov	r2, r1
 8004a76:	62ba      	str	r2, [r7, #40]	; 0x28
 8004a78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a7a:	4413      	add	r3, r2
 8004a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a80:	2200      	movs	r2, #0
 8004a82:	61bb      	str	r3, [r7, #24]
 8004a84:	61fa      	str	r2, [r7, #28]
 8004a86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a8a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004a8e:	f7fc f89b 	bl	8000bc8 <__aeabi_uldivmod>
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	4613      	mov	r3, r2
 8004a98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a9a:	e053      	b.n	8004b44 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a9c:	4b35      	ldr	r3, [pc, #212]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	099b      	lsrs	r3, r3, #6
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	617a      	str	r2, [r7, #20]
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004aae:	f04f 0b00 	mov.w	fp, #0
 8004ab2:	4652      	mov	r2, sl
 8004ab4:	465b      	mov	r3, fp
 8004ab6:	f04f 0000 	mov.w	r0, #0
 8004aba:	f04f 0100 	mov.w	r1, #0
 8004abe:	0159      	lsls	r1, r3, #5
 8004ac0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ac4:	0150      	lsls	r0, r2, #5
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	460b      	mov	r3, r1
 8004aca:	ebb2 080a 	subs.w	r8, r2, sl
 8004ace:	eb63 090b 	sbc.w	r9, r3, fp
 8004ad2:	f04f 0200 	mov.w	r2, #0
 8004ad6:	f04f 0300 	mov.w	r3, #0
 8004ada:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004ade:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004ae2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004ae6:	ebb2 0408 	subs.w	r4, r2, r8
 8004aea:	eb63 0509 	sbc.w	r5, r3, r9
 8004aee:	f04f 0200 	mov.w	r2, #0
 8004af2:	f04f 0300 	mov.w	r3, #0
 8004af6:	00eb      	lsls	r3, r5, #3
 8004af8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004afc:	00e2      	lsls	r2, r4, #3
 8004afe:	4614      	mov	r4, r2
 8004b00:	461d      	mov	r5, r3
 8004b02:	eb14 030a 	adds.w	r3, r4, sl
 8004b06:	603b      	str	r3, [r7, #0]
 8004b08:	eb45 030b 	adc.w	r3, r5, fp
 8004b0c:	607b      	str	r3, [r7, #4]
 8004b0e:	f04f 0200 	mov.w	r2, #0
 8004b12:	f04f 0300 	mov.w	r3, #0
 8004b16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b1a:	4629      	mov	r1, r5
 8004b1c:	028b      	lsls	r3, r1, #10
 8004b1e:	4621      	mov	r1, r4
 8004b20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b24:	4621      	mov	r1, r4
 8004b26:	028a      	lsls	r2, r1, #10
 8004b28:	4610      	mov	r0, r2
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b2e:	2200      	movs	r2, #0
 8004b30:	60bb      	str	r3, [r7, #8]
 8004b32:	60fa      	str	r2, [r7, #12]
 8004b34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b38:	f7fc f846 	bl	8000bc8 <__aeabi_uldivmod>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4613      	mov	r3, r2
 8004b42:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b44:	4b0b      	ldr	r3, [pc, #44]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x180>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	0c1b      	lsrs	r3, r3, #16
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	3301      	adds	r3, #1
 8004b50:	005b      	lsls	r3, r3, #1
 8004b52:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004b54:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b5c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004b5e:	e002      	b.n	8004b66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b60:	4b05      	ldr	r3, [pc, #20]	; (8004b78 <HAL_RCC_GetSysClockFreq+0x184>)
 8004b62:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004b64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3740      	adds	r7, #64	; 0x40
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b72:	bf00      	nop
 8004b74:	40023800 	.word	0x40023800
 8004b78:	00f42400 	.word	0x00f42400
 8004b7c:	017d7840 	.word	0x017d7840

08004b80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b086      	sub	sp, #24
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d10b      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d105      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d075      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004bb4:	4b91      	ldr	r3, [pc, #580]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bba:	f7fe f937 	bl	8002e2c <HAL_GetTick>
 8004bbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bc0:	e008      	b.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004bc2:	f7fe f933 	bl	8002e2c <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d901      	bls.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e189      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bd4:	4b8a      	ldr	r3, [pc, #552]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d1f0      	bne.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d009      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	019a      	lsls	r2, r3, #6
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	071b      	lsls	r3, r3, #28
 8004bf8:	4981      	ldr	r1, [pc, #516]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d01f      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004c0c:	4b7c      	ldr	r3, [pc, #496]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c12:	0f1b      	lsrs	r3, r3, #28
 8004c14:	f003 0307 	and.w	r3, r3, #7
 8004c18:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	019a      	lsls	r2, r3, #6
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	061b      	lsls	r3, r3, #24
 8004c26:	431a      	orrs	r2, r3
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	071b      	lsls	r3, r3, #28
 8004c2c:	4974      	ldr	r1, [pc, #464]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004c34:	4b72      	ldr	r3, [pc, #456]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c3a:	f023 021f 	bic.w	r2, r3, #31
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	3b01      	subs	r3, #1
 8004c44:	496e      	ldr	r1, [pc, #440]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00d      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	019a      	lsls	r2, r3, #6
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	061b      	lsls	r3, r3, #24
 8004c64:	431a      	orrs	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	071b      	lsls	r3, r3, #28
 8004c6c:	4964      	ldr	r1, [pc, #400]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c74:	4b61      	ldr	r3, [pc, #388]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004c76:	2201      	movs	r2, #1
 8004c78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c7a:	f7fe f8d7 	bl	8002e2c <HAL_GetTick>
 8004c7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c80:	e008      	b.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004c82:	f7fe f8d3 	bl	8002e2c <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e129      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c94:	4b5a      	ldr	r3, [pc, #360]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0f0      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0304 	and.w	r3, r3, #4
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d105      	bne.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d079      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004cb8:	4b52      	ldr	r3, [pc, #328]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cbe:	f7fe f8b5 	bl	8002e2c <HAL_GetTick>
 8004cc2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004cc4:	e008      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004cc6:	f7fe f8b1 	bl	8002e2c <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e107      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004cd8:	4b49      	ldr	r3, [pc, #292]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ce0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ce4:	d0ef      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0304 	and.w	r3, r3, #4
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d020      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004cf2:	4b43      	ldr	r3, [pc, #268]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf8:	0f1b      	lsrs	r3, r3, #28
 8004cfa:	f003 0307 	and.w	r3, r3, #7
 8004cfe:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	019a      	lsls	r2, r3, #6
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	061b      	lsls	r3, r3, #24
 8004d0c:	431a      	orrs	r2, r3
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	071b      	lsls	r3, r3, #28
 8004d12:	493b      	ldr	r1, [pc, #236]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004d1a:	4b39      	ldr	r3, [pc, #228]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d20:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	021b      	lsls	r3, r3, #8
 8004d2c:	4934      	ldr	r1, [pc, #208]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0308 	and.w	r3, r3, #8
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d01e      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d40:	4b2f      	ldr	r3, [pc, #188]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d46:	0e1b      	lsrs	r3, r3, #24
 8004d48:	f003 030f 	and.w	r3, r3, #15
 8004d4c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	019a      	lsls	r2, r3, #6
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	061b      	lsls	r3, r3, #24
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	071b      	lsls	r3, r3, #28
 8004d60:	4927      	ldr	r1, [pc, #156]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004d68:	4b25      	ldr	r3, [pc, #148]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d6e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d76:	4922      	ldr	r1, [pc, #136]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004d7e:	4b21      	ldr	r3, [pc, #132]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004d80:	2201      	movs	r2, #1
 8004d82:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d84:	f7fe f852 	bl	8002e2c <HAL_GetTick>
 8004d88:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004d8c:	f7fe f84e 	bl	8002e2c <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e0a4      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d9e:	4b18      	ldr	r3, [pc, #96]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004da6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004daa:	d1ef      	bne.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0320 	and.w	r3, r3, #32
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f000 808b 	beq.w	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004dba:	2300      	movs	r3, #0
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	4b10      	ldr	r3, [pc, #64]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc2:	4a0f      	ldr	r2, [pc, #60]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dc8:	6413      	str	r3, [r2, #64]	; 0x40
 8004dca:	4b0d      	ldr	r3, [pc, #52]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dd2:	60fb      	str	r3, [r7, #12]
 8004dd4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004dd6:	4b0c      	ldr	r3, [pc, #48]	; (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a0b      	ldr	r2, [pc, #44]	; (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004de0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004de2:	f7fe f823 	bl	8002e2c <HAL_GetTick>
 8004de6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004de8:	e010      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004dea:	f7fe f81f 	bl	8002e2c <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d909      	bls.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e075      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004dfc:	42470068 	.word	0x42470068
 8004e00:	40023800 	.word	0x40023800
 8004e04:	42470070 	.word	0x42470070
 8004e08:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004e0c:	4b38      	ldr	r3, [pc, #224]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d0e8      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e18:	4b36      	ldr	r3, [pc, #216]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e20:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d02f      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d028      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e36:	4b2f      	ldr	r3, [pc, #188]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e3e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e40:	4b2d      	ldr	r3, [pc, #180]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004e42:	2201      	movs	r2, #1
 8004e44:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e46:	4b2c      	ldr	r3, [pc, #176]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e4c:	4a29      	ldr	r2, [pc, #164]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e52:	4b28      	ldr	r3, [pc, #160]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d114      	bne.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e5e:	f7fd ffe5 	bl	8002e2c <HAL_GetTick>
 8004e62:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e64:	e00a      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e66:	f7fd ffe1 	bl	8002e2c <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e035      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e7c:	4b1d      	ldr	r3, [pc, #116]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d0ee      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e94:	d10d      	bne.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004e96:	4b17      	ldr	r3, [pc, #92]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004ea6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eaa:	4912      	ldr	r1, [pc, #72]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	608b      	str	r3, [r1, #8]
 8004eb0:	e005      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004eb2:	4b10      	ldr	r3, [pc, #64]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	4a0f      	ldr	r2, [pc, #60]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004eb8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004ebc:	6093      	str	r3, [r2, #8]
 8004ebe:	4b0d      	ldr	r3, [pc, #52]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ec0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eca:	490a      	ldr	r1, [pc, #40]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0310 	and.w	r3, r3, #16
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d004      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8004ee2:	4b06      	ldr	r3, [pc, #24]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004ee4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40007000 	.word	0x40007000
 8004ef4:	40023800 	.word	0x40023800
 8004ef8:	42470e40 	.word	0x42470e40
 8004efc:	424711e0 	.word	0x424711e0

08004f00 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e025      	b.n	8004f60 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d106      	bne.n	8004f2e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 f81d 	bl	8004f68 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2202      	movs	r2, #2
 8004f32:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	4619      	mov	r1, r3
 8004f40:	4610      	mov	r0, r2
 8004f42:	f000 fe6b 	bl	8005c1c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6818      	ldr	r0, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	6839      	ldr	r1, [r7, #0]
 8004f52:	f000 fec0 	bl	8005cd6 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b086      	sub	sp, #24
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004f8e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8004f90:	7dfb      	ldrb	r3, [r7, #23]
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d101      	bne.n	8004f9a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8004f96:	2302      	movs	r3, #2
 8004f98:	e021      	b.n	8004fde <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8004f9a:	7dfb      	ldrb	r3, [r7, #23]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d002      	beq.n	8004fa6 <HAL_SDRAM_SendCommand+0x2a>
 8004fa0:	7dfb      	ldrb	r3, [r7, #23]
 8004fa2:	2b05      	cmp	r3, #5
 8004fa4:	d118      	bne.n	8004fd8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2202      	movs	r2, #2
 8004faa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	68b9      	ldr	r1, [r7, #8]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 fef6 	bl	8005da8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d104      	bne.n	8004fce <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2205      	movs	r2, #5
 8004fc8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004fcc:	e006      	b.n	8004fdc <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004fd6:	e001      	b.n	8004fdc <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e000      	b.n	8004fde <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3718      	adds	r7, #24
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b082      	sub	sp, #8
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
 8004fee:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d101      	bne.n	8005000 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	e016      	b.n	800502e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b01      	cmp	r3, #1
 800500a:	d10f      	bne.n	800502c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2202      	movs	r2, #2
 8005010:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6839      	ldr	r1, [r7, #0]
 800501a:	4618      	mov	r0, r3
 800501c:	f000 ff01 	bl	8005e22 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	e000      	b.n	800502e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
}
 800502e:	4618      	mov	r0, r3
 8005030:	3708      	adds	r7, #8
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b082      	sub	sp, #8
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e07b      	b.n	8005140 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504c:	2b00      	cmp	r3, #0
 800504e:	d108      	bne.n	8005062 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005058:	d009      	beq.n	800506e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	61da      	str	r2, [r3, #28]
 8005060:	e005      	b.n	800506e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d106      	bne.n	800508e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 f885 	bl	8005198 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2202      	movs	r2, #2
 8005092:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050a4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80050b6:	431a      	orrs	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050c0:	431a      	orrs	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	695b      	ldr	r3, [r3, #20]
 80050d0:	f003 0301 	and.w	r3, r3, #1
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050de:	431a      	orrs	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	69db      	ldr	r3, [r3, #28]
 80050e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050e8:	431a      	orrs	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050f2:	ea42 0103 	orr.w	r1, r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	430a      	orrs	r2, r1
 8005104:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	0c1b      	lsrs	r3, r3, #16
 800510c:	f003 0104 	and.w	r1, r3, #4
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	f003 0210 	and.w	r2, r3, #16
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	69da      	ldr	r2, [r3, #28]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800512e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e01a      	b.n	8005190 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2202      	movs	r2, #2
 800515e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005170:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 f81a 	bl	80051ac <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b088      	sub	sp, #32
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	603b      	str	r3, [r7, #0]
 80051cc:	4613      	mov	r3, r2
 80051ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051d0:	2300      	movs	r3, #0
 80051d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d101      	bne.n	80051e2 <HAL_SPI_Transmit+0x22>
 80051de:	2302      	movs	r3, #2
 80051e0:	e126      	b.n	8005430 <HAL_SPI_Transmit+0x270>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051ea:	f7fd fe1f 	bl	8002e2c <HAL_GetTick>
 80051ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80051f0:	88fb      	ldrh	r3, [r7, #6]
 80051f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d002      	beq.n	8005206 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005200:	2302      	movs	r3, #2
 8005202:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005204:	e10b      	b.n	800541e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d002      	beq.n	8005212 <HAL_SPI_Transmit+0x52>
 800520c:	88fb      	ldrh	r3, [r7, #6]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d102      	bne.n	8005218 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005216:	e102      	b.n	800541e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2203      	movs	r2, #3
 800521c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	88fa      	ldrh	r2, [r7, #6]
 8005230:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	88fa      	ldrh	r2, [r7, #6]
 8005236:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2200      	movs	r2, #0
 800524e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800525e:	d10f      	bne.n	8005280 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800526e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800527e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800528a:	2b40      	cmp	r3, #64	; 0x40
 800528c:	d007      	beq.n	800529e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800529c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052a6:	d14b      	bne.n	8005340 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d002      	beq.n	80052b6 <HAL_SPI_Transmit+0xf6>
 80052b0:	8afb      	ldrh	r3, [r7, #22]
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d13e      	bne.n	8005334 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ba:	881a      	ldrh	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c6:	1c9a      	adds	r2, r3, #2
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80052da:	e02b      	b.n	8005334 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d112      	bne.n	8005310 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ee:	881a      	ldrh	r2, [r3, #0]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fa:	1c9a      	adds	r2, r3, #2
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005304:	b29b      	uxth	r3, r3
 8005306:	3b01      	subs	r3, #1
 8005308:	b29a      	uxth	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	86da      	strh	r2, [r3, #54]	; 0x36
 800530e:	e011      	b.n	8005334 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005310:	f7fd fd8c 	bl	8002e2c <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	429a      	cmp	r2, r3
 800531e:	d803      	bhi.n	8005328 <HAL_SPI_Transmit+0x168>
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005326:	d102      	bne.n	800532e <HAL_SPI_Transmit+0x16e>
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d102      	bne.n	8005334 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005332:	e074      	b.n	800541e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1ce      	bne.n	80052dc <HAL_SPI_Transmit+0x11c>
 800533e:	e04c      	b.n	80053da <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <HAL_SPI_Transmit+0x18e>
 8005348:	8afb      	ldrh	r3, [r7, #22]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d140      	bne.n	80053d0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	330c      	adds	r3, #12
 8005358:	7812      	ldrb	r2, [r2, #0]
 800535a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800536a:	b29b      	uxth	r3, r3
 800536c:	3b01      	subs	r3, #1
 800536e:	b29a      	uxth	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005374:	e02c      	b.n	80053d0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	2b02      	cmp	r3, #2
 8005382:	d113      	bne.n	80053ac <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	330c      	adds	r3, #12
 800538e:	7812      	ldrb	r2, [r2, #0]
 8005390:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005396:	1c5a      	adds	r2, r3, #1
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	3b01      	subs	r3, #1
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	86da      	strh	r2, [r3, #54]	; 0x36
 80053aa:	e011      	b.n	80053d0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053ac:	f7fd fd3e 	bl	8002e2c <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	683a      	ldr	r2, [r7, #0]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d803      	bhi.n	80053c4 <HAL_SPI_Transmit+0x204>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c2:	d102      	bne.n	80053ca <HAL_SPI_Transmit+0x20a>
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d102      	bne.n	80053d0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80053ce:	e026      	b.n	800541e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1cd      	bne.n	8005376 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053da:	69ba      	ldr	r2, [r7, #24]
 80053dc:	6839      	ldr	r1, [r7, #0]
 80053de:	68f8      	ldr	r0, [r7, #12]
 80053e0:	f000 fbda 	bl	8005b98 <SPI_EndRxTxTransaction>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d002      	beq.n	80053f0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2220      	movs	r2, #32
 80053ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10a      	bne.n	800540e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053f8:	2300      	movs	r3, #0
 80053fa:	613b      	str	r3, [r7, #16]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	613b      	str	r3, [r7, #16]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	613b      	str	r3, [r7, #16]
 800540c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005412:	2b00      	cmp	r3, #0
 8005414:	d002      	beq.n	800541c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	77fb      	strb	r3, [r7, #31]
 800541a:	e000      	b.n	800541e <HAL_SPI_Transmit+0x25e>
  }

error:
 800541c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800542e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3720      	adds	r7, #32
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b088      	sub	sp, #32
 800543c:	af02      	add	r7, sp, #8
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	603b      	str	r3, [r7, #0]
 8005444:	4613      	mov	r3, r2
 8005446:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005448:	2300      	movs	r3, #0
 800544a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005454:	d112      	bne.n	800547c <HAL_SPI_Receive+0x44>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10e      	bne.n	800547c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2204      	movs	r2, #4
 8005462:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005466:	88fa      	ldrh	r2, [r7, #6]
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	9300      	str	r3, [sp, #0]
 800546c:	4613      	mov	r3, r2
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	68b9      	ldr	r1, [r7, #8]
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f000 f8f1 	bl	800565a <HAL_SPI_TransmitReceive>
 8005478:	4603      	mov	r3, r0
 800547a:	e0ea      	b.n	8005652 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005482:	2b01      	cmp	r3, #1
 8005484:	d101      	bne.n	800548a <HAL_SPI_Receive+0x52>
 8005486:	2302      	movs	r3, #2
 8005488:	e0e3      	b.n	8005652 <HAL_SPI_Receive+0x21a>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005492:	f7fd fccb 	bl	8002e2c <HAL_GetTick>
 8005496:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d002      	beq.n	80054aa <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80054a4:	2302      	movs	r3, #2
 80054a6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80054a8:	e0ca      	b.n	8005640 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d002      	beq.n	80054b6 <HAL_SPI_Receive+0x7e>
 80054b0:	88fb      	ldrh	r3, [r7, #6]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d102      	bne.n	80054bc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80054ba:	e0c1      	b.n	8005640 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2204      	movs	r2, #4
 80054c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	88fa      	ldrh	r2, [r7, #6]
 80054d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	88fa      	ldrh	r2, [r7, #6]
 80054da:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2200      	movs	r2, #0
 80054ec:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005502:	d10f      	bne.n	8005524 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005512:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005522:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552e:	2b40      	cmp	r3, #64	; 0x40
 8005530:	d007      	beq.n	8005542 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005540:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d162      	bne.n	8005610 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800554a:	e02e      	b.n	80055aa <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b01      	cmp	r3, #1
 8005558:	d115      	bne.n	8005586 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f103 020c 	add.w	r2, r3, #12
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005566:	7812      	ldrb	r2, [r2, #0]
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800557a:	b29b      	uxth	r3, r3
 800557c:	3b01      	subs	r3, #1
 800557e:	b29a      	uxth	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005584:	e011      	b.n	80055aa <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005586:	f7fd fc51 	bl	8002e2c <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	429a      	cmp	r2, r3
 8005594:	d803      	bhi.n	800559e <HAL_SPI_Receive+0x166>
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559c:	d102      	bne.n	80055a4 <HAL_SPI_Receive+0x16c>
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d102      	bne.n	80055aa <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80055a8:	e04a      	b.n	8005640 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1cb      	bne.n	800554c <HAL_SPI_Receive+0x114>
 80055b4:	e031      	b.n	800561a <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d113      	bne.n	80055ec <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68da      	ldr	r2, [r3, #12]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ce:	b292      	uxth	r2, r2
 80055d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d6:	1c9a      	adds	r2, r3, #2
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	3b01      	subs	r3, #1
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055ea:	e011      	b.n	8005610 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055ec:	f7fd fc1e 	bl	8002e2c <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	683a      	ldr	r2, [r7, #0]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d803      	bhi.n	8005604 <HAL_SPI_Receive+0x1cc>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005602:	d102      	bne.n	800560a <HAL_SPI_Receive+0x1d2>
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d102      	bne.n	8005610 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800560e:	e017      	b.n	8005640 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005614:	b29b      	uxth	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1cd      	bne.n	80055b6 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	6839      	ldr	r1, [r7, #0]
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f000 fa54 	bl	8005acc <SPI_EndRxTransaction>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d002      	beq.n	8005630 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2220      	movs	r2, #32
 800562e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005634:	2b00      	cmp	r3, #0
 8005636:	d002      	beq.n	800563e <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	75fb      	strb	r3, [r7, #23]
 800563c:	e000      	b.n	8005640 <HAL_SPI_Receive+0x208>
  }

error :
 800563e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005650:	7dfb      	ldrb	r3, [r7, #23]
}
 8005652:	4618      	mov	r0, r3
 8005654:	3718      	adds	r7, #24
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b08c      	sub	sp, #48	; 0x30
 800565e:	af00      	add	r7, sp, #0
 8005660:	60f8      	str	r0, [r7, #12]
 8005662:	60b9      	str	r1, [r7, #8]
 8005664:	607a      	str	r2, [r7, #4]
 8005666:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005668:	2301      	movs	r3, #1
 800566a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800566c:	2300      	movs	r3, #0
 800566e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005678:	2b01      	cmp	r3, #1
 800567a:	d101      	bne.n	8005680 <HAL_SPI_TransmitReceive+0x26>
 800567c:	2302      	movs	r3, #2
 800567e:	e18a      	b.n	8005996 <HAL_SPI_TransmitReceive+0x33c>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005688:	f7fd fbd0 	bl	8002e2c <HAL_GetTick>
 800568c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005694:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800569e:	887b      	ldrh	r3, [r7, #2]
 80056a0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80056a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d00f      	beq.n	80056ca <HAL_SPI_TransmitReceive+0x70>
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056b0:	d107      	bne.n	80056c2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d103      	bne.n	80056c2 <HAL_SPI_TransmitReceive+0x68>
 80056ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d003      	beq.n	80056ca <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80056c2:	2302      	movs	r3, #2
 80056c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80056c8:	e15b      	b.n	8005982 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d005      	beq.n	80056dc <HAL_SPI_TransmitReceive+0x82>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d002      	beq.n	80056dc <HAL_SPI_TransmitReceive+0x82>
 80056d6:	887b      	ldrh	r3, [r7, #2]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d103      	bne.n	80056e4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80056e2:	e14e      	b.n	8005982 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	2b04      	cmp	r3, #4
 80056ee:	d003      	beq.n	80056f8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2205      	movs	r2, #5
 80056f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	887a      	ldrh	r2, [r7, #2]
 8005708:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	887a      	ldrh	r2, [r7, #2]
 800570e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	887a      	ldrh	r2, [r7, #2]
 800571a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	887a      	ldrh	r2, [r7, #2]
 8005720:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2200      	movs	r2, #0
 8005726:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005738:	2b40      	cmp	r3, #64	; 0x40
 800573a:	d007      	beq.n	800574c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800574a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005754:	d178      	bne.n	8005848 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <HAL_SPI_TransmitReceive+0x10a>
 800575e:	8b7b      	ldrh	r3, [r7, #26]
 8005760:	2b01      	cmp	r3, #1
 8005762:	d166      	bne.n	8005832 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005768:	881a      	ldrh	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005774:	1c9a      	adds	r2, r3, #2
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800577e:	b29b      	uxth	r3, r3
 8005780:	3b01      	subs	r3, #1
 8005782:	b29a      	uxth	r2, r3
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005788:	e053      	b.n	8005832 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 0302 	and.w	r3, r3, #2
 8005794:	2b02      	cmp	r3, #2
 8005796:	d11b      	bne.n	80057d0 <HAL_SPI_TransmitReceive+0x176>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800579c:	b29b      	uxth	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d016      	beq.n	80057d0 <HAL_SPI_TransmitReceive+0x176>
 80057a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d113      	bne.n	80057d0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ac:	881a      	ldrh	r2, [r3, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b8:	1c9a      	adds	r2, r3, #2
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057cc:	2300      	movs	r3, #0
 80057ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d119      	bne.n	8005812 <HAL_SPI_TransmitReceive+0x1b8>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d014      	beq.n	8005812 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68da      	ldr	r2, [r3, #12]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f2:	b292      	uxth	r2, r2
 80057f4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fa:	1c9a      	adds	r2, r3, #2
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005804:	b29b      	uxth	r3, r3
 8005806:	3b01      	subs	r3, #1
 8005808:	b29a      	uxth	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800580e:	2301      	movs	r3, #1
 8005810:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005812:	f7fd fb0b 	bl	8002e2c <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800581e:	429a      	cmp	r2, r3
 8005820:	d807      	bhi.n	8005832 <HAL_SPI_TransmitReceive+0x1d8>
 8005822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005828:	d003      	beq.n	8005832 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005830:	e0a7      	b.n	8005982 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005836:	b29b      	uxth	r3, r3
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1a6      	bne.n	800578a <HAL_SPI_TransmitReceive+0x130>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005840:	b29b      	uxth	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1a1      	bne.n	800578a <HAL_SPI_TransmitReceive+0x130>
 8005846:	e07c      	b.n	8005942 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d002      	beq.n	8005856 <HAL_SPI_TransmitReceive+0x1fc>
 8005850:	8b7b      	ldrh	r3, [r7, #26]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d16b      	bne.n	800592e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	330c      	adds	r3, #12
 8005860:	7812      	ldrb	r2, [r2, #0]
 8005862:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800587c:	e057      	b.n	800592e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b02      	cmp	r3, #2
 800588a:	d11c      	bne.n	80058c6 <HAL_SPI_TransmitReceive+0x26c>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005890:	b29b      	uxth	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d017      	beq.n	80058c6 <HAL_SPI_TransmitReceive+0x26c>
 8005896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005898:	2b01      	cmp	r3, #1
 800589a:	d114      	bne.n	80058c6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	330c      	adds	r3, #12
 80058a6:	7812      	ldrb	r2, [r2, #0]
 80058a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ae:	1c5a      	adds	r2, r3, #1
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	3b01      	subs	r3, #1
 80058bc:	b29a      	uxth	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058c2:	2300      	movs	r3, #0
 80058c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d119      	bne.n	8005908 <HAL_SPI_TransmitReceive+0x2ae>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058d8:	b29b      	uxth	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d014      	beq.n	8005908 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68da      	ldr	r2, [r3, #12]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f0:	1c5a      	adds	r2, r3, #1
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	3b01      	subs	r3, #1
 80058fe:	b29a      	uxth	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005904:	2301      	movs	r3, #1
 8005906:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005908:	f7fd fa90 	bl	8002e2c <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005914:	429a      	cmp	r2, r3
 8005916:	d803      	bhi.n	8005920 <HAL_SPI_TransmitReceive+0x2c6>
 8005918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800591a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591e:	d102      	bne.n	8005926 <HAL_SPI_TransmitReceive+0x2cc>
 8005920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005922:	2b00      	cmp	r3, #0
 8005924:	d103      	bne.n	800592e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800592c:	e029      	b.n	8005982 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005932:	b29b      	uxth	r3, r3
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1a2      	bne.n	800587e <HAL_SPI_TransmitReceive+0x224>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d19d      	bne.n	800587e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005944:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f000 f926 	bl	8005b98 <SPI_EndRxTxTransaction>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d006      	beq.n	8005960 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2220      	movs	r2, #32
 800595c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800595e:	e010      	b.n	8005982 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10b      	bne.n	8005980 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005968:	2300      	movs	r3, #0
 800596a:	617b      	str	r3, [r7, #20]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	617b      	str	r3, [r7, #20]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	e000      	b.n	8005982 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005980:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005992:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005996:	4618      	mov	r0, r3
 8005998:	3730      	adds	r7, #48	; 0x30
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800599e:	b480      	push	{r7}
 80059a0:	b083      	sub	sp, #12
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059ac:	b2db      	uxtb	r3, r3
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
	...

080059bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b088      	sub	sp, #32
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	603b      	str	r3, [r7, #0]
 80059c8:	4613      	mov	r3, r2
 80059ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80059cc:	f7fd fa2e 	bl	8002e2c <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d4:	1a9b      	subs	r3, r3, r2
 80059d6:	683a      	ldr	r2, [r7, #0]
 80059d8:	4413      	add	r3, r2
 80059da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80059dc:	f7fd fa26 	bl	8002e2c <HAL_GetTick>
 80059e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059e2:	4b39      	ldr	r3, [pc, #228]	; (8005ac8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	015b      	lsls	r3, r3, #5
 80059e8:	0d1b      	lsrs	r3, r3, #20
 80059ea:	69fa      	ldr	r2, [r7, #28]
 80059ec:	fb02 f303 	mul.w	r3, r2, r3
 80059f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059f2:	e054      	b.n	8005a9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fa:	d050      	beq.n	8005a9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059fc:	f7fd fa16 	bl	8002e2c <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	69fa      	ldr	r2, [r7, #28]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d902      	bls.n	8005a12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d13d      	bne.n	8005a8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a2a:	d111      	bne.n	8005a50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a34:	d004      	beq.n	8005a40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a3e:	d107      	bne.n	8005a50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a58:	d10f      	bne.n	8005a7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a68:	601a      	str	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e017      	b.n	8005abe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d101      	bne.n	8005a98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a94:	2300      	movs	r3, #0
 8005a96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	68ba      	ldr	r2, [r7, #8]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	bf0c      	ite	eq
 8005aae:	2301      	moveq	r3, #1
 8005ab0:	2300      	movne	r3, #0
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	79fb      	ldrb	r3, [r7, #7]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d19b      	bne.n	80059f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3720      	adds	r7, #32
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	20000000 	.word	0x20000000

08005acc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af02      	add	r7, sp, #8
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ae0:	d111      	bne.n	8005b06 <SPI_EndRxTransaction+0x3a>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aea:	d004      	beq.n	8005af6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005af4:	d107      	bne.n	8005b06 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b04:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b0e:	d12a      	bne.n	8005b66 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b18:	d012      	beq.n	8005b40 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	2200      	movs	r2, #0
 8005b22:	2180      	movs	r1, #128	; 0x80
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f7ff ff49 	bl	80059bc <SPI_WaitFlagStateUntilTimeout>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d02d      	beq.n	8005b8c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b34:	f043 0220 	orr.w	r2, r3, #32
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e026      	b.n	8005b8e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	9300      	str	r3, [sp, #0]
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	2200      	movs	r2, #0
 8005b48:	2101      	movs	r1, #1
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f7ff ff36 	bl	80059bc <SPI_WaitFlagStateUntilTimeout>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d01a      	beq.n	8005b8c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5a:	f043 0220 	orr.w	r2, r3, #32
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e013      	b.n	8005b8e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	9300      	str	r3, [sp, #0]
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2101      	movs	r1, #1
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f7ff ff23 	bl	80059bc <SPI_WaitFlagStateUntilTimeout>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d007      	beq.n	8005b8c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b80:	f043 0220 	orr.w	r2, r3, #32
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e000      	b.n	8005b8e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3710      	adds	r7, #16
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b088      	sub	sp, #32
 8005b9c:	af02      	add	r7, sp, #8
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ba4:	4b1b      	ldr	r3, [pc, #108]	; (8005c14 <SPI_EndRxTxTransaction+0x7c>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a1b      	ldr	r2, [pc, #108]	; (8005c18 <SPI_EndRxTxTransaction+0x80>)
 8005baa:	fba2 2303 	umull	r2, r3, r2, r3
 8005bae:	0d5b      	lsrs	r3, r3, #21
 8005bb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005bb4:	fb02 f303 	mul.w	r3, r2, r3
 8005bb8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bc2:	d112      	bne.n	8005bea <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2180      	movs	r1, #128	; 0x80
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	f7ff fef4 	bl	80059bc <SPI_WaitFlagStateUntilTimeout>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d016      	beq.n	8005c08 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bde:	f043 0220 	orr.w	r2, r3, #32
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e00f      	b.n	8005c0a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00a      	beq.n	8005c06 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	3b01      	subs	r3, #1
 8005bf4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c00:	2b80      	cmp	r3, #128	; 0x80
 8005c02:	d0f2      	beq.n	8005bea <SPI_EndRxTxTransaction+0x52>
 8005c04:	e000      	b.n	8005c08 <SPI_EndRxTxTransaction+0x70>
        break;
 8005c06:	bf00      	nop
  }

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3718      	adds	r7, #24
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	20000000 	.word	0x20000000
 8005c18:	165e9f81 	.word	0x165e9f81

08005c1c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d123      	bne.n	8005c76 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005c36:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005c3a:	683a      	ldr	r2, [r7, #0]
 8005c3c:	6851      	ldr	r1, [r2, #4]
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	6892      	ldr	r2, [r2, #8]
 8005c42:	4311      	orrs	r1, r2
 8005c44:	683a      	ldr	r2, [r7, #0]
 8005c46:	68d2      	ldr	r2, [r2, #12]
 8005c48:	4311      	orrs	r1, r2
 8005c4a:	683a      	ldr	r2, [r7, #0]
 8005c4c:	6912      	ldr	r2, [r2, #16]
 8005c4e:	4311      	orrs	r1, r2
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	6952      	ldr	r2, [r2, #20]
 8005c54:	4311      	orrs	r1, r2
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	6992      	ldr	r2, [r2, #24]
 8005c5a:	4311      	orrs	r1, r2
 8005c5c:	683a      	ldr	r2, [r7, #0]
 8005c5e:	69d2      	ldr	r2, [r2, #28]
 8005c60:	4311      	orrs	r1, r2
 8005c62:	683a      	ldr	r2, [r7, #0]
 8005c64:	6a12      	ldr	r2, [r2, #32]
 8005c66:	4311      	orrs	r1, r2
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	e028      	b.n	8005cc8 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	69d9      	ldr	r1, [r3, #28]
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	6a1b      	ldr	r3, [r3, #32]
 8005c86:	4319      	orrs	r1, r3
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005c9c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005ca0:	683a      	ldr	r2, [r7, #0]
 8005ca2:	6851      	ldr	r1, [r2, #4]
 8005ca4:	683a      	ldr	r2, [r7, #0]
 8005ca6:	6892      	ldr	r2, [r2, #8]
 8005ca8:	4311      	orrs	r1, r2
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	68d2      	ldr	r2, [r2, #12]
 8005cae:	4311      	orrs	r1, r2
 8005cb0:	683a      	ldr	r2, [r7, #0]
 8005cb2:	6912      	ldr	r2, [r2, #16]
 8005cb4:	4311      	orrs	r1, r2
 8005cb6:	683a      	ldr	r2, [r7, #0]
 8005cb8:	6952      	ldr	r2, [r2, #20]
 8005cba:	4311      	orrs	r1, r2
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	6992      	ldr	r2, [r2, #24]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	431a      	orrs	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b085      	sub	sp, #20
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	60f8      	str	r0, [r7, #12]
 8005cde:	60b9      	str	r1, [r7, #8]
 8005ce0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d128      	bne.n	8005d3a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	1e59      	subs	r1, r3, #1
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	011b      	lsls	r3, r3, #4
 8005cfe:	4319      	orrs	r1, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	3b01      	subs	r3, #1
 8005d06:	021b      	lsls	r3, r3, #8
 8005d08:	4319      	orrs	r1, r3
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	031b      	lsls	r3, r3, #12
 8005d12:	4319      	orrs	r1, r3
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	041b      	lsls	r3, r3, #16
 8005d1c:	4319      	orrs	r1, r3
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	051b      	lsls	r3, r3, #20
 8005d26:	4319      	orrs	r1, r3
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	061b      	lsls	r3, r3, #24
 8005d30:	430b      	orrs	r3, r1
 8005d32:	431a      	orrs	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	609a      	str	r2, [r3, #8]
 8005d38:	e02f      	b.n	8005d9a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	68d2      	ldr	r2, [r2, #12]
 8005d4a:	3a01      	subs	r2, #1
 8005d4c:	0311      	lsls	r1, r2, #12
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	6952      	ldr	r2, [r2, #20]
 8005d52:	3a01      	subs	r2, #1
 8005d54:	0512      	lsls	r2, r2, #20
 8005d56:	430a      	orrs	r2, r1
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	1e59      	subs	r1, r3, #1
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	3b01      	subs	r3, #1
 8005d72:	011b      	lsls	r3, r3, #4
 8005d74:	4319      	orrs	r1, r3
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	021b      	lsls	r3, r3, #8
 8005d7e:	4319      	orrs	r1, r3
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	3b01      	subs	r3, #1
 8005d86:	041b      	lsls	r3, r3, #16
 8005d88:	4319      	orrs	r1, r3
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	061b      	lsls	r3, r3, #24
 8005d92:	430b      	orrs	r3, r1
 8005d94:	431a      	orrs	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3714      	adds	r7, #20
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8005db4:	2300      	movs	r3, #0
 8005db6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	0d9b      	lsrs	r3, r3, #22
 8005dbe:	059b      	lsls	r3, r3, #22
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	6811      	ldr	r1, [r2, #0]
 8005dc4:	68ba      	ldr	r2, [r7, #8]
 8005dc6:	6852      	ldr	r2, [r2, #4]
 8005dc8:	4311      	orrs	r1, r2
 8005dca:	68ba      	ldr	r2, [r7, #8]
 8005dcc:	6892      	ldr	r2, [r2, #8]
 8005dce:	3a01      	subs	r2, #1
 8005dd0:	0152      	lsls	r2, r2, #5
 8005dd2:	4311      	orrs	r1, r2
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	68d2      	ldr	r2, [r2, #12]
 8005dd8:	0252      	lsls	r2, r2, #9
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	431a      	orrs	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8005de2:	f7fd f823 	bl	8002e2c <HAL_GetTick>
 8005de6:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8005de8:	e010      	b.n	8005e0c <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df0:	d00c      	beq.n	8005e0c <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d007      	beq.n	8005e08 <FMC_SDRAM_SendCommand+0x60>
 8005df8:	f7fd f818 	bl	8002e2c <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d201      	bcs.n	8005e0c <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e006      	b.n	8005e1a <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	f003 0320 	and.w	r3, r3, #32
 8005e14:	2b20      	cmp	r3, #32
 8005e16:	d0e8      	beq.n	8005dea <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8005e22:	b480      	push	{r7}
 8005e24:	b083      	sub	sp, #12
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
 8005e2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005e34:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	0052      	lsls	r2, r2, #1
 8005e3c:	431a      	orrs	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <__errno>:
 8005e50:	4b01      	ldr	r3, [pc, #4]	; (8005e58 <__errno+0x8>)
 8005e52:	6818      	ldr	r0, [r3, #0]
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	20000088 	.word	0x20000088

08005e5c <__libc_init_array>:
 8005e5c:	b570      	push	{r4, r5, r6, lr}
 8005e5e:	4d0d      	ldr	r5, [pc, #52]	; (8005e94 <__libc_init_array+0x38>)
 8005e60:	4c0d      	ldr	r4, [pc, #52]	; (8005e98 <__libc_init_array+0x3c>)
 8005e62:	1b64      	subs	r4, r4, r5
 8005e64:	10a4      	asrs	r4, r4, #2
 8005e66:	2600      	movs	r6, #0
 8005e68:	42a6      	cmp	r6, r4
 8005e6a:	d109      	bne.n	8005e80 <__libc_init_array+0x24>
 8005e6c:	4d0b      	ldr	r5, [pc, #44]	; (8005e9c <__libc_init_array+0x40>)
 8005e6e:	4c0c      	ldr	r4, [pc, #48]	; (8005ea0 <__libc_init_array+0x44>)
 8005e70:	f002 ff02 	bl	8008c78 <_init>
 8005e74:	1b64      	subs	r4, r4, r5
 8005e76:	10a4      	asrs	r4, r4, #2
 8005e78:	2600      	movs	r6, #0
 8005e7a:	42a6      	cmp	r6, r4
 8005e7c:	d105      	bne.n	8005e8a <__libc_init_array+0x2e>
 8005e7e:	bd70      	pop	{r4, r5, r6, pc}
 8005e80:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e84:	4798      	blx	r3
 8005e86:	3601      	adds	r6, #1
 8005e88:	e7ee      	b.n	8005e68 <__libc_init_array+0xc>
 8005e8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e8e:	4798      	blx	r3
 8005e90:	3601      	adds	r6, #1
 8005e92:	e7f2      	b.n	8005e7a <__libc_init_array+0x1e>
 8005e94:	0800ab5c 	.word	0x0800ab5c
 8005e98:	0800ab5c 	.word	0x0800ab5c
 8005e9c:	0800ab5c 	.word	0x0800ab5c
 8005ea0:	0800ab60 	.word	0x0800ab60

08005ea4 <memset>:
 8005ea4:	4402      	add	r2, r0
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d100      	bne.n	8005eae <memset+0xa>
 8005eac:	4770      	bx	lr
 8005eae:	f803 1b01 	strb.w	r1, [r3], #1
 8005eb2:	e7f9      	b.n	8005ea8 <memset+0x4>

08005eb4 <__cvt>:
 8005eb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb8:	ec55 4b10 	vmov	r4, r5, d0
 8005ebc:	2d00      	cmp	r5, #0
 8005ebe:	460e      	mov	r6, r1
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	462b      	mov	r3, r5
 8005ec4:	bfbb      	ittet	lt
 8005ec6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005eca:	461d      	movlt	r5, r3
 8005ecc:	2300      	movge	r3, #0
 8005ece:	232d      	movlt	r3, #45	; 0x2d
 8005ed0:	700b      	strb	r3, [r1, #0]
 8005ed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ed4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005ed8:	4691      	mov	r9, r2
 8005eda:	f023 0820 	bic.w	r8, r3, #32
 8005ede:	bfbc      	itt	lt
 8005ee0:	4622      	movlt	r2, r4
 8005ee2:	4614      	movlt	r4, r2
 8005ee4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ee8:	d005      	beq.n	8005ef6 <__cvt+0x42>
 8005eea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005eee:	d100      	bne.n	8005ef2 <__cvt+0x3e>
 8005ef0:	3601      	adds	r6, #1
 8005ef2:	2102      	movs	r1, #2
 8005ef4:	e000      	b.n	8005ef8 <__cvt+0x44>
 8005ef6:	2103      	movs	r1, #3
 8005ef8:	ab03      	add	r3, sp, #12
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	ab02      	add	r3, sp, #8
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	ec45 4b10 	vmov	d0, r4, r5
 8005f04:	4653      	mov	r3, sl
 8005f06:	4632      	mov	r2, r6
 8005f08:	f000 fcea 	bl	80068e0 <_dtoa_r>
 8005f0c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005f10:	4607      	mov	r7, r0
 8005f12:	d102      	bne.n	8005f1a <__cvt+0x66>
 8005f14:	f019 0f01 	tst.w	r9, #1
 8005f18:	d022      	beq.n	8005f60 <__cvt+0xac>
 8005f1a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f1e:	eb07 0906 	add.w	r9, r7, r6
 8005f22:	d110      	bne.n	8005f46 <__cvt+0x92>
 8005f24:	783b      	ldrb	r3, [r7, #0]
 8005f26:	2b30      	cmp	r3, #48	; 0x30
 8005f28:	d10a      	bne.n	8005f40 <__cvt+0x8c>
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	4620      	mov	r0, r4
 8005f30:	4629      	mov	r1, r5
 8005f32:	f7fa fdd9 	bl	8000ae8 <__aeabi_dcmpeq>
 8005f36:	b918      	cbnz	r0, 8005f40 <__cvt+0x8c>
 8005f38:	f1c6 0601 	rsb	r6, r6, #1
 8005f3c:	f8ca 6000 	str.w	r6, [sl]
 8005f40:	f8da 3000 	ldr.w	r3, [sl]
 8005f44:	4499      	add	r9, r3
 8005f46:	2200      	movs	r2, #0
 8005f48:	2300      	movs	r3, #0
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	4629      	mov	r1, r5
 8005f4e:	f7fa fdcb 	bl	8000ae8 <__aeabi_dcmpeq>
 8005f52:	b108      	cbz	r0, 8005f58 <__cvt+0xa4>
 8005f54:	f8cd 900c 	str.w	r9, [sp, #12]
 8005f58:	2230      	movs	r2, #48	; 0x30
 8005f5a:	9b03      	ldr	r3, [sp, #12]
 8005f5c:	454b      	cmp	r3, r9
 8005f5e:	d307      	bcc.n	8005f70 <__cvt+0xbc>
 8005f60:	9b03      	ldr	r3, [sp, #12]
 8005f62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f64:	1bdb      	subs	r3, r3, r7
 8005f66:	4638      	mov	r0, r7
 8005f68:	6013      	str	r3, [r2, #0]
 8005f6a:	b004      	add	sp, #16
 8005f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f70:	1c59      	adds	r1, r3, #1
 8005f72:	9103      	str	r1, [sp, #12]
 8005f74:	701a      	strb	r2, [r3, #0]
 8005f76:	e7f0      	b.n	8005f5a <__cvt+0xa6>

08005f78 <__exponent>:
 8005f78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2900      	cmp	r1, #0
 8005f7e:	bfb8      	it	lt
 8005f80:	4249      	neglt	r1, r1
 8005f82:	f803 2b02 	strb.w	r2, [r3], #2
 8005f86:	bfb4      	ite	lt
 8005f88:	222d      	movlt	r2, #45	; 0x2d
 8005f8a:	222b      	movge	r2, #43	; 0x2b
 8005f8c:	2909      	cmp	r1, #9
 8005f8e:	7042      	strb	r2, [r0, #1]
 8005f90:	dd2a      	ble.n	8005fe8 <__exponent+0x70>
 8005f92:	f10d 0407 	add.w	r4, sp, #7
 8005f96:	46a4      	mov	ip, r4
 8005f98:	270a      	movs	r7, #10
 8005f9a:	46a6      	mov	lr, r4
 8005f9c:	460a      	mov	r2, r1
 8005f9e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005fa2:	fb07 1516 	mls	r5, r7, r6, r1
 8005fa6:	3530      	adds	r5, #48	; 0x30
 8005fa8:	2a63      	cmp	r2, #99	; 0x63
 8005faa:	f104 34ff 	add.w	r4, r4, #4294967295
 8005fae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	dcf1      	bgt.n	8005f9a <__exponent+0x22>
 8005fb6:	3130      	adds	r1, #48	; 0x30
 8005fb8:	f1ae 0502 	sub.w	r5, lr, #2
 8005fbc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005fc0:	1c44      	adds	r4, r0, #1
 8005fc2:	4629      	mov	r1, r5
 8005fc4:	4561      	cmp	r1, ip
 8005fc6:	d30a      	bcc.n	8005fde <__exponent+0x66>
 8005fc8:	f10d 0209 	add.w	r2, sp, #9
 8005fcc:	eba2 020e 	sub.w	r2, r2, lr
 8005fd0:	4565      	cmp	r5, ip
 8005fd2:	bf88      	it	hi
 8005fd4:	2200      	movhi	r2, #0
 8005fd6:	4413      	add	r3, r2
 8005fd8:	1a18      	subs	r0, r3, r0
 8005fda:	b003      	add	sp, #12
 8005fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fe2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005fe6:	e7ed      	b.n	8005fc4 <__exponent+0x4c>
 8005fe8:	2330      	movs	r3, #48	; 0x30
 8005fea:	3130      	adds	r1, #48	; 0x30
 8005fec:	7083      	strb	r3, [r0, #2]
 8005fee:	70c1      	strb	r1, [r0, #3]
 8005ff0:	1d03      	adds	r3, r0, #4
 8005ff2:	e7f1      	b.n	8005fd8 <__exponent+0x60>

08005ff4 <_printf_float>:
 8005ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ff8:	ed2d 8b02 	vpush	{d8}
 8005ffc:	b08d      	sub	sp, #52	; 0x34
 8005ffe:	460c      	mov	r4, r1
 8006000:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006004:	4616      	mov	r6, r2
 8006006:	461f      	mov	r7, r3
 8006008:	4605      	mov	r5, r0
 800600a:	f001 fa57 	bl	80074bc <_localeconv_r>
 800600e:	f8d0 a000 	ldr.w	sl, [r0]
 8006012:	4650      	mov	r0, sl
 8006014:	f7fa f8ec 	bl	80001f0 <strlen>
 8006018:	2300      	movs	r3, #0
 800601a:	930a      	str	r3, [sp, #40]	; 0x28
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	9305      	str	r3, [sp, #20]
 8006020:	f8d8 3000 	ldr.w	r3, [r8]
 8006024:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006028:	3307      	adds	r3, #7
 800602a:	f023 0307 	bic.w	r3, r3, #7
 800602e:	f103 0208 	add.w	r2, r3, #8
 8006032:	f8c8 2000 	str.w	r2, [r8]
 8006036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800603e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006042:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006046:	9307      	str	r3, [sp, #28]
 8006048:	f8cd 8018 	str.w	r8, [sp, #24]
 800604c:	ee08 0a10 	vmov	s16, r0
 8006050:	4b9f      	ldr	r3, [pc, #636]	; (80062d0 <_printf_float+0x2dc>)
 8006052:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006056:	f04f 32ff 	mov.w	r2, #4294967295
 800605a:	f7fa fd77 	bl	8000b4c <__aeabi_dcmpun>
 800605e:	bb88      	cbnz	r0, 80060c4 <_printf_float+0xd0>
 8006060:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006064:	4b9a      	ldr	r3, [pc, #616]	; (80062d0 <_printf_float+0x2dc>)
 8006066:	f04f 32ff 	mov.w	r2, #4294967295
 800606a:	f7fa fd51 	bl	8000b10 <__aeabi_dcmple>
 800606e:	bb48      	cbnz	r0, 80060c4 <_printf_float+0xd0>
 8006070:	2200      	movs	r2, #0
 8006072:	2300      	movs	r3, #0
 8006074:	4640      	mov	r0, r8
 8006076:	4649      	mov	r1, r9
 8006078:	f7fa fd40 	bl	8000afc <__aeabi_dcmplt>
 800607c:	b110      	cbz	r0, 8006084 <_printf_float+0x90>
 800607e:	232d      	movs	r3, #45	; 0x2d
 8006080:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006084:	4b93      	ldr	r3, [pc, #588]	; (80062d4 <_printf_float+0x2e0>)
 8006086:	4894      	ldr	r0, [pc, #592]	; (80062d8 <_printf_float+0x2e4>)
 8006088:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800608c:	bf94      	ite	ls
 800608e:	4698      	movls	r8, r3
 8006090:	4680      	movhi	r8, r0
 8006092:	2303      	movs	r3, #3
 8006094:	6123      	str	r3, [r4, #16]
 8006096:	9b05      	ldr	r3, [sp, #20]
 8006098:	f023 0204 	bic.w	r2, r3, #4
 800609c:	6022      	str	r2, [r4, #0]
 800609e:	f04f 0900 	mov.w	r9, #0
 80060a2:	9700      	str	r7, [sp, #0]
 80060a4:	4633      	mov	r3, r6
 80060a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80060a8:	4621      	mov	r1, r4
 80060aa:	4628      	mov	r0, r5
 80060ac:	f000 f9d8 	bl	8006460 <_printf_common>
 80060b0:	3001      	adds	r0, #1
 80060b2:	f040 8090 	bne.w	80061d6 <_printf_float+0x1e2>
 80060b6:	f04f 30ff 	mov.w	r0, #4294967295
 80060ba:	b00d      	add	sp, #52	; 0x34
 80060bc:	ecbd 8b02 	vpop	{d8}
 80060c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060c4:	4642      	mov	r2, r8
 80060c6:	464b      	mov	r3, r9
 80060c8:	4640      	mov	r0, r8
 80060ca:	4649      	mov	r1, r9
 80060cc:	f7fa fd3e 	bl	8000b4c <__aeabi_dcmpun>
 80060d0:	b140      	cbz	r0, 80060e4 <_printf_float+0xf0>
 80060d2:	464b      	mov	r3, r9
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	bfbc      	itt	lt
 80060d8:	232d      	movlt	r3, #45	; 0x2d
 80060da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80060de:	487f      	ldr	r0, [pc, #508]	; (80062dc <_printf_float+0x2e8>)
 80060e0:	4b7f      	ldr	r3, [pc, #508]	; (80062e0 <_printf_float+0x2ec>)
 80060e2:	e7d1      	b.n	8006088 <_printf_float+0x94>
 80060e4:	6863      	ldr	r3, [r4, #4]
 80060e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80060ea:	9206      	str	r2, [sp, #24]
 80060ec:	1c5a      	adds	r2, r3, #1
 80060ee:	d13f      	bne.n	8006170 <_printf_float+0x17c>
 80060f0:	2306      	movs	r3, #6
 80060f2:	6063      	str	r3, [r4, #4]
 80060f4:	9b05      	ldr	r3, [sp, #20]
 80060f6:	6861      	ldr	r1, [r4, #4]
 80060f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80060fc:	2300      	movs	r3, #0
 80060fe:	9303      	str	r3, [sp, #12]
 8006100:	ab0a      	add	r3, sp, #40	; 0x28
 8006102:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006106:	ab09      	add	r3, sp, #36	; 0x24
 8006108:	ec49 8b10 	vmov	d0, r8, r9
 800610c:	9300      	str	r3, [sp, #0]
 800610e:	6022      	str	r2, [r4, #0]
 8006110:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006114:	4628      	mov	r0, r5
 8006116:	f7ff fecd 	bl	8005eb4 <__cvt>
 800611a:	9b06      	ldr	r3, [sp, #24]
 800611c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800611e:	2b47      	cmp	r3, #71	; 0x47
 8006120:	4680      	mov	r8, r0
 8006122:	d108      	bne.n	8006136 <_printf_float+0x142>
 8006124:	1cc8      	adds	r0, r1, #3
 8006126:	db02      	blt.n	800612e <_printf_float+0x13a>
 8006128:	6863      	ldr	r3, [r4, #4]
 800612a:	4299      	cmp	r1, r3
 800612c:	dd41      	ble.n	80061b2 <_printf_float+0x1be>
 800612e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006132:	fa5f fb8b 	uxtb.w	fp, fp
 8006136:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800613a:	d820      	bhi.n	800617e <_printf_float+0x18a>
 800613c:	3901      	subs	r1, #1
 800613e:	465a      	mov	r2, fp
 8006140:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006144:	9109      	str	r1, [sp, #36]	; 0x24
 8006146:	f7ff ff17 	bl	8005f78 <__exponent>
 800614a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800614c:	1813      	adds	r3, r2, r0
 800614e:	2a01      	cmp	r2, #1
 8006150:	4681      	mov	r9, r0
 8006152:	6123      	str	r3, [r4, #16]
 8006154:	dc02      	bgt.n	800615c <_printf_float+0x168>
 8006156:	6822      	ldr	r2, [r4, #0]
 8006158:	07d2      	lsls	r2, r2, #31
 800615a:	d501      	bpl.n	8006160 <_printf_float+0x16c>
 800615c:	3301      	adds	r3, #1
 800615e:	6123      	str	r3, [r4, #16]
 8006160:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006164:	2b00      	cmp	r3, #0
 8006166:	d09c      	beq.n	80060a2 <_printf_float+0xae>
 8006168:	232d      	movs	r3, #45	; 0x2d
 800616a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800616e:	e798      	b.n	80060a2 <_printf_float+0xae>
 8006170:	9a06      	ldr	r2, [sp, #24]
 8006172:	2a47      	cmp	r2, #71	; 0x47
 8006174:	d1be      	bne.n	80060f4 <_printf_float+0x100>
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1bc      	bne.n	80060f4 <_printf_float+0x100>
 800617a:	2301      	movs	r3, #1
 800617c:	e7b9      	b.n	80060f2 <_printf_float+0xfe>
 800617e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006182:	d118      	bne.n	80061b6 <_printf_float+0x1c2>
 8006184:	2900      	cmp	r1, #0
 8006186:	6863      	ldr	r3, [r4, #4]
 8006188:	dd0b      	ble.n	80061a2 <_printf_float+0x1ae>
 800618a:	6121      	str	r1, [r4, #16]
 800618c:	b913      	cbnz	r3, 8006194 <_printf_float+0x1a0>
 800618e:	6822      	ldr	r2, [r4, #0]
 8006190:	07d0      	lsls	r0, r2, #31
 8006192:	d502      	bpl.n	800619a <_printf_float+0x1a6>
 8006194:	3301      	adds	r3, #1
 8006196:	440b      	add	r3, r1
 8006198:	6123      	str	r3, [r4, #16]
 800619a:	65a1      	str	r1, [r4, #88]	; 0x58
 800619c:	f04f 0900 	mov.w	r9, #0
 80061a0:	e7de      	b.n	8006160 <_printf_float+0x16c>
 80061a2:	b913      	cbnz	r3, 80061aa <_printf_float+0x1b6>
 80061a4:	6822      	ldr	r2, [r4, #0]
 80061a6:	07d2      	lsls	r2, r2, #31
 80061a8:	d501      	bpl.n	80061ae <_printf_float+0x1ba>
 80061aa:	3302      	adds	r3, #2
 80061ac:	e7f4      	b.n	8006198 <_printf_float+0x1a4>
 80061ae:	2301      	movs	r3, #1
 80061b0:	e7f2      	b.n	8006198 <_printf_float+0x1a4>
 80061b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80061b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061b8:	4299      	cmp	r1, r3
 80061ba:	db05      	blt.n	80061c8 <_printf_float+0x1d4>
 80061bc:	6823      	ldr	r3, [r4, #0]
 80061be:	6121      	str	r1, [r4, #16]
 80061c0:	07d8      	lsls	r0, r3, #31
 80061c2:	d5ea      	bpl.n	800619a <_printf_float+0x1a6>
 80061c4:	1c4b      	adds	r3, r1, #1
 80061c6:	e7e7      	b.n	8006198 <_printf_float+0x1a4>
 80061c8:	2900      	cmp	r1, #0
 80061ca:	bfd4      	ite	le
 80061cc:	f1c1 0202 	rsble	r2, r1, #2
 80061d0:	2201      	movgt	r2, #1
 80061d2:	4413      	add	r3, r2
 80061d4:	e7e0      	b.n	8006198 <_printf_float+0x1a4>
 80061d6:	6823      	ldr	r3, [r4, #0]
 80061d8:	055a      	lsls	r2, r3, #21
 80061da:	d407      	bmi.n	80061ec <_printf_float+0x1f8>
 80061dc:	6923      	ldr	r3, [r4, #16]
 80061de:	4642      	mov	r2, r8
 80061e0:	4631      	mov	r1, r6
 80061e2:	4628      	mov	r0, r5
 80061e4:	47b8      	blx	r7
 80061e6:	3001      	adds	r0, #1
 80061e8:	d12c      	bne.n	8006244 <_printf_float+0x250>
 80061ea:	e764      	b.n	80060b6 <_printf_float+0xc2>
 80061ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061f0:	f240 80e0 	bls.w	80063b4 <_printf_float+0x3c0>
 80061f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061f8:	2200      	movs	r2, #0
 80061fa:	2300      	movs	r3, #0
 80061fc:	f7fa fc74 	bl	8000ae8 <__aeabi_dcmpeq>
 8006200:	2800      	cmp	r0, #0
 8006202:	d034      	beq.n	800626e <_printf_float+0x27a>
 8006204:	4a37      	ldr	r2, [pc, #220]	; (80062e4 <_printf_float+0x2f0>)
 8006206:	2301      	movs	r3, #1
 8006208:	4631      	mov	r1, r6
 800620a:	4628      	mov	r0, r5
 800620c:	47b8      	blx	r7
 800620e:	3001      	adds	r0, #1
 8006210:	f43f af51 	beq.w	80060b6 <_printf_float+0xc2>
 8006214:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006218:	429a      	cmp	r2, r3
 800621a:	db02      	blt.n	8006222 <_printf_float+0x22e>
 800621c:	6823      	ldr	r3, [r4, #0]
 800621e:	07d8      	lsls	r0, r3, #31
 8006220:	d510      	bpl.n	8006244 <_printf_float+0x250>
 8006222:	ee18 3a10 	vmov	r3, s16
 8006226:	4652      	mov	r2, sl
 8006228:	4631      	mov	r1, r6
 800622a:	4628      	mov	r0, r5
 800622c:	47b8      	blx	r7
 800622e:	3001      	adds	r0, #1
 8006230:	f43f af41 	beq.w	80060b6 <_printf_float+0xc2>
 8006234:	f04f 0800 	mov.w	r8, #0
 8006238:	f104 091a 	add.w	r9, r4, #26
 800623c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800623e:	3b01      	subs	r3, #1
 8006240:	4543      	cmp	r3, r8
 8006242:	dc09      	bgt.n	8006258 <_printf_float+0x264>
 8006244:	6823      	ldr	r3, [r4, #0]
 8006246:	079b      	lsls	r3, r3, #30
 8006248:	f100 8105 	bmi.w	8006456 <_printf_float+0x462>
 800624c:	68e0      	ldr	r0, [r4, #12]
 800624e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006250:	4298      	cmp	r0, r3
 8006252:	bfb8      	it	lt
 8006254:	4618      	movlt	r0, r3
 8006256:	e730      	b.n	80060ba <_printf_float+0xc6>
 8006258:	2301      	movs	r3, #1
 800625a:	464a      	mov	r2, r9
 800625c:	4631      	mov	r1, r6
 800625e:	4628      	mov	r0, r5
 8006260:	47b8      	blx	r7
 8006262:	3001      	adds	r0, #1
 8006264:	f43f af27 	beq.w	80060b6 <_printf_float+0xc2>
 8006268:	f108 0801 	add.w	r8, r8, #1
 800626c:	e7e6      	b.n	800623c <_printf_float+0x248>
 800626e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006270:	2b00      	cmp	r3, #0
 8006272:	dc39      	bgt.n	80062e8 <_printf_float+0x2f4>
 8006274:	4a1b      	ldr	r2, [pc, #108]	; (80062e4 <_printf_float+0x2f0>)
 8006276:	2301      	movs	r3, #1
 8006278:	4631      	mov	r1, r6
 800627a:	4628      	mov	r0, r5
 800627c:	47b8      	blx	r7
 800627e:	3001      	adds	r0, #1
 8006280:	f43f af19 	beq.w	80060b6 <_printf_float+0xc2>
 8006284:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006288:	4313      	orrs	r3, r2
 800628a:	d102      	bne.n	8006292 <_printf_float+0x29e>
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	07d9      	lsls	r1, r3, #31
 8006290:	d5d8      	bpl.n	8006244 <_printf_float+0x250>
 8006292:	ee18 3a10 	vmov	r3, s16
 8006296:	4652      	mov	r2, sl
 8006298:	4631      	mov	r1, r6
 800629a:	4628      	mov	r0, r5
 800629c:	47b8      	blx	r7
 800629e:	3001      	adds	r0, #1
 80062a0:	f43f af09 	beq.w	80060b6 <_printf_float+0xc2>
 80062a4:	f04f 0900 	mov.w	r9, #0
 80062a8:	f104 0a1a 	add.w	sl, r4, #26
 80062ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ae:	425b      	negs	r3, r3
 80062b0:	454b      	cmp	r3, r9
 80062b2:	dc01      	bgt.n	80062b8 <_printf_float+0x2c4>
 80062b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062b6:	e792      	b.n	80061de <_printf_float+0x1ea>
 80062b8:	2301      	movs	r3, #1
 80062ba:	4652      	mov	r2, sl
 80062bc:	4631      	mov	r1, r6
 80062be:	4628      	mov	r0, r5
 80062c0:	47b8      	blx	r7
 80062c2:	3001      	adds	r0, #1
 80062c4:	f43f aef7 	beq.w	80060b6 <_printf_float+0xc2>
 80062c8:	f109 0901 	add.w	r9, r9, #1
 80062cc:	e7ee      	b.n	80062ac <_printf_float+0x2b8>
 80062ce:	bf00      	nop
 80062d0:	7fefffff 	.word	0x7fefffff
 80062d4:	0800a77c 	.word	0x0800a77c
 80062d8:	0800a780 	.word	0x0800a780
 80062dc:	0800a788 	.word	0x0800a788
 80062e0:	0800a784 	.word	0x0800a784
 80062e4:	0800a78c 	.word	0x0800a78c
 80062e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80062ec:	429a      	cmp	r2, r3
 80062ee:	bfa8      	it	ge
 80062f0:	461a      	movge	r2, r3
 80062f2:	2a00      	cmp	r2, #0
 80062f4:	4691      	mov	r9, r2
 80062f6:	dc37      	bgt.n	8006368 <_printf_float+0x374>
 80062f8:	f04f 0b00 	mov.w	fp, #0
 80062fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006300:	f104 021a 	add.w	r2, r4, #26
 8006304:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006306:	9305      	str	r3, [sp, #20]
 8006308:	eba3 0309 	sub.w	r3, r3, r9
 800630c:	455b      	cmp	r3, fp
 800630e:	dc33      	bgt.n	8006378 <_printf_float+0x384>
 8006310:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006314:	429a      	cmp	r2, r3
 8006316:	db3b      	blt.n	8006390 <_printf_float+0x39c>
 8006318:	6823      	ldr	r3, [r4, #0]
 800631a:	07da      	lsls	r2, r3, #31
 800631c:	d438      	bmi.n	8006390 <_printf_float+0x39c>
 800631e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006320:	9a05      	ldr	r2, [sp, #20]
 8006322:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006324:	1a9a      	subs	r2, r3, r2
 8006326:	eba3 0901 	sub.w	r9, r3, r1
 800632a:	4591      	cmp	r9, r2
 800632c:	bfa8      	it	ge
 800632e:	4691      	movge	r9, r2
 8006330:	f1b9 0f00 	cmp.w	r9, #0
 8006334:	dc35      	bgt.n	80063a2 <_printf_float+0x3ae>
 8006336:	f04f 0800 	mov.w	r8, #0
 800633a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800633e:	f104 0a1a 	add.w	sl, r4, #26
 8006342:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006346:	1a9b      	subs	r3, r3, r2
 8006348:	eba3 0309 	sub.w	r3, r3, r9
 800634c:	4543      	cmp	r3, r8
 800634e:	f77f af79 	ble.w	8006244 <_printf_float+0x250>
 8006352:	2301      	movs	r3, #1
 8006354:	4652      	mov	r2, sl
 8006356:	4631      	mov	r1, r6
 8006358:	4628      	mov	r0, r5
 800635a:	47b8      	blx	r7
 800635c:	3001      	adds	r0, #1
 800635e:	f43f aeaa 	beq.w	80060b6 <_printf_float+0xc2>
 8006362:	f108 0801 	add.w	r8, r8, #1
 8006366:	e7ec      	b.n	8006342 <_printf_float+0x34e>
 8006368:	4613      	mov	r3, r2
 800636a:	4631      	mov	r1, r6
 800636c:	4642      	mov	r2, r8
 800636e:	4628      	mov	r0, r5
 8006370:	47b8      	blx	r7
 8006372:	3001      	adds	r0, #1
 8006374:	d1c0      	bne.n	80062f8 <_printf_float+0x304>
 8006376:	e69e      	b.n	80060b6 <_printf_float+0xc2>
 8006378:	2301      	movs	r3, #1
 800637a:	4631      	mov	r1, r6
 800637c:	4628      	mov	r0, r5
 800637e:	9205      	str	r2, [sp, #20]
 8006380:	47b8      	blx	r7
 8006382:	3001      	adds	r0, #1
 8006384:	f43f ae97 	beq.w	80060b6 <_printf_float+0xc2>
 8006388:	9a05      	ldr	r2, [sp, #20]
 800638a:	f10b 0b01 	add.w	fp, fp, #1
 800638e:	e7b9      	b.n	8006304 <_printf_float+0x310>
 8006390:	ee18 3a10 	vmov	r3, s16
 8006394:	4652      	mov	r2, sl
 8006396:	4631      	mov	r1, r6
 8006398:	4628      	mov	r0, r5
 800639a:	47b8      	blx	r7
 800639c:	3001      	adds	r0, #1
 800639e:	d1be      	bne.n	800631e <_printf_float+0x32a>
 80063a0:	e689      	b.n	80060b6 <_printf_float+0xc2>
 80063a2:	9a05      	ldr	r2, [sp, #20]
 80063a4:	464b      	mov	r3, r9
 80063a6:	4442      	add	r2, r8
 80063a8:	4631      	mov	r1, r6
 80063aa:	4628      	mov	r0, r5
 80063ac:	47b8      	blx	r7
 80063ae:	3001      	adds	r0, #1
 80063b0:	d1c1      	bne.n	8006336 <_printf_float+0x342>
 80063b2:	e680      	b.n	80060b6 <_printf_float+0xc2>
 80063b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063b6:	2a01      	cmp	r2, #1
 80063b8:	dc01      	bgt.n	80063be <_printf_float+0x3ca>
 80063ba:	07db      	lsls	r3, r3, #31
 80063bc:	d538      	bpl.n	8006430 <_printf_float+0x43c>
 80063be:	2301      	movs	r3, #1
 80063c0:	4642      	mov	r2, r8
 80063c2:	4631      	mov	r1, r6
 80063c4:	4628      	mov	r0, r5
 80063c6:	47b8      	blx	r7
 80063c8:	3001      	adds	r0, #1
 80063ca:	f43f ae74 	beq.w	80060b6 <_printf_float+0xc2>
 80063ce:	ee18 3a10 	vmov	r3, s16
 80063d2:	4652      	mov	r2, sl
 80063d4:	4631      	mov	r1, r6
 80063d6:	4628      	mov	r0, r5
 80063d8:	47b8      	blx	r7
 80063da:	3001      	adds	r0, #1
 80063dc:	f43f ae6b 	beq.w	80060b6 <_printf_float+0xc2>
 80063e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80063e4:	2200      	movs	r2, #0
 80063e6:	2300      	movs	r3, #0
 80063e8:	f7fa fb7e 	bl	8000ae8 <__aeabi_dcmpeq>
 80063ec:	b9d8      	cbnz	r0, 8006426 <_printf_float+0x432>
 80063ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063f0:	f108 0201 	add.w	r2, r8, #1
 80063f4:	3b01      	subs	r3, #1
 80063f6:	4631      	mov	r1, r6
 80063f8:	4628      	mov	r0, r5
 80063fa:	47b8      	blx	r7
 80063fc:	3001      	adds	r0, #1
 80063fe:	d10e      	bne.n	800641e <_printf_float+0x42a>
 8006400:	e659      	b.n	80060b6 <_printf_float+0xc2>
 8006402:	2301      	movs	r3, #1
 8006404:	4652      	mov	r2, sl
 8006406:	4631      	mov	r1, r6
 8006408:	4628      	mov	r0, r5
 800640a:	47b8      	blx	r7
 800640c:	3001      	adds	r0, #1
 800640e:	f43f ae52 	beq.w	80060b6 <_printf_float+0xc2>
 8006412:	f108 0801 	add.w	r8, r8, #1
 8006416:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006418:	3b01      	subs	r3, #1
 800641a:	4543      	cmp	r3, r8
 800641c:	dcf1      	bgt.n	8006402 <_printf_float+0x40e>
 800641e:	464b      	mov	r3, r9
 8006420:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006424:	e6dc      	b.n	80061e0 <_printf_float+0x1ec>
 8006426:	f04f 0800 	mov.w	r8, #0
 800642a:	f104 0a1a 	add.w	sl, r4, #26
 800642e:	e7f2      	b.n	8006416 <_printf_float+0x422>
 8006430:	2301      	movs	r3, #1
 8006432:	4642      	mov	r2, r8
 8006434:	e7df      	b.n	80063f6 <_printf_float+0x402>
 8006436:	2301      	movs	r3, #1
 8006438:	464a      	mov	r2, r9
 800643a:	4631      	mov	r1, r6
 800643c:	4628      	mov	r0, r5
 800643e:	47b8      	blx	r7
 8006440:	3001      	adds	r0, #1
 8006442:	f43f ae38 	beq.w	80060b6 <_printf_float+0xc2>
 8006446:	f108 0801 	add.w	r8, r8, #1
 800644a:	68e3      	ldr	r3, [r4, #12]
 800644c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800644e:	1a5b      	subs	r3, r3, r1
 8006450:	4543      	cmp	r3, r8
 8006452:	dcf0      	bgt.n	8006436 <_printf_float+0x442>
 8006454:	e6fa      	b.n	800624c <_printf_float+0x258>
 8006456:	f04f 0800 	mov.w	r8, #0
 800645a:	f104 0919 	add.w	r9, r4, #25
 800645e:	e7f4      	b.n	800644a <_printf_float+0x456>

08006460 <_printf_common>:
 8006460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006464:	4616      	mov	r6, r2
 8006466:	4699      	mov	r9, r3
 8006468:	688a      	ldr	r2, [r1, #8]
 800646a:	690b      	ldr	r3, [r1, #16]
 800646c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006470:	4293      	cmp	r3, r2
 8006472:	bfb8      	it	lt
 8006474:	4613      	movlt	r3, r2
 8006476:	6033      	str	r3, [r6, #0]
 8006478:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800647c:	4607      	mov	r7, r0
 800647e:	460c      	mov	r4, r1
 8006480:	b10a      	cbz	r2, 8006486 <_printf_common+0x26>
 8006482:	3301      	adds	r3, #1
 8006484:	6033      	str	r3, [r6, #0]
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	0699      	lsls	r1, r3, #26
 800648a:	bf42      	ittt	mi
 800648c:	6833      	ldrmi	r3, [r6, #0]
 800648e:	3302      	addmi	r3, #2
 8006490:	6033      	strmi	r3, [r6, #0]
 8006492:	6825      	ldr	r5, [r4, #0]
 8006494:	f015 0506 	ands.w	r5, r5, #6
 8006498:	d106      	bne.n	80064a8 <_printf_common+0x48>
 800649a:	f104 0a19 	add.w	sl, r4, #25
 800649e:	68e3      	ldr	r3, [r4, #12]
 80064a0:	6832      	ldr	r2, [r6, #0]
 80064a2:	1a9b      	subs	r3, r3, r2
 80064a4:	42ab      	cmp	r3, r5
 80064a6:	dc26      	bgt.n	80064f6 <_printf_common+0x96>
 80064a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064ac:	1e13      	subs	r3, r2, #0
 80064ae:	6822      	ldr	r2, [r4, #0]
 80064b0:	bf18      	it	ne
 80064b2:	2301      	movne	r3, #1
 80064b4:	0692      	lsls	r2, r2, #26
 80064b6:	d42b      	bmi.n	8006510 <_printf_common+0xb0>
 80064b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064bc:	4649      	mov	r1, r9
 80064be:	4638      	mov	r0, r7
 80064c0:	47c0      	blx	r8
 80064c2:	3001      	adds	r0, #1
 80064c4:	d01e      	beq.n	8006504 <_printf_common+0xa4>
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	68e5      	ldr	r5, [r4, #12]
 80064ca:	6832      	ldr	r2, [r6, #0]
 80064cc:	f003 0306 	and.w	r3, r3, #6
 80064d0:	2b04      	cmp	r3, #4
 80064d2:	bf08      	it	eq
 80064d4:	1aad      	subeq	r5, r5, r2
 80064d6:	68a3      	ldr	r3, [r4, #8]
 80064d8:	6922      	ldr	r2, [r4, #16]
 80064da:	bf0c      	ite	eq
 80064dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064e0:	2500      	movne	r5, #0
 80064e2:	4293      	cmp	r3, r2
 80064e4:	bfc4      	itt	gt
 80064e6:	1a9b      	subgt	r3, r3, r2
 80064e8:	18ed      	addgt	r5, r5, r3
 80064ea:	2600      	movs	r6, #0
 80064ec:	341a      	adds	r4, #26
 80064ee:	42b5      	cmp	r5, r6
 80064f0:	d11a      	bne.n	8006528 <_printf_common+0xc8>
 80064f2:	2000      	movs	r0, #0
 80064f4:	e008      	b.n	8006508 <_printf_common+0xa8>
 80064f6:	2301      	movs	r3, #1
 80064f8:	4652      	mov	r2, sl
 80064fa:	4649      	mov	r1, r9
 80064fc:	4638      	mov	r0, r7
 80064fe:	47c0      	blx	r8
 8006500:	3001      	adds	r0, #1
 8006502:	d103      	bne.n	800650c <_printf_common+0xac>
 8006504:	f04f 30ff 	mov.w	r0, #4294967295
 8006508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800650c:	3501      	adds	r5, #1
 800650e:	e7c6      	b.n	800649e <_printf_common+0x3e>
 8006510:	18e1      	adds	r1, r4, r3
 8006512:	1c5a      	adds	r2, r3, #1
 8006514:	2030      	movs	r0, #48	; 0x30
 8006516:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800651a:	4422      	add	r2, r4
 800651c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006520:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006524:	3302      	adds	r3, #2
 8006526:	e7c7      	b.n	80064b8 <_printf_common+0x58>
 8006528:	2301      	movs	r3, #1
 800652a:	4622      	mov	r2, r4
 800652c:	4649      	mov	r1, r9
 800652e:	4638      	mov	r0, r7
 8006530:	47c0      	blx	r8
 8006532:	3001      	adds	r0, #1
 8006534:	d0e6      	beq.n	8006504 <_printf_common+0xa4>
 8006536:	3601      	adds	r6, #1
 8006538:	e7d9      	b.n	80064ee <_printf_common+0x8e>
	...

0800653c <_printf_i>:
 800653c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006540:	7e0f      	ldrb	r7, [r1, #24]
 8006542:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006544:	2f78      	cmp	r7, #120	; 0x78
 8006546:	4691      	mov	r9, r2
 8006548:	4680      	mov	r8, r0
 800654a:	460c      	mov	r4, r1
 800654c:	469a      	mov	sl, r3
 800654e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006552:	d807      	bhi.n	8006564 <_printf_i+0x28>
 8006554:	2f62      	cmp	r7, #98	; 0x62
 8006556:	d80a      	bhi.n	800656e <_printf_i+0x32>
 8006558:	2f00      	cmp	r7, #0
 800655a:	f000 80d8 	beq.w	800670e <_printf_i+0x1d2>
 800655e:	2f58      	cmp	r7, #88	; 0x58
 8006560:	f000 80a3 	beq.w	80066aa <_printf_i+0x16e>
 8006564:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006568:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800656c:	e03a      	b.n	80065e4 <_printf_i+0xa8>
 800656e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006572:	2b15      	cmp	r3, #21
 8006574:	d8f6      	bhi.n	8006564 <_printf_i+0x28>
 8006576:	a101      	add	r1, pc, #4	; (adr r1, 800657c <_printf_i+0x40>)
 8006578:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800657c:	080065d5 	.word	0x080065d5
 8006580:	080065e9 	.word	0x080065e9
 8006584:	08006565 	.word	0x08006565
 8006588:	08006565 	.word	0x08006565
 800658c:	08006565 	.word	0x08006565
 8006590:	08006565 	.word	0x08006565
 8006594:	080065e9 	.word	0x080065e9
 8006598:	08006565 	.word	0x08006565
 800659c:	08006565 	.word	0x08006565
 80065a0:	08006565 	.word	0x08006565
 80065a4:	08006565 	.word	0x08006565
 80065a8:	080066f5 	.word	0x080066f5
 80065ac:	08006619 	.word	0x08006619
 80065b0:	080066d7 	.word	0x080066d7
 80065b4:	08006565 	.word	0x08006565
 80065b8:	08006565 	.word	0x08006565
 80065bc:	08006717 	.word	0x08006717
 80065c0:	08006565 	.word	0x08006565
 80065c4:	08006619 	.word	0x08006619
 80065c8:	08006565 	.word	0x08006565
 80065cc:	08006565 	.word	0x08006565
 80065d0:	080066df 	.word	0x080066df
 80065d4:	682b      	ldr	r3, [r5, #0]
 80065d6:	1d1a      	adds	r2, r3, #4
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	602a      	str	r2, [r5, #0]
 80065dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065e4:	2301      	movs	r3, #1
 80065e6:	e0a3      	b.n	8006730 <_printf_i+0x1f4>
 80065e8:	6820      	ldr	r0, [r4, #0]
 80065ea:	6829      	ldr	r1, [r5, #0]
 80065ec:	0606      	lsls	r6, r0, #24
 80065ee:	f101 0304 	add.w	r3, r1, #4
 80065f2:	d50a      	bpl.n	800660a <_printf_i+0xce>
 80065f4:	680e      	ldr	r6, [r1, #0]
 80065f6:	602b      	str	r3, [r5, #0]
 80065f8:	2e00      	cmp	r6, #0
 80065fa:	da03      	bge.n	8006604 <_printf_i+0xc8>
 80065fc:	232d      	movs	r3, #45	; 0x2d
 80065fe:	4276      	negs	r6, r6
 8006600:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006604:	485e      	ldr	r0, [pc, #376]	; (8006780 <_printf_i+0x244>)
 8006606:	230a      	movs	r3, #10
 8006608:	e019      	b.n	800663e <_printf_i+0x102>
 800660a:	680e      	ldr	r6, [r1, #0]
 800660c:	602b      	str	r3, [r5, #0]
 800660e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006612:	bf18      	it	ne
 8006614:	b236      	sxthne	r6, r6
 8006616:	e7ef      	b.n	80065f8 <_printf_i+0xbc>
 8006618:	682b      	ldr	r3, [r5, #0]
 800661a:	6820      	ldr	r0, [r4, #0]
 800661c:	1d19      	adds	r1, r3, #4
 800661e:	6029      	str	r1, [r5, #0]
 8006620:	0601      	lsls	r1, r0, #24
 8006622:	d501      	bpl.n	8006628 <_printf_i+0xec>
 8006624:	681e      	ldr	r6, [r3, #0]
 8006626:	e002      	b.n	800662e <_printf_i+0xf2>
 8006628:	0646      	lsls	r6, r0, #25
 800662a:	d5fb      	bpl.n	8006624 <_printf_i+0xe8>
 800662c:	881e      	ldrh	r6, [r3, #0]
 800662e:	4854      	ldr	r0, [pc, #336]	; (8006780 <_printf_i+0x244>)
 8006630:	2f6f      	cmp	r7, #111	; 0x6f
 8006632:	bf0c      	ite	eq
 8006634:	2308      	moveq	r3, #8
 8006636:	230a      	movne	r3, #10
 8006638:	2100      	movs	r1, #0
 800663a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800663e:	6865      	ldr	r5, [r4, #4]
 8006640:	60a5      	str	r5, [r4, #8]
 8006642:	2d00      	cmp	r5, #0
 8006644:	bfa2      	ittt	ge
 8006646:	6821      	ldrge	r1, [r4, #0]
 8006648:	f021 0104 	bicge.w	r1, r1, #4
 800664c:	6021      	strge	r1, [r4, #0]
 800664e:	b90e      	cbnz	r6, 8006654 <_printf_i+0x118>
 8006650:	2d00      	cmp	r5, #0
 8006652:	d04d      	beq.n	80066f0 <_printf_i+0x1b4>
 8006654:	4615      	mov	r5, r2
 8006656:	fbb6 f1f3 	udiv	r1, r6, r3
 800665a:	fb03 6711 	mls	r7, r3, r1, r6
 800665e:	5dc7      	ldrb	r7, [r0, r7]
 8006660:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006664:	4637      	mov	r7, r6
 8006666:	42bb      	cmp	r3, r7
 8006668:	460e      	mov	r6, r1
 800666a:	d9f4      	bls.n	8006656 <_printf_i+0x11a>
 800666c:	2b08      	cmp	r3, #8
 800666e:	d10b      	bne.n	8006688 <_printf_i+0x14c>
 8006670:	6823      	ldr	r3, [r4, #0]
 8006672:	07de      	lsls	r6, r3, #31
 8006674:	d508      	bpl.n	8006688 <_printf_i+0x14c>
 8006676:	6923      	ldr	r3, [r4, #16]
 8006678:	6861      	ldr	r1, [r4, #4]
 800667a:	4299      	cmp	r1, r3
 800667c:	bfde      	ittt	le
 800667e:	2330      	movle	r3, #48	; 0x30
 8006680:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006684:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006688:	1b52      	subs	r2, r2, r5
 800668a:	6122      	str	r2, [r4, #16]
 800668c:	f8cd a000 	str.w	sl, [sp]
 8006690:	464b      	mov	r3, r9
 8006692:	aa03      	add	r2, sp, #12
 8006694:	4621      	mov	r1, r4
 8006696:	4640      	mov	r0, r8
 8006698:	f7ff fee2 	bl	8006460 <_printf_common>
 800669c:	3001      	adds	r0, #1
 800669e:	d14c      	bne.n	800673a <_printf_i+0x1fe>
 80066a0:	f04f 30ff 	mov.w	r0, #4294967295
 80066a4:	b004      	add	sp, #16
 80066a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066aa:	4835      	ldr	r0, [pc, #212]	; (8006780 <_printf_i+0x244>)
 80066ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80066b0:	6829      	ldr	r1, [r5, #0]
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80066b8:	6029      	str	r1, [r5, #0]
 80066ba:	061d      	lsls	r5, r3, #24
 80066bc:	d514      	bpl.n	80066e8 <_printf_i+0x1ac>
 80066be:	07df      	lsls	r7, r3, #31
 80066c0:	bf44      	itt	mi
 80066c2:	f043 0320 	orrmi.w	r3, r3, #32
 80066c6:	6023      	strmi	r3, [r4, #0]
 80066c8:	b91e      	cbnz	r6, 80066d2 <_printf_i+0x196>
 80066ca:	6823      	ldr	r3, [r4, #0]
 80066cc:	f023 0320 	bic.w	r3, r3, #32
 80066d0:	6023      	str	r3, [r4, #0]
 80066d2:	2310      	movs	r3, #16
 80066d4:	e7b0      	b.n	8006638 <_printf_i+0xfc>
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	f043 0320 	orr.w	r3, r3, #32
 80066dc:	6023      	str	r3, [r4, #0]
 80066de:	2378      	movs	r3, #120	; 0x78
 80066e0:	4828      	ldr	r0, [pc, #160]	; (8006784 <_printf_i+0x248>)
 80066e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80066e6:	e7e3      	b.n	80066b0 <_printf_i+0x174>
 80066e8:	0659      	lsls	r1, r3, #25
 80066ea:	bf48      	it	mi
 80066ec:	b2b6      	uxthmi	r6, r6
 80066ee:	e7e6      	b.n	80066be <_printf_i+0x182>
 80066f0:	4615      	mov	r5, r2
 80066f2:	e7bb      	b.n	800666c <_printf_i+0x130>
 80066f4:	682b      	ldr	r3, [r5, #0]
 80066f6:	6826      	ldr	r6, [r4, #0]
 80066f8:	6961      	ldr	r1, [r4, #20]
 80066fa:	1d18      	adds	r0, r3, #4
 80066fc:	6028      	str	r0, [r5, #0]
 80066fe:	0635      	lsls	r5, r6, #24
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	d501      	bpl.n	8006708 <_printf_i+0x1cc>
 8006704:	6019      	str	r1, [r3, #0]
 8006706:	e002      	b.n	800670e <_printf_i+0x1d2>
 8006708:	0670      	lsls	r0, r6, #25
 800670a:	d5fb      	bpl.n	8006704 <_printf_i+0x1c8>
 800670c:	8019      	strh	r1, [r3, #0]
 800670e:	2300      	movs	r3, #0
 8006710:	6123      	str	r3, [r4, #16]
 8006712:	4615      	mov	r5, r2
 8006714:	e7ba      	b.n	800668c <_printf_i+0x150>
 8006716:	682b      	ldr	r3, [r5, #0]
 8006718:	1d1a      	adds	r2, r3, #4
 800671a:	602a      	str	r2, [r5, #0]
 800671c:	681d      	ldr	r5, [r3, #0]
 800671e:	6862      	ldr	r2, [r4, #4]
 8006720:	2100      	movs	r1, #0
 8006722:	4628      	mov	r0, r5
 8006724:	f7f9 fd6c 	bl	8000200 <memchr>
 8006728:	b108      	cbz	r0, 800672e <_printf_i+0x1f2>
 800672a:	1b40      	subs	r0, r0, r5
 800672c:	6060      	str	r0, [r4, #4]
 800672e:	6863      	ldr	r3, [r4, #4]
 8006730:	6123      	str	r3, [r4, #16]
 8006732:	2300      	movs	r3, #0
 8006734:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006738:	e7a8      	b.n	800668c <_printf_i+0x150>
 800673a:	6923      	ldr	r3, [r4, #16]
 800673c:	462a      	mov	r2, r5
 800673e:	4649      	mov	r1, r9
 8006740:	4640      	mov	r0, r8
 8006742:	47d0      	blx	sl
 8006744:	3001      	adds	r0, #1
 8006746:	d0ab      	beq.n	80066a0 <_printf_i+0x164>
 8006748:	6823      	ldr	r3, [r4, #0]
 800674a:	079b      	lsls	r3, r3, #30
 800674c:	d413      	bmi.n	8006776 <_printf_i+0x23a>
 800674e:	68e0      	ldr	r0, [r4, #12]
 8006750:	9b03      	ldr	r3, [sp, #12]
 8006752:	4298      	cmp	r0, r3
 8006754:	bfb8      	it	lt
 8006756:	4618      	movlt	r0, r3
 8006758:	e7a4      	b.n	80066a4 <_printf_i+0x168>
 800675a:	2301      	movs	r3, #1
 800675c:	4632      	mov	r2, r6
 800675e:	4649      	mov	r1, r9
 8006760:	4640      	mov	r0, r8
 8006762:	47d0      	blx	sl
 8006764:	3001      	adds	r0, #1
 8006766:	d09b      	beq.n	80066a0 <_printf_i+0x164>
 8006768:	3501      	adds	r5, #1
 800676a:	68e3      	ldr	r3, [r4, #12]
 800676c:	9903      	ldr	r1, [sp, #12]
 800676e:	1a5b      	subs	r3, r3, r1
 8006770:	42ab      	cmp	r3, r5
 8006772:	dcf2      	bgt.n	800675a <_printf_i+0x21e>
 8006774:	e7eb      	b.n	800674e <_printf_i+0x212>
 8006776:	2500      	movs	r5, #0
 8006778:	f104 0619 	add.w	r6, r4, #25
 800677c:	e7f5      	b.n	800676a <_printf_i+0x22e>
 800677e:	bf00      	nop
 8006780:	0800a78e 	.word	0x0800a78e
 8006784:	0800a79f 	.word	0x0800a79f

08006788 <siprintf>:
 8006788:	b40e      	push	{r1, r2, r3}
 800678a:	b500      	push	{lr}
 800678c:	b09c      	sub	sp, #112	; 0x70
 800678e:	ab1d      	add	r3, sp, #116	; 0x74
 8006790:	9002      	str	r0, [sp, #8]
 8006792:	9006      	str	r0, [sp, #24]
 8006794:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006798:	4809      	ldr	r0, [pc, #36]	; (80067c0 <siprintf+0x38>)
 800679a:	9107      	str	r1, [sp, #28]
 800679c:	9104      	str	r1, [sp, #16]
 800679e:	4909      	ldr	r1, [pc, #36]	; (80067c4 <siprintf+0x3c>)
 80067a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80067a4:	9105      	str	r1, [sp, #20]
 80067a6:	6800      	ldr	r0, [r0, #0]
 80067a8:	9301      	str	r3, [sp, #4]
 80067aa:	a902      	add	r1, sp, #8
 80067ac:	f001 fb76 	bl	8007e9c <_svfiprintf_r>
 80067b0:	9b02      	ldr	r3, [sp, #8]
 80067b2:	2200      	movs	r2, #0
 80067b4:	701a      	strb	r2, [r3, #0]
 80067b6:	b01c      	add	sp, #112	; 0x70
 80067b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80067bc:	b003      	add	sp, #12
 80067be:	4770      	bx	lr
 80067c0:	20000088 	.word	0x20000088
 80067c4:	ffff0208 	.word	0xffff0208

080067c8 <quorem>:
 80067c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	6903      	ldr	r3, [r0, #16]
 80067ce:	690c      	ldr	r4, [r1, #16]
 80067d0:	42a3      	cmp	r3, r4
 80067d2:	4607      	mov	r7, r0
 80067d4:	f2c0 8081 	blt.w	80068da <quorem+0x112>
 80067d8:	3c01      	subs	r4, #1
 80067da:	f101 0814 	add.w	r8, r1, #20
 80067de:	f100 0514 	add.w	r5, r0, #20
 80067e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067e6:	9301      	str	r3, [sp, #4]
 80067e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80067ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067f0:	3301      	adds	r3, #1
 80067f2:	429a      	cmp	r2, r3
 80067f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80067f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006800:	d331      	bcc.n	8006866 <quorem+0x9e>
 8006802:	f04f 0e00 	mov.w	lr, #0
 8006806:	4640      	mov	r0, r8
 8006808:	46ac      	mov	ip, r5
 800680a:	46f2      	mov	sl, lr
 800680c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006810:	b293      	uxth	r3, r2
 8006812:	fb06 e303 	mla	r3, r6, r3, lr
 8006816:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800681a:	b29b      	uxth	r3, r3
 800681c:	ebaa 0303 	sub.w	r3, sl, r3
 8006820:	f8dc a000 	ldr.w	sl, [ip]
 8006824:	0c12      	lsrs	r2, r2, #16
 8006826:	fa13 f38a 	uxtah	r3, r3, sl
 800682a:	fb06 e202 	mla	r2, r6, r2, lr
 800682e:	9300      	str	r3, [sp, #0]
 8006830:	9b00      	ldr	r3, [sp, #0]
 8006832:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006836:	b292      	uxth	r2, r2
 8006838:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800683c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006840:	f8bd 3000 	ldrh.w	r3, [sp]
 8006844:	4581      	cmp	r9, r0
 8006846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800684a:	f84c 3b04 	str.w	r3, [ip], #4
 800684e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006852:	d2db      	bcs.n	800680c <quorem+0x44>
 8006854:	f855 300b 	ldr.w	r3, [r5, fp]
 8006858:	b92b      	cbnz	r3, 8006866 <quorem+0x9e>
 800685a:	9b01      	ldr	r3, [sp, #4]
 800685c:	3b04      	subs	r3, #4
 800685e:	429d      	cmp	r5, r3
 8006860:	461a      	mov	r2, r3
 8006862:	d32e      	bcc.n	80068c2 <quorem+0xfa>
 8006864:	613c      	str	r4, [r7, #16]
 8006866:	4638      	mov	r0, r7
 8006868:	f001 f8c4 	bl	80079f4 <__mcmp>
 800686c:	2800      	cmp	r0, #0
 800686e:	db24      	blt.n	80068ba <quorem+0xf2>
 8006870:	3601      	adds	r6, #1
 8006872:	4628      	mov	r0, r5
 8006874:	f04f 0c00 	mov.w	ip, #0
 8006878:	f858 2b04 	ldr.w	r2, [r8], #4
 800687c:	f8d0 e000 	ldr.w	lr, [r0]
 8006880:	b293      	uxth	r3, r2
 8006882:	ebac 0303 	sub.w	r3, ip, r3
 8006886:	0c12      	lsrs	r2, r2, #16
 8006888:	fa13 f38e 	uxtah	r3, r3, lr
 800688c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006890:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006894:	b29b      	uxth	r3, r3
 8006896:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800689a:	45c1      	cmp	r9, r8
 800689c:	f840 3b04 	str.w	r3, [r0], #4
 80068a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80068a4:	d2e8      	bcs.n	8006878 <quorem+0xb0>
 80068a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068ae:	b922      	cbnz	r2, 80068ba <quorem+0xf2>
 80068b0:	3b04      	subs	r3, #4
 80068b2:	429d      	cmp	r5, r3
 80068b4:	461a      	mov	r2, r3
 80068b6:	d30a      	bcc.n	80068ce <quorem+0x106>
 80068b8:	613c      	str	r4, [r7, #16]
 80068ba:	4630      	mov	r0, r6
 80068bc:	b003      	add	sp, #12
 80068be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c2:	6812      	ldr	r2, [r2, #0]
 80068c4:	3b04      	subs	r3, #4
 80068c6:	2a00      	cmp	r2, #0
 80068c8:	d1cc      	bne.n	8006864 <quorem+0x9c>
 80068ca:	3c01      	subs	r4, #1
 80068cc:	e7c7      	b.n	800685e <quorem+0x96>
 80068ce:	6812      	ldr	r2, [r2, #0]
 80068d0:	3b04      	subs	r3, #4
 80068d2:	2a00      	cmp	r2, #0
 80068d4:	d1f0      	bne.n	80068b8 <quorem+0xf0>
 80068d6:	3c01      	subs	r4, #1
 80068d8:	e7eb      	b.n	80068b2 <quorem+0xea>
 80068da:	2000      	movs	r0, #0
 80068dc:	e7ee      	b.n	80068bc <quorem+0xf4>
	...

080068e0 <_dtoa_r>:
 80068e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e4:	ed2d 8b04 	vpush	{d8-d9}
 80068e8:	ec57 6b10 	vmov	r6, r7, d0
 80068ec:	b093      	sub	sp, #76	; 0x4c
 80068ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80068f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80068f4:	9106      	str	r1, [sp, #24]
 80068f6:	ee10 aa10 	vmov	sl, s0
 80068fa:	4604      	mov	r4, r0
 80068fc:	9209      	str	r2, [sp, #36]	; 0x24
 80068fe:	930c      	str	r3, [sp, #48]	; 0x30
 8006900:	46bb      	mov	fp, r7
 8006902:	b975      	cbnz	r5, 8006922 <_dtoa_r+0x42>
 8006904:	2010      	movs	r0, #16
 8006906:	f000 fddd 	bl	80074c4 <malloc>
 800690a:	4602      	mov	r2, r0
 800690c:	6260      	str	r0, [r4, #36]	; 0x24
 800690e:	b920      	cbnz	r0, 800691a <_dtoa_r+0x3a>
 8006910:	4ba7      	ldr	r3, [pc, #668]	; (8006bb0 <_dtoa_r+0x2d0>)
 8006912:	21ea      	movs	r1, #234	; 0xea
 8006914:	48a7      	ldr	r0, [pc, #668]	; (8006bb4 <_dtoa_r+0x2d4>)
 8006916:	f001 fbd1 	bl	80080bc <__assert_func>
 800691a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800691e:	6005      	str	r5, [r0, #0]
 8006920:	60c5      	str	r5, [r0, #12]
 8006922:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006924:	6819      	ldr	r1, [r3, #0]
 8006926:	b151      	cbz	r1, 800693e <_dtoa_r+0x5e>
 8006928:	685a      	ldr	r2, [r3, #4]
 800692a:	604a      	str	r2, [r1, #4]
 800692c:	2301      	movs	r3, #1
 800692e:	4093      	lsls	r3, r2
 8006930:	608b      	str	r3, [r1, #8]
 8006932:	4620      	mov	r0, r4
 8006934:	f000 fe1c 	bl	8007570 <_Bfree>
 8006938:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800693a:	2200      	movs	r2, #0
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	1e3b      	subs	r3, r7, #0
 8006940:	bfaa      	itet	ge
 8006942:	2300      	movge	r3, #0
 8006944:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006948:	f8c8 3000 	strge.w	r3, [r8]
 800694c:	4b9a      	ldr	r3, [pc, #616]	; (8006bb8 <_dtoa_r+0x2d8>)
 800694e:	bfbc      	itt	lt
 8006950:	2201      	movlt	r2, #1
 8006952:	f8c8 2000 	strlt.w	r2, [r8]
 8006956:	ea33 030b 	bics.w	r3, r3, fp
 800695a:	d11b      	bne.n	8006994 <_dtoa_r+0xb4>
 800695c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800695e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006962:	6013      	str	r3, [r2, #0]
 8006964:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006968:	4333      	orrs	r3, r6
 800696a:	f000 8592 	beq.w	8007492 <_dtoa_r+0xbb2>
 800696e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006970:	b963      	cbnz	r3, 800698c <_dtoa_r+0xac>
 8006972:	4b92      	ldr	r3, [pc, #584]	; (8006bbc <_dtoa_r+0x2dc>)
 8006974:	e022      	b.n	80069bc <_dtoa_r+0xdc>
 8006976:	4b92      	ldr	r3, [pc, #584]	; (8006bc0 <_dtoa_r+0x2e0>)
 8006978:	9301      	str	r3, [sp, #4]
 800697a:	3308      	adds	r3, #8
 800697c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800697e:	6013      	str	r3, [r2, #0]
 8006980:	9801      	ldr	r0, [sp, #4]
 8006982:	b013      	add	sp, #76	; 0x4c
 8006984:	ecbd 8b04 	vpop	{d8-d9}
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698c:	4b8b      	ldr	r3, [pc, #556]	; (8006bbc <_dtoa_r+0x2dc>)
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	3303      	adds	r3, #3
 8006992:	e7f3      	b.n	800697c <_dtoa_r+0x9c>
 8006994:	2200      	movs	r2, #0
 8006996:	2300      	movs	r3, #0
 8006998:	4650      	mov	r0, sl
 800699a:	4659      	mov	r1, fp
 800699c:	f7fa f8a4 	bl	8000ae8 <__aeabi_dcmpeq>
 80069a0:	ec4b ab19 	vmov	d9, sl, fp
 80069a4:	4680      	mov	r8, r0
 80069a6:	b158      	cbz	r0, 80069c0 <_dtoa_r+0xe0>
 80069a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069aa:	2301      	movs	r3, #1
 80069ac:	6013      	str	r3, [r2, #0]
 80069ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 856b 	beq.w	800748c <_dtoa_r+0xbac>
 80069b6:	4883      	ldr	r0, [pc, #524]	; (8006bc4 <_dtoa_r+0x2e4>)
 80069b8:	6018      	str	r0, [r3, #0]
 80069ba:	1e43      	subs	r3, r0, #1
 80069bc:	9301      	str	r3, [sp, #4]
 80069be:	e7df      	b.n	8006980 <_dtoa_r+0xa0>
 80069c0:	ec4b ab10 	vmov	d0, sl, fp
 80069c4:	aa10      	add	r2, sp, #64	; 0x40
 80069c6:	a911      	add	r1, sp, #68	; 0x44
 80069c8:	4620      	mov	r0, r4
 80069ca:	f001 f8b9 	bl	8007b40 <__d2b>
 80069ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80069d2:	ee08 0a10 	vmov	s16, r0
 80069d6:	2d00      	cmp	r5, #0
 80069d8:	f000 8084 	beq.w	8006ae4 <_dtoa_r+0x204>
 80069dc:	ee19 3a90 	vmov	r3, s19
 80069e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80069e8:	4656      	mov	r6, sl
 80069ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80069ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80069f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80069f6:	4b74      	ldr	r3, [pc, #464]	; (8006bc8 <_dtoa_r+0x2e8>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	4630      	mov	r0, r6
 80069fc:	4639      	mov	r1, r7
 80069fe:	f7f9 fc53 	bl	80002a8 <__aeabi_dsub>
 8006a02:	a365      	add	r3, pc, #404	; (adr r3, 8006b98 <_dtoa_r+0x2b8>)
 8006a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a08:	f7f9 fe06 	bl	8000618 <__aeabi_dmul>
 8006a0c:	a364      	add	r3, pc, #400	; (adr r3, 8006ba0 <_dtoa_r+0x2c0>)
 8006a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a12:	f7f9 fc4b 	bl	80002ac <__adddf3>
 8006a16:	4606      	mov	r6, r0
 8006a18:	4628      	mov	r0, r5
 8006a1a:	460f      	mov	r7, r1
 8006a1c:	f7f9 fd92 	bl	8000544 <__aeabi_i2d>
 8006a20:	a361      	add	r3, pc, #388	; (adr r3, 8006ba8 <_dtoa_r+0x2c8>)
 8006a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a26:	f7f9 fdf7 	bl	8000618 <__aeabi_dmul>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4630      	mov	r0, r6
 8006a30:	4639      	mov	r1, r7
 8006a32:	f7f9 fc3b 	bl	80002ac <__adddf3>
 8006a36:	4606      	mov	r6, r0
 8006a38:	460f      	mov	r7, r1
 8006a3a:	f7fa f89d 	bl	8000b78 <__aeabi_d2iz>
 8006a3e:	2200      	movs	r2, #0
 8006a40:	9000      	str	r0, [sp, #0]
 8006a42:	2300      	movs	r3, #0
 8006a44:	4630      	mov	r0, r6
 8006a46:	4639      	mov	r1, r7
 8006a48:	f7fa f858 	bl	8000afc <__aeabi_dcmplt>
 8006a4c:	b150      	cbz	r0, 8006a64 <_dtoa_r+0x184>
 8006a4e:	9800      	ldr	r0, [sp, #0]
 8006a50:	f7f9 fd78 	bl	8000544 <__aeabi_i2d>
 8006a54:	4632      	mov	r2, r6
 8006a56:	463b      	mov	r3, r7
 8006a58:	f7fa f846 	bl	8000ae8 <__aeabi_dcmpeq>
 8006a5c:	b910      	cbnz	r0, 8006a64 <_dtoa_r+0x184>
 8006a5e:	9b00      	ldr	r3, [sp, #0]
 8006a60:	3b01      	subs	r3, #1
 8006a62:	9300      	str	r3, [sp, #0]
 8006a64:	9b00      	ldr	r3, [sp, #0]
 8006a66:	2b16      	cmp	r3, #22
 8006a68:	d85a      	bhi.n	8006b20 <_dtoa_r+0x240>
 8006a6a:	9a00      	ldr	r2, [sp, #0]
 8006a6c:	4b57      	ldr	r3, [pc, #348]	; (8006bcc <_dtoa_r+0x2ec>)
 8006a6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a76:	ec51 0b19 	vmov	r0, r1, d9
 8006a7a:	f7fa f83f 	bl	8000afc <__aeabi_dcmplt>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	d050      	beq.n	8006b24 <_dtoa_r+0x244>
 8006a82:	9b00      	ldr	r3, [sp, #0]
 8006a84:	3b01      	subs	r3, #1
 8006a86:	9300      	str	r3, [sp, #0]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a8e:	1b5d      	subs	r5, r3, r5
 8006a90:	1e6b      	subs	r3, r5, #1
 8006a92:	9305      	str	r3, [sp, #20]
 8006a94:	bf45      	ittet	mi
 8006a96:	f1c5 0301 	rsbmi	r3, r5, #1
 8006a9a:	9304      	strmi	r3, [sp, #16]
 8006a9c:	2300      	movpl	r3, #0
 8006a9e:	2300      	movmi	r3, #0
 8006aa0:	bf4c      	ite	mi
 8006aa2:	9305      	strmi	r3, [sp, #20]
 8006aa4:	9304      	strpl	r3, [sp, #16]
 8006aa6:	9b00      	ldr	r3, [sp, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	db3d      	blt.n	8006b28 <_dtoa_r+0x248>
 8006aac:	9b05      	ldr	r3, [sp, #20]
 8006aae:	9a00      	ldr	r2, [sp, #0]
 8006ab0:	920a      	str	r2, [sp, #40]	; 0x28
 8006ab2:	4413      	add	r3, r2
 8006ab4:	9305      	str	r3, [sp, #20]
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	9307      	str	r3, [sp, #28]
 8006aba:	9b06      	ldr	r3, [sp, #24]
 8006abc:	2b09      	cmp	r3, #9
 8006abe:	f200 8089 	bhi.w	8006bd4 <_dtoa_r+0x2f4>
 8006ac2:	2b05      	cmp	r3, #5
 8006ac4:	bfc4      	itt	gt
 8006ac6:	3b04      	subgt	r3, #4
 8006ac8:	9306      	strgt	r3, [sp, #24]
 8006aca:	9b06      	ldr	r3, [sp, #24]
 8006acc:	f1a3 0302 	sub.w	r3, r3, #2
 8006ad0:	bfcc      	ite	gt
 8006ad2:	2500      	movgt	r5, #0
 8006ad4:	2501      	movle	r5, #1
 8006ad6:	2b03      	cmp	r3, #3
 8006ad8:	f200 8087 	bhi.w	8006bea <_dtoa_r+0x30a>
 8006adc:	e8df f003 	tbb	[pc, r3]
 8006ae0:	59383a2d 	.word	0x59383a2d
 8006ae4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006ae8:	441d      	add	r5, r3
 8006aea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006aee:	2b20      	cmp	r3, #32
 8006af0:	bfc1      	itttt	gt
 8006af2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006af6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006afa:	fa0b f303 	lslgt.w	r3, fp, r3
 8006afe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006b02:	bfda      	itte	le
 8006b04:	f1c3 0320 	rsble	r3, r3, #32
 8006b08:	fa06 f003 	lslle.w	r0, r6, r3
 8006b0c:	4318      	orrgt	r0, r3
 8006b0e:	f7f9 fd09 	bl	8000524 <__aeabi_ui2d>
 8006b12:	2301      	movs	r3, #1
 8006b14:	4606      	mov	r6, r0
 8006b16:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006b1a:	3d01      	subs	r5, #1
 8006b1c:	930e      	str	r3, [sp, #56]	; 0x38
 8006b1e:	e76a      	b.n	80069f6 <_dtoa_r+0x116>
 8006b20:	2301      	movs	r3, #1
 8006b22:	e7b2      	b.n	8006a8a <_dtoa_r+0x1aa>
 8006b24:	900b      	str	r0, [sp, #44]	; 0x2c
 8006b26:	e7b1      	b.n	8006a8c <_dtoa_r+0x1ac>
 8006b28:	9b04      	ldr	r3, [sp, #16]
 8006b2a:	9a00      	ldr	r2, [sp, #0]
 8006b2c:	1a9b      	subs	r3, r3, r2
 8006b2e:	9304      	str	r3, [sp, #16]
 8006b30:	4253      	negs	r3, r2
 8006b32:	9307      	str	r3, [sp, #28]
 8006b34:	2300      	movs	r3, #0
 8006b36:	930a      	str	r3, [sp, #40]	; 0x28
 8006b38:	e7bf      	b.n	8006aba <_dtoa_r+0x1da>
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	9308      	str	r3, [sp, #32]
 8006b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	dc55      	bgt.n	8006bf0 <_dtoa_r+0x310>
 8006b44:	2301      	movs	r3, #1
 8006b46:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8006b4e:	e00c      	b.n	8006b6a <_dtoa_r+0x28a>
 8006b50:	2301      	movs	r3, #1
 8006b52:	e7f3      	b.n	8006b3c <_dtoa_r+0x25c>
 8006b54:	2300      	movs	r3, #0
 8006b56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b58:	9308      	str	r3, [sp, #32]
 8006b5a:	9b00      	ldr	r3, [sp, #0]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	9302      	str	r3, [sp, #8]
 8006b60:	3301      	adds	r3, #1
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	9303      	str	r3, [sp, #12]
 8006b66:	bfb8      	it	lt
 8006b68:	2301      	movlt	r3, #1
 8006b6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	6042      	str	r2, [r0, #4]
 8006b70:	2204      	movs	r2, #4
 8006b72:	f102 0614 	add.w	r6, r2, #20
 8006b76:	429e      	cmp	r6, r3
 8006b78:	6841      	ldr	r1, [r0, #4]
 8006b7a:	d93d      	bls.n	8006bf8 <_dtoa_r+0x318>
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 fcb7 	bl	80074f0 <_Balloc>
 8006b82:	9001      	str	r0, [sp, #4]
 8006b84:	2800      	cmp	r0, #0
 8006b86:	d13b      	bne.n	8006c00 <_dtoa_r+0x320>
 8006b88:	4b11      	ldr	r3, [pc, #68]	; (8006bd0 <_dtoa_r+0x2f0>)
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006b90:	e6c0      	b.n	8006914 <_dtoa_r+0x34>
 8006b92:	2301      	movs	r3, #1
 8006b94:	e7df      	b.n	8006b56 <_dtoa_r+0x276>
 8006b96:	bf00      	nop
 8006b98:	636f4361 	.word	0x636f4361
 8006b9c:	3fd287a7 	.word	0x3fd287a7
 8006ba0:	8b60c8b3 	.word	0x8b60c8b3
 8006ba4:	3fc68a28 	.word	0x3fc68a28
 8006ba8:	509f79fb 	.word	0x509f79fb
 8006bac:	3fd34413 	.word	0x3fd34413
 8006bb0:	0800a7bd 	.word	0x0800a7bd
 8006bb4:	0800a7d4 	.word	0x0800a7d4
 8006bb8:	7ff00000 	.word	0x7ff00000
 8006bbc:	0800a7b9 	.word	0x0800a7b9
 8006bc0:	0800a7b0 	.word	0x0800a7b0
 8006bc4:	0800a78d 	.word	0x0800a78d
 8006bc8:	3ff80000 	.word	0x3ff80000
 8006bcc:	0800a8c8 	.word	0x0800a8c8
 8006bd0:	0800a82f 	.word	0x0800a82f
 8006bd4:	2501      	movs	r5, #1
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	9306      	str	r3, [sp, #24]
 8006bda:	9508      	str	r5, [sp, #32]
 8006bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8006be0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006be4:	2200      	movs	r2, #0
 8006be6:	2312      	movs	r3, #18
 8006be8:	e7b0      	b.n	8006b4c <_dtoa_r+0x26c>
 8006bea:	2301      	movs	r3, #1
 8006bec:	9308      	str	r3, [sp, #32]
 8006bee:	e7f5      	b.n	8006bdc <_dtoa_r+0x2fc>
 8006bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006bf6:	e7b8      	b.n	8006b6a <_dtoa_r+0x28a>
 8006bf8:	3101      	adds	r1, #1
 8006bfa:	6041      	str	r1, [r0, #4]
 8006bfc:	0052      	lsls	r2, r2, #1
 8006bfe:	e7b8      	b.n	8006b72 <_dtoa_r+0x292>
 8006c00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c02:	9a01      	ldr	r2, [sp, #4]
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	9b03      	ldr	r3, [sp, #12]
 8006c08:	2b0e      	cmp	r3, #14
 8006c0a:	f200 809d 	bhi.w	8006d48 <_dtoa_r+0x468>
 8006c0e:	2d00      	cmp	r5, #0
 8006c10:	f000 809a 	beq.w	8006d48 <_dtoa_r+0x468>
 8006c14:	9b00      	ldr	r3, [sp, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	dd32      	ble.n	8006c80 <_dtoa_r+0x3a0>
 8006c1a:	4ab7      	ldr	r2, [pc, #732]	; (8006ef8 <_dtoa_r+0x618>)
 8006c1c:	f003 030f 	and.w	r3, r3, #15
 8006c20:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006c24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c28:	9b00      	ldr	r3, [sp, #0]
 8006c2a:	05d8      	lsls	r0, r3, #23
 8006c2c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006c30:	d516      	bpl.n	8006c60 <_dtoa_r+0x380>
 8006c32:	4bb2      	ldr	r3, [pc, #712]	; (8006efc <_dtoa_r+0x61c>)
 8006c34:	ec51 0b19 	vmov	r0, r1, d9
 8006c38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c3c:	f7f9 fe16 	bl	800086c <__aeabi_ddiv>
 8006c40:	f007 070f 	and.w	r7, r7, #15
 8006c44:	4682      	mov	sl, r0
 8006c46:	468b      	mov	fp, r1
 8006c48:	2503      	movs	r5, #3
 8006c4a:	4eac      	ldr	r6, [pc, #688]	; (8006efc <_dtoa_r+0x61c>)
 8006c4c:	b957      	cbnz	r7, 8006c64 <_dtoa_r+0x384>
 8006c4e:	4642      	mov	r2, r8
 8006c50:	464b      	mov	r3, r9
 8006c52:	4650      	mov	r0, sl
 8006c54:	4659      	mov	r1, fp
 8006c56:	f7f9 fe09 	bl	800086c <__aeabi_ddiv>
 8006c5a:	4682      	mov	sl, r0
 8006c5c:	468b      	mov	fp, r1
 8006c5e:	e028      	b.n	8006cb2 <_dtoa_r+0x3d2>
 8006c60:	2502      	movs	r5, #2
 8006c62:	e7f2      	b.n	8006c4a <_dtoa_r+0x36a>
 8006c64:	07f9      	lsls	r1, r7, #31
 8006c66:	d508      	bpl.n	8006c7a <_dtoa_r+0x39a>
 8006c68:	4640      	mov	r0, r8
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006c70:	f7f9 fcd2 	bl	8000618 <__aeabi_dmul>
 8006c74:	3501      	adds	r5, #1
 8006c76:	4680      	mov	r8, r0
 8006c78:	4689      	mov	r9, r1
 8006c7a:	107f      	asrs	r7, r7, #1
 8006c7c:	3608      	adds	r6, #8
 8006c7e:	e7e5      	b.n	8006c4c <_dtoa_r+0x36c>
 8006c80:	f000 809b 	beq.w	8006dba <_dtoa_r+0x4da>
 8006c84:	9b00      	ldr	r3, [sp, #0]
 8006c86:	4f9d      	ldr	r7, [pc, #628]	; (8006efc <_dtoa_r+0x61c>)
 8006c88:	425e      	negs	r6, r3
 8006c8a:	4b9b      	ldr	r3, [pc, #620]	; (8006ef8 <_dtoa_r+0x618>)
 8006c8c:	f006 020f 	and.w	r2, r6, #15
 8006c90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c98:	ec51 0b19 	vmov	r0, r1, d9
 8006c9c:	f7f9 fcbc 	bl	8000618 <__aeabi_dmul>
 8006ca0:	1136      	asrs	r6, r6, #4
 8006ca2:	4682      	mov	sl, r0
 8006ca4:	468b      	mov	fp, r1
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	2502      	movs	r5, #2
 8006caa:	2e00      	cmp	r6, #0
 8006cac:	d17a      	bne.n	8006da4 <_dtoa_r+0x4c4>
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1d3      	bne.n	8006c5a <_dtoa_r+0x37a>
 8006cb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f000 8082 	beq.w	8006dbe <_dtoa_r+0x4de>
 8006cba:	4b91      	ldr	r3, [pc, #580]	; (8006f00 <_dtoa_r+0x620>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	4650      	mov	r0, sl
 8006cc0:	4659      	mov	r1, fp
 8006cc2:	f7f9 ff1b 	bl	8000afc <__aeabi_dcmplt>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d079      	beq.n	8006dbe <_dtoa_r+0x4de>
 8006cca:	9b03      	ldr	r3, [sp, #12]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d076      	beq.n	8006dbe <_dtoa_r+0x4de>
 8006cd0:	9b02      	ldr	r3, [sp, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dd36      	ble.n	8006d44 <_dtoa_r+0x464>
 8006cd6:	9b00      	ldr	r3, [sp, #0]
 8006cd8:	4650      	mov	r0, sl
 8006cda:	4659      	mov	r1, fp
 8006cdc:	1e5f      	subs	r7, r3, #1
 8006cde:	2200      	movs	r2, #0
 8006ce0:	4b88      	ldr	r3, [pc, #544]	; (8006f04 <_dtoa_r+0x624>)
 8006ce2:	f7f9 fc99 	bl	8000618 <__aeabi_dmul>
 8006ce6:	9e02      	ldr	r6, [sp, #8]
 8006ce8:	4682      	mov	sl, r0
 8006cea:	468b      	mov	fp, r1
 8006cec:	3501      	adds	r5, #1
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f7f9 fc28 	bl	8000544 <__aeabi_i2d>
 8006cf4:	4652      	mov	r2, sl
 8006cf6:	465b      	mov	r3, fp
 8006cf8:	f7f9 fc8e 	bl	8000618 <__aeabi_dmul>
 8006cfc:	4b82      	ldr	r3, [pc, #520]	; (8006f08 <_dtoa_r+0x628>)
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f7f9 fad4 	bl	80002ac <__adddf3>
 8006d04:	46d0      	mov	r8, sl
 8006d06:	46d9      	mov	r9, fp
 8006d08:	4682      	mov	sl, r0
 8006d0a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006d0e:	2e00      	cmp	r6, #0
 8006d10:	d158      	bne.n	8006dc4 <_dtoa_r+0x4e4>
 8006d12:	4b7e      	ldr	r3, [pc, #504]	; (8006f0c <_dtoa_r+0x62c>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	4640      	mov	r0, r8
 8006d18:	4649      	mov	r1, r9
 8006d1a:	f7f9 fac5 	bl	80002a8 <__aeabi_dsub>
 8006d1e:	4652      	mov	r2, sl
 8006d20:	465b      	mov	r3, fp
 8006d22:	4680      	mov	r8, r0
 8006d24:	4689      	mov	r9, r1
 8006d26:	f7f9 ff07 	bl	8000b38 <__aeabi_dcmpgt>
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	f040 8295 	bne.w	800725a <_dtoa_r+0x97a>
 8006d30:	4652      	mov	r2, sl
 8006d32:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006d36:	4640      	mov	r0, r8
 8006d38:	4649      	mov	r1, r9
 8006d3a:	f7f9 fedf 	bl	8000afc <__aeabi_dcmplt>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	f040 8289 	bne.w	8007256 <_dtoa_r+0x976>
 8006d44:	ec5b ab19 	vmov	sl, fp, d9
 8006d48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f2c0 8148 	blt.w	8006fe0 <_dtoa_r+0x700>
 8006d50:	9a00      	ldr	r2, [sp, #0]
 8006d52:	2a0e      	cmp	r2, #14
 8006d54:	f300 8144 	bgt.w	8006fe0 <_dtoa_r+0x700>
 8006d58:	4b67      	ldr	r3, [pc, #412]	; (8006ef8 <_dtoa_r+0x618>)
 8006d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f280 80d5 	bge.w	8006f14 <_dtoa_r+0x634>
 8006d6a:	9b03      	ldr	r3, [sp, #12]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f300 80d1 	bgt.w	8006f14 <_dtoa_r+0x634>
 8006d72:	f040 826f 	bne.w	8007254 <_dtoa_r+0x974>
 8006d76:	4b65      	ldr	r3, [pc, #404]	; (8006f0c <_dtoa_r+0x62c>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	4640      	mov	r0, r8
 8006d7c:	4649      	mov	r1, r9
 8006d7e:	f7f9 fc4b 	bl	8000618 <__aeabi_dmul>
 8006d82:	4652      	mov	r2, sl
 8006d84:	465b      	mov	r3, fp
 8006d86:	f7f9 fecd 	bl	8000b24 <__aeabi_dcmpge>
 8006d8a:	9e03      	ldr	r6, [sp, #12]
 8006d8c:	4637      	mov	r7, r6
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	f040 8245 	bne.w	800721e <_dtoa_r+0x93e>
 8006d94:	9d01      	ldr	r5, [sp, #4]
 8006d96:	2331      	movs	r3, #49	; 0x31
 8006d98:	f805 3b01 	strb.w	r3, [r5], #1
 8006d9c:	9b00      	ldr	r3, [sp, #0]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	e240      	b.n	8007226 <_dtoa_r+0x946>
 8006da4:	07f2      	lsls	r2, r6, #31
 8006da6:	d505      	bpl.n	8006db4 <_dtoa_r+0x4d4>
 8006da8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dac:	f7f9 fc34 	bl	8000618 <__aeabi_dmul>
 8006db0:	3501      	adds	r5, #1
 8006db2:	2301      	movs	r3, #1
 8006db4:	1076      	asrs	r6, r6, #1
 8006db6:	3708      	adds	r7, #8
 8006db8:	e777      	b.n	8006caa <_dtoa_r+0x3ca>
 8006dba:	2502      	movs	r5, #2
 8006dbc:	e779      	b.n	8006cb2 <_dtoa_r+0x3d2>
 8006dbe:	9f00      	ldr	r7, [sp, #0]
 8006dc0:	9e03      	ldr	r6, [sp, #12]
 8006dc2:	e794      	b.n	8006cee <_dtoa_r+0x40e>
 8006dc4:	9901      	ldr	r1, [sp, #4]
 8006dc6:	4b4c      	ldr	r3, [pc, #304]	; (8006ef8 <_dtoa_r+0x618>)
 8006dc8:	4431      	add	r1, r6
 8006dca:	910d      	str	r1, [sp, #52]	; 0x34
 8006dcc:	9908      	ldr	r1, [sp, #32]
 8006dce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006dd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006dd6:	2900      	cmp	r1, #0
 8006dd8:	d043      	beq.n	8006e62 <_dtoa_r+0x582>
 8006dda:	494d      	ldr	r1, [pc, #308]	; (8006f10 <_dtoa_r+0x630>)
 8006ddc:	2000      	movs	r0, #0
 8006dde:	f7f9 fd45 	bl	800086c <__aeabi_ddiv>
 8006de2:	4652      	mov	r2, sl
 8006de4:	465b      	mov	r3, fp
 8006de6:	f7f9 fa5f 	bl	80002a8 <__aeabi_dsub>
 8006dea:	9d01      	ldr	r5, [sp, #4]
 8006dec:	4682      	mov	sl, r0
 8006dee:	468b      	mov	fp, r1
 8006df0:	4649      	mov	r1, r9
 8006df2:	4640      	mov	r0, r8
 8006df4:	f7f9 fec0 	bl	8000b78 <__aeabi_d2iz>
 8006df8:	4606      	mov	r6, r0
 8006dfa:	f7f9 fba3 	bl	8000544 <__aeabi_i2d>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4640      	mov	r0, r8
 8006e04:	4649      	mov	r1, r9
 8006e06:	f7f9 fa4f 	bl	80002a8 <__aeabi_dsub>
 8006e0a:	3630      	adds	r6, #48	; 0x30
 8006e0c:	f805 6b01 	strb.w	r6, [r5], #1
 8006e10:	4652      	mov	r2, sl
 8006e12:	465b      	mov	r3, fp
 8006e14:	4680      	mov	r8, r0
 8006e16:	4689      	mov	r9, r1
 8006e18:	f7f9 fe70 	bl	8000afc <__aeabi_dcmplt>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	d163      	bne.n	8006ee8 <_dtoa_r+0x608>
 8006e20:	4642      	mov	r2, r8
 8006e22:	464b      	mov	r3, r9
 8006e24:	4936      	ldr	r1, [pc, #216]	; (8006f00 <_dtoa_r+0x620>)
 8006e26:	2000      	movs	r0, #0
 8006e28:	f7f9 fa3e 	bl	80002a8 <__aeabi_dsub>
 8006e2c:	4652      	mov	r2, sl
 8006e2e:	465b      	mov	r3, fp
 8006e30:	f7f9 fe64 	bl	8000afc <__aeabi_dcmplt>
 8006e34:	2800      	cmp	r0, #0
 8006e36:	f040 80b5 	bne.w	8006fa4 <_dtoa_r+0x6c4>
 8006e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e3c:	429d      	cmp	r5, r3
 8006e3e:	d081      	beq.n	8006d44 <_dtoa_r+0x464>
 8006e40:	4b30      	ldr	r3, [pc, #192]	; (8006f04 <_dtoa_r+0x624>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	4650      	mov	r0, sl
 8006e46:	4659      	mov	r1, fp
 8006e48:	f7f9 fbe6 	bl	8000618 <__aeabi_dmul>
 8006e4c:	4b2d      	ldr	r3, [pc, #180]	; (8006f04 <_dtoa_r+0x624>)
 8006e4e:	4682      	mov	sl, r0
 8006e50:	468b      	mov	fp, r1
 8006e52:	4640      	mov	r0, r8
 8006e54:	4649      	mov	r1, r9
 8006e56:	2200      	movs	r2, #0
 8006e58:	f7f9 fbde 	bl	8000618 <__aeabi_dmul>
 8006e5c:	4680      	mov	r8, r0
 8006e5e:	4689      	mov	r9, r1
 8006e60:	e7c6      	b.n	8006df0 <_dtoa_r+0x510>
 8006e62:	4650      	mov	r0, sl
 8006e64:	4659      	mov	r1, fp
 8006e66:	f7f9 fbd7 	bl	8000618 <__aeabi_dmul>
 8006e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e6c:	9d01      	ldr	r5, [sp, #4]
 8006e6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e70:	4682      	mov	sl, r0
 8006e72:	468b      	mov	fp, r1
 8006e74:	4649      	mov	r1, r9
 8006e76:	4640      	mov	r0, r8
 8006e78:	f7f9 fe7e 	bl	8000b78 <__aeabi_d2iz>
 8006e7c:	4606      	mov	r6, r0
 8006e7e:	f7f9 fb61 	bl	8000544 <__aeabi_i2d>
 8006e82:	3630      	adds	r6, #48	; 0x30
 8006e84:	4602      	mov	r2, r0
 8006e86:	460b      	mov	r3, r1
 8006e88:	4640      	mov	r0, r8
 8006e8a:	4649      	mov	r1, r9
 8006e8c:	f7f9 fa0c 	bl	80002a8 <__aeabi_dsub>
 8006e90:	f805 6b01 	strb.w	r6, [r5], #1
 8006e94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e96:	429d      	cmp	r5, r3
 8006e98:	4680      	mov	r8, r0
 8006e9a:	4689      	mov	r9, r1
 8006e9c:	f04f 0200 	mov.w	r2, #0
 8006ea0:	d124      	bne.n	8006eec <_dtoa_r+0x60c>
 8006ea2:	4b1b      	ldr	r3, [pc, #108]	; (8006f10 <_dtoa_r+0x630>)
 8006ea4:	4650      	mov	r0, sl
 8006ea6:	4659      	mov	r1, fp
 8006ea8:	f7f9 fa00 	bl	80002ac <__adddf3>
 8006eac:	4602      	mov	r2, r0
 8006eae:	460b      	mov	r3, r1
 8006eb0:	4640      	mov	r0, r8
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	f7f9 fe40 	bl	8000b38 <__aeabi_dcmpgt>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	d173      	bne.n	8006fa4 <_dtoa_r+0x6c4>
 8006ebc:	4652      	mov	r2, sl
 8006ebe:	465b      	mov	r3, fp
 8006ec0:	4913      	ldr	r1, [pc, #76]	; (8006f10 <_dtoa_r+0x630>)
 8006ec2:	2000      	movs	r0, #0
 8006ec4:	f7f9 f9f0 	bl	80002a8 <__aeabi_dsub>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	460b      	mov	r3, r1
 8006ecc:	4640      	mov	r0, r8
 8006ece:	4649      	mov	r1, r9
 8006ed0:	f7f9 fe14 	bl	8000afc <__aeabi_dcmplt>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	f43f af35 	beq.w	8006d44 <_dtoa_r+0x464>
 8006eda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006edc:	1e6b      	subs	r3, r5, #1
 8006ede:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ee0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ee4:	2b30      	cmp	r3, #48	; 0x30
 8006ee6:	d0f8      	beq.n	8006eda <_dtoa_r+0x5fa>
 8006ee8:	9700      	str	r7, [sp, #0]
 8006eea:	e049      	b.n	8006f80 <_dtoa_r+0x6a0>
 8006eec:	4b05      	ldr	r3, [pc, #20]	; (8006f04 <_dtoa_r+0x624>)
 8006eee:	f7f9 fb93 	bl	8000618 <__aeabi_dmul>
 8006ef2:	4680      	mov	r8, r0
 8006ef4:	4689      	mov	r9, r1
 8006ef6:	e7bd      	b.n	8006e74 <_dtoa_r+0x594>
 8006ef8:	0800a8c8 	.word	0x0800a8c8
 8006efc:	0800a8a0 	.word	0x0800a8a0
 8006f00:	3ff00000 	.word	0x3ff00000
 8006f04:	40240000 	.word	0x40240000
 8006f08:	401c0000 	.word	0x401c0000
 8006f0c:	40140000 	.word	0x40140000
 8006f10:	3fe00000 	.word	0x3fe00000
 8006f14:	9d01      	ldr	r5, [sp, #4]
 8006f16:	4656      	mov	r6, sl
 8006f18:	465f      	mov	r7, fp
 8006f1a:	4642      	mov	r2, r8
 8006f1c:	464b      	mov	r3, r9
 8006f1e:	4630      	mov	r0, r6
 8006f20:	4639      	mov	r1, r7
 8006f22:	f7f9 fca3 	bl	800086c <__aeabi_ddiv>
 8006f26:	f7f9 fe27 	bl	8000b78 <__aeabi_d2iz>
 8006f2a:	4682      	mov	sl, r0
 8006f2c:	f7f9 fb0a 	bl	8000544 <__aeabi_i2d>
 8006f30:	4642      	mov	r2, r8
 8006f32:	464b      	mov	r3, r9
 8006f34:	f7f9 fb70 	bl	8000618 <__aeabi_dmul>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	4639      	mov	r1, r7
 8006f40:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006f44:	f7f9 f9b0 	bl	80002a8 <__aeabi_dsub>
 8006f48:	f805 6b01 	strb.w	r6, [r5], #1
 8006f4c:	9e01      	ldr	r6, [sp, #4]
 8006f4e:	9f03      	ldr	r7, [sp, #12]
 8006f50:	1bae      	subs	r6, r5, r6
 8006f52:	42b7      	cmp	r7, r6
 8006f54:	4602      	mov	r2, r0
 8006f56:	460b      	mov	r3, r1
 8006f58:	d135      	bne.n	8006fc6 <_dtoa_r+0x6e6>
 8006f5a:	f7f9 f9a7 	bl	80002ac <__adddf3>
 8006f5e:	4642      	mov	r2, r8
 8006f60:	464b      	mov	r3, r9
 8006f62:	4606      	mov	r6, r0
 8006f64:	460f      	mov	r7, r1
 8006f66:	f7f9 fde7 	bl	8000b38 <__aeabi_dcmpgt>
 8006f6a:	b9d0      	cbnz	r0, 8006fa2 <_dtoa_r+0x6c2>
 8006f6c:	4642      	mov	r2, r8
 8006f6e:	464b      	mov	r3, r9
 8006f70:	4630      	mov	r0, r6
 8006f72:	4639      	mov	r1, r7
 8006f74:	f7f9 fdb8 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f78:	b110      	cbz	r0, 8006f80 <_dtoa_r+0x6a0>
 8006f7a:	f01a 0f01 	tst.w	sl, #1
 8006f7e:	d110      	bne.n	8006fa2 <_dtoa_r+0x6c2>
 8006f80:	4620      	mov	r0, r4
 8006f82:	ee18 1a10 	vmov	r1, s16
 8006f86:	f000 faf3 	bl	8007570 <_Bfree>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9800      	ldr	r0, [sp, #0]
 8006f8e:	702b      	strb	r3, [r5, #0]
 8006f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f92:	3001      	adds	r0, #1
 8006f94:	6018      	str	r0, [r3, #0]
 8006f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f43f acf1 	beq.w	8006980 <_dtoa_r+0xa0>
 8006f9e:	601d      	str	r5, [r3, #0]
 8006fa0:	e4ee      	b.n	8006980 <_dtoa_r+0xa0>
 8006fa2:	9f00      	ldr	r7, [sp, #0]
 8006fa4:	462b      	mov	r3, r5
 8006fa6:	461d      	mov	r5, r3
 8006fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fac:	2a39      	cmp	r2, #57	; 0x39
 8006fae:	d106      	bne.n	8006fbe <_dtoa_r+0x6de>
 8006fb0:	9a01      	ldr	r2, [sp, #4]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d1f7      	bne.n	8006fa6 <_dtoa_r+0x6c6>
 8006fb6:	9901      	ldr	r1, [sp, #4]
 8006fb8:	2230      	movs	r2, #48	; 0x30
 8006fba:	3701      	adds	r7, #1
 8006fbc:	700a      	strb	r2, [r1, #0]
 8006fbe:	781a      	ldrb	r2, [r3, #0]
 8006fc0:	3201      	adds	r2, #1
 8006fc2:	701a      	strb	r2, [r3, #0]
 8006fc4:	e790      	b.n	8006ee8 <_dtoa_r+0x608>
 8006fc6:	4ba6      	ldr	r3, [pc, #664]	; (8007260 <_dtoa_r+0x980>)
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f7f9 fb25 	bl	8000618 <__aeabi_dmul>
 8006fce:	2200      	movs	r2, #0
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	4606      	mov	r6, r0
 8006fd4:	460f      	mov	r7, r1
 8006fd6:	f7f9 fd87 	bl	8000ae8 <__aeabi_dcmpeq>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d09d      	beq.n	8006f1a <_dtoa_r+0x63a>
 8006fde:	e7cf      	b.n	8006f80 <_dtoa_r+0x6a0>
 8006fe0:	9a08      	ldr	r2, [sp, #32]
 8006fe2:	2a00      	cmp	r2, #0
 8006fe4:	f000 80d7 	beq.w	8007196 <_dtoa_r+0x8b6>
 8006fe8:	9a06      	ldr	r2, [sp, #24]
 8006fea:	2a01      	cmp	r2, #1
 8006fec:	f300 80ba 	bgt.w	8007164 <_dtoa_r+0x884>
 8006ff0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ff2:	2a00      	cmp	r2, #0
 8006ff4:	f000 80b2 	beq.w	800715c <_dtoa_r+0x87c>
 8006ff8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006ffc:	9e07      	ldr	r6, [sp, #28]
 8006ffe:	9d04      	ldr	r5, [sp, #16]
 8007000:	9a04      	ldr	r2, [sp, #16]
 8007002:	441a      	add	r2, r3
 8007004:	9204      	str	r2, [sp, #16]
 8007006:	9a05      	ldr	r2, [sp, #20]
 8007008:	2101      	movs	r1, #1
 800700a:	441a      	add	r2, r3
 800700c:	4620      	mov	r0, r4
 800700e:	9205      	str	r2, [sp, #20]
 8007010:	f000 fb66 	bl	80076e0 <__i2b>
 8007014:	4607      	mov	r7, r0
 8007016:	2d00      	cmp	r5, #0
 8007018:	dd0c      	ble.n	8007034 <_dtoa_r+0x754>
 800701a:	9b05      	ldr	r3, [sp, #20]
 800701c:	2b00      	cmp	r3, #0
 800701e:	dd09      	ble.n	8007034 <_dtoa_r+0x754>
 8007020:	42ab      	cmp	r3, r5
 8007022:	9a04      	ldr	r2, [sp, #16]
 8007024:	bfa8      	it	ge
 8007026:	462b      	movge	r3, r5
 8007028:	1ad2      	subs	r2, r2, r3
 800702a:	9204      	str	r2, [sp, #16]
 800702c:	9a05      	ldr	r2, [sp, #20]
 800702e:	1aed      	subs	r5, r5, r3
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	9305      	str	r3, [sp, #20]
 8007034:	9b07      	ldr	r3, [sp, #28]
 8007036:	b31b      	cbz	r3, 8007080 <_dtoa_r+0x7a0>
 8007038:	9b08      	ldr	r3, [sp, #32]
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 80af 	beq.w	800719e <_dtoa_r+0x8be>
 8007040:	2e00      	cmp	r6, #0
 8007042:	dd13      	ble.n	800706c <_dtoa_r+0x78c>
 8007044:	4639      	mov	r1, r7
 8007046:	4632      	mov	r2, r6
 8007048:	4620      	mov	r0, r4
 800704a:	f000 fc09 	bl	8007860 <__pow5mult>
 800704e:	ee18 2a10 	vmov	r2, s16
 8007052:	4601      	mov	r1, r0
 8007054:	4607      	mov	r7, r0
 8007056:	4620      	mov	r0, r4
 8007058:	f000 fb58 	bl	800770c <__multiply>
 800705c:	ee18 1a10 	vmov	r1, s16
 8007060:	4680      	mov	r8, r0
 8007062:	4620      	mov	r0, r4
 8007064:	f000 fa84 	bl	8007570 <_Bfree>
 8007068:	ee08 8a10 	vmov	s16, r8
 800706c:	9b07      	ldr	r3, [sp, #28]
 800706e:	1b9a      	subs	r2, r3, r6
 8007070:	d006      	beq.n	8007080 <_dtoa_r+0x7a0>
 8007072:	ee18 1a10 	vmov	r1, s16
 8007076:	4620      	mov	r0, r4
 8007078:	f000 fbf2 	bl	8007860 <__pow5mult>
 800707c:	ee08 0a10 	vmov	s16, r0
 8007080:	2101      	movs	r1, #1
 8007082:	4620      	mov	r0, r4
 8007084:	f000 fb2c 	bl	80076e0 <__i2b>
 8007088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800708a:	2b00      	cmp	r3, #0
 800708c:	4606      	mov	r6, r0
 800708e:	f340 8088 	ble.w	80071a2 <_dtoa_r+0x8c2>
 8007092:	461a      	mov	r2, r3
 8007094:	4601      	mov	r1, r0
 8007096:	4620      	mov	r0, r4
 8007098:	f000 fbe2 	bl	8007860 <__pow5mult>
 800709c:	9b06      	ldr	r3, [sp, #24]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	4606      	mov	r6, r0
 80070a2:	f340 8081 	ble.w	80071a8 <_dtoa_r+0x8c8>
 80070a6:	f04f 0800 	mov.w	r8, #0
 80070aa:	6933      	ldr	r3, [r6, #16]
 80070ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80070b0:	6918      	ldr	r0, [r3, #16]
 80070b2:	f000 fac5 	bl	8007640 <__hi0bits>
 80070b6:	f1c0 0020 	rsb	r0, r0, #32
 80070ba:	9b05      	ldr	r3, [sp, #20]
 80070bc:	4418      	add	r0, r3
 80070be:	f010 001f 	ands.w	r0, r0, #31
 80070c2:	f000 8092 	beq.w	80071ea <_dtoa_r+0x90a>
 80070c6:	f1c0 0320 	rsb	r3, r0, #32
 80070ca:	2b04      	cmp	r3, #4
 80070cc:	f340 808a 	ble.w	80071e4 <_dtoa_r+0x904>
 80070d0:	f1c0 001c 	rsb	r0, r0, #28
 80070d4:	9b04      	ldr	r3, [sp, #16]
 80070d6:	4403      	add	r3, r0
 80070d8:	9304      	str	r3, [sp, #16]
 80070da:	9b05      	ldr	r3, [sp, #20]
 80070dc:	4403      	add	r3, r0
 80070de:	4405      	add	r5, r0
 80070e0:	9305      	str	r3, [sp, #20]
 80070e2:	9b04      	ldr	r3, [sp, #16]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	dd07      	ble.n	80070f8 <_dtoa_r+0x818>
 80070e8:	ee18 1a10 	vmov	r1, s16
 80070ec:	461a      	mov	r2, r3
 80070ee:	4620      	mov	r0, r4
 80070f0:	f000 fc10 	bl	8007914 <__lshift>
 80070f4:	ee08 0a10 	vmov	s16, r0
 80070f8:	9b05      	ldr	r3, [sp, #20]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	dd05      	ble.n	800710a <_dtoa_r+0x82a>
 80070fe:	4631      	mov	r1, r6
 8007100:	461a      	mov	r2, r3
 8007102:	4620      	mov	r0, r4
 8007104:	f000 fc06 	bl	8007914 <__lshift>
 8007108:	4606      	mov	r6, r0
 800710a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800710c:	2b00      	cmp	r3, #0
 800710e:	d06e      	beq.n	80071ee <_dtoa_r+0x90e>
 8007110:	ee18 0a10 	vmov	r0, s16
 8007114:	4631      	mov	r1, r6
 8007116:	f000 fc6d 	bl	80079f4 <__mcmp>
 800711a:	2800      	cmp	r0, #0
 800711c:	da67      	bge.n	80071ee <_dtoa_r+0x90e>
 800711e:	9b00      	ldr	r3, [sp, #0]
 8007120:	3b01      	subs	r3, #1
 8007122:	ee18 1a10 	vmov	r1, s16
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	220a      	movs	r2, #10
 800712a:	2300      	movs	r3, #0
 800712c:	4620      	mov	r0, r4
 800712e:	f000 fa41 	bl	80075b4 <__multadd>
 8007132:	9b08      	ldr	r3, [sp, #32]
 8007134:	ee08 0a10 	vmov	s16, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	f000 81b1 	beq.w	80074a0 <_dtoa_r+0xbc0>
 800713e:	2300      	movs	r3, #0
 8007140:	4639      	mov	r1, r7
 8007142:	220a      	movs	r2, #10
 8007144:	4620      	mov	r0, r4
 8007146:	f000 fa35 	bl	80075b4 <__multadd>
 800714a:	9b02      	ldr	r3, [sp, #8]
 800714c:	2b00      	cmp	r3, #0
 800714e:	4607      	mov	r7, r0
 8007150:	f300 808e 	bgt.w	8007270 <_dtoa_r+0x990>
 8007154:	9b06      	ldr	r3, [sp, #24]
 8007156:	2b02      	cmp	r3, #2
 8007158:	dc51      	bgt.n	80071fe <_dtoa_r+0x91e>
 800715a:	e089      	b.n	8007270 <_dtoa_r+0x990>
 800715c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800715e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007162:	e74b      	b.n	8006ffc <_dtoa_r+0x71c>
 8007164:	9b03      	ldr	r3, [sp, #12]
 8007166:	1e5e      	subs	r6, r3, #1
 8007168:	9b07      	ldr	r3, [sp, #28]
 800716a:	42b3      	cmp	r3, r6
 800716c:	bfbf      	itttt	lt
 800716e:	9b07      	ldrlt	r3, [sp, #28]
 8007170:	9607      	strlt	r6, [sp, #28]
 8007172:	1af2      	sublt	r2, r6, r3
 8007174:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007176:	bfb6      	itet	lt
 8007178:	189b      	addlt	r3, r3, r2
 800717a:	1b9e      	subge	r6, r3, r6
 800717c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800717e:	9b03      	ldr	r3, [sp, #12]
 8007180:	bfb8      	it	lt
 8007182:	2600      	movlt	r6, #0
 8007184:	2b00      	cmp	r3, #0
 8007186:	bfb7      	itett	lt
 8007188:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800718c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007190:	1a9d      	sublt	r5, r3, r2
 8007192:	2300      	movlt	r3, #0
 8007194:	e734      	b.n	8007000 <_dtoa_r+0x720>
 8007196:	9e07      	ldr	r6, [sp, #28]
 8007198:	9d04      	ldr	r5, [sp, #16]
 800719a:	9f08      	ldr	r7, [sp, #32]
 800719c:	e73b      	b.n	8007016 <_dtoa_r+0x736>
 800719e:	9a07      	ldr	r2, [sp, #28]
 80071a0:	e767      	b.n	8007072 <_dtoa_r+0x792>
 80071a2:	9b06      	ldr	r3, [sp, #24]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	dc18      	bgt.n	80071da <_dtoa_r+0x8fa>
 80071a8:	f1ba 0f00 	cmp.w	sl, #0
 80071ac:	d115      	bne.n	80071da <_dtoa_r+0x8fa>
 80071ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071b2:	b993      	cbnz	r3, 80071da <_dtoa_r+0x8fa>
 80071b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80071b8:	0d1b      	lsrs	r3, r3, #20
 80071ba:	051b      	lsls	r3, r3, #20
 80071bc:	b183      	cbz	r3, 80071e0 <_dtoa_r+0x900>
 80071be:	9b04      	ldr	r3, [sp, #16]
 80071c0:	3301      	adds	r3, #1
 80071c2:	9304      	str	r3, [sp, #16]
 80071c4:	9b05      	ldr	r3, [sp, #20]
 80071c6:	3301      	adds	r3, #1
 80071c8:	9305      	str	r3, [sp, #20]
 80071ca:	f04f 0801 	mov.w	r8, #1
 80071ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f47f af6a 	bne.w	80070aa <_dtoa_r+0x7ca>
 80071d6:	2001      	movs	r0, #1
 80071d8:	e76f      	b.n	80070ba <_dtoa_r+0x7da>
 80071da:	f04f 0800 	mov.w	r8, #0
 80071de:	e7f6      	b.n	80071ce <_dtoa_r+0x8ee>
 80071e0:	4698      	mov	r8, r3
 80071e2:	e7f4      	b.n	80071ce <_dtoa_r+0x8ee>
 80071e4:	f43f af7d 	beq.w	80070e2 <_dtoa_r+0x802>
 80071e8:	4618      	mov	r0, r3
 80071ea:	301c      	adds	r0, #28
 80071ec:	e772      	b.n	80070d4 <_dtoa_r+0x7f4>
 80071ee:	9b03      	ldr	r3, [sp, #12]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	dc37      	bgt.n	8007264 <_dtoa_r+0x984>
 80071f4:	9b06      	ldr	r3, [sp, #24]
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	dd34      	ble.n	8007264 <_dtoa_r+0x984>
 80071fa:	9b03      	ldr	r3, [sp, #12]
 80071fc:	9302      	str	r3, [sp, #8]
 80071fe:	9b02      	ldr	r3, [sp, #8]
 8007200:	b96b      	cbnz	r3, 800721e <_dtoa_r+0x93e>
 8007202:	4631      	mov	r1, r6
 8007204:	2205      	movs	r2, #5
 8007206:	4620      	mov	r0, r4
 8007208:	f000 f9d4 	bl	80075b4 <__multadd>
 800720c:	4601      	mov	r1, r0
 800720e:	4606      	mov	r6, r0
 8007210:	ee18 0a10 	vmov	r0, s16
 8007214:	f000 fbee 	bl	80079f4 <__mcmp>
 8007218:	2800      	cmp	r0, #0
 800721a:	f73f adbb 	bgt.w	8006d94 <_dtoa_r+0x4b4>
 800721e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007220:	9d01      	ldr	r5, [sp, #4]
 8007222:	43db      	mvns	r3, r3
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	f04f 0800 	mov.w	r8, #0
 800722a:	4631      	mov	r1, r6
 800722c:	4620      	mov	r0, r4
 800722e:	f000 f99f 	bl	8007570 <_Bfree>
 8007232:	2f00      	cmp	r7, #0
 8007234:	f43f aea4 	beq.w	8006f80 <_dtoa_r+0x6a0>
 8007238:	f1b8 0f00 	cmp.w	r8, #0
 800723c:	d005      	beq.n	800724a <_dtoa_r+0x96a>
 800723e:	45b8      	cmp	r8, r7
 8007240:	d003      	beq.n	800724a <_dtoa_r+0x96a>
 8007242:	4641      	mov	r1, r8
 8007244:	4620      	mov	r0, r4
 8007246:	f000 f993 	bl	8007570 <_Bfree>
 800724a:	4639      	mov	r1, r7
 800724c:	4620      	mov	r0, r4
 800724e:	f000 f98f 	bl	8007570 <_Bfree>
 8007252:	e695      	b.n	8006f80 <_dtoa_r+0x6a0>
 8007254:	2600      	movs	r6, #0
 8007256:	4637      	mov	r7, r6
 8007258:	e7e1      	b.n	800721e <_dtoa_r+0x93e>
 800725a:	9700      	str	r7, [sp, #0]
 800725c:	4637      	mov	r7, r6
 800725e:	e599      	b.n	8006d94 <_dtoa_r+0x4b4>
 8007260:	40240000 	.word	0x40240000
 8007264:	9b08      	ldr	r3, [sp, #32]
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 80ca 	beq.w	8007400 <_dtoa_r+0xb20>
 800726c:	9b03      	ldr	r3, [sp, #12]
 800726e:	9302      	str	r3, [sp, #8]
 8007270:	2d00      	cmp	r5, #0
 8007272:	dd05      	ble.n	8007280 <_dtoa_r+0x9a0>
 8007274:	4639      	mov	r1, r7
 8007276:	462a      	mov	r2, r5
 8007278:	4620      	mov	r0, r4
 800727a:	f000 fb4b 	bl	8007914 <__lshift>
 800727e:	4607      	mov	r7, r0
 8007280:	f1b8 0f00 	cmp.w	r8, #0
 8007284:	d05b      	beq.n	800733e <_dtoa_r+0xa5e>
 8007286:	6879      	ldr	r1, [r7, #4]
 8007288:	4620      	mov	r0, r4
 800728a:	f000 f931 	bl	80074f0 <_Balloc>
 800728e:	4605      	mov	r5, r0
 8007290:	b928      	cbnz	r0, 800729e <_dtoa_r+0x9be>
 8007292:	4b87      	ldr	r3, [pc, #540]	; (80074b0 <_dtoa_r+0xbd0>)
 8007294:	4602      	mov	r2, r0
 8007296:	f240 21ea 	movw	r1, #746	; 0x2ea
 800729a:	f7ff bb3b 	b.w	8006914 <_dtoa_r+0x34>
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	3202      	adds	r2, #2
 80072a2:	0092      	lsls	r2, r2, #2
 80072a4:	f107 010c 	add.w	r1, r7, #12
 80072a8:	300c      	adds	r0, #12
 80072aa:	f000 f913 	bl	80074d4 <memcpy>
 80072ae:	2201      	movs	r2, #1
 80072b0:	4629      	mov	r1, r5
 80072b2:	4620      	mov	r0, r4
 80072b4:	f000 fb2e 	bl	8007914 <__lshift>
 80072b8:	9b01      	ldr	r3, [sp, #4]
 80072ba:	f103 0901 	add.w	r9, r3, #1
 80072be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80072c2:	4413      	add	r3, r2
 80072c4:	9305      	str	r3, [sp, #20]
 80072c6:	f00a 0301 	and.w	r3, sl, #1
 80072ca:	46b8      	mov	r8, r7
 80072cc:	9304      	str	r3, [sp, #16]
 80072ce:	4607      	mov	r7, r0
 80072d0:	4631      	mov	r1, r6
 80072d2:	ee18 0a10 	vmov	r0, s16
 80072d6:	f7ff fa77 	bl	80067c8 <quorem>
 80072da:	4641      	mov	r1, r8
 80072dc:	9002      	str	r0, [sp, #8]
 80072de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80072e2:	ee18 0a10 	vmov	r0, s16
 80072e6:	f000 fb85 	bl	80079f4 <__mcmp>
 80072ea:	463a      	mov	r2, r7
 80072ec:	9003      	str	r0, [sp, #12]
 80072ee:	4631      	mov	r1, r6
 80072f0:	4620      	mov	r0, r4
 80072f2:	f000 fb9b 	bl	8007a2c <__mdiff>
 80072f6:	68c2      	ldr	r2, [r0, #12]
 80072f8:	f109 3bff 	add.w	fp, r9, #4294967295
 80072fc:	4605      	mov	r5, r0
 80072fe:	bb02      	cbnz	r2, 8007342 <_dtoa_r+0xa62>
 8007300:	4601      	mov	r1, r0
 8007302:	ee18 0a10 	vmov	r0, s16
 8007306:	f000 fb75 	bl	80079f4 <__mcmp>
 800730a:	4602      	mov	r2, r0
 800730c:	4629      	mov	r1, r5
 800730e:	4620      	mov	r0, r4
 8007310:	9207      	str	r2, [sp, #28]
 8007312:	f000 f92d 	bl	8007570 <_Bfree>
 8007316:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800731a:	ea43 0102 	orr.w	r1, r3, r2
 800731e:	9b04      	ldr	r3, [sp, #16]
 8007320:	430b      	orrs	r3, r1
 8007322:	464d      	mov	r5, r9
 8007324:	d10f      	bne.n	8007346 <_dtoa_r+0xa66>
 8007326:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800732a:	d02a      	beq.n	8007382 <_dtoa_r+0xaa2>
 800732c:	9b03      	ldr	r3, [sp, #12]
 800732e:	2b00      	cmp	r3, #0
 8007330:	dd02      	ble.n	8007338 <_dtoa_r+0xa58>
 8007332:	9b02      	ldr	r3, [sp, #8]
 8007334:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007338:	f88b a000 	strb.w	sl, [fp]
 800733c:	e775      	b.n	800722a <_dtoa_r+0x94a>
 800733e:	4638      	mov	r0, r7
 8007340:	e7ba      	b.n	80072b8 <_dtoa_r+0x9d8>
 8007342:	2201      	movs	r2, #1
 8007344:	e7e2      	b.n	800730c <_dtoa_r+0xa2c>
 8007346:	9b03      	ldr	r3, [sp, #12]
 8007348:	2b00      	cmp	r3, #0
 800734a:	db04      	blt.n	8007356 <_dtoa_r+0xa76>
 800734c:	9906      	ldr	r1, [sp, #24]
 800734e:	430b      	orrs	r3, r1
 8007350:	9904      	ldr	r1, [sp, #16]
 8007352:	430b      	orrs	r3, r1
 8007354:	d122      	bne.n	800739c <_dtoa_r+0xabc>
 8007356:	2a00      	cmp	r2, #0
 8007358:	ddee      	ble.n	8007338 <_dtoa_r+0xa58>
 800735a:	ee18 1a10 	vmov	r1, s16
 800735e:	2201      	movs	r2, #1
 8007360:	4620      	mov	r0, r4
 8007362:	f000 fad7 	bl	8007914 <__lshift>
 8007366:	4631      	mov	r1, r6
 8007368:	ee08 0a10 	vmov	s16, r0
 800736c:	f000 fb42 	bl	80079f4 <__mcmp>
 8007370:	2800      	cmp	r0, #0
 8007372:	dc03      	bgt.n	800737c <_dtoa_r+0xa9c>
 8007374:	d1e0      	bne.n	8007338 <_dtoa_r+0xa58>
 8007376:	f01a 0f01 	tst.w	sl, #1
 800737a:	d0dd      	beq.n	8007338 <_dtoa_r+0xa58>
 800737c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007380:	d1d7      	bne.n	8007332 <_dtoa_r+0xa52>
 8007382:	2339      	movs	r3, #57	; 0x39
 8007384:	f88b 3000 	strb.w	r3, [fp]
 8007388:	462b      	mov	r3, r5
 800738a:	461d      	mov	r5, r3
 800738c:	3b01      	subs	r3, #1
 800738e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007392:	2a39      	cmp	r2, #57	; 0x39
 8007394:	d071      	beq.n	800747a <_dtoa_r+0xb9a>
 8007396:	3201      	adds	r2, #1
 8007398:	701a      	strb	r2, [r3, #0]
 800739a:	e746      	b.n	800722a <_dtoa_r+0x94a>
 800739c:	2a00      	cmp	r2, #0
 800739e:	dd07      	ble.n	80073b0 <_dtoa_r+0xad0>
 80073a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80073a4:	d0ed      	beq.n	8007382 <_dtoa_r+0xaa2>
 80073a6:	f10a 0301 	add.w	r3, sl, #1
 80073aa:	f88b 3000 	strb.w	r3, [fp]
 80073ae:	e73c      	b.n	800722a <_dtoa_r+0x94a>
 80073b0:	9b05      	ldr	r3, [sp, #20]
 80073b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80073b6:	4599      	cmp	r9, r3
 80073b8:	d047      	beq.n	800744a <_dtoa_r+0xb6a>
 80073ba:	ee18 1a10 	vmov	r1, s16
 80073be:	2300      	movs	r3, #0
 80073c0:	220a      	movs	r2, #10
 80073c2:	4620      	mov	r0, r4
 80073c4:	f000 f8f6 	bl	80075b4 <__multadd>
 80073c8:	45b8      	cmp	r8, r7
 80073ca:	ee08 0a10 	vmov	s16, r0
 80073ce:	f04f 0300 	mov.w	r3, #0
 80073d2:	f04f 020a 	mov.w	r2, #10
 80073d6:	4641      	mov	r1, r8
 80073d8:	4620      	mov	r0, r4
 80073da:	d106      	bne.n	80073ea <_dtoa_r+0xb0a>
 80073dc:	f000 f8ea 	bl	80075b4 <__multadd>
 80073e0:	4680      	mov	r8, r0
 80073e2:	4607      	mov	r7, r0
 80073e4:	f109 0901 	add.w	r9, r9, #1
 80073e8:	e772      	b.n	80072d0 <_dtoa_r+0x9f0>
 80073ea:	f000 f8e3 	bl	80075b4 <__multadd>
 80073ee:	4639      	mov	r1, r7
 80073f0:	4680      	mov	r8, r0
 80073f2:	2300      	movs	r3, #0
 80073f4:	220a      	movs	r2, #10
 80073f6:	4620      	mov	r0, r4
 80073f8:	f000 f8dc 	bl	80075b4 <__multadd>
 80073fc:	4607      	mov	r7, r0
 80073fe:	e7f1      	b.n	80073e4 <_dtoa_r+0xb04>
 8007400:	9b03      	ldr	r3, [sp, #12]
 8007402:	9302      	str	r3, [sp, #8]
 8007404:	9d01      	ldr	r5, [sp, #4]
 8007406:	ee18 0a10 	vmov	r0, s16
 800740a:	4631      	mov	r1, r6
 800740c:	f7ff f9dc 	bl	80067c8 <quorem>
 8007410:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	f805 ab01 	strb.w	sl, [r5], #1
 800741a:	1aea      	subs	r2, r5, r3
 800741c:	9b02      	ldr	r3, [sp, #8]
 800741e:	4293      	cmp	r3, r2
 8007420:	dd09      	ble.n	8007436 <_dtoa_r+0xb56>
 8007422:	ee18 1a10 	vmov	r1, s16
 8007426:	2300      	movs	r3, #0
 8007428:	220a      	movs	r2, #10
 800742a:	4620      	mov	r0, r4
 800742c:	f000 f8c2 	bl	80075b4 <__multadd>
 8007430:	ee08 0a10 	vmov	s16, r0
 8007434:	e7e7      	b.n	8007406 <_dtoa_r+0xb26>
 8007436:	9b02      	ldr	r3, [sp, #8]
 8007438:	2b00      	cmp	r3, #0
 800743a:	bfc8      	it	gt
 800743c:	461d      	movgt	r5, r3
 800743e:	9b01      	ldr	r3, [sp, #4]
 8007440:	bfd8      	it	le
 8007442:	2501      	movle	r5, #1
 8007444:	441d      	add	r5, r3
 8007446:	f04f 0800 	mov.w	r8, #0
 800744a:	ee18 1a10 	vmov	r1, s16
 800744e:	2201      	movs	r2, #1
 8007450:	4620      	mov	r0, r4
 8007452:	f000 fa5f 	bl	8007914 <__lshift>
 8007456:	4631      	mov	r1, r6
 8007458:	ee08 0a10 	vmov	s16, r0
 800745c:	f000 faca 	bl	80079f4 <__mcmp>
 8007460:	2800      	cmp	r0, #0
 8007462:	dc91      	bgt.n	8007388 <_dtoa_r+0xaa8>
 8007464:	d102      	bne.n	800746c <_dtoa_r+0xb8c>
 8007466:	f01a 0f01 	tst.w	sl, #1
 800746a:	d18d      	bne.n	8007388 <_dtoa_r+0xaa8>
 800746c:	462b      	mov	r3, r5
 800746e:	461d      	mov	r5, r3
 8007470:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007474:	2a30      	cmp	r2, #48	; 0x30
 8007476:	d0fa      	beq.n	800746e <_dtoa_r+0xb8e>
 8007478:	e6d7      	b.n	800722a <_dtoa_r+0x94a>
 800747a:	9a01      	ldr	r2, [sp, #4]
 800747c:	429a      	cmp	r2, r3
 800747e:	d184      	bne.n	800738a <_dtoa_r+0xaaa>
 8007480:	9b00      	ldr	r3, [sp, #0]
 8007482:	3301      	adds	r3, #1
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	2331      	movs	r3, #49	; 0x31
 8007488:	7013      	strb	r3, [r2, #0]
 800748a:	e6ce      	b.n	800722a <_dtoa_r+0x94a>
 800748c:	4b09      	ldr	r3, [pc, #36]	; (80074b4 <_dtoa_r+0xbd4>)
 800748e:	f7ff ba95 	b.w	80069bc <_dtoa_r+0xdc>
 8007492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007494:	2b00      	cmp	r3, #0
 8007496:	f47f aa6e 	bne.w	8006976 <_dtoa_r+0x96>
 800749a:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <_dtoa_r+0xbd8>)
 800749c:	f7ff ba8e 	b.w	80069bc <_dtoa_r+0xdc>
 80074a0:	9b02      	ldr	r3, [sp, #8]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dcae      	bgt.n	8007404 <_dtoa_r+0xb24>
 80074a6:	9b06      	ldr	r3, [sp, #24]
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	f73f aea8 	bgt.w	80071fe <_dtoa_r+0x91e>
 80074ae:	e7a9      	b.n	8007404 <_dtoa_r+0xb24>
 80074b0:	0800a82f 	.word	0x0800a82f
 80074b4:	0800a78c 	.word	0x0800a78c
 80074b8:	0800a7b0 	.word	0x0800a7b0

080074bc <_localeconv_r>:
 80074bc:	4800      	ldr	r0, [pc, #0]	; (80074c0 <_localeconv_r+0x4>)
 80074be:	4770      	bx	lr
 80074c0:	200001dc 	.word	0x200001dc

080074c4 <malloc>:
 80074c4:	4b02      	ldr	r3, [pc, #8]	; (80074d0 <malloc+0xc>)
 80074c6:	4601      	mov	r1, r0
 80074c8:	6818      	ldr	r0, [r3, #0]
 80074ca:	f000 bc17 	b.w	8007cfc <_malloc_r>
 80074ce:	bf00      	nop
 80074d0:	20000088 	.word	0x20000088

080074d4 <memcpy>:
 80074d4:	440a      	add	r2, r1
 80074d6:	4291      	cmp	r1, r2
 80074d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80074dc:	d100      	bne.n	80074e0 <memcpy+0xc>
 80074de:	4770      	bx	lr
 80074e0:	b510      	push	{r4, lr}
 80074e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074ea:	4291      	cmp	r1, r2
 80074ec:	d1f9      	bne.n	80074e2 <memcpy+0xe>
 80074ee:	bd10      	pop	{r4, pc}

080074f0 <_Balloc>:
 80074f0:	b570      	push	{r4, r5, r6, lr}
 80074f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80074f4:	4604      	mov	r4, r0
 80074f6:	460d      	mov	r5, r1
 80074f8:	b976      	cbnz	r6, 8007518 <_Balloc+0x28>
 80074fa:	2010      	movs	r0, #16
 80074fc:	f7ff ffe2 	bl	80074c4 <malloc>
 8007500:	4602      	mov	r2, r0
 8007502:	6260      	str	r0, [r4, #36]	; 0x24
 8007504:	b920      	cbnz	r0, 8007510 <_Balloc+0x20>
 8007506:	4b18      	ldr	r3, [pc, #96]	; (8007568 <_Balloc+0x78>)
 8007508:	4818      	ldr	r0, [pc, #96]	; (800756c <_Balloc+0x7c>)
 800750a:	2166      	movs	r1, #102	; 0x66
 800750c:	f000 fdd6 	bl	80080bc <__assert_func>
 8007510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007514:	6006      	str	r6, [r0, #0]
 8007516:	60c6      	str	r6, [r0, #12]
 8007518:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800751a:	68f3      	ldr	r3, [r6, #12]
 800751c:	b183      	cbz	r3, 8007540 <_Balloc+0x50>
 800751e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007526:	b9b8      	cbnz	r0, 8007558 <_Balloc+0x68>
 8007528:	2101      	movs	r1, #1
 800752a:	fa01 f605 	lsl.w	r6, r1, r5
 800752e:	1d72      	adds	r2, r6, #5
 8007530:	0092      	lsls	r2, r2, #2
 8007532:	4620      	mov	r0, r4
 8007534:	f000 fb60 	bl	8007bf8 <_calloc_r>
 8007538:	b160      	cbz	r0, 8007554 <_Balloc+0x64>
 800753a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800753e:	e00e      	b.n	800755e <_Balloc+0x6e>
 8007540:	2221      	movs	r2, #33	; 0x21
 8007542:	2104      	movs	r1, #4
 8007544:	4620      	mov	r0, r4
 8007546:	f000 fb57 	bl	8007bf8 <_calloc_r>
 800754a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800754c:	60f0      	str	r0, [r6, #12]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1e4      	bne.n	800751e <_Balloc+0x2e>
 8007554:	2000      	movs	r0, #0
 8007556:	bd70      	pop	{r4, r5, r6, pc}
 8007558:	6802      	ldr	r2, [r0, #0]
 800755a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800755e:	2300      	movs	r3, #0
 8007560:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007564:	e7f7      	b.n	8007556 <_Balloc+0x66>
 8007566:	bf00      	nop
 8007568:	0800a7bd 	.word	0x0800a7bd
 800756c:	0800a840 	.word	0x0800a840

08007570 <_Bfree>:
 8007570:	b570      	push	{r4, r5, r6, lr}
 8007572:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007574:	4605      	mov	r5, r0
 8007576:	460c      	mov	r4, r1
 8007578:	b976      	cbnz	r6, 8007598 <_Bfree+0x28>
 800757a:	2010      	movs	r0, #16
 800757c:	f7ff ffa2 	bl	80074c4 <malloc>
 8007580:	4602      	mov	r2, r0
 8007582:	6268      	str	r0, [r5, #36]	; 0x24
 8007584:	b920      	cbnz	r0, 8007590 <_Bfree+0x20>
 8007586:	4b09      	ldr	r3, [pc, #36]	; (80075ac <_Bfree+0x3c>)
 8007588:	4809      	ldr	r0, [pc, #36]	; (80075b0 <_Bfree+0x40>)
 800758a:	218a      	movs	r1, #138	; 0x8a
 800758c:	f000 fd96 	bl	80080bc <__assert_func>
 8007590:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007594:	6006      	str	r6, [r0, #0]
 8007596:	60c6      	str	r6, [r0, #12]
 8007598:	b13c      	cbz	r4, 80075aa <_Bfree+0x3a>
 800759a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800759c:	6862      	ldr	r2, [r4, #4]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075a4:	6021      	str	r1, [r4, #0]
 80075a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80075aa:	bd70      	pop	{r4, r5, r6, pc}
 80075ac:	0800a7bd 	.word	0x0800a7bd
 80075b0:	0800a840 	.word	0x0800a840

080075b4 <__multadd>:
 80075b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b8:	690d      	ldr	r5, [r1, #16]
 80075ba:	4607      	mov	r7, r0
 80075bc:	460c      	mov	r4, r1
 80075be:	461e      	mov	r6, r3
 80075c0:	f101 0c14 	add.w	ip, r1, #20
 80075c4:	2000      	movs	r0, #0
 80075c6:	f8dc 3000 	ldr.w	r3, [ip]
 80075ca:	b299      	uxth	r1, r3
 80075cc:	fb02 6101 	mla	r1, r2, r1, r6
 80075d0:	0c1e      	lsrs	r6, r3, #16
 80075d2:	0c0b      	lsrs	r3, r1, #16
 80075d4:	fb02 3306 	mla	r3, r2, r6, r3
 80075d8:	b289      	uxth	r1, r1
 80075da:	3001      	adds	r0, #1
 80075dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075e0:	4285      	cmp	r5, r0
 80075e2:	f84c 1b04 	str.w	r1, [ip], #4
 80075e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075ea:	dcec      	bgt.n	80075c6 <__multadd+0x12>
 80075ec:	b30e      	cbz	r6, 8007632 <__multadd+0x7e>
 80075ee:	68a3      	ldr	r3, [r4, #8]
 80075f0:	42ab      	cmp	r3, r5
 80075f2:	dc19      	bgt.n	8007628 <__multadd+0x74>
 80075f4:	6861      	ldr	r1, [r4, #4]
 80075f6:	4638      	mov	r0, r7
 80075f8:	3101      	adds	r1, #1
 80075fa:	f7ff ff79 	bl	80074f0 <_Balloc>
 80075fe:	4680      	mov	r8, r0
 8007600:	b928      	cbnz	r0, 800760e <__multadd+0x5a>
 8007602:	4602      	mov	r2, r0
 8007604:	4b0c      	ldr	r3, [pc, #48]	; (8007638 <__multadd+0x84>)
 8007606:	480d      	ldr	r0, [pc, #52]	; (800763c <__multadd+0x88>)
 8007608:	21b5      	movs	r1, #181	; 0xb5
 800760a:	f000 fd57 	bl	80080bc <__assert_func>
 800760e:	6922      	ldr	r2, [r4, #16]
 8007610:	3202      	adds	r2, #2
 8007612:	f104 010c 	add.w	r1, r4, #12
 8007616:	0092      	lsls	r2, r2, #2
 8007618:	300c      	adds	r0, #12
 800761a:	f7ff ff5b 	bl	80074d4 <memcpy>
 800761e:	4621      	mov	r1, r4
 8007620:	4638      	mov	r0, r7
 8007622:	f7ff ffa5 	bl	8007570 <_Bfree>
 8007626:	4644      	mov	r4, r8
 8007628:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800762c:	3501      	adds	r5, #1
 800762e:	615e      	str	r6, [r3, #20]
 8007630:	6125      	str	r5, [r4, #16]
 8007632:	4620      	mov	r0, r4
 8007634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007638:	0800a82f 	.word	0x0800a82f
 800763c:	0800a840 	.word	0x0800a840

08007640 <__hi0bits>:
 8007640:	0c03      	lsrs	r3, r0, #16
 8007642:	041b      	lsls	r3, r3, #16
 8007644:	b9d3      	cbnz	r3, 800767c <__hi0bits+0x3c>
 8007646:	0400      	lsls	r0, r0, #16
 8007648:	2310      	movs	r3, #16
 800764a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800764e:	bf04      	itt	eq
 8007650:	0200      	lsleq	r0, r0, #8
 8007652:	3308      	addeq	r3, #8
 8007654:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007658:	bf04      	itt	eq
 800765a:	0100      	lsleq	r0, r0, #4
 800765c:	3304      	addeq	r3, #4
 800765e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007662:	bf04      	itt	eq
 8007664:	0080      	lsleq	r0, r0, #2
 8007666:	3302      	addeq	r3, #2
 8007668:	2800      	cmp	r0, #0
 800766a:	db05      	blt.n	8007678 <__hi0bits+0x38>
 800766c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007670:	f103 0301 	add.w	r3, r3, #1
 8007674:	bf08      	it	eq
 8007676:	2320      	moveq	r3, #32
 8007678:	4618      	mov	r0, r3
 800767a:	4770      	bx	lr
 800767c:	2300      	movs	r3, #0
 800767e:	e7e4      	b.n	800764a <__hi0bits+0xa>

08007680 <__lo0bits>:
 8007680:	6803      	ldr	r3, [r0, #0]
 8007682:	f013 0207 	ands.w	r2, r3, #7
 8007686:	4601      	mov	r1, r0
 8007688:	d00b      	beq.n	80076a2 <__lo0bits+0x22>
 800768a:	07da      	lsls	r2, r3, #31
 800768c:	d423      	bmi.n	80076d6 <__lo0bits+0x56>
 800768e:	0798      	lsls	r0, r3, #30
 8007690:	bf49      	itett	mi
 8007692:	085b      	lsrmi	r3, r3, #1
 8007694:	089b      	lsrpl	r3, r3, #2
 8007696:	2001      	movmi	r0, #1
 8007698:	600b      	strmi	r3, [r1, #0]
 800769a:	bf5c      	itt	pl
 800769c:	600b      	strpl	r3, [r1, #0]
 800769e:	2002      	movpl	r0, #2
 80076a0:	4770      	bx	lr
 80076a2:	b298      	uxth	r0, r3
 80076a4:	b9a8      	cbnz	r0, 80076d2 <__lo0bits+0x52>
 80076a6:	0c1b      	lsrs	r3, r3, #16
 80076a8:	2010      	movs	r0, #16
 80076aa:	b2da      	uxtb	r2, r3
 80076ac:	b90a      	cbnz	r2, 80076b2 <__lo0bits+0x32>
 80076ae:	3008      	adds	r0, #8
 80076b0:	0a1b      	lsrs	r3, r3, #8
 80076b2:	071a      	lsls	r2, r3, #28
 80076b4:	bf04      	itt	eq
 80076b6:	091b      	lsreq	r3, r3, #4
 80076b8:	3004      	addeq	r0, #4
 80076ba:	079a      	lsls	r2, r3, #30
 80076bc:	bf04      	itt	eq
 80076be:	089b      	lsreq	r3, r3, #2
 80076c0:	3002      	addeq	r0, #2
 80076c2:	07da      	lsls	r2, r3, #31
 80076c4:	d403      	bmi.n	80076ce <__lo0bits+0x4e>
 80076c6:	085b      	lsrs	r3, r3, #1
 80076c8:	f100 0001 	add.w	r0, r0, #1
 80076cc:	d005      	beq.n	80076da <__lo0bits+0x5a>
 80076ce:	600b      	str	r3, [r1, #0]
 80076d0:	4770      	bx	lr
 80076d2:	4610      	mov	r0, r2
 80076d4:	e7e9      	b.n	80076aa <__lo0bits+0x2a>
 80076d6:	2000      	movs	r0, #0
 80076d8:	4770      	bx	lr
 80076da:	2020      	movs	r0, #32
 80076dc:	4770      	bx	lr
	...

080076e0 <__i2b>:
 80076e0:	b510      	push	{r4, lr}
 80076e2:	460c      	mov	r4, r1
 80076e4:	2101      	movs	r1, #1
 80076e6:	f7ff ff03 	bl	80074f0 <_Balloc>
 80076ea:	4602      	mov	r2, r0
 80076ec:	b928      	cbnz	r0, 80076fa <__i2b+0x1a>
 80076ee:	4b05      	ldr	r3, [pc, #20]	; (8007704 <__i2b+0x24>)
 80076f0:	4805      	ldr	r0, [pc, #20]	; (8007708 <__i2b+0x28>)
 80076f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80076f6:	f000 fce1 	bl	80080bc <__assert_func>
 80076fa:	2301      	movs	r3, #1
 80076fc:	6144      	str	r4, [r0, #20]
 80076fe:	6103      	str	r3, [r0, #16]
 8007700:	bd10      	pop	{r4, pc}
 8007702:	bf00      	nop
 8007704:	0800a82f 	.word	0x0800a82f
 8007708:	0800a840 	.word	0x0800a840

0800770c <__multiply>:
 800770c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007710:	4691      	mov	r9, r2
 8007712:	690a      	ldr	r2, [r1, #16]
 8007714:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007718:	429a      	cmp	r2, r3
 800771a:	bfb8      	it	lt
 800771c:	460b      	movlt	r3, r1
 800771e:	460c      	mov	r4, r1
 8007720:	bfbc      	itt	lt
 8007722:	464c      	movlt	r4, r9
 8007724:	4699      	movlt	r9, r3
 8007726:	6927      	ldr	r7, [r4, #16]
 8007728:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800772c:	68a3      	ldr	r3, [r4, #8]
 800772e:	6861      	ldr	r1, [r4, #4]
 8007730:	eb07 060a 	add.w	r6, r7, sl
 8007734:	42b3      	cmp	r3, r6
 8007736:	b085      	sub	sp, #20
 8007738:	bfb8      	it	lt
 800773a:	3101      	addlt	r1, #1
 800773c:	f7ff fed8 	bl	80074f0 <_Balloc>
 8007740:	b930      	cbnz	r0, 8007750 <__multiply+0x44>
 8007742:	4602      	mov	r2, r0
 8007744:	4b44      	ldr	r3, [pc, #272]	; (8007858 <__multiply+0x14c>)
 8007746:	4845      	ldr	r0, [pc, #276]	; (800785c <__multiply+0x150>)
 8007748:	f240 115d 	movw	r1, #349	; 0x15d
 800774c:	f000 fcb6 	bl	80080bc <__assert_func>
 8007750:	f100 0514 	add.w	r5, r0, #20
 8007754:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007758:	462b      	mov	r3, r5
 800775a:	2200      	movs	r2, #0
 800775c:	4543      	cmp	r3, r8
 800775e:	d321      	bcc.n	80077a4 <__multiply+0x98>
 8007760:	f104 0314 	add.w	r3, r4, #20
 8007764:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007768:	f109 0314 	add.w	r3, r9, #20
 800776c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007770:	9202      	str	r2, [sp, #8]
 8007772:	1b3a      	subs	r2, r7, r4
 8007774:	3a15      	subs	r2, #21
 8007776:	f022 0203 	bic.w	r2, r2, #3
 800777a:	3204      	adds	r2, #4
 800777c:	f104 0115 	add.w	r1, r4, #21
 8007780:	428f      	cmp	r7, r1
 8007782:	bf38      	it	cc
 8007784:	2204      	movcc	r2, #4
 8007786:	9201      	str	r2, [sp, #4]
 8007788:	9a02      	ldr	r2, [sp, #8]
 800778a:	9303      	str	r3, [sp, #12]
 800778c:	429a      	cmp	r2, r3
 800778e:	d80c      	bhi.n	80077aa <__multiply+0x9e>
 8007790:	2e00      	cmp	r6, #0
 8007792:	dd03      	ble.n	800779c <__multiply+0x90>
 8007794:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007798:	2b00      	cmp	r3, #0
 800779a:	d05a      	beq.n	8007852 <__multiply+0x146>
 800779c:	6106      	str	r6, [r0, #16]
 800779e:	b005      	add	sp, #20
 80077a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a4:	f843 2b04 	str.w	r2, [r3], #4
 80077a8:	e7d8      	b.n	800775c <__multiply+0x50>
 80077aa:	f8b3 a000 	ldrh.w	sl, [r3]
 80077ae:	f1ba 0f00 	cmp.w	sl, #0
 80077b2:	d024      	beq.n	80077fe <__multiply+0xf2>
 80077b4:	f104 0e14 	add.w	lr, r4, #20
 80077b8:	46a9      	mov	r9, r5
 80077ba:	f04f 0c00 	mov.w	ip, #0
 80077be:	f85e 2b04 	ldr.w	r2, [lr], #4
 80077c2:	f8d9 1000 	ldr.w	r1, [r9]
 80077c6:	fa1f fb82 	uxth.w	fp, r2
 80077ca:	b289      	uxth	r1, r1
 80077cc:	fb0a 110b 	mla	r1, sl, fp, r1
 80077d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80077d4:	f8d9 2000 	ldr.w	r2, [r9]
 80077d8:	4461      	add	r1, ip
 80077da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80077de:	fb0a c20b 	mla	r2, sl, fp, ip
 80077e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80077e6:	b289      	uxth	r1, r1
 80077e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80077ec:	4577      	cmp	r7, lr
 80077ee:	f849 1b04 	str.w	r1, [r9], #4
 80077f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80077f6:	d8e2      	bhi.n	80077be <__multiply+0xb2>
 80077f8:	9a01      	ldr	r2, [sp, #4]
 80077fa:	f845 c002 	str.w	ip, [r5, r2]
 80077fe:	9a03      	ldr	r2, [sp, #12]
 8007800:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007804:	3304      	adds	r3, #4
 8007806:	f1b9 0f00 	cmp.w	r9, #0
 800780a:	d020      	beq.n	800784e <__multiply+0x142>
 800780c:	6829      	ldr	r1, [r5, #0]
 800780e:	f104 0c14 	add.w	ip, r4, #20
 8007812:	46ae      	mov	lr, r5
 8007814:	f04f 0a00 	mov.w	sl, #0
 8007818:	f8bc b000 	ldrh.w	fp, [ip]
 800781c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007820:	fb09 220b 	mla	r2, r9, fp, r2
 8007824:	4492      	add	sl, r2
 8007826:	b289      	uxth	r1, r1
 8007828:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800782c:	f84e 1b04 	str.w	r1, [lr], #4
 8007830:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007834:	f8be 1000 	ldrh.w	r1, [lr]
 8007838:	0c12      	lsrs	r2, r2, #16
 800783a:	fb09 1102 	mla	r1, r9, r2, r1
 800783e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007842:	4567      	cmp	r7, ip
 8007844:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007848:	d8e6      	bhi.n	8007818 <__multiply+0x10c>
 800784a:	9a01      	ldr	r2, [sp, #4]
 800784c:	50a9      	str	r1, [r5, r2]
 800784e:	3504      	adds	r5, #4
 8007850:	e79a      	b.n	8007788 <__multiply+0x7c>
 8007852:	3e01      	subs	r6, #1
 8007854:	e79c      	b.n	8007790 <__multiply+0x84>
 8007856:	bf00      	nop
 8007858:	0800a82f 	.word	0x0800a82f
 800785c:	0800a840 	.word	0x0800a840

08007860 <__pow5mult>:
 8007860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007864:	4615      	mov	r5, r2
 8007866:	f012 0203 	ands.w	r2, r2, #3
 800786a:	4606      	mov	r6, r0
 800786c:	460f      	mov	r7, r1
 800786e:	d007      	beq.n	8007880 <__pow5mult+0x20>
 8007870:	4c25      	ldr	r4, [pc, #148]	; (8007908 <__pow5mult+0xa8>)
 8007872:	3a01      	subs	r2, #1
 8007874:	2300      	movs	r3, #0
 8007876:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800787a:	f7ff fe9b 	bl	80075b4 <__multadd>
 800787e:	4607      	mov	r7, r0
 8007880:	10ad      	asrs	r5, r5, #2
 8007882:	d03d      	beq.n	8007900 <__pow5mult+0xa0>
 8007884:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007886:	b97c      	cbnz	r4, 80078a8 <__pow5mult+0x48>
 8007888:	2010      	movs	r0, #16
 800788a:	f7ff fe1b 	bl	80074c4 <malloc>
 800788e:	4602      	mov	r2, r0
 8007890:	6270      	str	r0, [r6, #36]	; 0x24
 8007892:	b928      	cbnz	r0, 80078a0 <__pow5mult+0x40>
 8007894:	4b1d      	ldr	r3, [pc, #116]	; (800790c <__pow5mult+0xac>)
 8007896:	481e      	ldr	r0, [pc, #120]	; (8007910 <__pow5mult+0xb0>)
 8007898:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800789c:	f000 fc0e 	bl	80080bc <__assert_func>
 80078a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80078a4:	6004      	str	r4, [r0, #0]
 80078a6:	60c4      	str	r4, [r0, #12]
 80078a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80078ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80078b0:	b94c      	cbnz	r4, 80078c6 <__pow5mult+0x66>
 80078b2:	f240 2171 	movw	r1, #625	; 0x271
 80078b6:	4630      	mov	r0, r6
 80078b8:	f7ff ff12 	bl	80076e0 <__i2b>
 80078bc:	2300      	movs	r3, #0
 80078be:	f8c8 0008 	str.w	r0, [r8, #8]
 80078c2:	4604      	mov	r4, r0
 80078c4:	6003      	str	r3, [r0, #0]
 80078c6:	f04f 0900 	mov.w	r9, #0
 80078ca:	07eb      	lsls	r3, r5, #31
 80078cc:	d50a      	bpl.n	80078e4 <__pow5mult+0x84>
 80078ce:	4639      	mov	r1, r7
 80078d0:	4622      	mov	r2, r4
 80078d2:	4630      	mov	r0, r6
 80078d4:	f7ff ff1a 	bl	800770c <__multiply>
 80078d8:	4639      	mov	r1, r7
 80078da:	4680      	mov	r8, r0
 80078dc:	4630      	mov	r0, r6
 80078de:	f7ff fe47 	bl	8007570 <_Bfree>
 80078e2:	4647      	mov	r7, r8
 80078e4:	106d      	asrs	r5, r5, #1
 80078e6:	d00b      	beq.n	8007900 <__pow5mult+0xa0>
 80078e8:	6820      	ldr	r0, [r4, #0]
 80078ea:	b938      	cbnz	r0, 80078fc <__pow5mult+0x9c>
 80078ec:	4622      	mov	r2, r4
 80078ee:	4621      	mov	r1, r4
 80078f0:	4630      	mov	r0, r6
 80078f2:	f7ff ff0b 	bl	800770c <__multiply>
 80078f6:	6020      	str	r0, [r4, #0]
 80078f8:	f8c0 9000 	str.w	r9, [r0]
 80078fc:	4604      	mov	r4, r0
 80078fe:	e7e4      	b.n	80078ca <__pow5mult+0x6a>
 8007900:	4638      	mov	r0, r7
 8007902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007906:	bf00      	nop
 8007908:	0800a990 	.word	0x0800a990
 800790c:	0800a7bd 	.word	0x0800a7bd
 8007910:	0800a840 	.word	0x0800a840

08007914 <__lshift>:
 8007914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007918:	460c      	mov	r4, r1
 800791a:	6849      	ldr	r1, [r1, #4]
 800791c:	6923      	ldr	r3, [r4, #16]
 800791e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007922:	68a3      	ldr	r3, [r4, #8]
 8007924:	4607      	mov	r7, r0
 8007926:	4691      	mov	r9, r2
 8007928:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800792c:	f108 0601 	add.w	r6, r8, #1
 8007930:	42b3      	cmp	r3, r6
 8007932:	db0b      	blt.n	800794c <__lshift+0x38>
 8007934:	4638      	mov	r0, r7
 8007936:	f7ff fddb 	bl	80074f0 <_Balloc>
 800793a:	4605      	mov	r5, r0
 800793c:	b948      	cbnz	r0, 8007952 <__lshift+0x3e>
 800793e:	4602      	mov	r2, r0
 8007940:	4b2a      	ldr	r3, [pc, #168]	; (80079ec <__lshift+0xd8>)
 8007942:	482b      	ldr	r0, [pc, #172]	; (80079f0 <__lshift+0xdc>)
 8007944:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007948:	f000 fbb8 	bl	80080bc <__assert_func>
 800794c:	3101      	adds	r1, #1
 800794e:	005b      	lsls	r3, r3, #1
 8007950:	e7ee      	b.n	8007930 <__lshift+0x1c>
 8007952:	2300      	movs	r3, #0
 8007954:	f100 0114 	add.w	r1, r0, #20
 8007958:	f100 0210 	add.w	r2, r0, #16
 800795c:	4618      	mov	r0, r3
 800795e:	4553      	cmp	r3, sl
 8007960:	db37      	blt.n	80079d2 <__lshift+0xbe>
 8007962:	6920      	ldr	r0, [r4, #16]
 8007964:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007968:	f104 0314 	add.w	r3, r4, #20
 800796c:	f019 091f 	ands.w	r9, r9, #31
 8007970:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007974:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007978:	d02f      	beq.n	80079da <__lshift+0xc6>
 800797a:	f1c9 0e20 	rsb	lr, r9, #32
 800797e:	468a      	mov	sl, r1
 8007980:	f04f 0c00 	mov.w	ip, #0
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	fa02 f209 	lsl.w	r2, r2, r9
 800798a:	ea42 020c 	orr.w	r2, r2, ip
 800798e:	f84a 2b04 	str.w	r2, [sl], #4
 8007992:	f853 2b04 	ldr.w	r2, [r3], #4
 8007996:	4298      	cmp	r0, r3
 8007998:	fa22 fc0e 	lsr.w	ip, r2, lr
 800799c:	d8f2      	bhi.n	8007984 <__lshift+0x70>
 800799e:	1b03      	subs	r3, r0, r4
 80079a0:	3b15      	subs	r3, #21
 80079a2:	f023 0303 	bic.w	r3, r3, #3
 80079a6:	3304      	adds	r3, #4
 80079a8:	f104 0215 	add.w	r2, r4, #21
 80079ac:	4290      	cmp	r0, r2
 80079ae:	bf38      	it	cc
 80079b0:	2304      	movcc	r3, #4
 80079b2:	f841 c003 	str.w	ip, [r1, r3]
 80079b6:	f1bc 0f00 	cmp.w	ip, #0
 80079ba:	d001      	beq.n	80079c0 <__lshift+0xac>
 80079bc:	f108 0602 	add.w	r6, r8, #2
 80079c0:	3e01      	subs	r6, #1
 80079c2:	4638      	mov	r0, r7
 80079c4:	612e      	str	r6, [r5, #16]
 80079c6:	4621      	mov	r1, r4
 80079c8:	f7ff fdd2 	bl	8007570 <_Bfree>
 80079cc:	4628      	mov	r0, r5
 80079ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80079d6:	3301      	adds	r3, #1
 80079d8:	e7c1      	b.n	800795e <__lshift+0x4a>
 80079da:	3904      	subs	r1, #4
 80079dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80079e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80079e4:	4298      	cmp	r0, r3
 80079e6:	d8f9      	bhi.n	80079dc <__lshift+0xc8>
 80079e8:	e7ea      	b.n	80079c0 <__lshift+0xac>
 80079ea:	bf00      	nop
 80079ec:	0800a82f 	.word	0x0800a82f
 80079f0:	0800a840 	.word	0x0800a840

080079f4 <__mcmp>:
 80079f4:	b530      	push	{r4, r5, lr}
 80079f6:	6902      	ldr	r2, [r0, #16]
 80079f8:	690c      	ldr	r4, [r1, #16]
 80079fa:	1b12      	subs	r2, r2, r4
 80079fc:	d10e      	bne.n	8007a1c <__mcmp+0x28>
 80079fe:	f100 0314 	add.w	r3, r0, #20
 8007a02:	3114      	adds	r1, #20
 8007a04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007a08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007a0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007a10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007a14:	42a5      	cmp	r5, r4
 8007a16:	d003      	beq.n	8007a20 <__mcmp+0x2c>
 8007a18:	d305      	bcc.n	8007a26 <__mcmp+0x32>
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	4610      	mov	r0, r2
 8007a1e:	bd30      	pop	{r4, r5, pc}
 8007a20:	4283      	cmp	r3, r0
 8007a22:	d3f3      	bcc.n	8007a0c <__mcmp+0x18>
 8007a24:	e7fa      	b.n	8007a1c <__mcmp+0x28>
 8007a26:	f04f 32ff 	mov.w	r2, #4294967295
 8007a2a:	e7f7      	b.n	8007a1c <__mcmp+0x28>

08007a2c <__mdiff>:
 8007a2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a30:	460c      	mov	r4, r1
 8007a32:	4606      	mov	r6, r0
 8007a34:	4611      	mov	r1, r2
 8007a36:	4620      	mov	r0, r4
 8007a38:	4690      	mov	r8, r2
 8007a3a:	f7ff ffdb 	bl	80079f4 <__mcmp>
 8007a3e:	1e05      	subs	r5, r0, #0
 8007a40:	d110      	bne.n	8007a64 <__mdiff+0x38>
 8007a42:	4629      	mov	r1, r5
 8007a44:	4630      	mov	r0, r6
 8007a46:	f7ff fd53 	bl	80074f0 <_Balloc>
 8007a4a:	b930      	cbnz	r0, 8007a5a <__mdiff+0x2e>
 8007a4c:	4b3a      	ldr	r3, [pc, #232]	; (8007b38 <__mdiff+0x10c>)
 8007a4e:	4602      	mov	r2, r0
 8007a50:	f240 2132 	movw	r1, #562	; 0x232
 8007a54:	4839      	ldr	r0, [pc, #228]	; (8007b3c <__mdiff+0x110>)
 8007a56:	f000 fb31 	bl	80080bc <__assert_func>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a64:	bfa4      	itt	ge
 8007a66:	4643      	movge	r3, r8
 8007a68:	46a0      	movge	r8, r4
 8007a6a:	4630      	mov	r0, r6
 8007a6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007a70:	bfa6      	itte	ge
 8007a72:	461c      	movge	r4, r3
 8007a74:	2500      	movge	r5, #0
 8007a76:	2501      	movlt	r5, #1
 8007a78:	f7ff fd3a 	bl	80074f0 <_Balloc>
 8007a7c:	b920      	cbnz	r0, 8007a88 <__mdiff+0x5c>
 8007a7e:	4b2e      	ldr	r3, [pc, #184]	; (8007b38 <__mdiff+0x10c>)
 8007a80:	4602      	mov	r2, r0
 8007a82:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007a86:	e7e5      	b.n	8007a54 <__mdiff+0x28>
 8007a88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007a8c:	6926      	ldr	r6, [r4, #16]
 8007a8e:	60c5      	str	r5, [r0, #12]
 8007a90:	f104 0914 	add.w	r9, r4, #20
 8007a94:	f108 0514 	add.w	r5, r8, #20
 8007a98:	f100 0e14 	add.w	lr, r0, #20
 8007a9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007aa0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007aa4:	f108 0210 	add.w	r2, r8, #16
 8007aa8:	46f2      	mov	sl, lr
 8007aaa:	2100      	movs	r1, #0
 8007aac:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ab0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007ab4:	fa1f f883 	uxth.w	r8, r3
 8007ab8:	fa11 f18b 	uxtah	r1, r1, fp
 8007abc:	0c1b      	lsrs	r3, r3, #16
 8007abe:	eba1 0808 	sub.w	r8, r1, r8
 8007ac2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007ac6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007aca:	fa1f f888 	uxth.w	r8, r8
 8007ace:	1419      	asrs	r1, r3, #16
 8007ad0:	454e      	cmp	r6, r9
 8007ad2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007ad6:	f84a 3b04 	str.w	r3, [sl], #4
 8007ada:	d8e7      	bhi.n	8007aac <__mdiff+0x80>
 8007adc:	1b33      	subs	r3, r6, r4
 8007ade:	3b15      	subs	r3, #21
 8007ae0:	f023 0303 	bic.w	r3, r3, #3
 8007ae4:	3304      	adds	r3, #4
 8007ae6:	3415      	adds	r4, #21
 8007ae8:	42a6      	cmp	r6, r4
 8007aea:	bf38      	it	cc
 8007aec:	2304      	movcc	r3, #4
 8007aee:	441d      	add	r5, r3
 8007af0:	4473      	add	r3, lr
 8007af2:	469e      	mov	lr, r3
 8007af4:	462e      	mov	r6, r5
 8007af6:	4566      	cmp	r6, ip
 8007af8:	d30e      	bcc.n	8007b18 <__mdiff+0xec>
 8007afa:	f10c 0203 	add.w	r2, ip, #3
 8007afe:	1b52      	subs	r2, r2, r5
 8007b00:	f022 0203 	bic.w	r2, r2, #3
 8007b04:	3d03      	subs	r5, #3
 8007b06:	45ac      	cmp	ip, r5
 8007b08:	bf38      	it	cc
 8007b0a:	2200      	movcc	r2, #0
 8007b0c:	441a      	add	r2, r3
 8007b0e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007b12:	b17b      	cbz	r3, 8007b34 <__mdiff+0x108>
 8007b14:	6107      	str	r7, [r0, #16]
 8007b16:	e7a3      	b.n	8007a60 <__mdiff+0x34>
 8007b18:	f856 8b04 	ldr.w	r8, [r6], #4
 8007b1c:	fa11 f288 	uxtah	r2, r1, r8
 8007b20:	1414      	asrs	r4, r2, #16
 8007b22:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007b26:	b292      	uxth	r2, r2
 8007b28:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007b2c:	f84e 2b04 	str.w	r2, [lr], #4
 8007b30:	1421      	asrs	r1, r4, #16
 8007b32:	e7e0      	b.n	8007af6 <__mdiff+0xca>
 8007b34:	3f01      	subs	r7, #1
 8007b36:	e7ea      	b.n	8007b0e <__mdiff+0xe2>
 8007b38:	0800a82f 	.word	0x0800a82f
 8007b3c:	0800a840 	.word	0x0800a840

08007b40 <__d2b>:
 8007b40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b44:	4689      	mov	r9, r1
 8007b46:	2101      	movs	r1, #1
 8007b48:	ec57 6b10 	vmov	r6, r7, d0
 8007b4c:	4690      	mov	r8, r2
 8007b4e:	f7ff fccf 	bl	80074f0 <_Balloc>
 8007b52:	4604      	mov	r4, r0
 8007b54:	b930      	cbnz	r0, 8007b64 <__d2b+0x24>
 8007b56:	4602      	mov	r2, r0
 8007b58:	4b25      	ldr	r3, [pc, #148]	; (8007bf0 <__d2b+0xb0>)
 8007b5a:	4826      	ldr	r0, [pc, #152]	; (8007bf4 <__d2b+0xb4>)
 8007b5c:	f240 310a 	movw	r1, #778	; 0x30a
 8007b60:	f000 faac 	bl	80080bc <__assert_func>
 8007b64:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007b68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b6c:	bb35      	cbnz	r5, 8007bbc <__d2b+0x7c>
 8007b6e:	2e00      	cmp	r6, #0
 8007b70:	9301      	str	r3, [sp, #4]
 8007b72:	d028      	beq.n	8007bc6 <__d2b+0x86>
 8007b74:	4668      	mov	r0, sp
 8007b76:	9600      	str	r6, [sp, #0]
 8007b78:	f7ff fd82 	bl	8007680 <__lo0bits>
 8007b7c:	9900      	ldr	r1, [sp, #0]
 8007b7e:	b300      	cbz	r0, 8007bc2 <__d2b+0x82>
 8007b80:	9a01      	ldr	r2, [sp, #4]
 8007b82:	f1c0 0320 	rsb	r3, r0, #32
 8007b86:	fa02 f303 	lsl.w	r3, r2, r3
 8007b8a:	430b      	orrs	r3, r1
 8007b8c:	40c2      	lsrs	r2, r0
 8007b8e:	6163      	str	r3, [r4, #20]
 8007b90:	9201      	str	r2, [sp, #4]
 8007b92:	9b01      	ldr	r3, [sp, #4]
 8007b94:	61a3      	str	r3, [r4, #24]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	bf14      	ite	ne
 8007b9a:	2202      	movne	r2, #2
 8007b9c:	2201      	moveq	r2, #1
 8007b9e:	6122      	str	r2, [r4, #16]
 8007ba0:	b1d5      	cbz	r5, 8007bd8 <__d2b+0x98>
 8007ba2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007ba6:	4405      	add	r5, r0
 8007ba8:	f8c9 5000 	str.w	r5, [r9]
 8007bac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007bb0:	f8c8 0000 	str.w	r0, [r8]
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	b003      	add	sp, #12
 8007bb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bc0:	e7d5      	b.n	8007b6e <__d2b+0x2e>
 8007bc2:	6161      	str	r1, [r4, #20]
 8007bc4:	e7e5      	b.n	8007b92 <__d2b+0x52>
 8007bc6:	a801      	add	r0, sp, #4
 8007bc8:	f7ff fd5a 	bl	8007680 <__lo0bits>
 8007bcc:	9b01      	ldr	r3, [sp, #4]
 8007bce:	6163      	str	r3, [r4, #20]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	6122      	str	r2, [r4, #16]
 8007bd4:	3020      	adds	r0, #32
 8007bd6:	e7e3      	b.n	8007ba0 <__d2b+0x60>
 8007bd8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007bdc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007be0:	f8c9 0000 	str.w	r0, [r9]
 8007be4:	6918      	ldr	r0, [r3, #16]
 8007be6:	f7ff fd2b 	bl	8007640 <__hi0bits>
 8007bea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007bee:	e7df      	b.n	8007bb0 <__d2b+0x70>
 8007bf0:	0800a82f 	.word	0x0800a82f
 8007bf4:	0800a840 	.word	0x0800a840

08007bf8 <_calloc_r>:
 8007bf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007bfa:	fba1 2402 	umull	r2, r4, r1, r2
 8007bfe:	b94c      	cbnz	r4, 8007c14 <_calloc_r+0x1c>
 8007c00:	4611      	mov	r1, r2
 8007c02:	9201      	str	r2, [sp, #4]
 8007c04:	f000 f87a 	bl	8007cfc <_malloc_r>
 8007c08:	9a01      	ldr	r2, [sp, #4]
 8007c0a:	4605      	mov	r5, r0
 8007c0c:	b930      	cbnz	r0, 8007c1c <_calloc_r+0x24>
 8007c0e:	4628      	mov	r0, r5
 8007c10:	b003      	add	sp, #12
 8007c12:	bd30      	pop	{r4, r5, pc}
 8007c14:	220c      	movs	r2, #12
 8007c16:	6002      	str	r2, [r0, #0]
 8007c18:	2500      	movs	r5, #0
 8007c1a:	e7f8      	b.n	8007c0e <_calloc_r+0x16>
 8007c1c:	4621      	mov	r1, r4
 8007c1e:	f7fe f941 	bl	8005ea4 <memset>
 8007c22:	e7f4      	b.n	8007c0e <_calloc_r+0x16>

08007c24 <_free_r>:
 8007c24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c26:	2900      	cmp	r1, #0
 8007c28:	d044      	beq.n	8007cb4 <_free_r+0x90>
 8007c2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c2e:	9001      	str	r0, [sp, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f1a1 0404 	sub.w	r4, r1, #4
 8007c36:	bfb8      	it	lt
 8007c38:	18e4      	addlt	r4, r4, r3
 8007c3a:	f000 fa9b 	bl	8008174 <__malloc_lock>
 8007c3e:	4a1e      	ldr	r2, [pc, #120]	; (8007cb8 <_free_r+0x94>)
 8007c40:	9801      	ldr	r0, [sp, #4]
 8007c42:	6813      	ldr	r3, [r2, #0]
 8007c44:	b933      	cbnz	r3, 8007c54 <_free_r+0x30>
 8007c46:	6063      	str	r3, [r4, #4]
 8007c48:	6014      	str	r4, [r2, #0]
 8007c4a:	b003      	add	sp, #12
 8007c4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c50:	f000 ba96 	b.w	8008180 <__malloc_unlock>
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	d908      	bls.n	8007c6a <_free_r+0x46>
 8007c58:	6825      	ldr	r5, [r4, #0]
 8007c5a:	1961      	adds	r1, r4, r5
 8007c5c:	428b      	cmp	r3, r1
 8007c5e:	bf01      	itttt	eq
 8007c60:	6819      	ldreq	r1, [r3, #0]
 8007c62:	685b      	ldreq	r3, [r3, #4]
 8007c64:	1949      	addeq	r1, r1, r5
 8007c66:	6021      	streq	r1, [r4, #0]
 8007c68:	e7ed      	b.n	8007c46 <_free_r+0x22>
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	b10b      	cbz	r3, 8007c74 <_free_r+0x50>
 8007c70:	42a3      	cmp	r3, r4
 8007c72:	d9fa      	bls.n	8007c6a <_free_r+0x46>
 8007c74:	6811      	ldr	r1, [r2, #0]
 8007c76:	1855      	adds	r5, r2, r1
 8007c78:	42a5      	cmp	r5, r4
 8007c7a:	d10b      	bne.n	8007c94 <_free_r+0x70>
 8007c7c:	6824      	ldr	r4, [r4, #0]
 8007c7e:	4421      	add	r1, r4
 8007c80:	1854      	adds	r4, r2, r1
 8007c82:	42a3      	cmp	r3, r4
 8007c84:	6011      	str	r1, [r2, #0]
 8007c86:	d1e0      	bne.n	8007c4a <_free_r+0x26>
 8007c88:	681c      	ldr	r4, [r3, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	6053      	str	r3, [r2, #4]
 8007c8e:	4421      	add	r1, r4
 8007c90:	6011      	str	r1, [r2, #0]
 8007c92:	e7da      	b.n	8007c4a <_free_r+0x26>
 8007c94:	d902      	bls.n	8007c9c <_free_r+0x78>
 8007c96:	230c      	movs	r3, #12
 8007c98:	6003      	str	r3, [r0, #0]
 8007c9a:	e7d6      	b.n	8007c4a <_free_r+0x26>
 8007c9c:	6825      	ldr	r5, [r4, #0]
 8007c9e:	1961      	adds	r1, r4, r5
 8007ca0:	428b      	cmp	r3, r1
 8007ca2:	bf04      	itt	eq
 8007ca4:	6819      	ldreq	r1, [r3, #0]
 8007ca6:	685b      	ldreq	r3, [r3, #4]
 8007ca8:	6063      	str	r3, [r4, #4]
 8007caa:	bf04      	itt	eq
 8007cac:	1949      	addeq	r1, r1, r5
 8007cae:	6021      	streq	r1, [r4, #0]
 8007cb0:	6054      	str	r4, [r2, #4]
 8007cb2:	e7ca      	b.n	8007c4a <_free_r+0x26>
 8007cb4:	b003      	add	sp, #12
 8007cb6:	bd30      	pop	{r4, r5, pc}
 8007cb8:	200005a8 	.word	0x200005a8

08007cbc <sbrk_aligned>:
 8007cbc:	b570      	push	{r4, r5, r6, lr}
 8007cbe:	4e0e      	ldr	r6, [pc, #56]	; (8007cf8 <sbrk_aligned+0x3c>)
 8007cc0:	460c      	mov	r4, r1
 8007cc2:	6831      	ldr	r1, [r6, #0]
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	b911      	cbnz	r1, 8007cce <sbrk_aligned+0x12>
 8007cc8:	f000 f9e8 	bl	800809c <_sbrk_r>
 8007ccc:	6030      	str	r0, [r6, #0]
 8007cce:	4621      	mov	r1, r4
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	f000 f9e3 	bl	800809c <_sbrk_r>
 8007cd6:	1c43      	adds	r3, r0, #1
 8007cd8:	d00a      	beq.n	8007cf0 <sbrk_aligned+0x34>
 8007cda:	1cc4      	adds	r4, r0, #3
 8007cdc:	f024 0403 	bic.w	r4, r4, #3
 8007ce0:	42a0      	cmp	r0, r4
 8007ce2:	d007      	beq.n	8007cf4 <sbrk_aligned+0x38>
 8007ce4:	1a21      	subs	r1, r4, r0
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f000 f9d8 	bl	800809c <_sbrk_r>
 8007cec:	3001      	adds	r0, #1
 8007cee:	d101      	bne.n	8007cf4 <sbrk_aligned+0x38>
 8007cf0:	f04f 34ff 	mov.w	r4, #4294967295
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	bd70      	pop	{r4, r5, r6, pc}
 8007cf8:	200005ac 	.word	0x200005ac

08007cfc <_malloc_r>:
 8007cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d00:	1ccd      	adds	r5, r1, #3
 8007d02:	f025 0503 	bic.w	r5, r5, #3
 8007d06:	3508      	adds	r5, #8
 8007d08:	2d0c      	cmp	r5, #12
 8007d0a:	bf38      	it	cc
 8007d0c:	250c      	movcc	r5, #12
 8007d0e:	2d00      	cmp	r5, #0
 8007d10:	4607      	mov	r7, r0
 8007d12:	db01      	blt.n	8007d18 <_malloc_r+0x1c>
 8007d14:	42a9      	cmp	r1, r5
 8007d16:	d905      	bls.n	8007d24 <_malloc_r+0x28>
 8007d18:	230c      	movs	r3, #12
 8007d1a:	603b      	str	r3, [r7, #0]
 8007d1c:	2600      	movs	r6, #0
 8007d1e:	4630      	mov	r0, r6
 8007d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d24:	4e2e      	ldr	r6, [pc, #184]	; (8007de0 <_malloc_r+0xe4>)
 8007d26:	f000 fa25 	bl	8008174 <__malloc_lock>
 8007d2a:	6833      	ldr	r3, [r6, #0]
 8007d2c:	461c      	mov	r4, r3
 8007d2e:	bb34      	cbnz	r4, 8007d7e <_malloc_r+0x82>
 8007d30:	4629      	mov	r1, r5
 8007d32:	4638      	mov	r0, r7
 8007d34:	f7ff ffc2 	bl	8007cbc <sbrk_aligned>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	d14d      	bne.n	8007dda <_malloc_r+0xde>
 8007d3e:	6834      	ldr	r4, [r6, #0]
 8007d40:	4626      	mov	r6, r4
 8007d42:	2e00      	cmp	r6, #0
 8007d44:	d140      	bne.n	8007dc8 <_malloc_r+0xcc>
 8007d46:	6823      	ldr	r3, [r4, #0]
 8007d48:	4631      	mov	r1, r6
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	eb04 0803 	add.w	r8, r4, r3
 8007d50:	f000 f9a4 	bl	800809c <_sbrk_r>
 8007d54:	4580      	cmp	r8, r0
 8007d56:	d13a      	bne.n	8007dce <_malloc_r+0xd2>
 8007d58:	6821      	ldr	r1, [r4, #0]
 8007d5a:	3503      	adds	r5, #3
 8007d5c:	1a6d      	subs	r5, r5, r1
 8007d5e:	f025 0503 	bic.w	r5, r5, #3
 8007d62:	3508      	adds	r5, #8
 8007d64:	2d0c      	cmp	r5, #12
 8007d66:	bf38      	it	cc
 8007d68:	250c      	movcc	r5, #12
 8007d6a:	4629      	mov	r1, r5
 8007d6c:	4638      	mov	r0, r7
 8007d6e:	f7ff ffa5 	bl	8007cbc <sbrk_aligned>
 8007d72:	3001      	adds	r0, #1
 8007d74:	d02b      	beq.n	8007dce <_malloc_r+0xd2>
 8007d76:	6823      	ldr	r3, [r4, #0]
 8007d78:	442b      	add	r3, r5
 8007d7a:	6023      	str	r3, [r4, #0]
 8007d7c:	e00e      	b.n	8007d9c <_malloc_r+0xa0>
 8007d7e:	6822      	ldr	r2, [r4, #0]
 8007d80:	1b52      	subs	r2, r2, r5
 8007d82:	d41e      	bmi.n	8007dc2 <_malloc_r+0xc6>
 8007d84:	2a0b      	cmp	r2, #11
 8007d86:	d916      	bls.n	8007db6 <_malloc_r+0xba>
 8007d88:	1961      	adds	r1, r4, r5
 8007d8a:	42a3      	cmp	r3, r4
 8007d8c:	6025      	str	r5, [r4, #0]
 8007d8e:	bf18      	it	ne
 8007d90:	6059      	strne	r1, [r3, #4]
 8007d92:	6863      	ldr	r3, [r4, #4]
 8007d94:	bf08      	it	eq
 8007d96:	6031      	streq	r1, [r6, #0]
 8007d98:	5162      	str	r2, [r4, r5]
 8007d9a:	604b      	str	r3, [r1, #4]
 8007d9c:	4638      	mov	r0, r7
 8007d9e:	f104 060b 	add.w	r6, r4, #11
 8007da2:	f000 f9ed 	bl	8008180 <__malloc_unlock>
 8007da6:	f026 0607 	bic.w	r6, r6, #7
 8007daa:	1d23      	adds	r3, r4, #4
 8007dac:	1af2      	subs	r2, r6, r3
 8007dae:	d0b6      	beq.n	8007d1e <_malloc_r+0x22>
 8007db0:	1b9b      	subs	r3, r3, r6
 8007db2:	50a3      	str	r3, [r4, r2]
 8007db4:	e7b3      	b.n	8007d1e <_malloc_r+0x22>
 8007db6:	6862      	ldr	r2, [r4, #4]
 8007db8:	42a3      	cmp	r3, r4
 8007dba:	bf0c      	ite	eq
 8007dbc:	6032      	streq	r2, [r6, #0]
 8007dbe:	605a      	strne	r2, [r3, #4]
 8007dc0:	e7ec      	b.n	8007d9c <_malloc_r+0xa0>
 8007dc2:	4623      	mov	r3, r4
 8007dc4:	6864      	ldr	r4, [r4, #4]
 8007dc6:	e7b2      	b.n	8007d2e <_malloc_r+0x32>
 8007dc8:	4634      	mov	r4, r6
 8007dca:	6876      	ldr	r6, [r6, #4]
 8007dcc:	e7b9      	b.n	8007d42 <_malloc_r+0x46>
 8007dce:	230c      	movs	r3, #12
 8007dd0:	603b      	str	r3, [r7, #0]
 8007dd2:	4638      	mov	r0, r7
 8007dd4:	f000 f9d4 	bl	8008180 <__malloc_unlock>
 8007dd8:	e7a1      	b.n	8007d1e <_malloc_r+0x22>
 8007dda:	6025      	str	r5, [r4, #0]
 8007ddc:	e7de      	b.n	8007d9c <_malloc_r+0xa0>
 8007dde:	bf00      	nop
 8007de0:	200005a8 	.word	0x200005a8

08007de4 <__ssputs_r>:
 8007de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de8:	688e      	ldr	r6, [r1, #8]
 8007dea:	429e      	cmp	r6, r3
 8007dec:	4682      	mov	sl, r0
 8007dee:	460c      	mov	r4, r1
 8007df0:	4690      	mov	r8, r2
 8007df2:	461f      	mov	r7, r3
 8007df4:	d838      	bhi.n	8007e68 <__ssputs_r+0x84>
 8007df6:	898a      	ldrh	r2, [r1, #12]
 8007df8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007dfc:	d032      	beq.n	8007e64 <__ssputs_r+0x80>
 8007dfe:	6825      	ldr	r5, [r4, #0]
 8007e00:	6909      	ldr	r1, [r1, #16]
 8007e02:	eba5 0901 	sub.w	r9, r5, r1
 8007e06:	6965      	ldr	r5, [r4, #20]
 8007e08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e10:	3301      	adds	r3, #1
 8007e12:	444b      	add	r3, r9
 8007e14:	106d      	asrs	r5, r5, #1
 8007e16:	429d      	cmp	r5, r3
 8007e18:	bf38      	it	cc
 8007e1a:	461d      	movcc	r5, r3
 8007e1c:	0553      	lsls	r3, r2, #21
 8007e1e:	d531      	bpl.n	8007e84 <__ssputs_r+0xa0>
 8007e20:	4629      	mov	r1, r5
 8007e22:	f7ff ff6b 	bl	8007cfc <_malloc_r>
 8007e26:	4606      	mov	r6, r0
 8007e28:	b950      	cbnz	r0, 8007e40 <__ssputs_r+0x5c>
 8007e2a:	230c      	movs	r3, #12
 8007e2c:	f8ca 3000 	str.w	r3, [sl]
 8007e30:	89a3      	ldrh	r3, [r4, #12]
 8007e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e36:	81a3      	strh	r3, [r4, #12]
 8007e38:	f04f 30ff 	mov.w	r0, #4294967295
 8007e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e40:	6921      	ldr	r1, [r4, #16]
 8007e42:	464a      	mov	r2, r9
 8007e44:	f7ff fb46 	bl	80074d4 <memcpy>
 8007e48:	89a3      	ldrh	r3, [r4, #12]
 8007e4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007e4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e52:	81a3      	strh	r3, [r4, #12]
 8007e54:	6126      	str	r6, [r4, #16]
 8007e56:	6165      	str	r5, [r4, #20]
 8007e58:	444e      	add	r6, r9
 8007e5a:	eba5 0509 	sub.w	r5, r5, r9
 8007e5e:	6026      	str	r6, [r4, #0]
 8007e60:	60a5      	str	r5, [r4, #8]
 8007e62:	463e      	mov	r6, r7
 8007e64:	42be      	cmp	r6, r7
 8007e66:	d900      	bls.n	8007e6a <__ssputs_r+0x86>
 8007e68:	463e      	mov	r6, r7
 8007e6a:	6820      	ldr	r0, [r4, #0]
 8007e6c:	4632      	mov	r2, r6
 8007e6e:	4641      	mov	r1, r8
 8007e70:	f000 f966 	bl	8008140 <memmove>
 8007e74:	68a3      	ldr	r3, [r4, #8]
 8007e76:	1b9b      	subs	r3, r3, r6
 8007e78:	60a3      	str	r3, [r4, #8]
 8007e7a:	6823      	ldr	r3, [r4, #0]
 8007e7c:	4433      	add	r3, r6
 8007e7e:	6023      	str	r3, [r4, #0]
 8007e80:	2000      	movs	r0, #0
 8007e82:	e7db      	b.n	8007e3c <__ssputs_r+0x58>
 8007e84:	462a      	mov	r2, r5
 8007e86:	f000 f981 	bl	800818c <_realloc_r>
 8007e8a:	4606      	mov	r6, r0
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	d1e1      	bne.n	8007e54 <__ssputs_r+0x70>
 8007e90:	6921      	ldr	r1, [r4, #16]
 8007e92:	4650      	mov	r0, sl
 8007e94:	f7ff fec6 	bl	8007c24 <_free_r>
 8007e98:	e7c7      	b.n	8007e2a <__ssputs_r+0x46>
	...

08007e9c <_svfiprintf_r>:
 8007e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea0:	4698      	mov	r8, r3
 8007ea2:	898b      	ldrh	r3, [r1, #12]
 8007ea4:	061b      	lsls	r3, r3, #24
 8007ea6:	b09d      	sub	sp, #116	; 0x74
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	460d      	mov	r5, r1
 8007eac:	4614      	mov	r4, r2
 8007eae:	d50e      	bpl.n	8007ece <_svfiprintf_r+0x32>
 8007eb0:	690b      	ldr	r3, [r1, #16]
 8007eb2:	b963      	cbnz	r3, 8007ece <_svfiprintf_r+0x32>
 8007eb4:	2140      	movs	r1, #64	; 0x40
 8007eb6:	f7ff ff21 	bl	8007cfc <_malloc_r>
 8007eba:	6028      	str	r0, [r5, #0]
 8007ebc:	6128      	str	r0, [r5, #16]
 8007ebe:	b920      	cbnz	r0, 8007eca <_svfiprintf_r+0x2e>
 8007ec0:	230c      	movs	r3, #12
 8007ec2:	603b      	str	r3, [r7, #0]
 8007ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec8:	e0d1      	b.n	800806e <_svfiprintf_r+0x1d2>
 8007eca:	2340      	movs	r3, #64	; 0x40
 8007ecc:	616b      	str	r3, [r5, #20]
 8007ece:	2300      	movs	r3, #0
 8007ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ed2:	2320      	movs	r3, #32
 8007ed4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ed8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007edc:	2330      	movs	r3, #48	; 0x30
 8007ede:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008088 <_svfiprintf_r+0x1ec>
 8007ee2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ee6:	f04f 0901 	mov.w	r9, #1
 8007eea:	4623      	mov	r3, r4
 8007eec:	469a      	mov	sl, r3
 8007eee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ef2:	b10a      	cbz	r2, 8007ef8 <_svfiprintf_r+0x5c>
 8007ef4:	2a25      	cmp	r2, #37	; 0x25
 8007ef6:	d1f9      	bne.n	8007eec <_svfiprintf_r+0x50>
 8007ef8:	ebba 0b04 	subs.w	fp, sl, r4
 8007efc:	d00b      	beq.n	8007f16 <_svfiprintf_r+0x7a>
 8007efe:	465b      	mov	r3, fp
 8007f00:	4622      	mov	r2, r4
 8007f02:	4629      	mov	r1, r5
 8007f04:	4638      	mov	r0, r7
 8007f06:	f7ff ff6d 	bl	8007de4 <__ssputs_r>
 8007f0a:	3001      	adds	r0, #1
 8007f0c:	f000 80aa 	beq.w	8008064 <_svfiprintf_r+0x1c8>
 8007f10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f12:	445a      	add	r2, fp
 8007f14:	9209      	str	r2, [sp, #36]	; 0x24
 8007f16:	f89a 3000 	ldrb.w	r3, [sl]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	f000 80a2 	beq.w	8008064 <_svfiprintf_r+0x1c8>
 8007f20:	2300      	movs	r3, #0
 8007f22:	f04f 32ff 	mov.w	r2, #4294967295
 8007f26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f2a:	f10a 0a01 	add.w	sl, sl, #1
 8007f2e:	9304      	str	r3, [sp, #16]
 8007f30:	9307      	str	r3, [sp, #28]
 8007f32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f36:	931a      	str	r3, [sp, #104]	; 0x68
 8007f38:	4654      	mov	r4, sl
 8007f3a:	2205      	movs	r2, #5
 8007f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f40:	4851      	ldr	r0, [pc, #324]	; (8008088 <_svfiprintf_r+0x1ec>)
 8007f42:	f7f8 f95d 	bl	8000200 <memchr>
 8007f46:	9a04      	ldr	r2, [sp, #16]
 8007f48:	b9d8      	cbnz	r0, 8007f82 <_svfiprintf_r+0xe6>
 8007f4a:	06d0      	lsls	r0, r2, #27
 8007f4c:	bf44      	itt	mi
 8007f4e:	2320      	movmi	r3, #32
 8007f50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f54:	0711      	lsls	r1, r2, #28
 8007f56:	bf44      	itt	mi
 8007f58:	232b      	movmi	r3, #43	; 0x2b
 8007f5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f62:	2b2a      	cmp	r3, #42	; 0x2a
 8007f64:	d015      	beq.n	8007f92 <_svfiprintf_r+0xf6>
 8007f66:	9a07      	ldr	r2, [sp, #28]
 8007f68:	4654      	mov	r4, sl
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	f04f 0c0a 	mov.w	ip, #10
 8007f70:	4621      	mov	r1, r4
 8007f72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f76:	3b30      	subs	r3, #48	; 0x30
 8007f78:	2b09      	cmp	r3, #9
 8007f7a:	d94e      	bls.n	800801a <_svfiprintf_r+0x17e>
 8007f7c:	b1b0      	cbz	r0, 8007fac <_svfiprintf_r+0x110>
 8007f7e:	9207      	str	r2, [sp, #28]
 8007f80:	e014      	b.n	8007fac <_svfiprintf_r+0x110>
 8007f82:	eba0 0308 	sub.w	r3, r0, r8
 8007f86:	fa09 f303 	lsl.w	r3, r9, r3
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	9304      	str	r3, [sp, #16]
 8007f8e:	46a2      	mov	sl, r4
 8007f90:	e7d2      	b.n	8007f38 <_svfiprintf_r+0x9c>
 8007f92:	9b03      	ldr	r3, [sp, #12]
 8007f94:	1d19      	adds	r1, r3, #4
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	9103      	str	r1, [sp, #12]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	bfbb      	ittet	lt
 8007f9e:	425b      	neglt	r3, r3
 8007fa0:	f042 0202 	orrlt.w	r2, r2, #2
 8007fa4:	9307      	strge	r3, [sp, #28]
 8007fa6:	9307      	strlt	r3, [sp, #28]
 8007fa8:	bfb8      	it	lt
 8007faa:	9204      	strlt	r2, [sp, #16]
 8007fac:	7823      	ldrb	r3, [r4, #0]
 8007fae:	2b2e      	cmp	r3, #46	; 0x2e
 8007fb0:	d10c      	bne.n	8007fcc <_svfiprintf_r+0x130>
 8007fb2:	7863      	ldrb	r3, [r4, #1]
 8007fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8007fb6:	d135      	bne.n	8008024 <_svfiprintf_r+0x188>
 8007fb8:	9b03      	ldr	r3, [sp, #12]
 8007fba:	1d1a      	adds	r2, r3, #4
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	9203      	str	r2, [sp, #12]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	bfb8      	it	lt
 8007fc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fc8:	3402      	adds	r4, #2
 8007fca:	9305      	str	r3, [sp, #20]
 8007fcc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008098 <_svfiprintf_r+0x1fc>
 8007fd0:	7821      	ldrb	r1, [r4, #0]
 8007fd2:	2203      	movs	r2, #3
 8007fd4:	4650      	mov	r0, sl
 8007fd6:	f7f8 f913 	bl	8000200 <memchr>
 8007fda:	b140      	cbz	r0, 8007fee <_svfiprintf_r+0x152>
 8007fdc:	2340      	movs	r3, #64	; 0x40
 8007fde:	eba0 000a 	sub.w	r0, r0, sl
 8007fe2:	fa03 f000 	lsl.w	r0, r3, r0
 8007fe6:	9b04      	ldr	r3, [sp, #16]
 8007fe8:	4303      	orrs	r3, r0
 8007fea:	3401      	adds	r4, #1
 8007fec:	9304      	str	r3, [sp, #16]
 8007fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff2:	4826      	ldr	r0, [pc, #152]	; (800808c <_svfiprintf_r+0x1f0>)
 8007ff4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ff8:	2206      	movs	r2, #6
 8007ffa:	f7f8 f901 	bl	8000200 <memchr>
 8007ffe:	2800      	cmp	r0, #0
 8008000:	d038      	beq.n	8008074 <_svfiprintf_r+0x1d8>
 8008002:	4b23      	ldr	r3, [pc, #140]	; (8008090 <_svfiprintf_r+0x1f4>)
 8008004:	bb1b      	cbnz	r3, 800804e <_svfiprintf_r+0x1b2>
 8008006:	9b03      	ldr	r3, [sp, #12]
 8008008:	3307      	adds	r3, #7
 800800a:	f023 0307 	bic.w	r3, r3, #7
 800800e:	3308      	adds	r3, #8
 8008010:	9303      	str	r3, [sp, #12]
 8008012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008014:	4433      	add	r3, r6
 8008016:	9309      	str	r3, [sp, #36]	; 0x24
 8008018:	e767      	b.n	8007eea <_svfiprintf_r+0x4e>
 800801a:	fb0c 3202 	mla	r2, ip, r2, r3
 800801e:	460c      	mov	r4, r1
 8008020:	2001      	movs	r0, #1
 8008022:	e7a5      	b.n	8007f70 <_svfiprintf_r+0xd4>
 8008024:	2300      	movs	r3, #0
 8008026:	3401      	adds	r4, #1
 8008028:	9305      	str	r3, [sp, #20]
 800802a:	4619      	mov	r1, r3
 800802c:	f04f 0c0a 	mov.w	ip, #10
 8008030:	4620      	mov	r0, r4
 8008032:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008036:	3a30      	subs	r2, #48	; 0x30
 8008038:	2a09      	cmp	r2, #9
 800803a:	d903      	bls.n	8008044 <_svfiprintf_r+0x1a8>
 800803c:	2b00      	cmp	r3, #0
 800803e:	d0c5      	beq.n	8007fcc <_svfiprintf_r+0x130>
 8008040:	9105      	str	r1, [sp, #20]
 8008042:	e7c3      	b.n	8007fcc <_svfiprintf_r+0x130>
 8008044:	fb0c 2101 	mla	r1, ip, r1, r2
 8008048:	4604      	mov	r4, r0
 800804a:	2301      	movs	r3, #1
 800804c:	e7f0      	b.n	8008030 <_svfiprintf_r+0x194>
 800804e:	ab03      	add	r3, sp, #12
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	462a      	mov	r2, r5
 8008054:	4b0f      	ldr	r3, [pc, #60]	; (8008094 <_svfiprintf_r+0x1f8>)
 8008056:	a904      	add	r1, sp, #16
 8008058:	4638      	mov	r0, r7
 800805a:	f7fd ffcb 	bl	8005ff4 <_printf_float>
 800805e:	1c42      	adds	r2, r0, #1
 8008060:	4606      	mov	r6, r0
 8008062:	d1d6      	bne.n	8008012 <_svfiprintf_r+0x176>
 8008064:	89ab      	ldrh	r3, [r5, #12]
 8008066:	065b      	lsls	r3, r3, #25
 8008068:	f53f af2c 	bmi.w	8007ec4 <_svfiprintf_r+0x28>
 800806c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800806e:	b01d      	add	sp, #116	; 0x74
 8008070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008074:	ab03      	add	r3, sp, #12
 8008076:	9300      	str	r3, [sp, #0]
 8008078:	462a      	mov	r2, r5
 800807a:	4b06      	ldr	r3, [pc, #24]	; (8008094 <_svfiprintf_r+0x1f8>)
 800807c:	a904      	add	r1, sp, #16
 800807e:	4638      	mov	r0, r7
 8008080:	f7fe fa5c 	bl	800653c <_printf_i>
 8008084:	e7eb      	b.n	800805e <_svfiprintf_r+0x1c2>
 8008086:	bf00      	nop
 8008088:	0800a99c 	.word	0x0800a99c
 800808c:	0800a9a6 	.word	0x0800a9a6
 8008090:	08005ff5 	.word	0x08005ff5
 8008094:	08007de5 	.word	0x08007de5
 8008098:	0800a9a2 	.word	0x0800a9a2

0800809c <_sbrk_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	4d06      	ldr	r5, [pc, #24]	; (80080b8 <_sbrk_r+0x1c>)
 80080a0:	2300      	movs	r3, #0
 80080a2:	4604      	mov	r4, r0
 80080a4:	4608      	mov	r0, r1
 80080a6:	602b      	str	r3, [r5, #0]
 80080a8:	f7f9 f8e4 	bl	8001274 <_sbrk>
 80080ac:	1c43      	adds	r3, r0, #1
 80080ae:	d102      	bne.n	80080b6 <_sbrk_r+0x1a>
 80080b0:	682b      	ldr	r3, [r5, #0]
 80080b2:	b103      	cbz	r3, 80080b6 <_sbrk_r+0x1a>
 80080b4:	6023      	str	r3, [r4, #0]
 80080b6:	bd38      	pop	{r3, r4, r5, pc}
 80080b8:	200005b0 	.word	0x200005b0

080080bc <__assert_func>:
 80080bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080be:	4614      	mov	r4, r2
 80080c0:	461a      	mov	r2, r3
 80080c2:	4b09      	ldr	r3, [pc, #36]	; (80080e8 <__assert_func+0x2c>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4605      	mov	r5, r0
 80080c8:	68d8      	ldr	r0, [r3, #12]
 80080ca:	b14c      	cbz	r4, 80080e0 <__assert_func+0x24>
 80080cc:	4b07      	ldr	r3, [pc, #28]	; (80080ec <__assert_func+0x30>)
 80080ce:	9100      	str	r1, [sp, #0]
 80080d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080d4:	4906      	ldr	r1, [pc, #24]	; (80080f0 <__assert_func+0x34>)
 80080d6:	462b      	mov	r3, r5
 80080d8:	f000 f80e 	bl	80080f8 <fiprintf>
 80080dc:	f000 faac 	bl	8008638 <abort>
 80080e0:	4b04      	ldr	r3, [pc, #16]	; (80080f4 <__assert_func+0x38>)
 80080e2:	461c      	mov	r4, r3
 80080e4:	e7f3      	b.n	80080ce <__assert_func+0x12>
 80080e6:	bf00      	nop
 80080e8:	20000088 	.word	0x20000088
 80080ec:	0800a9ad 	.word	0x0800a9ad
 80080f0:	0800a9ba 	.word	0x0800a9ba
 80080f4:	0800a9e8 	.word	0x0800a9e8

080080f8 <fiprintf>:
 80080f8:	b40e      	push	{r1, r2, r3}
 80080fa:	b503      	push	{r0, r1, lr}
 80080fc:	4601      	mov	r1, r0
 80080fe:	ab03      	add	r3, sp, #12
 8008100:	4805      	ldr	r0, [pc, #20]	; (8008118 <fiprintf+0x20>)
 8008102:	f853 2b04 	ldr.w	r2, [r3], #4
 8008106:	6800      	ldr	r0, [r0, #0]
 8008108:	9301      	str	r3, [sp, #4]
 800810a:	f000 f897 	bl	800823c <_vfiprintf_r>
 800810e:	b002      	add	sp, #8
 8008110:	f85d eb04 	ldr.w	lr, [sp], #4
 8008114:	b003      	add	sp, #12
 8008116:	4770      	bx	lr
 8008118:	20000088 	.word	0x20000088

0800811c <__ascii_mbtowc>:
 800811c:	b082      	sub	sp, #8
 800811e:	b901      	cbnz	r1, 8008122 <__ascii_mbtowc+0x6>
 8008120:	a901      	add	r1, sp, #4
 8008122:	b142      	cbz	r2, 8008136 <__ascii_mbtowc+0x1a>
 8008124:	b14b      	cbz	r3, 800813a <__ascii_mbtowc+0x1e>
 8008126:	7813      	ldrb	r3, [r2, #0]
 8008128:	600b      	str	r3, [r1, #0]
 800812a:	7812      	ldrb	r2, [r2, #0]
 800812c:	1e10      	subs	r0, r2, #0
 800812e:	bf18      	it	ne
 8008130:	2001      	movne	r0, #1
 8008132:	b002      	add	sp, #8
 8008134:	4770      	bx	lr
 8008136:	4610      	mov	r0, r2
 8008138:	e7fb      	b.n	8008132 <__ascii_mbtowc+0x16>
 800813a:	f06f 0001 	mvn.w	r0, #1
 800813e:	e7f8      	b.n	8008132 <__ascii_mbtowc+0x16>

08008140 <memmove>:
 8008140:	4288      	cmp	r0, r1
 8008142:	b510      	push	{r4, lr}
 8008144:	eb01 0402 	add.w	r4, r1, r2
 8008148:	d902      	bls.n	8008150 <memmove+0x10>
 800814a:	4284      	cmp	r4, r0
 800814c:	4623      	mov	r3, r4
 800814e:	d807      	bhi.n	8008160 <memmove+0x20>
 8008150:	1e43      	subs	r3, r0, #1
 8008152:	42a1      	cmp	r1, r4
 8008154:	d008      	beq.n	8008168 <memmove+0x28>
 8008156:	f811 2b01 	ldrb.w	r2, [r1], #1
 800815a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800815e:	e7f8      	b.n	8008152 <memmove+0x12>
 8008160:	4402      	add	r2, r0
 8008162:	4601      	mov	r1, r0
 8008164:	428a      	cmp	r2, r1
 8008166:	d100      	bne.n	800816a <memmove+0x2a>
 8008168:	bd10      	pop	{r4, pc}
 800816a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800816e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008172:	e7f7      	b.n	8008164 <memmove+0x24>

08008174 <__malloc_lock>:
 8008174:	4801      	ldr	r0, [pc, #4]	; (800817c <__malloc_lock+0x8>)
 8008176:	f000 bc1f 	b.w	80089b8 <__retarget_lock_acquire_recursive>
 800817a:	bf00      	nop
 800817c:	200005b4 	.word	0x200005b4

08008180 <__malloc_unlock>:
 8008180:	4801      	ldr	r0, [pc, #4]	; (8008188 <__malloc_unlock+0x8>)
 8008182:	f000 bc1a 	b.w	80089ba <__retarget_lock_release_recursive>
 8008186:	bf00      	nop
 8008188:	200005b4 	.word	0x200005b4

0800818c <_realloc_r>:
 800818c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008190:	4680      	mov	r8, r0
 8008192:	4614      	mov	r4, r2
 8008194:	460e      	mov	r6, r1
 8008196:	b921      	cbnz	r1, 80081a2 <_realloc_r+0x16>
 8008198:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800819c:	4611      	mov	r1, r2
 800819e:	f7ff bdad 	b.w	8007cfc <_malloc_r>
 80081a2:	b92a      	cbnz	r2, 80081b0 <_realloc_r+0x24>
 80081a4:	f7ff fd3e 	bl	8007c24 <_free_r>
 80081a8:	4625      	mov	r5, r4
 80081aa:	4628      	mov	r0, r5
 80081ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081b0:	f000 fc6a 	bl	8008a88 <_malloc_usable_size_r>
 80081b4:	4284      	cmp	r4, r0
 80081b6:	4607      	mov	r7, r0
 80081b8:	d802      	bhi.n	80081c0 <_realloc_r+0x34>
 80081ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80081be:	d812      	bhi.n	80081e6 <_realloc_r+0x5a>
 80081c0:	4621      	mov	r1, r4
 80081c2:	4640      	mov	r0, r8
 80081c4:	f7ff fd9a 	bl	8007cfc <_malloc_r>
 80081c8:	4605      	mov	r5, r0
 80081ca:	2800      	cmp	r0, #0
 80081cc:	d0ed      	beq.n	80081aa <_realloc_r+0x1e>
 80081ce:	42bc      	cmp	r4, r7
 80081d0:	4622      	mov	r2, r4
 80081d2:	4631      	mov	r1, r6
 80081d4:	bf28      	it	cs
 80081d6:	463a      	movcs	r2, r7
 80081d8:	f7ff f97c 	bl	80074d4 <memcpy>
 80081dc:	4631      	mov	r1, r6
 80081de:	4640      	mov	r0, r8
 80081e0:	f7ff fd20 	bl	8007c24 <_free_r>
 80081e4:	e7e1      	b.n	80081aa <_realloc_r+0x1e>
 80081e6:	4635      	mov	r5, r6
 80081e8:	e7df      	b.n	80081aa <_realloc_r+0x1e>

080081ea <__sfputc_r>:
 80081ea:	6893      	ldr	r3, [r2, #8]
 80081ec:	3b01      	subs	r3, #1
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	b410      	push	{r4}
 80081f2:	6093      	str	r3, [r2, #8]
 80081f4:	da08      	bge.n	8008208 <__sfputc_r+0x1e>
 80081f6:	6994      	ldr	r4, [r2, #24]
 80081f8:	42a3      	cmp	r3, r4
 80081fa:	db01      	blt.n	8008200 <__sfputc_r+0x16>
 80081fc:	290a      	cmp	r1, #10
 80081fe:	d103      	bne.n	8008208 <__sfputc_r+0x1e>
 8008200:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008204:	f000 b94a 	b.w	800849c <__swbuf_r>
 8008208:	6813      	ldr	r3, [r2, #0]
 800820a:	1c58      	adds	r0, r3, #1
 800820c:	6010      	str	r0, [r2, #0]
 800820e:	7019      	strb	r1, [r3, #0]
 8008210:	4608      	mov	r0, r1
 8008212:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008216:	4770      	bx	lr

08008218 <__sfputs_r>:
 8008218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800821a:	4606      	mov	r6, r0
 800821c:	460f      	mov	r7, r1
 800821e:	4614      	mov	r4, r2
 8008220:	18d5      	adds	r5, r2, r3
 8008222:	42ac      	cmp	r4, r5
 8008224:	d101      	bne.n	800822a <__sfputs_r+0x12>
 8008226:	2000      	movs	r0, #0
 8008228:	e007      	b.n	800823a <__sfputs_r+0x22>
 800822a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800822e:	463a      	mov	r2, r7
 8008230:	4630      	mov	r0, r6
 8008232:	f7ff ffda 	bl	80081ea <__sfputc_r>
 8008236:	1c43      	adds	r3, r0, #1
 8008238:	d1f3      	bne.n	8008222 <__sfputs_r+0xa>
 800823a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800823c <_vfiprintf_r>:
 800823c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008240:	460d      	mov	r5, r1
 8008242:	b09d      	sub	sp, #116	; 0x74
 8008244:	4614      	mov	r4, r2
 8008246:	4698      	mov	r8, r3
 8008248:	4606      	mov	r6, r0
 800824a:	b118      	cbz	r0, 8008254 <_vfiprintf_r+0x18>
 800824c:	6983      	ldr	r3, [r0, #24]
 800824e:	b90b      	cbnz	r3, 8008254 <_vfiprintf_r+0x18>
 8008250:	f000 fb14 	bl	800887c <__sinit>
 8008254:	4b89      	ldr	r3, [pc, #548]	; (800847c <_vfiprintf_r+0x240>)
 8008256:	429d      	cmp	r5, r3
 8008258:	d11b      	bne.n	8008292 <_vfiprintf_r+0x56>
 800825a:	6875      	ldr	r5, [r6, #4]
 800825c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800825e:	07d9      	lsls	r1, r3, #31
 8008260:	d405      	bmi.n	800826e <_vfiprintf_r+0x32>
 8008262:	89ab      	ldrh	r3, [r5, #12]
 8008264:	059a      	lsls	r2, r3, #22
 8008266:	d402      	bmi.n	800826e <_vfiprintf_r+0x32>
 8008268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800826a:	f000 fba5 	bl	80089b8 <__retarget_lock_acquire_recursive>
 800826e:	89ab      	ldrh	r3, [r5, #12]
 8008270:	071b      	lsls	r3, r3, #28
 8008272:	d501      	bpl.n	8008278 <_vfiprintf_r+0x3c>
 8008274:	692b      	ldr	r3, [r5, #16]
 8008276:	b9eb      	cbnz	r3, 80082b4 <_vfiprintf_r+0x78>
 8008278:	4629      	mov	r1, r5
 800827a:	4630      	mov	r0, r6
 800827c:	f000 f96e 	bl	800855c <__swsetup_r>
 8008280:	b1c0      	cbz	r0, 80082b4 <_vfiprintf_r+0x78>
 8008282:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008284:	07dc      	lsls	r4, r3, #31
 8008286:	d50e      	bpl.n	80082a6 <_vfiprintf_r+0x6a>
 8008288:	f04f 30ff 	mov.w	r0, #4294967295
 800828c:	b01d      	add	sp, #116	; 0x74
 800828e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008292:	4b7b      	ldr	r3, [pc, #492]	; (8008480 <_vfiprintf_r+0x244>)
 8008294:	429d      	cmp	r5, r3
 8008296:	d101      	bne.n	800829c <_vfiprintf_r+0x60>
 8008298:	68b5      	ldr	r5, [r6, #8]
 800829a:	e7df      	b.n	800825c <_vfiprintf_r+0x20>
 800829c:	4b79      	ldr	r3, [pc, #484]	; (8008484 <_vfiprintf_r+0x248>)
 800829e:	429d      	cmp	r5, r3
 80082a0:	bf08      	it	eq
 80082a2:	68f5      	ldreq	r5, [r6, #12]
 80082a4:	e7da      	b.n	800825c <_vfiprintf_r+0x20>
 80082a6:	89ab      	ldrh	r3, [r5, #12]
 80082a8:	0598      	lsls	r0, r3, #22
 80082aa:	d4ed      	bmi.n	8008288 <_vfiprintf_r+0x4c>
 80082ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ae:	f000 fb84 	bl	80089ba <__retarget_lock_release_recursive>
 80082b2:	e7e9      	b.n	8008288 <_vfiprintf_r+0x4c>
 80082b4:	2300      	movs	r3, #0
 80082b6:	9309      	str	r3, [sp, #36]	; 0x24
 80082b8:	2320      	movs	r3, #32
 80082ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082be:	f8cd 800c 	str.w	r8, [sp, #12]
 80082c2:	2330      	movs	r3, #48	; 0x30
 80082c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008488 <_vfiprintf_r+0x24c>
 80082c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082cc:	f04f 0901 	mov.w	r9, #1
 80082d0:	4623      	mov	r3, r4
 80082d2:	469a      	mov	sl, r3
 80082d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082d8:	b10a      	cbz	r2, 80082de <_vfiprintf_r+0xa2>
 80082da:	2a25      	cmp	r2, #37	; 0x25
 80082dc:	d1f9      	bne.n	80082d2 <_vfiprintf_r+0x96>
 80082de:	ebba 0b04 	subs.w	fp, sl, r4
 80082e2:	d00b      	beq.n	80082fc <_vfiprintf_r+0xc0>
 80082e4:	465b      	mov	r3, fp
 80082e6:	4622      	mov	r2, r4
 80082e8:	4629      	mov	r1, r5
 80082ea:	4630      	mov	r0, r6
 80082ec:	f7ff ff94 	bl	8008218 <__sfputs_r>
 80082f0:	3001      	adds	r0, #1
 80082f2:	f000 80aa 	beq.w	800844a <_vfiprintf_r+0x20e>
 80082f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082f8:	445a      	add	r2, fp
 80082fa:	9209      	str	r2, [sp, #36]	; 0x24
 80082fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 80a2 	beq.w	800844a <_vfiprintf_r+0x20e>
 8008306:	2300      	movs	r3, #0
 8008308:	f04f 32ff 	mov.w	r2, #4294967295
 800830c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008310:	f10a 0a01 	add.w	sl, sl, #1
 8008314:	9304      	str	r3, [sp, #16]
 8008316:	9307      	str	r3, [sp, #28]
 8008318:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800831c:	931a      	str	r3, [sp, #104]	; 0x68
 800831e:	4654      	mov	r4, sl
 8008320:	2205      	movs	r2, #5
 8008322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008326:	4858      	ldr	r0, [pc, #352]	; (8008488 <_vfiprintf_r+0x24c>)
 8008328:	f7f7 ff6a 	bl	8000200 <memchr>
 800832c:	9a04      	ldr	r2, [sp, #16]
 800832e:	b9d8      	cbnz	r0, 8008368 <_vfiprintf_r+0x12c>
 8008330:	06d1      	lsls	r1, r2, #27
 8008332:	bf44      	itt	mi
 8008334:	2320      	movmi	r3, #32
 8008336:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800833a:	0713      	lsls	r3, r2, #28
 800833c:	bf44      	itt	mi
 800833e:	232b      	movmi	r3, #43	; 0x2b
 8008340:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008344:	f89a 3000 	ldrb.w	r3, [sl]
 8008348:	2b2a      	cmp	r3, #42	; 0x2a
 800834a:	d015      	beq.n	8008378 <_vfiprintf_r+0x13c>
 800834c:	9a07      	ldr	r2, [sp, #28]
 800834e:	4654      	mov	r4, sl
 8008350:	2000      	movs	r0, #0
 8008352:	f04f 0c0a 	mov.w	ip, #10
 8008356:	4621      	mov	r1, r4
 8008358:	f811 3b01 	ldrb.w	r3, [r1], #1
 800835c:	3b30      	subs	r3, #48	; 0x30
 800835e:	2b09      	cmp	r3, #9
 8008360:	d94e      	bls.n	8008400 <_vfiprintf_r+0x1c4>
 8008362:	b1b0      	cbz	r0, 8008392 <_vfiprintf_r+0x156>
 8008364:	9207      	str	r2, [sp, #28]
 8008366:	e014      	b.n	8008392 <_vfiprintf_r+0x156>
 8008368:	eba0 0308 	sub.w	r3, r0, r8
 800836c:	fa09 f303 	lsl.w	r3, r9, r3
 8008370:	4313      	orrs	r3, r2
 8008372:	9304      	str	r3, [sp, #16]
 8008374:	46a2      	mov	sl, r4
 8008376:	e7d2      	b.n	800831e <_vfiprintf_r+0xe2>
 8008378:	9b03      	ldr	r3, [sp, #12]
 800837a:	1d19      	adds	r1, r3, #4
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	9103      	str	r1, [sp, #12]
 8008380:	2b00      	cmp	r3, #0
 8008382:	bfbb      	ittet	lt
 8008384:	425b      	neglt	r3, r3
 8008386:	f042 0202 	orrlt.w	r2, r2, #2
 800838a:	9307      	strge	r3, [sp, #28]
 800838c:	9307      	strlt	r3, [sp, #28]
 800838e:	bfb8      	it	lt
 8008390:	9204      	strlt	r2, [sp, #16]
 8008392:	7823      	ldrb	r3, [r4, #0]
 8008394:	2b2e      	cmp	r3, #46	; 0x2e
 8008396:	d10c      	bne.n	80083b2 <_vfiprintf_r+0x176>
 8008398:	7863      	ldrb	r3, [r4, #1]
 800839a:	2b2a      	cmp	r3, #42	; 0x2a
 800839c:	d135      	bne.n	800840a <_vfiprintf_r+0x1ce>
 800839e:	9b03      	ldr	r3, [sp, #12]
 80083a0:	1d1a      	adds	r2, r3, #4
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	9203      	str	r2, [sp, #12]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	bfb8      	it	lt
 80083aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80083ae:	3402      	adds	r4, #2
 80083b0:	9305      	str	r3, [sp, #20]
 80083b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008498 <_vfiprintf_r+0x25c>
 80083b6:	7821      	ldrb	r1, [r4, #0]
 80083b8:	2203      	movs	r2, #3
 80083ba:	4650      	mov	r0, sl
 80083bc:	f7f7 ff20 	bl	8000200 <memchr>
 80083c0:	b140      	cbz	r0, 80083d4 <_vfiprintf_r+0x198>
 80083c2:	2340      	movs	r3, #64	; 0x40
 80083c4:	eba0 000a 	sub.w	r0, r0, sl
 80083c8:	fa03 f000 	lsl.w	r0, r3, r0
 80083cc:	9b04      	ldr	r3, [sp, #16]
 80083ce:	4303      	orrs	r3, r0
 80083d0:	3401      	adds	r4, #1
 80083d2:	9304      	str	r3, [sp, #16]
 80083d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d8:	482c      	ldr	r0, [pc, #176]	; (800848c <_vfiprintf_r+0x250>)
 80083da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083de:	2206      	movs	r2, #6
 80083e0:	f7f7 ff0e 	bl	8000200 <memchr>
 80083e4:	2800      	cmp	r0, #0
 80083e6:	d03f      	beq.n	8008468 <_vfiprintf_r+0x22c>
 80083e8:	4b29      	ldr	r3, [pc, #164]	; (8008490 <_vfiprintf_r+0x254>)
 80083ea:	bb1b      	cbnz	r3, 8008434 <_vfiprintf_r+0x1f8>
 80083ec:	9b03      	ldr	r3, [sp, #12]
 80083ee:	3307      	adds	r3, #7
 80083f0:	f023 0307 	bic.w	r3, r3, #7
 80083f4:	3308      	adds	r3, #8
 80083f6:	9303      	str	r3, [sp, #12]
 80083f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083fa:	443b      	add	r3, r7
 80083fc:	9309      	str	r3, [sp, #36]	; 0x24
 80083fe:	e767      	b.n	80082d0 <_vfiprintf_r+0x94>
 8008400:	fb0c 3202 	mla	r2, ip, r2, r3
 8008404:	460c      	mov	r4, r1
 8008406:	2001      	movs	r0, #1
 8008408:	e7a5      	b.n	8008356 <_vfiprintf_r+0x11a>
 800840a:	2300      	movs	r3, #0
 800840c:	3401      	adds	r4, #1
 800840e:	9305      	str	r3, [sp, #20]
 8008410:	4619      	mov	r1, r3
 8008412:	f04f 0c0a 	mov.w	ip, #10
 8008416:	4620      	mov	r0, r4
 8008418:	f810 2b01 	ldrb.w	r2, [r0], #1
 800841c:	3a30      	subs	r2, #48	; 0x30
 800841e:	2a09      	cmp	r2, #9
 8008420:	d903      	bls.n	800842a <_vfiprintf_r+0x1ee>
 8008422:	2b00      	cmp	r3, #0
 8008424:	d0c5      	beq.n	80083b2 <_vfiprintf_r+0x176>
 8008426:	9105      	str	r1, [sp, #20]
 8008428:	e7c3      	b.n	80083b2 <_vfiprintf_r+0x176>
 800842a:	fb0c 2101 	mla	r1, ip, r1, r2
 800842e:	4604      	mov	r4, r0
 8008430:	2301      	movs	r3, #1
 8008432:	e7f0      	b.n	8008416 <_vfiprintf_r+0x1da>
 8008434:	ab03      	add	r3, sp, #12
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	462a      	mov	r2, r5
 800843a:	4b16      	ldr	r3, [pc, #88]	; (8008494 <_vfiprintf_r+0x258>)
 800843c:	a904      	add	r1, sp, #16
 800843e:	4630      	mov	r0, r6
 8008440:	f7fd fdd8 	bl	8005ff4 <_printf_float>
 8008444:	4607      	mov	r7, r0
 8008446:	1c78      	adds	r0, r7, #1
 8008448:	d1d6      	bne.n	80083f8 <_vfiprintf_r+0x1bc>
 800844a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800844c:	07d9      	lsls	r1, r3, #31
 800844e:	d405      	bmi.n	800845c <_vfiprintf_r+0x220>
 8008450:	89ab      	ldrh	r3, [r5, #12]
 8008452:	059a      	lsls	r2, r3, #22
 8008454:	d402      	bmi.n	800845c <_vfiprintf_r+0x220>
 8008456:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008458:	f000 faaf 	bl	80089ba <__retarget_lock_release_recursive>
 800845c:	89ab      	ldrh	r3, [r5, #12]
 800845e:	065b      	lsls	r3, r3, #25
 8008460:	f53f af12 	bmi.w	8008288 <_vfiprintf_r+0x4c>
 8008464:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008466:	e711      	b.n	800828c <_vfiprintf_r+0x50>
 8008468:	ab03      	add	r3, sp, #12
 800846a:	9300      	str	r3, [sp, #0]
 800846c:	462a      	mov	r2, r5
 800846e:	4b09      	ldr	r3, [pc, #36]	; (8008494 <_vfiprintf_r+0x258>)
 8008470:	a904      	add	r1, sp, #16
 8008472:	4630      	mov	r0, r6
 8008474:	f7fe f862 	bl	800653c <_printf_i>
 8008478:	e7e4      	b.n	8008444 <_vfiprintf_r+0x208>
 800847a:	bf00      	nop
 800847c:	0800ab14 	.word	0x0800ab14
 8008480:	0800ab34 	.word	0x0800ab34
 8008484:	0800aaf4 	.word	0x0800aaf4
 8008488:	0800a99c 	.word	0x0800a99c
 800848c:	0800a9a6 	.word	0x0800a9a6
 8008490:	08005ff5 	.word	0x08005ff5
 8008494:	08008219 	.word	0x08008219
 8008498:	0800a9a2 	.word	0x0800a9a2

0800849c <__swbuf_r>:
 800849c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800849e:	460e      	mov	r6, r1
 80084a0:	4614      	mov	r4, r2
 80084a2:	4605      	mov	r5, r0
 80084a4:	b118      	cbz	r0, 80084ae <__swbuf_r+0x12>
 80084a6:	6983      	ldr	r3, [r0, #24]
 80084a8:	b90b      	cbnz	r3, 80084ae <__swbuf_r+0x12>
 80084aa:	f000 f9e7 	bl	800887c <__sinit>
 80084ae:	4b21      	ldr	r3, [pc, #132]	; (8008534 <__swbuf_r+0x98>)
 80084b0:	429c      	cmp	r4, r3
 80084b2:	d12b      	bne.n	800850c <__swbuf_r+0x70>
 80084b4:	686c      	ldr	r4, [r5, #4]
 80084b6:	69a3      	ldr	r3, [r4, #24]
 80084b8:	60a3      	str	r3, [r4, #8]
 80084ba:	89a3      	ldrh	r3, [r4, #12]
 80084bc:	071a      	lsls	r2, r3, #28
 80084be:	d52f      	bpl.n	8008520 <__swbuf_r+0x84>
 80084c0:	6923      	ldr	r3, [r4, #16]
 80084c2:	b36b      	cbz	r3, 8008520 <__swbuf_r+0x84>
 80084c4:	6923      	ldr	r3, [r4, #16]
 80084c6:	6820      	ldr	r0, [r4, #0]
 80084c8:	1ac0      	subs	r0, r0, r3
 80084ca:	6963      	ldr	r3, [r4, #20]
 80084cc:	b2f6      	uxtb	r6, r6
 80084ce:	4283      	cmp	r3, r0
 80084d0:	4637      	mov	r7, r6
 80084d2:	dc04      	bgt.n	80084de <__swbuf_r+0x42>
 80084d4:	4621      	mov	r1, r4
 80084d6:	4628      	mov	r0, r5
 80084d8:	f000 f93c 	bl	8008754 <_fflush_r>
 80084dc:	bb30      	cbnz	r0, 800852c <__swbuf_r+0x90>
 80084de:	68a3      	ldr	r3, [r4, #8]
 80084e0:	3b01      	subs	r3, #1
 80084e2:	60a3      	str	r3, [r4, #8]
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	1c5a      	adds	r2, r3, #1
 80084e8:	6022      	str	r2, [r4, #0]
 80084ea:	701e      	strb	r6, [r3, #0]
 80084ec:	6963      	ldr	r3, [r4, #20]
 80084ee:	3001      	adds	r0, #1
 80084f0:	4283      	cmp	r3, r0
 80084f2:	d004      	beq.n	80084fe <__swbuf_r+0x62>
 80084f4:	89a3      	ldrh	r3, [r4, #12]
 80084f6:	07db      	lsls	r3, r3, #31
 80084f8:	d506      	bpl.n	8008508 <__swbuf_r+0x6c>
 80084fa:	2e0a      	cmp	r6, #10
 80084fc:	d104      	bne.n	8008508 <__swbuf_r+0x6c>
 80084fe:	4621      	mov	r1, r4
 8008500:	4628      	mov	r0, r5
 8008502:	f000 f927 	bl	8008754 <_fflush_r>
 8008506:	b988      	cbnz	r0, 800852c <__swbuf_r+0x90>
 8008508:	4638      	mov	r0, r7
 800850a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800850c:	4b0a      	ldr	r3, [pc, #40]	; (8008538 <__swbuf_r+0x9c>)
 800850e:	429c      	cmp	r4, r3
 8008510:	d101      	bne.n	8008516 <__swbuf_r+0x7a>
 8008512:	68ac      	ldr	r4, [r5, #8]
 8008514:	e7cf      	b.n	80084b6 <__swbuf_r+0x1a>
 8008516:	4b09      	ldr	r3, [pc, #36]	; (800853c <__swbuf_r+0xa0>)
 8008518:	429c      	cmp	r4, r3
 800851a:	bf08      	it	eq
 800851c:	68ec      	ldreq	r4, [r5, #12]
 800851e:	e7ca      	b.n	80084b6 <__swbuf_r+0x1a>
 8008520:	4621      	mov	r1, r4
 8008522:	4628      	mov	r0, r5
 8008524:	f000 f81a 	bl	800855c <__swsetup_r>
 8008528:	2800      	cmp	r0, #0
 800852a:	d0cb      	beq.n	80084c4 <__swbuf_r+0x28>
 800852c:	f04f 37ff 	mov.w	r7, #4294967295
 8008530:	e7ea      	b.n	8008508 <__swbuf_r+0x6c>
 8008532:	bf00      	nop
 8008534:	0800ab14 	.word	0x0800ab14
 8008538:	0800ab34 	.word	0x0800ab34
 800853c:	0800aaf4 	.word	0x0800aaf4

08008540 <__ascii_wctomb>:
 8008540:	b149      	cbz	r1, 8008556 <__ascii_wctomb+0x16>
 8008542:	2aff      	cmp	r2, #255	; 0xff
 8008544:	bf85      	ittet	hi
 8008546:	238a      	movhi	r3, #138	; 0x8a
 8008548:	6003      	strhi	r3, [r0, #0]
 800854a:	700a      	strbls	r2, [r1, #0]
 800854c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008550:	bf98      	it	ls
 8008552:	2001      	movls	r0, #1
 8008554:	4770      	bx	lr
 8008556:	4608      	mov	r0, r1
 8008558:	4770      	bx	lr
	...

0800855c <__swsetup_r>:
 800855c:	4b32      	ldr	r3, [pc, #200]	; (8008628 <__swsetup_r+0xcc>)
 800855e:	b570      	push	{r4, r5, r6, lr}
 8008560:	681d      	ldr	r5, [r3, #0]
 8008562:	4606      	mov	r6, r0
 8008564:	460c      	mov	r4, r1
 8008566:	b125      	cbz	r5, 8008572 <__swsetup_r+0x16>
 8008568:	69ab      	ldr	r3, [r5, #24]
 800856a:	b913      	cbnz	r3, 8008572 <__swsetup_r+0x16>
 800856c:	4628      	mov	r0, r5
 800856e:	f000 f985 	bl	800887c <__sinit>
 8008572:	4b2e      	ldr	r3, [pc, #184]	; (800862c <__swsetup_r+0xd0>)
 8008574:	429c      	cmp	r4, r3
 8008576:	d10f      	bne.n	8008598 <__swsetup_r+0x3c>
 8008578:	686c      	ldr	r4, [r5, #4]
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008580:	0719      	lsls	r1, r3, #28
 8008582:	d42c      	bmi.n	80085de <__swsetup_r+0x82>
 8008584:	06dd      	lsls	r5, r3, #27
 8008586:	d411      	bmi.n	80085ac <__swsetup_r+0x50>
 8008588:	2309      	movs	r3, #9
 800858a:	6033      	str	r3, [r6, #0]
 800858c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008590:	81a3      	strh	r3, [r4, #12]
 8008592:	f04f 30ff 	mov.w	r0, #4294967295
 8008596:	e03e      	b.n	8008616 <__swsetup_r+0xba>
 8008598:	4b25      	ldr	r3, [pc, #148]	; (8008630 <__swsetup_r+0xd4>)
 800859a:	429c      	cmp	r4, r3
 800859c:	d101      	bne.n	80085a2 <__swsetup_r+0x46>
 800859e:	68ac      	ldr	r4, [r5, #8]
 80085a0:	e7eb      	b.n	800857a <__swsetup_r+0x1e>
 80085a2:	4b24      	ldr	r3, [pc, #144]	; (8008634 <__swsetup_r+0xd8>)
 80085a4:	429c      	cmp	r4, r3
 80085a6:	bf08      	it	eq
 80085a8:	68ec      	ldreq	r4, [r5, #12]
 80085aa:	e7e6      	b.n	800857a <__swsetup_r+0x1e>
 80085ac:	0758      	lsls	r0, r3, #29
 80085ae:	d512      	bpl.n	80085d6 <__swsetup_r+0x7a>
 80085b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085b2:	b141      	cbz	r1, 80085c6 <__swsetup_r+0x6a>
 80085b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085b8:	4299      	cmp	r1, r3
 80085ba:	d002      	beq.n	80085c2 <__swsetup_r+0x66>
 80085bc:	4630      	mov	r0, r6
 80085be:	f7ff fb31 	bl	8007c24 <_free_r>
 80085c2:	2300      	movs	r3, #0
 80085c4:	6363      	str	r3, [r4, #52]	; 0x34
 80085c6:	89a3      	ldrh	r3, [r4, #12]
 80085c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80085cc:	81a3      	strh	r3, [r4, #12]
 80085ce:	2300      	movs	r3, #0
 80085d0:	6063      	str	r3, [r4, #4]
 80085d2:	6923      	ldr	r3, [r4, #16]
 80085d4:	6023      	str	r3, [r4, #0]
 80085d6:	89a3      	ldrh	r3, [r4, #12]
 80085d8:	f043 0308 	orr.w	r3, r3, #8
 80085dc:	81a3      	strh	r3, [r4, #12]
 80085de:	6923      	ldr	r3, [r4, #16]
 80085e0:	b94b      	cbnz	r3, 80085f6 <__swsetup_r+0x9a>
 80085e2:	89a3      	ldrh	r3, [r4, #12]
 80085e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80085e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085ec:	d003      	beq.n	80085f6 <__swsetup_r+0x9a>
 80085ee:	4621      	mov	r1, r4
 80085f0:	4630      	mov	r0, r6
 80085f2:	f000 fa09 	bl	8008a08 <__smakebuf_r>
 80085f6:	89a0      	ldrh	r0, [r4, #12]
 80085f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085fc:	f010 0301 	ands.w	r3, r0, #1
 8008600:	d00a      	beq.n	8008618 <__swsetup_r+0xbc>
 8008602:	2300      	movs	r3, #0
 8008604:	60a3      	str	r3, [r4, #8]
 8008606:	6963      	ldr	r3, [r4, #20]
 8008608:	425b      	negs	r3, r3
 800860a:	61a3      	str	r3, [r4, #24]
 800860c:	6923      	ldr	r3, [r4, #16]
 800860e:	b943      	cbnz	r3, 8008622 <__swsetup_r+0xc6>
 8008610:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008614:	d1ba      	bne.n	800858c <__swsetup_r+0x30>
 8008616:	bd70      	pop	{r4, r5, r6, pc}
 8008618:	0781      	lsls	r1, r0, #30
 800861a:	bf58      	it	pl
 800861c:	6963      	ldrpl	r3, [r4, #20]
 800861e:	60a3      	str	r3, [r4, #8]
 8008620:	e7f4      	b.n	800860c <__swsetup_r+0xb0>
 8008622:	2000      	movs	r0, #0
 8008624:	e7f7      	b.n	8008616 <__swsetup_r+0xba>
 8008626:	bf00      	nop
 8008628:	20000088 	.word	0x20000088
 800862c:	0800ab14 	.word	0x0800ab14
 8008630:	0800ab34 	.word	0x0800ab34
 8008634:	0800aaf4 	.word	0x0800aaf4

08008638 <abort>:
 8008638:	b508      	push	{r3, lr}
 800863a:	2006      	movs	r0, #6
 800863c:	f000 fa54 	bl	8008ae8 <raise>
 8008640:	2001      	movs	r0, #1
 8008642:	f7f8 fd9f 	bl	8001184 <_exit>
	...

08008648 <__sflush_r>:
 8008648:	898a      	ldrh	r2, [r1, #12]
 800864a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800864e:	4605      	mov	r5, r0
 8008650:	0710      	lsls	r0, r2, #28
 8008652:	460c      	mov	r4, r1
 8008654:	d458      	bmi.n	8008708 <__sflush_r+0xc0>
 8008656:	684b      	ldr	r3, [r1, #4]
 8008658:	2b00      	cmp	r3, #0
 800865a:	dc05      	bgt.n	8008668 <__sflush_r+0x20>
 800865c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800865e:	2b00      	cmp	r3, #0
 8008660:	dc02      	bgt.n	8008668 <__sflush_r+0x20>
 8008662:	2000      	movs	r0, #0
 8008664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008668:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800866a:	2e00      	cmp	r6, #0
 800866c:	d0f9      	beq.n	8008662 <__sflush_r+0x1a>
 800866e:	2300      	movs	r3, #0
 8008670:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008674:	682f      	ldr	r7, [r5, #0]
 8008676:	602b      	str	r3, [r5, #0]
 8008678:	d032      	beq.n	80086e0 <__sflush_r+0x98>
 800867a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800867c:	89a3      	ldrh	r3, [r4, #12]
 800867e:	075a      	lsls	r2, r3, #29
 8008680:	d505      	bpl.n	800868e <__sflush_r+0x46>
 8008682:	6863      	ldr	r3, [r4, #4]
 8008684:	1ac0      	subs	r0, r0, r3
 8008686:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008688:	b10b      	cbz	r3, 800868e <__sflush_r+0x46>
 800868a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800868c:	1ac0      	subs	r0, r0, r3
 800868e:	2300      	movs	r3, #0
 8008690:	4602      	mov	r2, r0
 8008692:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008694:	6a21      	ldr	r1, [r4, #32]
 8008696:	4628      	mov	r0, r5
 8008698:	47b0      	blx	r6
 800869a:	1c43      	adds	r3, r0, #1
 800869c:	89a3      	ldrh	r3, [r4, #12]
 800869e:	d106      	bne.n	80086ae <__sflush_r+0x66>
 80086a0:	6829      	ldr	r1, [r5, #0]
 80086a2:	291d      	cmp	r1, #29
 80086a4:	d82c      	bhi.n	8008700 <__sflush_r+0xb8>
 80086a6:	4a2a      	ldr	r2, [pc, #168]	; (8008750 <__sflush_r+0x108>)
 80086a8:	40ca      	lsrs	r2, r1
 80086aa:	07d6      	lsls	r6, r2, #31
 80086ac:	d528      	bpl.n	8008700 <__sflush_r+0xb8>
 80086ae:	2200      	movs	r2, #0
 80086b0:	6062      	str	r2, [r4, #4]
 80086b2:	04d9      	lsls	r1, r3, #19
 80086b4:	6922      	ldr	r2, [r4, #16]
 80086b6:	6022      	str	r2, [r4, #0]
 80086b8:	d504      	bpl.n	80086c4 <__sflush_r+0x7c>
 80086ba:	1c42      	adds	r2, r0, #1
 80086bc:	d101      	bne.n	80086c2 <__sflush_r+0x7a>
 80086be:	682b      	ldr	r3, [r5, #0]
 80086c0:	b903      	cbnz	r3, 80086c4 <__sflush_r+0x7c>
 80086c2:	6560      	str	r0, [r4, #84]	; 0x54
 80086c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086c6:	602f      	str	r7, [r5, #0]
 80086c8:	2900      	cmp	r1, #0
 80086ca:	d0ca      	beq.n	8008662 <__sflush_r+0x1a>
 80086cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086d0:	4299      	cmp	r1, r3
 80086d2:	d002      	beq.n	80086da <__sflush_r+0x92>
 80086d4:	4628      	mov	r0, r5
 80086d6:	f7ff faa5 	bl	8007c24 <_free_r>
 80086da:	2000      	movs	r0, #0
 80086dc:	6360      	str	r0, [r4, #52]	; 0x34
 80086de:	e7c1      	b.n	8008664 <__sflush_r+0x1c>
 80086e0:	6a21      	ldr	r1, [r4, #32]
 80086e2:	2301      	movs	r3, #1
 80086e4:	4628      	mov	r0, r5
 80086e6:	47b0      	blx	r6
 80086e8:	1c41      	adds	r1, r0, #1
 80086ea:	d1c7      	bne.n	800867c <__sflush_r+0x34>
 80086ec:	682b      	ldr	r3, [r5, #0]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d0c4      	beq.n	800867c <__sflush_r+0x34>
 80086f2:	2b1d      	cmp	r3, #29
 80086f4:	d001      	beq.n	80086fa <__sflush_r+0xb2>
 80086f6:	2b16      	cmp	r3, #22
 80086f8:	d101      	bne.n	80086fe <__sflush_r+0xb6>
 80086fa:	602f      	str	r7, [r5, #0]
 80086fc:	e7b1      	b.n	8008662 <__sflush_r+0x1a>
 80086fe:	89a3      	ldrh	r3, [r4, #12]
 8008700:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008704:	81a3      	strh	r3, [r4, #12]
 8008706:	e7ad      	b.n	8008664 <__sflush_r+0x1c>
 8008708:	690f      	ldr	r7, [r1, #16]
 800870a:	2f00      	cmp	r7, #0
 800870c:	d0a9      	beq.n	8008662 <__sflush_r+0x1a>
 800870e:	0793      	lsls	r3, r2, #30
 8008710:	680e      	ldr	r6, [r1, #0]
 8008712:	bf08      	it	eq
 8008714:	694b      	ldreq	r3, [r1, #20]
 8008716:	600f      	str	r7, [r1, #0]
 8008718:	bf18      	it	ne
 800871a:	2300      	movne	r3, #0
 800871c:	eba6 0807 	sub.w	r8, r6, r7
 8008720:	608b      	str	r3, [r1, #8]
 8008722:	f1b8 0f00 	cmp.w	r8, #0
 8008726:	dd9c      	ble.n	8008662 <__sflush_r+0x1a>
 8008728:	6a21      	ldr	r1, [r4, #32]
 800872a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800872c:	4643      	mov	r3, r8
 800872e:	463a      	mov	r2, r7
 8008730:	4628      	mov	r0, r5
 8008732:	47b0      	blx	r6
 8008734:	2800      	cmp	r0, #0
 8008736:	dc06      	bgt.n	8008746 <__sflush_r+0xfe>
 8008738:	89a3      	ldrh	r3, [r4, #12]
 800873a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800873e:	81a3      	strh	r3, [r4, #12]
 8008740:	f04f 30ff 	mov.w	r0, #4294967295
 8008744:	e78e      	b.n	8008664 <__sflush_r+0x1c>
 8008746:	4407      	add	r7, r0
 8008748:	eba8 0800 	sub.w	r8, r8, r0
 800874c:	e7e9      	b.n	8008722 <__sflush_r+0xda>
 800874e:	bf00      	nop
 8008750:	20400001 	.word	0x20400001

08008754 <_fflush_r>:
 8008754:	b538      	push	{r3, r4, r5, lr}
 8008756:	690b      	ldr	r3, [r1, #16]
 8008758:	4605      	mov	r5, r0
 800875a:	460c      	mov	r4, r1
 800875c:	b913      	cbnz	r3, 8008764 <_fflush_r+0x10>
 800875e:	2500      	movs	r5, #0
 8008760:	4628      	mov	r0, r5
 8008762:	bd38      	pop	{r3, r4, r5, pc}
 8008764:	b118      	cbz	r0, 800876e <_fflush_r+0x1a>
 8008766:	6983      	ldr	r3, [r0, #24]
 8008768:	b90b      	cbnz	r3, 800876e <_fflush_r+0x1a>
 800876a:	f000 f887 	bl	800887c <__sinit>
 800876e:	4b14      	ldr	r3, [pc, #80]	; (80087c0 <_fflush_r+0x6c>)
 8008770:	429c      	cmp	r4, r3
 8008772:	d11b      	bne.n	80087ac <_fflush_r+0x58>
 8008774:	686c      	ldr	r4, [r5, #4]
 8008776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0ef      	beq.n	800875e <_fflush_r+0xa>
 800877e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008780:	07d0      	lsls	r0, r2, #31
 8008782:	d404      	bmi.n	800878e <_fflush_r+0x3a>
 8008784:	0599      	lsls	r1, r3, #22
 8008786:	d402      	bmi.n	800878e <_fflush_r+0x3a>
 8008788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800878a:	f000 f915 	bl	80089b8 <__retarget_lock_acquire_recursive>
 800878e:	4628      	mov	r0, r5
 8008790:	4621      	mov	r1, r4
 8008792:	f7ff ff59 	bl	8008648 <__sflush_r>
 8008796:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008798:	07da      	lsls	r2, r3, #31
 800879a:	4605      	mov	r5, r0
 800879c:	d4e0      	bmi.n	8008760 <_fflush_r+0xc>
 800879e:	89a3      	ldrh	r3, [r4, #12]
 80087a0:	059b      	lsls	r3, r3, #22
 80087a2:	d4dd      	bmi.n	8008760 <_fflush_r+0xc>
 80087a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087a6:	f000 f908 	bl	80089ba <__retarget_lock_release_recursive>
 80087aa:	e7d9      	b.n	8008760 <_fflush_r+0xc>
 80087ac:	4b05      	ldr	r3, [pc, #20]	; (80087c4 <_fflush_r+0x70>)
 80087ae:	429c      	cmp	r4, r3
 80087b0:	d101      	bne.n	80087b6 <_fflush_r+0x62>
 80087b2:	68ac      	ldr	r4, [r5, #8]
 80087b4:	e7df      	b.n	8008776 <_fflush_r+0x22>
 80087b6:	4b04      	ldr	r3, [pc, #16]	; (80087c8 <_fflush_r+0x74>)
 80087b8:	429c      	cmp	r4, r3
 80087ba:	bf08      	it	eq
 80087bc:	68ec      	ldreq	r4, [r5, #12]
 80087be:	e7da      	b.n	8008776 <_fflush_r+0x22>
 80087c0:	0800ab14 	.word	0x0800ab14
 80087c4:	0800ab34 	.word	0x0800ab34
 80087c8:	0800aaf4 	.word	0x0800aaf4

080087cc <std>:
 80087cc:	2300      	movs	r3, #0
 80087ce:	b510      	push	{r4, lr}
 80087d0:	4604      	mov	r4, r0
 80087d2:	e9c0 3300 	strd	r3, r3, [r0]
 80087d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087da:	6083      	str	r3, [r0, #8]
 80087dc:	8181      	strh	r1, [r0, #12]
 80087de:	6643      	str	r3, [r0, #100]	; 0x64
 80087e0:	81c2      	strh	r2, [r0, #14]
 80087e2:	6183      	str	r3, [r0, #24]
 80087e4:	4619      	mov	r1, r3
 80087e6:	2208      	movs	r2, #8
 80087e8:	305c      	adds	r0, #92	; 0x5c
 80087ea:	f7fd fb5b 	bl	8005ea4 <memset>
 80087ee:	4b05      	ldr	r3, [pc, #20]	; (8008804 <std+0x38>)
 80087f0:	6263      	str	r3, [r4, #36]	; 0x24
 80087f2:	4b05      	ldr	r3, [pc, #20]	; (8008808 <std+0x3c>)
 80087f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80087f6:	4b05      	ldr	r3, [pc, #20]	; (800880c <std+0x40>)
 80087f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087fa:	4b05      	ldr	r3, [pc, #20]	; (8008810 <std+0x44>)
 80087fc:	6224      	str	r4, [r4, #32]
 80087fe:	6323      	str	r3, [r4, #48]	; 0x30
 8008800:	bd10      	pop	{r4, pc}
 8008802:	bf00      	nop
 8008804:	08008b21 	.word	0x08008b21
 8008808:	08008b43 	.word	0x08008b43
 800880c:	08008b7b 	.word	0x08008b7b
 8008810:	08008b9f 	.word	0x08008b9f

08008814 <_cleanup_r>:
 8008814:	4901      	ldr	r1, [pc, #4]	; (800881c <_cleanup_r+0x8>)
 8008816:	f000 b8af 	b.w	8008978 <_fwalk_reent>
 800881a:	bf00      	nop
 800881c:	08008755 	.word	0x08008755

08008820 <__sfmoreglue>:
 8008820:	b570      	push	{r4, r5, r6, lr}
 8008822:	2268      	movs	r2, #104	; 0x68
 8008824:	1e4d      	subs	r5, r1, #1
 8008826:	4355      	muls	r5, r2
 8008828:	460e      	mov	r6, r1
 800882a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800882e:	f7ff fa65 	bl	8007cfc <_malloc_r>
 8008832:	4604      	mov	r4, r0
 8008834:	b140      	cbz	r0, 8008848 <__sfmoreglue+0x28>
 8008836:	2100      	movs	r1, #0
 8008838:	e9c0 1600 	strd	r1, r6, [r0]
 800883c:	300c      	adds	r0, #12
 800883e:	60a0      	str	r0, [r4, #8]
 8008840:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008844:	f7fd fb2e 	bl	8005ea4 <memset>
 8008848:	4620      	mov	r0, r4
 800884a:	bd70      	pop	{r4, r5, r6, pc}

0800884c <__sfp_lock_acquire>:
 800884c:	4801      	ldr	r0, [pc, #4]	; (8008854 <__sfp_lock_acquire+0x8>)
 800884e:	f000 b8b3 	b.w	80089b8 <__retarget_lock_acquire_recursive>
 8008852:	bf00      	nop
 8008854:	200005b5 	.word	0x200005b5

08008858 <__sfp_lock_release>:
 8008858:	4801      	ldr	r0, [pc, #4]	; (8008860 <__sfp_lock_release+0x8>)
 800885a:	f000 b8ae 	b.w	80089ba <__retarget_lock_release_recursive>
 800885e:	bf00      	nop
 8008860:	200005b5 	.word	0x200005b5

08008864 <__sinit_lock_acquire>:
 8008864:	4801      	ldr	r0, [pc, #4]	; (800886c <__sinit_lock_acquire+0x8>)
 8008866:	f000 b8a7 	b.w	80089b8 <__retarget_lock_acquire_recursive>
 800886a:	bf00      	nop
 800886c:	200005b6 	.word	0x200005b6

08008870 <__sinit_lock_release>:
 8008870:	4801      	ldr	r0, [pc, #4]	; (8008878 <__sinit_lock_release+0x8>)
 8008872:	f000 b8a2 	b.w	80089ba <__retarget_lock_release_recursive>
 8008876:	bf00      	nop
 8008878:	200005b6 	.word	0x200005b6

0800887c <__sinit>:
 800887c:	b510      	push	{r4, lr}
 800887e:	4604      	mov	r4, r0
 8008880:	f7ff fff0 	bl	8008864 <__sinit_lock_acquire>
 8008884:	69a3      	ldr	r3, [r4, #24]
 8008886:	b11b      	cbz	r3, 8008890 <__sinit+0x14>
 8008888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800888c:	f7ff bff0 	b.w	8008870 <__sinit_lock_release>
 8008890:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008894:	6523      	str	r3, [r4, #80]	; 0x50
 8008896:	4b13      	ldr	r3, [pc, #76]	; (80088e4 <__sinit+0x68>)
 8008898:	4a13      	ldr	r2, [pc, #76]	; (80088e8 <__sinit+0x6c>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	62a2      	str	r2, [r4, #40]	; 0x28
 800889e:	42a3      	cmp	r3, r4
 80088a0:	bf04      	itt	eq
 80088a2:	2301      	moveq	r3, #1
 80088a4:	61a3      	streq	r3, [r4, #24]
 80088a6:	4620      	mov	r0, r4
 80088a8:	f000 f820 	bl	80088ec <__sfp>
 80088ac:	6060      	str	r0, [r4, #4]
 80088ae:	4620      	mov	r0, r4
 80088b0:	f000 f81c 	bl	80088ec <__sfp>
 80088b4:	60a0      	str	r0, [r4, #8]
 80088b6:	4620      	mov	r0, r4
 80088b8:	f000 f818 	bl	80088ec <__sfp>
 80088bc:	2200      	movs	r2, #0
 80088be:	60e0      	str	r0, [r4, #12]
 80088c0:	2104      	movs	r1, #4
 80088c2:	6860      	ldr	r0, [r4, #4]
 80088c4:	f7ff ff82 	bl	80087cc <std>
 80088c8:	68a0      	ldr	r0, [r4, #8]
 80088ca:	2201      	movs	r2, #1
 80088cc:	2109      	movs	r1, #9
 80088ce:	f7ff ff7d 	bl	80087cc <std>
 80088d2:	68e0      	ldr	r0, [r4, #12]
 80088d4:	2202      	movs	r2, #2
 80088d6:	2112      	movs	r1, #18
 80088d8:	f7ff ff78 	bl	80087cc <std>
 80088dc:	2301      	movs	r3, #1
 80088de:	61a3      	str	r3, [r4, #24]
 80088e0:	e7d2      	b.n	8008888 <__sinit+0xc>
 80088e2:	bf00      	nop
 80088e4:	0800a778 	.word	0x0800a778
 80088e8:	08008815 	.word	0x08008815

080088ec <__sfp>:
 80088ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ee:	4607      	mov	r7, r0
 80088f0:	f7ff ffac 	bl	800884c <__sfp_lock_acquire>
 80088f4:	4b1e      	ldr	r3, [pc, #120]	; (8008970 <__sfp+0x84>)
 80088f6:	681e      	ldr	r6, [r3, #0]
 80088f8:	69b3      	ldr	r3, [r6, #24]
 80088fa:	b913      	cbnz	r3, 8008902 <__sfp+0x16>
 80088fc:	4630      	mov	r0, r6
 80088fe:	f7ff ffbd 	bl	800887c <__sinit>
 8008902:	3648      	adds	r6, #72	; 0x48
 8008904:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008908:	3b01      	subs	r3, #1
 800890a:	d503      	bpl.n	8008914 <__sfp+0x28>
 800890c:	6833      	ldr	r3, [r6, #0]
 800890e:	b30b      	cbz	r3, 8008954 <__sfp+0x68>
 8008910:	6836      	ldr	r6, [r6, #0]
 8008912:	e7f7      	b.n	8008904 <__sfp+0x18>
 8008914:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008918:	b9d5      	cbnz	r5, 8008950 <__sfp+0x64>
 800891a:	4b16      	ldr	r3, [pc, #88]	; (8008974 <__sfp+0x88>)
 800891c:	60e3      	str	r3, [r4, #12]
 800891e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008922:	6665      	str	r5, [r4, #100]	; 0x64
 8008924:	f000 f847 	bl	80089b6 <__retarget_lock_init_recursive>
 8008928:	f7ff ff96 	bl	8008858 <__sfp_lock_release>
 800892c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008930:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008934:	6025      	str	r5, [r4, #0]
 8008936:	61a5      	str	r5, [r4, #24]
 8008938:	2208      	movs	r2, #8
 800893a:	4629      	mov	r1, r5
 800893c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008940:	f7fd fab0 	bl	8005ea4 <memset>
 8008944:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008948:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800894c:	4620      	mov	r0, r4
 800894e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008950:	3468      	adds	r4, #104	; 0x68
 8008952:	e7d9      	b.n	8008908 <__sfp+0x1c>
 8008954:	2104      	movs	r1, #4
 8008956:	4638      	mov	r0, r7
 8008958:	f7ff ff62 	bl	8008820 <__sfmoreglue>
 800895c:	4604      	mov	r4, r0
 800895e:	6030      	str	r0, [r6, #0]
 8008960:	2800      	cmp	r0, #0
 8008962:	d1d5      	bne.n	8008910 <__sfp+0x24>
 8008964:	f7ff ff78 	bl	8008858 <__sfp_lock_release>
 8008968:	230c      	movs	r3, #12
 800896a:	603b      	str	r3, [r7, #0]
 800896c:	e7ee      	b.n	800894c <__sfp+0x60>
 800896e:	bf00      	nop
 8008970:	0800a778 	.word	0x0800a778
 8008974:	ffff0001 	.word	0xffff0001

08008978 <_fwalk_reent>:
 8008978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800897c:	4606      	mov	r6, r0
 800897e:	4688      	mov	r8, r1
 8008980:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008984:	2700      	movs	r7, #0
 8008986:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800898a:	f1b9 0901 	subs.w	r9, r9, #1
 800898e:	d505      	bpl.n	800899c <_fwalk_reent+0x24>
 8008990:	6824      	ldr	r4, [r4, #0]
 8008992:	2c00      	cmp	r4, #0
 8008994:	d1f7      	bne.n	8008986 <_fwalk_reent+0xe>
 8008996:	4638      	mov	r0, r7
 8008998:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800899c:	89ab      	ldrh	r3, [r5, #12]
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d907      	bls.n	80089b2 <_fwalk_reent+0x3a>
 80089a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089a6:	3301      	adds	r3, #1
 80089a8:	d003      	beq.n	80089b2 <_fwalk_reent+0x3a>
 80089aa:	4629      	mov	r1, r5
 80089ac:	4630      	mov	r0, r6
 80089ae:	47c0      	blx	r8
 80089b0:	4307      	orrs	r7, r0
 80089b2:	3568      	adds	r5, #104	; 0x68
 80089b4:	e7e9      	b.n	800898a <_fwalk_reent+0x12>

080089b6 <__retarget_lock_init_recursive>:
 80089b6:	4770      	bx	lr

080089b8 <__retarget_lock_acquire_recursive>:
 80089b8:	4770      	bx	lr

080089ba <__retarget_lock_release_recursive>:
 80089ba:	4770      	bx	lr

080089bc <__swhatbuf_r>:
 80089bc:	b570      	push	{r4, r5, r6, lr}
 80089be:	460e      	mov	r6, r1
 80089c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c4:	2900      	cmp	r1, #0
 80089c6:	b096      	sub	sp, #88	; 0x58
 80089c8:	4614      	mov	r4, r2
 80089ca:	461d      	mov	r5, r3
 80089cc:	da08      	bge.n	80089e0 <__swhatbuf_r+0x24>
 80089ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	602a      	str	r2, [r5, #0]
 80089d6:	061a      	lsls	r2, r3, #24
 80089d8:	d410      	bmi.n	80089fc <__swhatbuf_r+0x40>
 80089da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089de:	e00e      	b.n	80089fe <__swhatbuf_r+0x42>
 80089e0:	466a      	mov	r2, sp
 80089e2:	f000 f903 	bl	8008bec <_fstat_r>
 80089e6:	2800      	cmp	r0, #0
 80089e8:	dbf1      	blt.n	80089ce <__swhatbuf_r+0x12>
 80089ea:	9a01      	ldr	r2, [sp, #4]
 80089ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80089f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80089f4:	425a      	negs	r2, r3
 80089f6:	415a      	adcs	r2, r3
 80089f8:	602a      	str	r2, [r5, #0]
 80089fa:	e7ee      	b.n	80089da <__swhatbuf_r+0x1e>
 80089fc:	2340      	movs	r3, #64	; 0x40
 80089fe:	2000      	movs	r0, #0
 8008a00:	6023      	str	r3, [r4, #0]
 8008a02:	b016      	add	sp, #88	; 0x58
 8008a04:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a08 <__smakebuf_r>:
 8008a08:	898b      	ldrh	r3, [r1, #12]
 8008a0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a0c:	079d      	lsls	r5, r3, #30
 8008a0e:	4606      	mov	r6, r0
 8008a10:	460c      	mov	r4, r1
 8008a12:	d507      	bpl.n	8008a24 <__smakebuf_r+0x1c>
 8008a14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a18:	6023      	str	r3, [r4, #0]
 8008a1a:	6123      	str	r3, [r4, #16]
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	6163      	str	r3, [r4, #20]
 8008a20:	b002      	add	sp, #8
 8008a22:	bd70      	pop	{r4, r5, r6, pc}
 8008a24:	ab01      	add	r3, sp, #4
 8008a26:	466a      	mov	r2, sp
 8008a28:	f7ff ffc8 	bl	80089bc <__swhatbuf_r>
 8008a2c:	9900      	ldr	r1, [sp, #0]
 8008a2e:	4605      	mov	r5, r0
 8008a30:	4630      	mov	r0, r6
 8008a32:	f7ff f963 	bl	8007cfc <_malloc_r>
 8008a36:	b948      	cbnz	r0, 8008a4c <__smakebuf_r+0x44>
 8008a38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a3c:	059a      	lsls	r2, r3, #22
 8008a3e:	d4ef      	bmi.n	8008a20 <__smakebuf_r+0x18>
 8008a40:	f023 0303 	bic.w	r3, r3, #3
 8008a44:	f043 0302 	orr.w	r3, r3, #2
 8008a48:	81a3      	strh	r3, [r4, #12]
 8008a4a:	e7e3      	b.n	8008a14 <__smakebuf_r+0xc>
 8008a4c:	4b0d      	ldr	r3, [pc, #52]	; (8008a84 <__smakebuf_r+0x7c>)
 8008a4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a50:	89a3      	ldrh	r3, [r4, #12]
 8008a52:	6020      	str	r0, [r4, #0]
 8008a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a58:	81a3      	strh	r3, [r4, #12]
 8008a5a:	9b00      	ldr	r3, [sp, #0]
 8008a5c:	6163      	str	r3, [r4, #20]
 8008a5e:	9b01      	ldr	r3, [sp, #4]
 8008a60:	6120      	str	r0, [r4, #16]
 8008a62:	b15b      	cbz	r3, 8008a7c <__smakebuf_r+0x74>
 8008a64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a68:	4630      	mov	r0, r6
 8008a6a:	f000 f8d1 	bl	8008c10 <_isatty_r>
 8008a6e:	b128      	cbz	r0, 8008a7c <__smakebuf_r+0x74>
 8008a70:	89a3      	ldrh	r3, [r4, #12]
 8008a72:	f023 0303 	bic.w	r3, r3, #3
 8008a76:	f043 0301 	orr.w	r3, r3, #1
 8008a7a:	81a3      	strh	r3, [r4, #12]
 8008a7c:	89a0      	ldrh	r0, [r4, #12]
 8008a7e:	4305      	orrs	r5, r0
 8008a80:	81a5      	strh	r5, [r4, #12]
 8008a82:	e7cd      	b.n	8008a20 <__smakebuf_r+0x18>
 8008a84:	08008815 	.word	0x08008815

08008a88 <_malloc_usable_size_r>:
 8008a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a8c:	1f18      	subs	r0, r3, #4
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	bfbc      	itt	lt
 8008a92:	580b      	ldrlt	r3, [r1, r0]
 8008a94:	18c0      	addlt	r0, r0, r3
 8008a96:	4770      	bx	lr

08008a98 <_raise_r>:
 8008a98:	291f      	cmp	r1, #31
 8008a9a:	b538      	push	{r3, r4, r5, lr}
 8008a9c:	4604      	mov	r4, r0
 8008a9e:	460d      	mov	r5, r1
 8008aa0:	d904      	bls.n	8008aac <_raise_r+0x14>
 8008aa2:	2316      	movs	r3, #22
 8008aa4:	6003      	str	r3, [r0, #0]
 8008aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aaa:	bd38      	pop	{r3, r4, r5, pc}
 8008aac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008aae:	b112      	cbz	r2, 8008ab6 <_raise_r+0x1e>
 8008ab0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ab4:	b94b      	cbnz	r3, 8008aca <_raise_r+0x32>
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	f000 f830 	bl	8008b1c <_getpid_r>
 8008abc:	462a      	mov	r2, r5
 8008abe:	4601      	mov	r1, r0
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ac6:	f000 b817 	b.w	8008af8 <_kill_r>
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d00a      	beq.n	8008ae4 <_raise_r+0x4c>
 8008ace:	1c59      	adds	r1, r3, #1
 8008ad0:	d103      	bne.n	8008ada <_raise_r+0x42>
 8008ad2:	2316      	movs	r3, #22
 8008ad4:	6003      	str	r3, [r0, #0]
 8008ad6:	2001      	movs	r0, #1
 8008ad8:	e7e7      	b.n	8008aaa <_raise_r+0x12>
 8008ada:	2400      	movs	r4, #0
 8008adc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	4798      	blx	r3
 8008ae4:	2000      	movs	r0, #0
 8008ae6:	e7e0      	b.n	8008aaa <_raise_r+0x12>

08008ae8 <raise>:
 8008ae8:	4b02      	ldr	r3, [pc, #8]	; (8008af4 <raise+0xc>)
 8008aea:	4601      	mov	r1, r0
 8008aec:	6818      	ldr	r0, [r3, #0]
 8008aee:	f7ff bfd3 	b.w	8008a98 <_raise_r>
 8008af2:	bf00      	nop
 8008af4:	20000088 	.word	0x20000088

08008af8 <_kill_r>:
 8008af8:	b538      	push	{r3, r4, r5, lr}
 8008afa:	4d07      	ldr	r5, [pc, #28]	; (8008b18 <_kill_r+0x20>)
 8008afc:	2300      	movs	r3, #0
 8008afe:	4604      	mov	r4, r0
 8008b00:	4608      	mov	r0, r1
 8008b02:	4611      	mov	r1, r2
 8008b04:	602b      	str	r3, [r5, #0]
 8008b06:	f7f8 fb2d 	bl	8001164 <_kill>
 8008b0a:	1c43      	adds	r3, r0, #1
 8008b0c:	d102      	bne.n	8008b14 <_kill_r+0x1c>
 8008b0e:	682b      	ldr	r3, [r5, #0]
 8008b10:	b103      	cbz	r3, 8008b14 <_kill_r+0x1c>
 8008b12:	6023      	str	r3, [r4, #0]
 8008b14:	bd38      	pop	{r3, r4, r5, pc}
 8008b16:	bf00      	nop
 8008b18:	200005b0 	.word	0x200005b0

08008b1c <_getpid_r>:
 8008b1c:	f7f8 bb1a 	b.w	8001154 <_getpid>

08008b20 <__sread>:
 8008b20:	b510      	push	{r4, lr}
 8008b22:	460c      	mov	r4, r1
 8008b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b28:	f000 f894 	bl	8008c54 <_read_r>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	bfab      	itete	ge
 8008b30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008b32:	89a3      	ldrhlt	r3, [r4, #12]
 8008b34:	181b      	addge	r3, r3, r0
 8008b36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008b3a:	bfac      	ite	ge
 8008b3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008b3e:	81a3      	strhlt	r3, [r4, #12]
 8008b40:	bd10      	pop	{r4, pc}

08008b42 <__swrite>:
 8008b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b46:	461f      	mov	r7, r3
 8008b48:	898b      	ldrh	r3, [r1, #12]
 8008b4a:	05db      	lsls	r3, r3, #23
 8008b4c:	4605      	mov	r5, r0
 8008b4e:	460c      	mov	r4, r1
 8008b50:	4616      	mov	r6, r2
 8008b52:	d505      	bpl.n	8008b60 <__swrite+0x1e>
 8008b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b58:	2302      	movs	r3, #2
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f000 f868 	bl	8008c30 <_lseek_r>
 8008b60:	89a3      	ldrh	r3, [r4, #12]
 8008b62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b6a:	81a3      	strh	r3, [r4, #12]
 8008b6c:	4632      	mov	r2, r6
 8008b6e:	463b      	mov	r3, r7
 8008b70:	4628      	mov	r0, r5
 8008b72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b76:	f000 b817 	b.w	8008ba8 <_write_r>

08008b7a <__sseek>:
 8008b7a:	b510      	push	{r4, lr}
 8008b7c:	460c      	mov	r4, r1
 8008b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b82:	f000 f855 	bl	8008c30 <_lseek_r>
 8008b86:	1c43      	adds	r3, r0, #1
 8008b88:	89a3      	ldrh	r3, [r4, #12]
 8008b8a:	bf15      	itete	ne
 8008b8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008b8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008b92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008b96:	81a3      	strheq	r3, [r4, #12]
 8008b98:	bf18      	it	ne
 8008b9a:	81a3      	strhne	r3, [r4, #12]
 8008b9c:	bd10      	pop	{r4, pc}

08008b9e <__sclose>:
 8008b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ba2:	f000 b813 	b.w	8008bcc <_close_r>
	...

08008ba8 <_write_r>:
 8008ba8:	b538      	push	{r3, r4, r5, lr}
 8008baa:	4d07      	ldr	r5, [pc, #28]	; (8008bc8 <_write_r+0x20>)
 8008bac:	4604      	mov	r4, r0
 8008bae:	4608      	mov	r0, r1
 8008bb0:	4611      	mov	r1, r2
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	602a      	str	r2, [r5, #0]
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	f7f8 fb0b 	bl	80011d2 <_write>
 8008bbc:	1c43      	adds	r3, r0, #1
 8008bbe:	d102      	bne.n	8008bc6 <_write_r+0x1e>
 8008bc0:	682b      	ldr	r3, [r5, #0]
 8008bc2:	b103      	cbz	r3, 8008bc6 <_write_r+0x1e>
 8008bc4:	6023      	str	r3, [r4, #0]
 8008bc6:	bd38      	pop	{r3, r4, r5, pc}
 8008bc8:	200005b0 	.word	0x200005b0

08008bcc <_close_r>:
 8008bcc:	b538      	push	{r3, r4, r5, lr}
 8008bce:	4d06      	ldr	r5, [pc, #24]	; (8008be8 <_close_r+0x1c>)
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	4604      	mov	r4, r0
 8008bd4:	4608      	mov	r0, r1
 8008bd6:	602b      	str	r3, [r5, #0]
 8008bd8:	f7f8 fb17 	bl	800120a <_close>
 8008bdc:	1c43      	adds	r3, r0, #1
 8008bde:	d102      	bne.n	8008be6 <_close_r+0x1a>
 8008be0:	682b      	ldr	r3, [r5, #0]
 8008be2:	b103      	cbz	r3, 8008be6 <_close_r+0x1a>
 8008be4:	6023      	str	r3, [r4, #0]
 8008be6:	bd38      	pop	{r3, r4, r5, pc}
 8008be8:	200005b0 	.word	0x200005b0

08008bec <_fstat_r>:
 8008bec:	b538      	push	{r3, r4, r5, lr}
 8008bee:	4d07      	ldr	r5, [pc, #28]	; (8008c0c <_fstat_r+0x20>)
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	4604      	mov	r4, r0
 8008bf4:	4608      	mov	r0, r1
 8008bf6:	4611      	mov	r1, r2
 8008bf8:	602b      	str	r3, [r5, #0]
 8008bfa:	f7f8 fb12 	bl	8001222 <_fstat>
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	d102      	bne.n	8008c08 <_fstat_r+0x1c>
 8008c02:	682b      	ldr	r3, [r5, #0]
 8008c04:	b103      	cbz	r3, 8008c08 <_fstat_r+0x1c>
 8008c06:	6023      	str	r3, [r4, #0]
 8008c08:	bd38      	pop	{r3, r4, r5, pc}
 8008c0a:	bf00      	nop
 8008c0c:	200005b0 	.word	0x200005b0

08008c10 <_isatty_r>:
 8008c10:	b538      	push	{r3, r4, r5, lr}
 8008c12:	4d06      	ldr	r5, [pc, #24]	; (8008c2c <_isatty_r+0x1c>)
 8008c14:	2300      	movs	r3, #0
 8008c16:	4604      	mov	r4, r0
 8008c18:	4608      	mov	r0, r1
 8008c1a:	602b      	str	r3, [r5, #0]
 8008c1c:	f7f8 fb11 	bl	8001242 <_isatty>
 8008c20:	1c43      	adds	r3, r0, #1
 8008c22:	d102      	bne.n	8008c2a <_isatty_r+0x1a>
 8008c24:	682b      	ldr	r3, [r5, #0]
 8008c26:	b103      	cbz	r3, 8008c2a <_isatty_r+0x1a>
 8008c28:	6023      	str	r3, [r4, #0]
 8008c2a:	bd38      	pop	{r3, r4, r5, pc}
 8008c2c:	200005b0 	.word	0x200005b0

08008c30 <_lseek_r>:
 8008c30:	b538      	push	{r3, r4, r5, lr}
 8008c32:	4d07      	ldr	r5, [pc, #28]	; (8008c50 <_lseek_r+0x20>)
 8008c34:	4604      	mov	r4, r0
 8008c36:	4608      	mov	r0, r1
 8008c38:	4611      	mov	r1, r2
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	602a      	str	r2, [r5, #0]
 8008c3e:	461a      	mov	r2, r3
 8008c40:	f7f8 fb0a 	bl	8001258 <_lseek>
 8008c44:	1c43      	adds	r3, r0, #1
 8008c46:	d102      	bne.n	8008c4e <_lseek_r+0x1e>
 8008c48:	682b      	ldr	r3, [r5, #0]
 8008c4a:	b103      	cbz	r3, 8008c4e <_lseek_r+0x1e>
 8008c4c:	6023      	str	r3, [r4, #0]
 8008c4e:	bd38      	pop	{r3, r4, r5, pc}
 8008c50:	200005b0 	.word	0x200005b0

08008c54 <_read_r>:
 8008c54:	b538      	push	{r3, r4, r5, lr}
 8008c56:	4d07      	ldr	r5, [pc, #28]	; (8008c74 <_read_r+0x20>)
 8008c58:	4604      	mov	r4, r0
 8008c5a:	4608      	mov	r0, r1
 8008c5c:	4611      	mov	r1, r2
 8008c5e:	2200      	movs	r2, #0
 8008c60:	602a      	str	r2, [r5, #0]
 8008c62:	461a      	mov	r2, r3
 8008c64:	f7f8 fa98 	bl	8001198 <_read>
 8008c68:	1c43      	adds	r3, r0, #1
 8008c6a:	d102      	bne.n	8008c72 <_read_r+0x1e>
 8008c6c:	682b      	ldr	r3, [r5, #0]
 8008c6e:	b103      	cbz	r3, 8008c72 <_read_r+0x1e>
 8008c70:	6023      	str	r3, [r4, #0]
 8008c72:	bd38      	pop	{r3, r4, r5, pc}
 8008c74:	200005b0 	.word	0x200005b0

08008c78 <_init>:
 8008c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c7a:	bf00      	nop
 8008c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7e:	bc08      	pop	{r3}
 8008c80:	469e      	mov	lr, r3
 8008c82:	4770      	bx	lr

08008c84 <_fini>:
 8008c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c86:	bf00      	nop
 8008c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c8a:	bc08      	pop	{r3}
 8008c8c:	469e      	mov	lr, r3
 8008c8e:	4770      	bx	lr
