{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430500642856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430500642856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 13:17:22 2015 " "Processing started: Fri May 01 13:17:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430500642856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430500642856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430500642856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430500643372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-behavioral " "Found design unit 1: debounce-behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643950 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-Behavior " "Found design unit 1: hex_display-Behavior" {  } { { "hex_display.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/hex_display.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643950 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/hex_display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-rtl " "Found design unit 1: lcd_display-rtl" {  } { { "lcd_display/synthesis/lcd_display.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "lcd_display/synthesis/lcd_display.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_width_adapter-rtl " "Found design unit 1: lcd_display_width_adapter-rtl" {  } { { "lcd_display/synthesis/lcd_display_width_adapter.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_width_adapter " "Found entity 1: lcd_display_width_adapter" {  } { { "lcd_display/synthesis/lcd_display_width_adapter.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_width_adapter_001-rtl " "Found design unit 1: lcd_display_width_adapter_001-rtl" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_001.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_width_adapter_001 " "Found entity 1: lcd_display_width_adapter_001" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_001.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_width_adapter_002-rtl " "Found design unit 1: lcd_display_width_adapter_002-rtl" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_002.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_width_adapter_002 " "Found entity 1: lcd_display_width_adapter_002" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_002.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500643996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_width_adapter_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_width_adapter_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_width_adapter_003-rtl " "Found design unit 1: lcd_display_width_adapter_003-rtl" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_003.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_003.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_width_adapter_003 " "Found entity 1: lcd_display_width_adapter_003" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_003.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_cpu_instruction_master_translator-rtl " "Found design unit 1: lcd_display_cpu_instruction_master_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_cpu_instruction_master_translator " "Found entity 1: lcd_display_cpu_instruction_master_translator" {  } { { "lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_cpu_data_master_translator-rtl " "Found design unit 1: lcd_display_cpu_data_master_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_cpu_data_master_translator " "Found entity 1: lcd_display_cpu_data_master_translator" {  } { { "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_burst_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_burst_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_burst_adapter-rtl " "Found design unit 1: lcd_display_burst_adapter-rtl" {  } { { "lcd_display/synthesis/lcd_display_burst_adapter.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_burst_adapter.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_burst_adapter " "Found entity 1: lcd_display_burst_adapter" {  } { { "lcd_display/synthesis/lcd_display_burst_adapter.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_burst_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_burst_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_burst_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_burst_adapter_001-rtl " "Found design unit 1: lcd_display_burst_adapter_001-rtl" {  } { { "lcd_display/synthesis/lcd_display_burst_adapter_001.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_burst_adapter_001.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_burst_adapter_001 " "Found entity 1: lcd_display_burst_adapter_001" {  } { { "lcd_display/synthesis/lcd_display_burst_adapter_001.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_burst_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: lcd_display_cpu_jtag_debug_module_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_cpu_jtag_debug_module_translator " "Found entity 1: lcd_display_cpu_jtag_debug_module_translator" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_sdram_s1_translator-rtl " "Found design unit 1: lcd_display_sdram_s1_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_sdram_s1_translator " "Found entity 1: lcd_display_sdram_s1_translator" {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_bottom_row_s1_translator-rtl " "Found design unit 1: lcd_display_bottom_row_s1_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_bottom_row_s1_translator " "Found entity 1: lcd_display_bottom_row_s1_translator" {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: lcd_display_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: lcd_display_jtag_uart_avalon_jtag_slave_translator" {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_interval_timer_s1_translator-rtl " "Found design unit 1: lcd_display_interval_timer_s1_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_interval_timer_s1_translator " "Found entity 1: lcd_display_interval_timer_s1_translator" {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_sysid_control_slave_translator-rtl " "Found design unit 1: lcd_display_sysid_control_slave_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_sysid_control_slave_translator " "Found entity 1: lcd_display_sysid_control_slave_translator" {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_char_lcd_16x2_avalon_lcd_slave_translator-rtl " "Found design unit 1: lcd_display_char_lcd_16x2_avalon_lcd_slave_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_char_lcd_16x2_avalon_lcd_slave_translator " "Found entity 1: lcd_display_char_lcd_16x2_avalon_lcd_slave_translator" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_sram_avalon_sram_slave_translator-rtl " "Found design unit 1: lcd_display_sram_avalon_sram_slave_translator-rtl" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_sram_avalon_sram_slave_translator " "Found entity 1: lcd_display_sram_avalon_sram_slave_translator" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_rst_controller-rtl " "Found design unit 1: lcd_display_rst_controller-rtl" {  } { { "lcd_display/synthesis/lcd_display_rst_controller.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_rst_controller " "Found entity 1: lcd_display_rst_controller" {  } { { "lcd_display/synthesis/lcd_display_rst_controller.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_rst_controller_001-rtl " "Found design unit 1: lcd_display_rst_controller_001-rtl" {  } { { "lcd_display/synthesis/lcd_display_rst_controller_001.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_rst_controller_001 " "Found entity 1: lcd_display_rst_controller_001" {  } { { "lcd_display/synthesis/lcd_display_rst_controller_001.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/lcd_display_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/synthesis/lcd_display_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display_rst_controller_002-rtl " "Found design unit 1: lcd_display_rst_controller_002-rtl" {  } { { "lcd_display/synthesis/lcd_display_rst_controller_002.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller_002.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_rst_controller_002 " "Found entity 1: lcd_display_rst_controller_002" {  } { { "lcd_display/synthesis/lcd_display_rst_controller_002.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_irq_mapper " "Found entity 1: lcd_display_irq_mapper" {  } { { "lcd_display/synthesis/submodules/lcd_display_irq_mapper.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lcd_display/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_rsp_xbar_mux_001 " "Found entity 1: lcd_display_rsp_xbar_mux_001" {  } { { "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux_001.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_rsp_xbar_mux " "Found entity 1: lcd_display_rsp_xbar_mux" {  } { { "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_rsp_xbar_demux_005 " "Found entity 1: lcd_display_rsp_xbar_demux_005" {  } { { "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_demux_005.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_rsp_xbar_demux " "Found entity 1: lcd_display_rsp_xbar_demux" {  } { { "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_demux.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_cmd_xbar_mux " "Found entity 1: lcd_display_cmd_xbar_mux" {  } { { "lcd_display/synthesis/submodules/lcd_display_cmd_xbar_mux.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_cmd_xbar_demux_001 " "Found entity 1: lcd_display_cmd_xbar_demux_001" {  } { { "lcd_display/synthesis/submodules/lcd_display_cmd_xbar_demux_001.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_cmd_xbar_demux " "Found entity 1: lcd_display_cmd_xbar_demux" {  } { { "lcd_display/synthesis/submodules/lcd_display_cmd_xbar_demux.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lcd_display/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lcd_display/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "lcd_display/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lcd_display/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lcd_display_id_router_009.sv(48) " "Verilog HDL Declaration information at lcd_display_id_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lcd_display_id_router_009.sv(49) " "Verilog HDL Declaration information at lcd_display_id_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_id_router_009_default_decode " "Found entity 1: lcd_display_id_router_009_default_decode" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_id_router_009 " "Found entity 2: lcd_display_id_router_009" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lcd_display_id_router_008.sv(48) " "Verilog HDL Declaration information at lcd_display_id_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lcd_display_id_router_008.sv(49) " "Verilog HDL Declaration information at lcd_display_id_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_id_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_id_router_008_default_decode " "Found entity 1: lcd_display_id_router_008_default_decode" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_id_router_008 " "Found entity 2: lcd_display_id_router_008" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lcd_display_id_router_005.sv(48) " "Verilog HDL Declaration information at lcd_display_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lcd_display_id_router_005.sv(49) " "Verilog HDL Declaration information at lcd_display_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_id_router_005_default_decode " "Found entity 1: lcd_display_id_router_005_default_decode" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_id_router_005 " "Found entity 2: lcd_display_id_router_005" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lcd_display_id_router.sv(48) " "Verilog HDL Declaration information at lcd_display_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lcd_display_id_router.sv(49) " "Verilog HDL Declaration information at lcd_display_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display/synthesis/submodules/lcd_display_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_id_router_default_decode " "Found entity 1: lcd_display_id_router_default_decode" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_id_router " "Found entity 2: lcd_display_id_router" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lcd_display_addr_router_001.sv(48) " "Verilog HDL Declaration information at lcd_display_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lcd_display_addr_router_001.sv(49) " "Verilog HDL Declaration information at lcd_display_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_addr_router_001_default_decode " "Found entity 1: lcd_display_addr_router_001_default_decode" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_addr_router_001 " "Found entity 2: lcd_display_addr_router_001" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lcd_display_addr_router.sv(48) " "Verilog HDL Declaration information at lcd_display_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lcd_display_addr_router.sv(49) " "Verilog HDL Declaration information at lcd_display_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430500644137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display/synthesis/submodules/lcd_display_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_addr_router_default_decode " "Found entity 1: lcd_display_addr_router_default_decode" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_addr_router " "Found entity 2: lcd_display_addr_router" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lcd_display/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lcd_display/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lcd_display/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lcd_display/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_location.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_location " "Found entity 1: lcd_display_location" {  } { { "lcd_display/synthesis/submodules/lcd_display_location.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_location.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_top_row.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_top_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_top_row " "Found entity 1: lcd_display_top_row" {  } { { "lcd_display/synthesis/submodules/lcd_display_top_row.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_top_row.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_external_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_external_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_External_Clocks " "Found entity 1: lcd_display_External_Clocks" {  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_sysid " "Found entity 1: lcd_display_sysid" {  } { { "lcd_display/synthesis/submodules/lcd_display_sysid.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cpu.v 26 26 " "Found 26 design units, including 26 entities, in source file lcd_display/synthesis/submodules/lcd_display_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_CPU_ic_data_module " "Found entity 1: lcd_display_CPU_ic_data_module" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_CPU_ic_tag_module " "Found entity 2: lcd_display_CPU_ic_tag_module" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcd_display_CPU_register_bank_a_module " "Found entity 3: lcd_display_CPU_register_bank_a_module" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "4 lcd_display_CPU_register_bank_b_module " "Found entity 4: lcd_display_CPU_register_bank_b_module" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "5 lcd_display_CPU_nios2_oci_debug " "Found entity 5: lcd_display_CPU_nios2_oci_debug" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "6 lcd_display_CPU_ociram_sp_ram_module " "Found entity 6: lcd_display_CPU_ociram_sp_ram_module" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "7 lcd_display_CPU_nios2_ocimem " "Found entity 7: lcd_display_CPU_nios2_ocimem" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "8 lcd_display_CPU_nios2_avalon_reg " "Found entity 8: lcd_display_CPU_nios2_avalon_reg" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "9 lcd_display_CPU_nios2_oci_break " "Found entity 9: lcd_display_CPU_nios2_oci_break" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "10 lcd_display_CPU_nios2_oci_xbrk " "Found entity 10: lcd_display_CPU_nios2_oci_xbrk" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "11 lcd_display_CPU_nios2_oci_match_single " "Found entity 11: lcd_display_CPU_nios2_oci_match_single" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "12 lcd_display_CPU_nios2_oci_match_paired " "Found entity 12: lcd_display_CPU_nios2_oci_match_paired" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "13 lcd_display_CPU_nios2_oci_dbrk " "Found entity 13: lcd_display_CPU_nios2_oci_dbrk" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "14 lcd_display_CPU_nios2_oci_itrace " "Found entity 14: lcd_display_CPU_nios2_oci_itrace" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "15 lcd_display_CPU_nios2_oci_td_mode " "Found entity 15: lcd_display_CPU_nios2_oci_td_mode" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "16 lcd_display_CPU_nios2_oci_dtrace " "Found entity 16: lcd_display_CPU_nios2_oci_dtrace" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "17 lcd_display_CPU_nios2_oci_compute_tm_count " "Found entity 17: lcd_display_CPU_nios2_oci_compute_tm_count" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "18 lcd_display_CPU_nios2_oci_fifowp_inc " "Found entity 18: lcd_display_CPU_nios2_oci_fifowp_inc" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "19 lcd_display_CPU_nios2_oci_fifocount_inc " "Found entity 19: lcd_display_CPU_nios2_oci_fifocount_inc" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "20 lcd_display_CPU_nios2_oci_fifo " "Found entity 20: lcd_display_CPU_nios2_oci_fifo" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "21 lcd_display_CPU_nios2_oci_pib " "Found entity 21: lcd_display_CPU_nios2_oci_pib" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "22 lcd_display_CPU_traceram_lpm_dram_bdp_component_module " "Found entity 22: lcd_display_CPU_traceram_lpm_dram_bdp_component_module" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "23 lcd_display_CPU_nios2_oci_im " "Found entity 23: lcd_display_CPU_nios2_oci_im" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "24 lcd_display_CPU_nios2_performance_monitors " "Found entity 24: lcd_display_CPU_nios2_performance_monitors" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "25 lcd_display_CPU_nios2_oci " "Found entity 25: lcd_display_CPU_nios2_oci" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""} { "Info" "ISGN_ENTITY_NAME" "26 lcd_display_CPU " "Found entity 26: lcd_display_CPU" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_CPU_jtag_debug_module_sysclk " "Found entity 1: lcd_display_CPU_jtag_debug_module_sysclk" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_CPU_jtag_debug_module_tck " "Found entity 1: lcd_display_CPU_jtag_debug_module_tck" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_CPU_jtag_debug_module_wrapper " "Found entity 1: lcd_display_CPU_jtag_debug_module_wrapper" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_CPU_mult_cell " "Found entity 1: lcd_display_CPU_mult_cell" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_mult_cell.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_CPU_oci_test_bench " "Found entity 1: lcd_display_CPU_oci_test_bench" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_oci_test_bench.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_CPU_test_bench " "Found entity 1: lcd_display_CPU_test_bench" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_test_bench.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_SRAM " "Found entity 1: lcd_display_SRAM" {  } { { "lcd_display/synthesis/submodules/lcd_display_SRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SRAM.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "lcd_display/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_up_character_lcd_communication.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "lcd_display/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_up_character_lcd_initialization.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_char_lcd_16x2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_char_lcd_16x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_Char_LCD_16x2 " "Found entity 1: lcd_display_Char_LCD_16x2" {  } { { "lcd_display/synthesis/submodules/lcd_display_Char_LCD_16x2.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_Char_LCD_16x2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display/synthesis/submodules/lcd_display_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_SDRAM_input_efifo_module " "Found entity 1: lcd_display_SDRAM_input_efifo_module" {  } { { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_SDRAM " "Found entity 2: lcd_display_SDRAM" {  } { { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display/synthesis/submodules/lcd_display_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_Interval_Timer " "Found entity 1: lcd_display_Interval_Timer" {  } { { "lcd_display/synthesis/submodules/lcd_display_Interval_Timer.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/synthesis/submodules/lcd_display_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lcd_display/synthesis/submodules/lcd_display_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_JTAG_UART_sim_scfifo_w " "Found entity 1: lcd_display_JTAG_UART_sim_scfifo_w" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_display_JTAG_UART_scfifo_w " "Found entity 2: lcd_display_JTAG_UART_scfifo_w" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcd_display_JTAG_UART_sim_scfifo_r " "Found entity 3: lcd_display_JTAG_UART_sim_scfifo_r" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""} { "Info" "ISGN_ENTITY_NAME" "4 lcd_display_JTAG_UART_scfifo_r " "Found entity 4: lcd_display_JTAG_UART_scfifo_r" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""} { "Info" "ISGN_ENTITY_NAME" "5 lcd_display_JTAG_UART " "Found entity 5: lcd_display_JTAG_UART" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_project-DE2_115_Media_Computer_rtl " "Found design unit 1: final_project-DE2_115_Media_Computer_rtl" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/pll1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644964 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500644964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500644964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_CPU.v(957) " "Verilog HDL or VHDL warning at lcd_display_CPU.v(957): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 957 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645010 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_CPU.v(959) " "Verilog HDL or VHDL warning at lcd_display_CPU.v(959): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 959 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645010 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_CPU.v(1003) " "Verilog HDL or VHDL warning at lcd_display_CPU.v(1003): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1003 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645010 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_CPU.v(1005) " "Verilog HDL or VHDL warning at lcd_display_CPU.v(1005): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1005 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645010 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_CPU.v(2095) " "Verilog HDL or VHDL warning at lcd_display_CPU.v(2095): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2095 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645010 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_CPU.v(2097) " "Verilog HDL or VHDL warning at lcd_display_CPU.v(2097): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2097 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645010 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_CPU.v(2253) " "Verilog HDL or VHDL warning at lcd_display_CPU.v(2253): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2253 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645010 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_CPU.v(3170) " "Verilog HDL or VHDL warning at lcd_display_CPU.v(3170): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3170 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645010 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_SDRAM.v(316) " "Verilog HDL or VHDL warning at lcd_display_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645042 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_SDRAM.v(326) " "Verilog HDL or VHDL warning at lcd_display_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645042 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_SDRAM.v(336) " "Verilog HDL or VHDL warning at lcd_display_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645042 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_display_SDRAM.v(680) " "Verilog HDL or VHDL warning at lcd_display_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430500645042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430500645244 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N final_project.vhd(31) " "VHDL Signal Declaration warning at final_project.vhd(31): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_row final_project.vhd(225) " "VHDL Process Statement warning at final_project.vhd(225): signal \"top_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_row final_project.vhd(225) " "VHDL Process Statement warning at final_project.vhd(225): signal \"bottom_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW final_project.vhd(226) " "VHDL Process Statement warning at final_project.vhd(226): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW final_project.vhd(227) " "VHDL Process Statement warning at final_project.vhd(227): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_row final_project.vhd(227) " "VHDL Process Statement warning at final_project.vhd(227): signal \"top_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score final_project.vhd(228) " "VHDL Process Statement warning at final_project.vhd(228): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW final_project.vhd(235) " "VHDL Process Statement warning at final_project.vhd(235): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_row final_project.vhd(235) " "VHDL Process Statement warning at final_project.vhd(235): signal \"bottom_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score final_project.vhd(236) " "VHDL Process Statement warning at final_project.vhd(236): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW final_project.vhd(256) " "VHDL Process Statement warning at final_project.vhd(256): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430500645244 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:hex_0 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:hex_0\"" {  } { { "final_project.vhd" "hex_0" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:res " "Elaborating entity \"debounce\" for hierarchy \"debounce:res\"" {  } { { "final_project.vhd" "res" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll\"" {  } { { "final_project.vhd" "pll" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:pll\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "C:/Users/choltz/Desktop/Senor-Hop/pll1.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:pll\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/pll1.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll\|altpll:altpll_component " "Instantiated megafunction \"pll1:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 250 " "Parameter \"clk0_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645338 ""}  } { { "pll1.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/pll1.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430500645338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500645416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500645416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:NiosII " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:NiosII\"" {  } { { "final_project.vhd" "NiosII" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_JTAG_UART lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart " "Elaborating entity \"lcd_display_JTAG_UART\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "jtag_uart" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_JTAG_UART_scfifo_w lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w " "Elaborating entity \"lcd_display_JTAG_UART_scfifo_w\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "the_lcd_display_JTAG_UART_scfifo_w" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "wfifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645510 ""}  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430500645510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500645572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500645572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500645588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500645588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500645603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500645603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500645666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500645666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500645728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500645728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500645806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500645806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500645868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500645868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_w:the_lcd_display_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_JTAG_UART_scfifo_r lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_r:the_lcd_display_JTAG_UART_scfifo_r " "Elaborating entity \"lcd_display_JTAG_UART_scfifo_r\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|lcd_display_JTAG_UART_scfifo_r:the_lcd_display_JTAG_UART_scfifo_r\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "the_lcd_display_JTAG_UART_scfifo_r" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500645884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lcd_display_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lcd_display_JTAG_UART_alt_jtag_atlantic\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "lcd_display_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lcd_display_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lcd_display_JTAG_UART_alt_jtag_atlantic\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500646009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lcd_display_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"lcd_display:NiosII\|lcd_display_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lcd_display_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646009 ""}  } { { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430500646009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_Interval_Timer lcd_display:NiosII\|lcd_display_Interval_Timer:interval_timer " "Elaborating entity \"lcd_display_Interval_Timer\" for hierarchy \"lcd_display:NiosII\|lcd_display_Interval_Timer:interval_timer\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "interval_timer" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_SDRAM lcd_display:NiosII\|lcd_display_SDRAM:sdram " "Elaborating entity \"lcd_display_SDRAM\" for hierarchy \"lcd_display:NiosII\|lcd_display_SDRAM:sdram\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sdram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_SDRAM_input_efifo_module lcd_display:NiosII\|lcd_display_SDRAM:sdram\|lcd_display_SDRAM_input_efifo_module:the_lcd_display_SDRAM_input_efifo_module " "Elaborating entity \"lcd_display_SDRAM_input_efifo_module\" for hierarchy \"lcd_display:NiosII\|lcd_display_SDRAM:sdram\|lcd_display_SDRAM_input_efifo_module:the_lcd_display_SDRAM_input_efifo_module\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "the_lcd_display_SDRAM_input_efifo_module" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_Char_LCD_16x2 lcd_display:NiosII\|lcd_display_Char_LCD_16x2:char_lcd_16x2 " "Elaborating entity \"lcd_display_Char_LCD_16x2\" for hierarchy \"lcd_display:NiosII\|lcd_display_Char_LCD_16x2:char_lcd_16x2\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "char_lcd_16x2" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_communication lcd_display:NiosII\|lcd_display_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm " "Elaborating entity \"altera_up_character_lcd_communication\" for hierarchy \"lcd_display:NiosII\|lcd_display_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_Char_LCD_16x2.v" "Char_LCD_Comm" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_Char_LCD_16x2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_initialization lcd_display:NiosII\|lcd_display_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_initialization:Char_LCD_Init " "Elaborating entity \"altera_up_character_lcd_initialization\" for hierarchy \"lcd_display:NiosII\|lcd_display_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_initialization:Char_LCD_Init\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_Char_LCD_16x2.v" "Char_LCD_Init" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_Char_LCD_16x2.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_SRAM lcd_display:NiosII\|lcd_display_SRAM:sram " "Elaborating entity \"lcd_display_SRAM\" for hierarchy \"lcd_display:NiosII\|lcd_display_SRAM:sram\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU lcd_display:NiosII\|lcd_display_CPU:cpu " "Elaborating entity \"lcd_display_CPU\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cpu" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_test_bench lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_test_bench:the_lcd_display_CPU_test_bench " "Elaborating entity \"lcd_display_CPU_test_bench\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_test_bench:the_lcd_display_CPU_test_bench\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_test_bench" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 5918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_ic_data_module lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_data_module:lcd_display_CPU_ic_data " "Elaborating entity \"lcd_display_CPU_ic_data_module\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_data_module:lcd_display_CPU_ic_data\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_ic_data" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 6943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_data_module:lcd_display_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_data_module:lcd_display_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_altsyncram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500646212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500646212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_data_module:lcd_display_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_data_module:lcd_display_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_ic_tag_module lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_tag_module:lcd_display_CPU_ic_tag " "Elaborating entity \"lcd_display_CPU_ic_tag_module\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_tag_module:lcd_display_CPU_ic_tag\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_ic_tag" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 7009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_tag_module:lcd_display_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_tag_module:lcd_display_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_altsyncram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tch1 " "Found entity 1: altsyncram_tch1" {  } { { "db/altsyncram_tch1.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altsyncram_tch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500646305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500646305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tch1 lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_tag_module:lcd_display_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tch1:auto_generated " "Elaborating entity \"altsyncram_tch1\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_ic_tag_module:lcd_display_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_register_bank_a_module lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_a_module:lcd_display_CPU_register_bank_a " "Elaborating entity \"lcd_display_CPU_register_bank_a_module\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_a_module:lcd_display_CPU_register_bank_a\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_register_bank_a" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 7242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_a_module:lcd_display_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_a_module:lcd_display_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_altsyncram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ieg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ieg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ieg1 " "Found entity 1: altsyncram_ieg1" {  } { { "db/altsyncram_ieg1.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altsyncram_ieg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500646414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500646414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ieg1 lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_a_module:lcd_display_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ieg1:auto_generated " "Elaborating entity \"altsyncram_ieg1\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_a_module:lcd_display_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ieg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_register_bank_b_module lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_b_module:lcd_display_CPU_register_bank_b " "Elaborating entity \"lcd_display_CPU_register_bank_b_module\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_b_module:lcd_display_CPU_register_bank_b\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_register_bank_b" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 7263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_b_module:lcd_display_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_b_module:lcd_display_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_altsyncram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jeg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jeg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jeg1 " "Found entity 1: altsyncram_jeg1" {  } { { "db/altsyncram_jeg1.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altsyncram_jeg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500646539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500646539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jeg1 lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_b_module:lcd_display_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jeg1:auto_generated " "Elaborating entity \"altsyncram_jeg1\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_register_bank_b_module:lcd_display_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jeg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_mult_cell lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell " "Elaborating entity \"lcd_display_CPU_mult_cell\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_mult_cell" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 8920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500646680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500646680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646711 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430500646726 "|final_project|lcd_display:NiosII|lcd_display_CPU:cpu|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500646960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500647272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500647272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647288 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430500647288 "|final_project|lcd_display:NiosII|lcd_display_CPU:cpu|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci " "Elaborating entity \"lcd_display_CPU_nios2_oci\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 8974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_debug lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_debug:the_lcd_display_CPU_nios2_oci_debug " "Elaborating entity \"lcd_display_CPU_nios2_oci_debug\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_debug:the_lcd_display_CPU_nios2_oci_debug\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_debug" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_debug:the_lcd_display_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_debug:the_lcd_display_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_altera_std_synchronizer" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_ocimem lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_ocimem:the_lcd_display_CPU_nios2_ocimem " "Elaborating entity \"lcd_display_CPU_nios2_ocimem\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_ocimem:the_lcd_display_CPU_nios2_ocimem\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_ocimem" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_ociram_sp_ram_module lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_ocimem:the_lcd_display_CPU_nios2_ocimem\|lcd_display_CPU_ociram_sp_ram_module:lcd_display_CPU_ociram_sp_ram " "Elaborating entity \"lcd_display_CPU_ociram_sp_ram_module\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_ocimem:the_lcd_display_CPU_nios2_ocimem\|lcd_display_CPU_ociram_sp_ram_module:lcd_display_CPU_ociram_sp_ram\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_ociram_sp_ram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_ocimem:the_lcd_display_CPU_nios2_ocimem\|lcd_display_CPU_ociram_sp_ram_module:lcd_display_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_ocimem:the_lcd_display_CPU_nios2_ocimem\|lcd_display_CPU_ociram_sp_ram_module:lcd_display_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_altsyncram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dv71 " "Found entity 1: altsyncram_dv71" {  } { { "db/altsyncram_dv71.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altsyncram_dv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500647834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500647834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dv71 lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_ocimem:the_lcd_display_CPU_nios2_ocimem\|lcd_display_CPU_ociram_sp_ram_module:lcd_display_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated " "Elaborating entity \"altsyncram_dv71\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_ocimem:the_lcd_display_CPU_nios2_ocimem\|lcd_display_CPU_ociram_sp_ram_module:lcd_display_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_avalon_reg lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_avalon_reg:the_lcd_display_CPU_nios2_avalon_reg " "Elaborating entity \"lcd_display_CPU_nios2_avalon_reg\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_avalon_reg:the_lcd_display_CPU_nios2_avalon_reg\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_avalon_reg" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_break lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_break:the_lcd_display_CPU_nios2_oci_break " "Elaborating entity \"lcd_display_CPU_nios2_oci_break\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_break:the_lcd_display_CPU_nios2_oci_break\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_break" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_xbrk lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_xbrk:the_lcd_display_CPU_nios2_oci_xbrk " "Elaborating entity \"lcd_display_CPU_nios2_oci_xbrk\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_xbrk:the_lcd_display_CPU_nios2_oci_xbrk\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_xbrk" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_dbrk lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dbrk:the_lcd_display_CPU_nios2_oci_dbrk " "Elaborating entity \"lcd_display_CPU_nios2_oci_dbrk\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dbrk:the_lcd_display_CPU_nios2_oci_dbrk\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_dbrk" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_match_single lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dbrk:the_lcd_display_CPU_nios2_oci_dbrk\|lcd_display_CPU_nios2_oci_match_single:lcd_display_CPU_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"lcd_display_CPU_nios2_oci_match_single\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dbrk:the_lcd_display_CPU_nios2_oci_dbrk\|lcd_display_CPU_nios2_oci_match_single:lcd_display_CPU_nios2_oci_dbrk_hit0_match_single\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_match_paired lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dbrk:the_lcd_display_CPU_nios2_oci_dbrk\|lcd_display_CPU_nios2_oci_match_paired:lcd_display_CPU_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"lcd_display_CPU_nios2_oci_match_paired\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dbrk:the_lcd_display_CPU_nios2_oci_dbrk\|lcd_display_CPU_nios2_oci_match_paired:lcd_display_CPU_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_itrace lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_itrace:the_lcd_display_CPU_nios2_oci_itrace " "Elaborating entity \"lcd_display_CPU_nios2_oci_itrace\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_itrace:the_lcd_display_CPU_nios2_oci_itrace\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_itrace" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_dtrace lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dtrace:the_lcd_display_CPU_nios2_oci_dtrace " "Elaborating entity \"lcd_display_CPU_nios2_oci_dtrace\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dtrace:the_lcd_display_CPU_nios2_oci_dtrace\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_dtrace" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_td_mode lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dtrace:the_lcd_display_CPU_nios2_oci_dtrace\|lcd_display_CPU_nios2_oci_td_mode:lcd_display_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lcd_display_CPU_nios2_oci_td_mode\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_dtrace:the_lcd_display_CPU_nios2_oci_dtrace\|lcd_display_CPU_nios2_oci_td_mode:lcd_display_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_fifo lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo " "Elaborating entity \"lcd_display_CPU_nios2_oci_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_compute_tm_count lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\|lcd_display_CPU_nios2_oci_compute_tm_count:lcd_display_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"lcd_display_CPU_nios2_oci_compute_tm_count\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\|lcd_display_CPU_nios2_oci_compute_tm_count:lcd_display_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_fifowp_inc lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\|lcd_display_CPU_nios2_oci_fifowp_inc:lcd_display_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"lcd_display_CPU_nios2_oci_fifowp_inc\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\|lcd_display_CPU_nios2_oci_fifowp_inc:lcd_display_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_fifocount_inc lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\|lcd_display_CPU_nios2_oci_fifocount_inc:lcd_display_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"lcd_display_CPU_nios2_oci_fifocount_inc\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\|lcd_display_CPU_nios2_oci_fifocount_inc:lcd_display_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_oci_test_bench lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\|lcd_display_CPU_oci_test_bench:the_lcd_display_CPU_oci_test_bench " "Elaborating entity \"lcd_display_CPU_oci_test_bench\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_fifo:the_lcd_display_CPU_nios2_oci_fifo\|lcd_display_CPU_oci_test_bench:the_lcd_display_CPU_oci_test_bench\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_oci_test_bench" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_pib lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_pib:the_lcd_display_CPU_nios2_oci_pib " "Elaborating entity \"lcd_display_CPU_nios2_oci_pib\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_pib:the_lcd_display_CPU_nios2_oci_pib\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_pib" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_nios2_oci_im lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im " "Elaborating entity \"lcd_display_CPU_nios2_oci_im\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_im" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_traceram_lpm_dram_bdp_component_module lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im\|lcd_display_CPU_traceram_lpm_dram_bdp_component_module:lcd_display_CPU_traceram_lpm_dram_bdp_component " "Elaborating entity \"lcd_display_CPU_traceram_lpm_dram_bdp_component_module\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im\|lcd_display_CPU_traceram_lpm_dram_bdp_component_module:lcd_display_CPU_traceram_lpm_dram_bdp_component\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_traceram_lpm_dram_bdp_component" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im\|lcd_display_CPU_traceram_lpm_dram_bdp_component_module:lcd_display_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im\|lcd_display_CPU_traceram_lpm_dram_bdp_component_module:lcd_display_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_altsyncram" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500647928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500648006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500648006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im\|lcd_display_CPU_traceram_lpm_dram_bdp_component_module:lcd_display_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im\|lcd_display_CPU_traceram_lpm_dram_bdp_component_module:lcd_display_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_jtag_debug_module_wrapper lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper " "Elaborating entity \"lcd_display_CPU_jtag_debug_module_wrapper\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_jtag_debug_module_wrapper" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_jtag_debug_module_tck lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\|lcd_display_CPU_jtag_debug_module_tck:the_lcd_display_CPU_jtag_debug_module_tck " "Elaborating entity \"lcd_display_CPU_jtag_debug_module_tck\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\|lcd_display_CPU_jtag_debug_module_tck:the_lcd_display_CPU_jtag_debug_module_tck\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_wrapper.v" "the_lcd_display_CPU_jtag_debug_module_tck" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_CPU_jtag_debug_module_sysclk lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\|lcd_display_CPU_jtag_debug_module_sysclk:the_lcd_display_CPU_jtag_debug_module_sysclk " "Elaborating entity \"lcd_display_CPU_jtag_debug_module_sysclk\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\|lcd_display_CPU_jtag_debug_module_sysclk:the_lcd_display_CPU_jtag_debug_module_sysclk\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_wrapper.v" "the_lcd_display_CPU_jtag_debug_module_sysclk" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lcd_display_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lcd_display_CPU_jtag_debug_module_phy\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_wrapper.v" "lcd_display_CPU_jtag_debug_module_phy" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lcd_display_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci\|lcd_display_CPU_jtag_debug_module_wrapper:the_lcd_display_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lcd_display_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_sysid lcd_display:NiosII\|lcd_display_sysid:sysid " "Elaborating entity \"lcd_display_sysid\" for hierarchy \"lcd_display:NiosII\|lcd_display_sysid:sysid\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sysid" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_External_Clocks lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks " "Elaborating entity \"lcd_display_External_Clocks\" for hierarchy \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "external_clocks" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_in_clk lcd_display_External_Clocks.v(106) " "Verilog HDL or VHDL warning at lcd_display_External_Clocks.v(106): object \"video_in_clk\" assigned a value but never read" {  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430500648068 "|final_project|lcd_display:NiosII|lcd_display_External_Clocks:external_clocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648099 ""}  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430500648099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altpll_6rb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500648177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500648177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Elaborating entity \"altpll_6rb2\" for hierarchy \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "DE_Clock_Generator_Audio" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 271 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 31 " "Parameter \"clk1_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648193 ""}  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 271 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430500648193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_vpb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_vpb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_vpb2 " "Found entity 1: altpll_vpb2" {  } { { "db/altpll_vpb2.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altpll_vpb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500648271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500648271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_vpb2 lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated " "Elaborating entity \"altpll_vpb2\" for hierarchy \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_top_row lcd_display:NiosII\|lcd_display_top_row:top_row " "Elaborating entity \"lcd_display_top_row\" for hierarchy \"lcd_display:NiosII\|lcd_display_top_row:top_row\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "top_row" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_location lcd_display:NiosII\|lcd_display_location:location " "Elaborating entity \"lcd_display_location\" for hierarchy \"lcd_display:NiosII\|lcd_display_location:location\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "location" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cpu_instruction_master_translator lcd_display:NiosII\|lcd_display_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"lcd_display_cpu_instruction_master_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cpu_instruction_master_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648286 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response lcd_display_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648286 "|final_project|lcd_display:NiosII|lcd_display_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid lcd_display_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at lcd_display_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648286 "|final_project|lcd_display:NiosII|lcd_display_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken lcd_display_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at lcd_display_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648286 "|final_project|lcd_display:NiosII|lcd_display_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest lcd_display_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648286 "|final_project|lcd_display:NiosII|lcd_display_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lcd_display:NiosII\|lcd_display_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cpu_data_master_translator lcd_display:NiosII\|lcd_display_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"lcd_display_cpu_data_master_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cpu_data_master_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648286 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid lcd_display_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at lcd_display_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response lcd_display_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at lcd_display_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid lcd_display_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at lcd_display_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken lcd_display_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at lcd_display_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest lcd_display_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lcd_display:NiosII\|lcd_display_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cpu_jtag_debug_module_translator lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"lcd_display_cpu_jtag_debug_module_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648302 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lcd_display_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lcd_display_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lcd_display_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect lcd_display_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lcd_display_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lcd_display_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lcd_display_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lcd_display_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lcd_display_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lcd_display_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lcd_display_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648302 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_sdram_s1_translator lcd_display:NiosII\|lcd_display_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"lcd_display_sdram_s1_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_sdram_s1_translator:sdram_s1_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sdram_s1_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648318 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lcd_display_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lcd_display_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lcd_display_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lcd_display_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lcd_display_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lcd_display_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lcd_display_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lcd_display_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lcd_display_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lcd_display_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lcd_display_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lcd_display_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648318 "|final_project|lcd_display:NiosII|lcd_display_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lcd_display:NiosII\|lcd_display_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_bottom_row_s1_translator lcd_display:NiosII\|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator " "Elaborating entity \"lcd_display_bottom_row_s1_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "bottom_row_s1_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648333 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lcd_display_bottom_row_s1_translator.vhd(53) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lcd_display_bottom_row_s1_translator.vhd(54) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lcd_display_bottom_row_s1_translator.vhd(55) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lcd_display_bottom_row_s1_translator.vhd(56) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect lcd_display_bottom_row_s1_translator.vhd(57) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lcd_display_bottom_row_s1_translator.vhd(58) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lcd_display_bottom_row_s1_translator.vhd(59) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lcd_display_bottom_row_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lcd_display_bottom_row_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lcd_display_bottom_row_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write lcd_display_bottom_row_s1_translator.vhd(66) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lcd_display_bottom_row_s1_translator.vhd(67) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata lcd_display_bottom_row_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lcd_display_bottom_row_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lcd_display_bottom_row_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lcd_display_bottom_row_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lcd_display_bottom_row_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648333 "|final_project|lcd_display:NiosII|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lcd_display:NiosII\|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator\|altera_merlin_slave_translator:bottom_row_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_bottom_row_s1_translator:bottom_row_s1_translator\|altera_merlin_slave_translator:bottom_row_s1_translator\"" {  } { { "lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" "bottom_row_s1_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_bottom_row_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_jtag_uart_avalon_jtag_slave_translator lcd_display:NiosII\|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"lcd_display_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648349 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648349 "|final_project|lcd_display:NiosII|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lcd_display:NiosII\|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_interval_timer_s1_translator lcd_display:NiosII\|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator " "Elaborating entity \"lcd_display_interval_timer_s1_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "interval_timer_s1_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648364 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lcd_display_interval_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lcd_display_interval_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lcd_display_interval_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lcd_display_interval_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lcd_display_interval_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lcd_display_interval_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lcd_display_interval_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lcd_display_interval_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lcd_display_interval_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lcd_display_interval_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lcd_display_interval_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lcd_display_interval_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lcd_display_interval_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lcd_display_interval_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648364 "|final_project|lcd_display:NiosII|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lcd_display:NiosII\|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_interval_timer_s1_translator:interval_timer_s1_translator\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" "interval_timer_s1_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_interval_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_sysid_control_slave_translator lcd_display:NiosII\|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"lcd_display_sysid_control_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sysid_control_slave_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648380 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lcd_display_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lcd_display_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lcd_display_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lcd_display_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect lcd_display_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lcd_display_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lcd_display_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lcd_display_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lcd_display_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lcd_display_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write lcd_display_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lcd_display_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata lcd_display_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lcd_display_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lcd_display_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lcd_display_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at lcd_display_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648380 "|final_project|lcd_display:NiosII|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lcd_display:NiosII\|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_char_lcd_16x2_avalon_lcd_slave_translator lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator " "Elaborating entity \"lcd_display_char_lcd_16x2_avalon_lcd_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "char_lcd_16x2_avalon_lcd_slave_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648380 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(58) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(59) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(60) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(61) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(63) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(64) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(65) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(68) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(72) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(74) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator\|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator\|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator\"" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" "char_lcd_16x2_avalon_lcd_slave_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_sram_avalon_sram_slave_translator lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"lcd_display_sram_avalon_sram_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sram_avalon_sram_slave_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648396 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lcd_display_sram_avalon_sram_slave_translator.vhd(58) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lcd_display_sram_avalon_sram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lcd_display_sram_avalon_sram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect lcd_display_sram_avalon_sram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(61): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lcd_display_sram_avalon_sram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lcd_display_sram_avalon_sram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lcd_display_sram_avalon_sram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lcd_display_sram_avalon_sram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lcd_display_sram_avalon_sram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lcd_display_sram_avalon_sram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lcd_display_sram_avalon_sram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lcd_display_sram_avalon_sram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648396 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" "sram_avalon_sram_slave_translator" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lcd_display:NiosII\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lcd_display:NiosII\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 4033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lcd_display:NiosII\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lcd_display:NiosII\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 4197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648427 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648427 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 4280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648442 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648442 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648442 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648442 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648442 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648442 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648442 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648458 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648458 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648458 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648458 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648458 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648458 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648458 "|final_project|lcd_display:NiosII|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648583 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648583 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648598 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648598 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648598 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648598 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648598 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648598 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648598 "|final_project|lcd_display:NiosII|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648614 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648614 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648630 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648630 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648630 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648630 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648630 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648630 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648630 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648645 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648645 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648645 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648645 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648645 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648645 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648645 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648645 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648645 "|final_project|lcd_display:NiosII|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lcd_display:NiosII\|lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_addr_router lcd_display:NiosII\|lcd_display_addr_router:addr_router " "Elaborating entity \"lcd_display_addr_router\" for hierarchy \"lcd_display:NiosII\|lcd_display_addr_router:addr_router\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "addr_router" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_addr_router_default_decode lcd_display:NiosII\|lcd_display_addr_router:addr_router\|lcd_display_addr_router_default_decode:the_default_decode " "Elaborating entity \"lcd_display_addr_router_default_decode\" for hierarchy \"lcd_display:NiosII\|lcd_display_addr_router:addr_router\|lcd_display_addr_router_default_decode:the_default_decode\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router.sv" "the_default_decode" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_addr_router_001 lcd_display:NiosII\|lcd_display_addr_router_001:addr_router_001 " "Elaborating entity \"lcd_display_addr_router_001\" for hierarchy \"lcd_display:NiosII\|lcd_display_addr_router_001:addr_router_001\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "addr_router_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_addr_router_001_default_decode lcd_display:NiosII\|lcd_display_addr_router_001:addr_router_001\|lcd_display_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"lcd_display_addr_router_001_default_decode\" for hierarchy \"lcd_display:NiosII\|lcd_display_addr_router_001:addr_router_001\|lcd_display_addr_router_001_default_decode:the_default_decode\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" "the_default_decode" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_id_router lcd_display:NiosII\|lcd_display_id_router:id_router " "Elaborating entity \"lcd_display_id_router\" for hierarchy \"lcd_display:NiosII\|lcd_display_id_router:id_router\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "id_router" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_id_router_default_decode lcd_display:NiosII\|lcd_display_id_router:id_router\|lcd_display_id_router_default_decode:the_default_decode " "Elaborating entity \"lcd_display_id_router_default_decode\" for hierarchy \"lcd_display:NiosII\|lcd_display_id_router:id_router\|lcd_display_id_router_default_decode:the_default_decode\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router.sv" "the_default_decode" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_id_router_005 lcd_display:NiosII\|lcd_display_id_router_005:id_router_005 " "Elaborating entity \"lcd_display_id_router_005\" for hierarchy \"lcd_display:NiosII\|lcd_display_id_router_005:id_router_005\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "id_router_005" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_id_router_005_default_decode lcd_display:NiosII\|lcd_display_id_router_005:id_router_005\|lcd_display_id_router_005_default_decode:the_default_decode " "Elaborating entity \"lcd_display_id_router_005_default_decode\" for hierarchy \"lcd_display:NiosII\|lcd_display_id_router_005:id_router_005\|lcd_display_id_router_005_default_decode:the_default_decode\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" "the_default_decode" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_id_router_008 lcd_display:NiosII\|lcd_display_id_router_008:id_router_008 " "Elaborating entity \"lcd_display_id_router_008\" for hierarchy \"lcd_display:NiosII\|lcd_display_id_router_008:id_router_008\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "id_router_008" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_id_router_008_default_decode lcd_display:NiosII\|lcd_display_id_router_008:id_router_008\|lcd_display_id_router_008_default_decode:the_default_decode " "Elaborating entity \"lcd_display_id_router_008_default_decode\" for hierarchy \"lcd_display:NiosII\|lcd_display_id_router_008:id_router_008\|lcd_display_id_router_008_default_decode:the_default_decode\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" "the_default_decode" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_008.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_id_router_009 lcd_display:NiosII\|lcd_display_id_router_009:id_router_009 " "Elaborating entity \"lcd_display_id_router_009\" for hierarchy \"lcd_display:NiosII\|lcd_display_id_router_009:id_router_009\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "id_router_009" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_id_router_009_default_decode lcd_display:NiosII\|lcd_display_id_router_009:id_router_009\|lcd_display_id_router_009_default_decode:the_default_decode " "Elaborating entity \"lcd_display_id_router_009_default_decode\" for hierarchy \"lcd_display:NiosII\|lcd_display_id_router_009:id_router_009\|lcd_display_id_router_009_default_decode:the_default_decode\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" "the_default_decode" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_id_router_009.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter lcd_display:NiosII\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"lcd_display:NiosII\|altera_merlin_traffic_limiter:limiter\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "limiter" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_burst_adapter lcd_display:NiosII\|lcd_display_burst_adapter:burst_adapter " "Elaborating entity \"lcd_display_burst_adapter\" for hierarchy \"lcd_display:NiosII\|lcd_display_burst_adapter:burst_adapter\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "burst_adapter" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lcd_display:NiosII\|lcd_display_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lcd_display:NiosII\|lcd_display_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "lcd_display/synthesis/lcd_display_burst_adapter.vhd" "burst_adapter" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_burst_adapter.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lcd_display:NiosII\|lcd_display_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lcd_display:NiosII\|lcd_display_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_burst_adapter_001 lcd_display:NiosII\|lcd_display_burst_adapter_001:burst_adapter_001 " "Elaborating entity \"lcd_display_burst_adapter_001\" for hierarchy \"lcd_display:NiosII\|lcd_display_burst_adapter_001:burst_adapter_001\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "burst_adapter_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lcd_display:NiosII\|lcd_display_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lcd_display:NiosII\|lcd_display_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "lcd_display/synthesis/lcd_display_burst_adapter_001.vhd" "burst_adapter_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_burst_adapter_001.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lcd_display:NiosII\|lcd_display_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lcd_display:NiosII\|lcd_display_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_rst_controller lcd_display:NiosII\|lcd_display_rst_controller:rst_controller " "Elaborating entity \"lcd_display_rst_controller\" for hierarchy \"lcd_display:NiosII\|lcd_display_rst_controller:rst_controller\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "rst_controller" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648754 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req lcd_display_rst_controller.vhd(35) " "VHDL Signal Declaration warning at lcd_display_rst_controller.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_rst_controller.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648754 "|final_project|lcd_display:NiosII|lcd_display_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lcd_display:NiosII\|lcd_display_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lcd_display:NiosII\|lcd_display_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "lcd_display/synthesis/lcd_display_rst_controller.vhd" "rst_controller" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lcd_display:NiosII\|lcd_display_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lcd_display:NiosII\|lcd_display_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lcd_display/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_rst_controller_001 lcd_display:NiosII\|lcd_display_rst_controller_001:rst_controller_001 " "Elaborating entity \"lcd_display_rst_controller_001\" for hierarchy \"lcd_display:NiosII\|lcd_display_rst_controller_001:rst_controller_001\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "rst_controller_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648770 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req lcd_display_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at lcd_display_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_rst_controller_001.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648770 "|final_project|lcd_display:NiosII|lcd_display_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lcd_display:NiosII\|lcd_display_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lcd_display:NiosII\|lcd_display_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "lcd_display/synthesis/lcd_display_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_rst_controller_002 lcd_display:NiosII\|lcd_display_rst_controller_002:rst_controller_002 " "Elaborating entity \"lcd_display_rst_controller_002\" for hierarchy \"lcd_display:NiosII\|lcd_display_rst_controller_002:rst_controller_002\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "rst_controller_002" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648770 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req lcd_display_rst_controller_002.vhd(35) " "VHDL Signal Declaration warning at lcd_display_rst_controller_002.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_display/synthesis/lcd_display_rst_controller_002.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller_002.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430500648786 "|final_project|lcd_display:NiosII|lcd_display_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lcd_display:NiosII\|lcd_display_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lcd_display:NiosII\|lcd_display_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "lcd_display/synthesis/lcd_display_rst_controller_002.vhd" "rst_controller_002" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_rst_controller_002.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cmd_xbar_demux lcd_display:NiosII\|lcd_display_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"lcd_display_cmd_xbar_demux\" for hierarchy \"lcd_display:NiosII\|lcd_display_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cmd_xbar_demux" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cmd_xbar_demux_001 lcd_display:NiosII\|lcd_display_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"lcd_display_cmd_xbar_demux_001\" for hierarchy \"lcd_display:NiosII\|lcd_display_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cmd_xbar_demux_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 5980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_cmd_xbar_mux lcd_display:NiosII\|lcd_display_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"lcd_display_cmd_xbar_mux\" for hierarchy \"lcd_display:NiosII\|lcd_display_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "cmd_xbar_mux" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lcd_display:NiosII\|lcd_display_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lcd_display:NiosII\|lcd_display_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_cmd_xbar_mux.sv" "arb" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lcd_display:NiosII\|lcd_display_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lcd_display:NiosII\|lcd_display_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_rsp_xbar_demux lcd_display:NiosII\|lcd_display_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"lcd_display_rsp_xbar_demux\" for hierarchy \"lcd_display:NiosII\|lcd_display_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "rsp_xbar_demux" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_rsp_xbar_demux_005 lcd_display:NiosII\|lcd_display_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"lcd_display_rsp_xbar_demux_005\" for hierarchy \"lcd_display:NiosII\|lcd_display_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "rsp_xbar_demux_005" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_rsp_xbar_mux lcd_display:NiosII\|lcd_display_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"lcd_display_rsp_xbar_mux\" for hierarchy \"lcd_display:NiosII\|lcd_display_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "rsp_xbar_mux" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lcd_display:NiosII\|lcd_display_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lcd_display:NiosII\|lcd_display_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux.sv" "arb" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lcd_display:NiosII\|lcd_display_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lcd_display:NiosII\|lcd_display_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_rsp_xbar_mux_001 lcd_display:NiosII\|lcd_display_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"lcd_display_rsp_xbar_mux_001\" for hierarchy \"lcd_display:NiosII\|lcd_display_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "rsp_xbar_mux_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lcd_display:NiosII\|lcd_display_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lcd_display:NiosII\|lcd_display_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lcd_display:NiosII\|lcd_display_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lcd_display:NiosII\|lcd_display_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_width_adapter lcd_display:NiosII\|lcd_display_width_adapter:width_adapter " "Elaborating entity \"lcd_display_width_adapter\" for hierarchy \"lcd_display:NiosII\|lcd_display_width_adapter:width_adapter\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "width_adapter" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lcd_display:NiosII\|lcd_display_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lcd_display:NiosII\|lcd_display_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "lcd_display/synthesis/lcd_display_width_adapter.vhd" "width_adapter" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_width_adapter_001 lcd_display:NiosII\|lcd_display_width_adapter_001:width_adapter_001 " "Elaborating entity \"lcd_display_width_adapter_001\" for hierarchy \"lcd_display:NiosII\|lcd_display_width_adapter_001:width_adapter_001\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "width_adapter_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lcd_display:NiosII\|lcd_display_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lcd_display:NiosII\|lcd_display_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_001.vhd" "width_adapter_001" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648910 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430500648910 "|final_project|lcd_display:NiosII|lcd_display_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430500648910 "|final_project|lcd_display:NiosII|lcd_display_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430500648910 "|final_project|lcd_display:NiosII|lcd_display_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430500648910 "|final_project|lcd_display:NiosII|lcd_display_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_width_adapter_002 lcd_display:NiosII\|lcd_display_width_adapter_002:width_adapter_002 " "Elaborating entity \"lcd_display_width_adapter_002\" for hierarchy \"lcd_display:NiosII\|lcd_display_width_adapter_002:width_adapter_002\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "width_adapter_002" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lcd_display:NiosII\|lcd_display_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lcd_display:NiosII\|lcd_display_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_width_adapter_003 lcd_display:NiosII\|lcd_display_width_adapter_003:width_adapter_003 " "Elaborating entity \"lcd_display_width_adapter_003\" for hierarchy \"lcd_display:NiosII\|lcd_display_width_adapter_003:width_adapter_003\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "width_adapter_003" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lcd_display:NiosII\|lcd_display_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lcd_display:NiosII\|lcd_display_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "lcd_display/synthesis/lcd_display_width_adapter_003.vhd" "width_adapter_003" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_width_adapter_003.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648942 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430500648942 "|final_project|lcd_display:NiosII|lcd_display_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430500648942 "|final_project|lcd_display:NiosII|lcd_display_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430500648942 "|final_project|lcd_display:NiosII|lcd_display_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430500648942 "|final_project|lcd_display:NiosII|lcd_display_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_irq_mapper lcd_display:NiosII\|lcd_display_irq_mapper:irq_mapper " "Elaborating entity \"lcd_display_irq_mapper\" for hierarchy \"lcd_display:NiosII\|lcd_display_irq_mapper:irq_mapper\"" {  } { { "lcd_display/synthesis/lcd_display.vhd" "irq_mapper" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 6736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500648942 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650753 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650753 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650753 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650753 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650753 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1430500650753 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "DE_Clock_Generator_Audio" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 271 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430500650847 "|final_project|lcd_display:NiosII|lcd_display_External_Clocks:external_clocks|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 173 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430500650847 "|final_project|lcd_display:NiosII|lcd_display_External_Clocks:external_clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b lcd_display_CPU_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"lcd_display_CPU_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "lcd_display_CPU_traceram_lpm_dram_bdp_component" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3227 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1430500650847 "|final_project|lcd_display:NiosII|lcd_display_CPU:cpu|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci|lcd_display_CPU_nios2_oci_im:the_lcd_display_CPU_nios2_oci_im|lcd_display_CPU_traceram_lpm_dram_bdp_component_module:lcd_display_CPU_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_lcd_display_CPU_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_lcd_display_CPU_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "the_lcd_display_CPU_nios2_oci_itrace" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 3655 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1430500650862 "|final_project|lcd_display:NiosII|lcd_display_CPU:cpu|lcd_display_CPU_nios2_oci:the_lcd_display_CPU_nios2_oci|lcd_display_CPU_nios2_oci_itrace:the_lcd_display_CPU_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\|clk\[0\] " "Synthesized away node \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\|clk\[0\]\"" {  } { { "db/altpll_vpb2.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altpll_vpb2.tdf" 32 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 271 0 0 } } { "lcd_display/synthesis/lcd_display.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3186 0 0 } } { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500652532 "|final_project|lcd_display:NiosII|lcd_display_External_Clocks:external_clocks|altpll:DE_Clock_Generator_Audio|altpll_vpb2:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430500652532 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430500652532 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lcd_display:NiosII\|lcd_display_CPU:cpu\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lcd_display:NiosII\|lcd_display_CPU:cpu\|Add17\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "Add17" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 7862 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500660692 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500660692 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500660692 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1430500660692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_display:NiosII\|lcd_display_CPU:cpu\|lpm_add_sub:Add17 " "Elaborated megafunction instantiation \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lpm_add_sub:Add17\"" {  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 7862 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500660739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_display:NiosII\|lcd_display_CPU:cpu\|lpm_add_sub:Add17 " "Instantiated megafunction \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660739 ""}  } { { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 7862 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430500660739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500660802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500660802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660833 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430500660833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500660895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500660895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"lcd_display:NiosII\|lcd_display_CPU:cpu\|lcd_display_CPU_mult_cell:the_lcd_display_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430500660911 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430500660911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430500660973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430500660973 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1430500662284 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1430500662284 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1430500662471 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1430500662471 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1430500662471 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1430500662471 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1430500662471 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430500662502 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LEDG\[8\] " "Inserted always-enabled tri-state buffer between \"LEDG\[8\]\" and its non-tri-state driver." {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1430500662736 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1430500662736 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG\[0\] VCC pin " "The pin \"LEDG\[0\]\" is fed by VCC" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1430500662736 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG\[1\] GND pin " "The pin \"LEDG\[1\]\" is fed by GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1430500662736 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG\[2\] GND pin " "The pin \"LEDG\[2\]\" is fed by GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1430500662736 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG\[3\] GND pin " "The pin \"LEDG\[3\]\" is fed by GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1430500662736 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG\[4\] GND pin " "The pin \"LEDG\[4\]\" is fed by GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1430500662736 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG\[5\] GND pin " "The pin \"LEDG\[5\]\" is fed by GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1430500662736 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG\[6\] GND pin " "The pin \"LEDG\[6\]\" is fed by GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1430500662736 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG\[7\] GND pin " "The pin \"LEDG\[7\]\" is fed by GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1430500662736 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1430500662736 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LEDG\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"LEDG\[8\]\" is moved to its source" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1430500662845 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1430500662845 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 440 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 354 -1 0 } } { "lcd_display/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 261 -1 0 } } { "lcd_display/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 348 -1 0 } } { "lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lcd_display/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_SDRAM.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_SDRAM.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 5826 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 5470 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_JTAG_UART.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 8505 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 5858 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 730 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_CPU.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_CPU.v" 5817 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_Interval_Timer.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_Interval_Timer.v" 166 -1 0 } } { "lcd_display/synthesis/submodules/lcd_display_Interval_Timer.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_Interval_Timer.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430500662939 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430500662939 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LEDG\[0\]~synth " "Node \"LEDG\[0\]~synth\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500665996 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDG\[8\]~synth " "Node \"LEDG\[8\]~synth\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500665996 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1430500665996 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500665996 "|final_project|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430500665996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500666714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "285 " "285 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430500669928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500670333 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430500670505 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430500670505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430500670598 "|final_project|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430500670598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500670739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/choltz/Desktop/Senor-Hop/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/choltz/Desktop/Senor-Hop/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430500671550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430500673736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500673736 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"lcd_display:NiosII\|lcd_display_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/submodules/lcd_display_External_Clocks.v" 173 0 0 } } { "lcd_display/synthesis/lcd_display.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/lcd_display/synthesis/lcd_display.vhd" 3186 0 0 } } { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 164 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1430500674097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "final_project.vhd" "" { Text "C:/Users/choltz/Desktop/Senor-Hop/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430500674580 "|final_project|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1430500674580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6691 " "Implemented 6691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430500674580 ""} { "Info" "ICUT_CUT_TM_OPINS" "131 " "Implemented 131 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430500674580 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430500674580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6257 " "Implemented 6257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430500674580 ""} { "Info" "ICUT_CUT_TM_RAMS" "204 " "Implemented 204 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430500674580 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430500674580 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1430500674580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430500674580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 315 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 315 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430500674752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 13:17:54 2015 " "Processing ended: Fri May 01 13:17:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430500674752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430500674752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430500674752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430500674752 ""}
