Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Jul 19 21:48:53 2025
| Host         : DESKTOP-8NFLPRC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.137        0.000                      0                 3906        0.030        0.000                      0                 3906        4.500        0.000                       0                  1580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
mainclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mainclk             0.137        0.000                      0                 3906        0.030        0.000                      0                 3906        4.500        0.000                       0                  1580  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        mainclk                     
(none)                      mainclk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mainclk
  To Clock:  mainclk

Setup :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 processor/row_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins11/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 3.805ns (38.442%)  route 6.093ns (61.558%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.558     5.079    processor/row_feeder/clk_IBUF_BUFG
    SLICE_X56Y91         FDSE                                         r  processor/row_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDSE (Prop_fdse_C_Q)         0.478     5.557 r  processor/row_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.072     6.629    processor/row_feeder/count_reg_n_0_[2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I4_O)        0.298     6.927 r  processor/row_feeder/passdata_b[4]_i_2__2/O
                         net (fo=1, routed)           0.881     7.808    processor/row_feeder/passdata_b[4]_i_2__2_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.932 r  processor/row_feeder/passdata_b[4]_i_1__0/O
                         net (fo=15, routed)          1.094     9.027    processor/col_feeder/B[4]
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.151 r  processor/col_feeder/acc_memory1__30_carry__0_i_4__0/O
                         net (fo=2, routed)           0.782     9.933    processor/sys_arrays/ins11/acc_memory1__60_carry__0_i_7_0[0]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.459 r  processor/sys_arrays/ins11/acc_memory1__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.459    processor/sys_arrays/ins11/acc_memory1__30_carry__0_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.793 r  processor/sys_arrays/ins11/acc_memory1__30_carry__1/O[1]
                         net (fo=4, routed)           0.607    11.400    processor/row_feeder/acc_memory1__60_carry__1_i_6_0[1]
    SLICE_X50Y93         LUT3 (Prop_lut3_I2_O)        0.295    11.695 r  processor/row_feeder/acc_memory1__60_carry__1_i_10__0/O
                         net (fo=2, routed)           0.511    12.205    processor/row_feeder/acc_memory1__60_carry__1_i_10__0_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.328    12.533 r  processor/row_feeder/acc_memory1__60_carry__1_i_2__0/O
                         net (fo=2, routed)           0.617    13.151    processor/row_feeder/temp_internal_arr_in_reg[3][31]_1[2]
    SLICE_X49Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.275 r  processor/row_feeder/acc_memory1__60_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.275    processor/sys_arrays/ins11/acc_memory_reg[15]_1[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.673 r  processor/sys_arrays/ins11/acc_memory1__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.673    processor/sys_arrays/ins11/acc_memory1__60_carry__1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  processor/sys_arrays/ins11/acc_memory1__60_carry__2/O[0]
                         net (fo=1, routed)           0.528    14.423    processor/sys_arrays/ins11/acc_memory1[15]
    SLICE_X50Y92         LUT2 (Prop_lut2_I0_O)        0.299    14.722 r  processor/sys_arrays/ins11/acc_memory[12]_i_2/O
                         net (fo=1, routed)           0.000    14.722    processor/sys_arrays/ins11/acc_memory[12]_i_2_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.977 r  processor/sys_arrays/ins11/acc_memory_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.977    processor/sys_arrays/ins11/acc_memory_reg[12]_i_1_n_4
    SLICE_X50Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.441    14.782    processor/sys_arrays/ins11/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[15]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)        0.109    15.114    processor/sys_arrays/ins11/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins21/acc_memory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 4.008ns (41.105%)  route 5.743ns (58.895%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.553     5.074    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X45Y90         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDSE (Prop_fdse_C_Q)         0.419     5.493 r  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.341     6.834    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  processor/col_feeder/passdata_a[1]_i_2/O
                         net (fo=1, routed)           0.486     7.620    processor/col_feeder/passdata_a[1]_i_2_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.744 r  processor/col_feeder/passdata_a[1]_i_1__0/O
                         net (fo=21, routed)          0.779     8.522    processor/sys_arrays/ins11/acc_memory1__0_carry__1_0[1]
    SLICE_X46Y89         LUT4 (Prop_lut4_I1_O)        0.150     8.672 r  processor/sys_arrays/ins11/acc_memory1__30_carry_i_2__3/O
                         net (fo=1, routed)           0.670     9.343    processor/sys_arrays/ins21/acc_memory1__60_carry_i_5__3_0[1]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     9.945 r  processor/sys_arrays/ins21/acc_memory1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     9.945    processor/sys_arrays/ins21/acc_memory1__30_carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.279 r  processor/sys_arrays/ins21/acc_memory1__30_carry__0/O[1]
                         net (fo=2, routed)           0.940    11.218    processor/sys_arrays/ins11/acc_memory1__60_carry__0_i_5__3_0[0]
    SLICE_X44Y86         LUT4 (Prop_lut4_I2_O)        0.303    11.521 r  processor/sys_arrays/ins11/acc_memory1__60_carry__0_i_11__3/O
                         net (fo=4, routed)           0.478    11.999    processor/sys_arrays/ins21/acc_memory1__60_carry__0_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.123 r  processor/sys_arrays/ins21/acc_memory1__60_carry__0_i_2__3/O
                         net (fo=1, routed)           0.483    12.606    processor/sys_arrays/ins21/acc_memory1__60_carry__0_i_2__3_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.010 r  processor/sys_arrays/ins21/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.010    processor/sys_arrays/ins21/acc_memory1__60_carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.229 r  processor/sys_arrays/ins21/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.565    13.794    processor/sys_arrays/ins21/acc_memory1__60_carry__1_n_7
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.295    14.089 r  processor/sys_arrays/ins21/acc_memory[8]_i_2__3/O
                         net (fo=1, routed)           0.000    14.089    processor/sys_arrays/ins21/acc_memory[8]_i_2__3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.490 r  processor/sys_arrays/ins21/acc_memory_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    14.490    processor/sys_arrays/ins21/acc_memory_reg[8]_i_1__3_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.824 r  processor/sys_arrays/ins21/acc_memory_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    14.824    processor/sys_arrays/ins21/acc_memory_reg[12]_i_1__3_n_6
    SLICE_X47Y86         FDRE                                         r  processor/sys_arrays/ins21/acc_memory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.433    14.774    processor/sys_arrays/ins21/clk_IBUF_BUFG
    SLICE_X47Y86         FDRE                                         r  processor/sys_arrays/ins21/acc_memory_reg[13]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y86         FDRE (Setup_fdre_C_D)        0.062    15.073    processor/sys_arrays/ins21/acc_memory_reg[13]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins11/acc_memory_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 3.943ns (40.315%)  route 5.837ns (59.685%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.553     5.074    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X45Y90         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDSE (Prop_fdse_C_Q)         0.419     5.493 f  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.008     6.501    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.325     6.826 f  processor/col_feeder/passdata_a[7]_i_4__0/O
                         net (fo=8, routed)           0.524     7.350    processor/col_feeder/passdata_a[7]_i_4__0_n_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I3_O)        0.328     7.678 f  processor/col_feeder/passdata_a[1]_i_1/O
                         net (fo=19, routed)          1.124     8.802    processor/row_feeder/A[1]
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.926 r  processor/row_feeder/acc_memory1__30_carry_i_8__0/O
                         net (fo=2, routed)           0.416     9.342    processor/row_feeder/temp_internal_arr_in_reg[3][29]_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I2_O)        0.124     9.466 r  processor/row_feeder/acc_memory1__30_carry_i_1/O
                         net (fo=1, routed)           0.494     9.959    processor/sys_arrays/ins11/acc_memory1__60_carry_i_5_0[2]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.344 r  processor/sys_arrays/ins11/acc_memory1__30_carry/CO[3]
                         net (fo=1, routed)           0.000    10.344    processor/sys_arrays/ins11/acc_memory1__30_carry_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.678 r  processor/sys_arrays/ins11/acc_memory1__30_carry__0/O[1]
                         net (fo=2, routed)           0.452    11.130    processor/row_feeder/O[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I0_O)        0.303    11.433 r  processor/row_feeder/acc_memory1__60_carry__0_i_9__0/O
                         net (fo=3, routed)           0.466    11.898    processor/row_feeder/acc_memory1__60_carry__0_i_9__0_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  processor/row_feeder/acc_memory1__60_carry__0_i_1__0/O
                         net (fo=1, routed)           0.723    12.746    processor/sys_arrays/ins11/acc_memory_reg[11]_0[2]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.131 r  processor/sys_arrays/ins11/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    processor/sys_arrays/ins11/acc_memory1__60_carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  processor/sys_arrays/ins11/acc_memory1__60_carry__1/O[1]
                         net (fo=2, routed)           0.632    14.096    processor/sys_arrays/ins11/acc_memory1[12]
    SLICE_X50Y92         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    14.854 r  processor/sys_arrays/ins11/acc_memory_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.854    processor/sys_arrays/ins11/acc_memory_reg[12]_i_1_n_5
    SLICE_X50Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.441    14.782    processor/sys_arrays/ins11/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[14]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)        0.109    15.114    processor/sys_arrays/ins11/acc_memory_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins21/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.730ns  (logic 3.987ns (40.978%)  route 5.743ns (59.022%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.553     5.074    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X45Y90         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDSE (Prop_fdse_C_Q)         0.419     5.493 r  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.341     6.834    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  processor/col_feeder/passdata_a[1]_i_2/O
                         net (fo=1, routed)           0.486     7.620    processor/col_feeder/passdata_a[1]_i_2_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.744 r  processor/col_feeder/passdata_a[1]_i_1__0/O
                         net (fo=21, routed)          0.779     8.522    processor/sys_arrays/ins11/acc_memory1__0_carry__1_0[1]
    SLICE_X46Y89         LUT4 (Prop_lut4_I1_O)        0.150     8.672 r  processor/sys_arrays/ins11/acc_memory1__30_carry_i_2__3/O
                         net (fo=1, routed)           0.670     9.343    processor/sys_arrays/ins21/acc_memory1__60_carry_i_5__3_0[1]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     9.945 r  processor/sys_arrays/ins21/acc_memory1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     9.945    processor/sys_arrays/ins21/acc_memory1__30_carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.279 r  processor/sys_arrays/ins21/acc_memory1__30_carry__0/O[1]
                         net (fo=2, routed)           0.940    11.218    processor/sys_arrays/ins11/acc_memory1__60_carry__0_i_5__3_0[0]
    SLICE_X44Y86         LUT4 (Prop_lut4_I2_O)        0.303    11.521 r  processor/sys_arrays/ins11/acc_memory1__60_carry__0_i_11__3/O
                         net (fo=4, routed)           0.478    11.999    processor/sys_arrays/ins21/acc_memory1__60_carry__0_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.123 r  processor/sys_arrays/ins21/acc_memory1__60_carry__0_i_2__3/O
                         net (fo=1, routed)           0.483    12.606    processor/sys_arrays/ins21/acc_memory1__60_carry__0_i_2__3_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.010 r  processor/sys_arrays/ins21/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.010    processor/sys_arrays/ins21/acc_memory1__60_carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.229 r  processor/sys_arrays/ins21/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.565    13.794    processor/sys_arrays/ins21/acc_memory1__60_carry__1_n_7
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.295    14.089 r  processor/sys_arrays/ins21/acc_memory[8]_i_2__3/O
                         net (fo=1, routed)           0.000    14.089    processor/sys_arrays/ins21/acc_memory[8]_i_2__3_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.490 r  processor/sys_arrays/ins21/acc_memory_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    14.490    processor/sys_arrays/ins21/acc_memory_reg[8]_i_1__3_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.803 r  processor/sys_arrays/ins21/acc_memory_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    14.803    processor/sys_arrays/ins21/acc_memory_reg[12]_i_1__3_n_4
    SLICE_X47Y86         FDRE                                         r  processor/sys_arrays/ins21/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.433    14.774    processor/sys_arrays/ins21/clk_IBUF_BUFG
    SLICE_X47Y86         FDRE                                         r  processor/sys_arrays/ins21/acc_memory_reg[15]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y86         FDRE (Setup_fdre_C_D)        0.062    15.073    processor/sys_arrays/ins21/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins41/acc_memory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 3.867ns (39.634%)  route 5.890ns (60.366%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.553     5.074    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X45Y90         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDSE (Prop_fdse_C_Q)         0.419     5.493 f  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.008     6.501    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.299     6.800 r  processor/col_feeder/passdata_a[7]_i_3__1/O
                         net (fo=17, routed)          0.969     7.769    processor/col_feeder/passdata_a[7]_i_3__1_n_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.893 r  processor/col_feeder/passdata_a[5]_i_1__2/O
                         net (fo=21, routed)          0.981     8.874    processor/col_feeder/temp_internal_arr_in_reg[3][5]_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.998 r  processor/col_feeder/acc_memory1__0_carry__0_i_1__5/O
                         net (fo=2, routed)           0.575     9.573    processor/col_feeder/passdata_b_reg[1]_4[3]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  processor/col_feeder/acc_memory1__0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000     9.697    processor/sys_arrays/ins41/acc_memory1__60_carry_1[3]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.098 r  processor/sys_arrays/ins41/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.098    processor/sys_arrays/ins41/acc_memory1__0_carry__0_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.320 r  processor/sys_arrays/ins41/acc_memory1__0_carry__1/O[0]
                         net (fo=2, routed)           0.590    10.910    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_6__11_0[0]
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.325    11.235 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_9__5/O
                         net (fo=3, routed)           0.468    11.703    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_9__5_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.328    12.031 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_1__5/O
                         net (fo=1, routed)           0.646    12.677    processor/sys_arrays/ins41/acc_memory_reg[11]_0[1]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  processor/sys_arrays/ins41/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.062    processor/sys_arrays/ins41/acc_memory1__60_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.284 r  processor/sys_arrays/ins41/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.653    13.937    processor/sys_arrays/ins41/acc_memory1__60_carry__1_n_7
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    14.508 r  processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    14.508    processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.831 r  processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11/O[1]
                         net (fo=1, routed)           0.000    14.831    processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11_n_6
    SLICE_X38Y91         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434    14.775    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X38Y91         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[13]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.109    15.107    processor/sys_arrays/ins41/acc_memory_reg[13]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins11/acc_memory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 4.071ns (41.728%)  route 5.685ns (58.272%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.553     5.074    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X45Y90         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDSE (Prop_fdse_C_Q)         0.419     5.493 f  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.008     6.501    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I1_O)        0.325     6.826 f  processor/col_feeder/passdata_a[7]_i_4__0/O
                         net (fo=8, routed)           0.524     7.350    processor/col_feeder/passdata_a[7]_i_4__0_n_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I3_O)        0.328     7.678 f  processor/col_feeder/passdata_a[1]_i_1/O
                         net (fo=19, routed)          1.124     8.802    processor/row_feeder/A[1]
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.926 r  processor/row_feeder/acc_memory1__30_carry_i_8__0/O
                         net (fo=2, routed)           0.416     9.342    processor/row_feeder/temp_internal_arr_in_reg[3][29]_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I2_O)        0.124     9.466 r  processor/row_feeder/acc_memory1__30_carry_i_1/O
                         net (fo=1, routed)           0.494     9.959    processor/sys_arrays/ins11/acc_memory1__60_carry_i_5_0[2]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.344 r  processor/sys_arrays/ins11/acc_memory1__30_carry/CO[3]
                         net (fo=1, routed)           0.000    10.344    processor/sys_arrays/ins11/acc_memory1__30_carry_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.678 r  processor/sys_arrays/ins11/acc_memory1__30_carry__0/O[1]
                         net (fo=2, routed)           0.452    11.130    processor/row_feeder/O[0]
    SLICE_X51Y91         LUT4 (Prop_lut4_I0_O)        0.303    11.433 r  processor/row_feeder/acc_memory1__60_carry__0_i_9__0/O
                         net (fo=3, routed)           0.466    11.898    processor/row_feeder/acc_memory1__60_carry__0_i_9__0_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.022 r  processor/row_feeder/acc_memory1__60_carry__0_i_1__0/O
                         net (fo=1, routed)           0.723    12.746    processor/sys_arrays/ins11/acc_memory_reg[11]_0[2]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.131 r  processor/sys_arrays/ins11/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    processor/sys_arrays/ins11/acc_memory1__60_carry__0_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.353 r  processor/sys_arrays/ins11/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.479    13.832    processor/sys_arrays/ins11/acc_memory1[11]
    SLICE_X50Y91         LUT2 (Prop_lut2_I0_O)        0.299    14.131 r  processor/sys_arrays/ins11/acc_memory[8]_i_2/O
                         net (fo=1, routed)           0.000    14.131    processor/sys_arrays/ins11/acc_memory[8]_i_2_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.507 r  processor/sys_arrays/ins11/acc_memory_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.507    processor/sys_arrays/ins11/acc_memory_reg[8]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.830 r  processor/sys_arrays/ins11/acc_memory_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.830    processor/sys_arrays/ins11/acc_memory_reg[12]_i_1_n_6
    SLICE_X50Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.441    14.782    processor/sys_arrays/ins11/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  processor/sys_arrays/ins11/acc_memory_reg[13]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)        0.109    15.114    processor/sys_arrays/ins11/acc_memory_reg[13]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins41/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.749ns  (logic 3.859ns (39.584%)  route 5.890ns (60.416%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.553     5.074    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X45Y90         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDSE (Prop_fdse_C_Q)         0.419     5.493 f  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.008     6.501    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.299     6.800 r  processor/col_feeder/passdata_a[7]_i_3__1/O
                         net (fo=17, routed)          0.969     7.769    processor/col_feeder/passdata_a[7]_i_3__1_n_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.893 r  processor/col_feeder/passdata_a[5]_i_1__2/O
                         net (fo=21, routed)          0.981     8.874    processor/col_feeder/temp_internal_arr_in_reg[3][5]_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.998 r  processor/col_feeder/acc_memory1__0_carry__0_i_1__5/O
                         net (fo=2, routed)           0.575     9.573    processor/col_feeder/passdata_b_reg[1]_4[3]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  processor/col_feeder/acc_memory1__0_carry__0_i_5__11/O
                         net (fo=1, routed)           0.000     9.697    processor/sys_arrays/ins41/acc_memory1__60_carry_1[3]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.098 r  processor/sys_arrays/ins41/acc_memory1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.098    processor/sys_arrays/ins41/acc_memory1__0_carry__0_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.320 r  processor/sys_arrays/ins41/acc_memory1__0_carry__1/O[0]
                         net (fo=2, routed)           0.590    10.910    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_6__11_0[0]
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.325    11.235 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_9__5/O
                         net (fo=3, routed)           0.468    11.703    processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_9__5_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.328    12.031 r  processor/sys_arrays/ins31/acc_memory1__60_carry__0_i_1__5/O
                         net (fo=1, routed)           0.646    12.677    processor/sys_arrays/ins41/acc_memory_reg[11]_0[1]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  processor/sys_arrays/ins41/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.062    processor/sys_arrays/ins41/acc_memory1__60_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.284 r  processor/sys_arrays/ins41/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.653    13.937    processor/sys_arrays/ins41/acc_memory1__60_carry__1_n_7
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    14.508 r  processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11/CO[3]
                         net (fo=1, routed)           0.000    14.508    processor/sys_arrays/ins41/acc_memory_reg[8]_i_1__11_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.823 r  processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11/O[3]
                         net (fo=1, routed)           0.000    14.823    processor/sys_arrays/ins41/acc_memory_reg[12]_i_1__11_n_4
    SLICE_X38Y91         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434    14.775    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X38Y91         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[15]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.109    15.107    processor/sys_arrays/ins41/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 processor/col_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins21/acc_memory_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 3.935ns (40.696%)  route 5.734ns (59.304%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.553     5.074    processor/col_feeder/clk_IBUF_BUFG
    SLICE_X45Y90         FDSE                                         r  processor/col_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDSE (Prop_fdse_C_Q)         0.419     5.493 r  processor/col_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.341     6.834    processor/col_feeder/count_reg_n_0_[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.299     7.133 r  processor/col_feeder/passdata_a[1]_i_2/O
                         net (fo=1, routed)           0.486     7.620    processor/col_feeder/passdata_a[1]_i_2_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.744 r  processor/col_feeder/passdata_a[1]_i_1__0/O
                         net (fo=21, routed)          0.779     8.522    processor/sys_arrays/ins11/acc_memory1__0_carry__1_0[1]
    SLICE_X46Y89         LUT4 (Prop_lut4_I1_O)        0.150     8.672 r  processor/sys_arrays/ins11/acc_memory1__30_carry_i_2__3/O
                         net (fo=1, routed)           0.670     9.343    processor/sys_arrays/ins21/acc_memory1__60_carry_i_5__3_0[1]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     9.945 r  processor/sys_arrays/ins21/acc_memory1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     9.945    processor/sys_arrays/ins21/acc_memory1__30_carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.279 r  processor/sys_arrays/ins21/acc_memory1__30_carry__0/O[1]
                         net (fo=2, routed)           0.940    11.218    processor/sys_arrays/ins11/acc_memory1__60_carry__0_i_5__3_0[0]
    SLICE_X44Y86         LUT4 (Prop_lut4_I2_O)        0.303    11.521 r  processor/sys_arrays/ins11/acc_memory1__60_carry__0_i_11__3/O
                         net (fo=4, routed)           0.478    11.999    processor/sys_arrays/ins21/acc_memory1__60_carry__0_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.123 r  processor/sys_arrays/ins21/acc_memory1__60_carry__0_i_2__3/O
                         net (fo=1, routed)           0.483    12.606    processor/sys_arrays/ins21/acc_memory1__60_carry__0_i_2__3_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.010 r  processor/sys_arrays/ins21/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.010    processor/sys_arrays/ins21/acc_memory1__60_carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.333 r  processor/sys_arrays/ins21/acc_memory1__60_carry__1/O[1]
                         net (fo=2, routed)           0.557    13.890    processor/sys_arrays/ins21/acc_memory1__60_carry__1_n_6
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.196 r  processor/sys_arrays/ins21/acc_memory[12]_i_5__3/O
                         net (fo=1, routed)           0.000    14.196    processor/sys_arrays/ins21/acc_memory[12]_i_5__3_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.743 r  processor/sys_arrays/ins21/acc_memory_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    14.743    processor/sys_arrays/ins21/acc_memory_reg[12]_i_1__3_n_5
    SLICE_X47Y86         FDRE                                         r  processor/sys_arrays/ins21/acc_memory_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.433    14.774    processor/sys_arrays/ins21/clk_IBUF_BUFG
    SLICE_X47Y86         FDRE                                         r  processor/sys_arrays/ins21/acc_memory_reg[14]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y86         FDRE (Setup_fdre_C_D)        0.062    15.073    processor/sys_arrays/ins21/acc_memory_reg[14]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 processor/row_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins13/acc_memory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 4.051ns (41.694%)  route 5.665ns (58.306%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.558     5.079    processor/row_feeder/clk_IBUF_BUFG
    SLICE_X56Y91         FDSE                                         r  processor/row_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDSE (Prop_fdse_C_Q)         0.478     5.557 r  processor/row_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.111     6.668    processor/row_feeder/count_reg_n_0_[2]
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.298     6.966 f  processor/row_feeder/passdata_b[5]_i_2__1/O
                         net (fo=1, routed)           0.685     7.651    processor/row_feeder/passdata_b[5]_i_2__1_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.775 f  processor/row_feeder/passdata_b[5]_i_1__2/O
                         net (fo=18, routed)          0.644     8.419    processor/row_feeder/temp_internal_arr_in_reg[2][13]_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.150     8.569 r  processor/row_feeder/acc_memory1__30_carry_i_8__2/O
                         net (fo=1, routed)           0.538     9.108    processor/sys_arrays/ins12/acc_memory1__30_carry_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.326     9.434 r  processor/sys_arrays/ins12/acc_memory1__30_carry_i_4__1/O
                         net (fo=1, routed)           0.000     9.434    processor/sys_arrays/ins13/acc_memory1__60_carry_i_5__1_1[3]
    SLICE_X58Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  processor/sys_arrays/ins13/acc_memory1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     9.835    processor/sys_arrays/ins13/acc_memory1__30_carry_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.169 r  processor/sys_arrays/ins13/acc_memory1__30_carry__0/O[1]
                         net (fo=3, routed)           0.990    11.158    processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_5__1_0[0]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.303    11.461 r  processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_11__2/O
                         net (fo=4, routed)           0.522    11.983    processor/sys_arrays/ins12/passdata_a_reg[1]_2
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_2__2/O
                         net (fo=1, routed)           0.506    12.613    processor/sys_arrays/ins13/acc_memory_reg[11]_0[1]
    SLICE_X60Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.017 r  processor/sys_arrays/ins13/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.017    processor/sys_arrays/ins13/acc_memory1__60_carry__0_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  processor/sys_arrays/ins13/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.669    13.905    processor/sys_arrays/ins13/acc_memory1__60_carry__1_n_7
    SLICE_X58Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.461 r  processor/sys_arrays/ins13/acc_memory_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.461    processor/sys_arrays/ins13/acc_memory_reg[8]_i_1__1_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.795 r  processor/sys_arrays/ins13/acc_memory_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.795    processor/sys_arrays/ins13/acc_memory_reg[12]_i_1__1_n_6
    SLICE_X58Y87         FDRE                                         r  processor/sys_arrays/ins13/acc_memory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.504    14.845    processor/sys_arrays/ins13/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  processor/sys_arrays/ins13/acc_memory_reg[13]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)        0.062    15.130    processor/sys_arrays/ins13/acc_memory_reg[13]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.795    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 processor/row_feeder/count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sys_arrays/ins13/acc_memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mainclk rise@10.000ns - mainclk rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 4.030ns (41.568%)  route 5.665ns (58.432%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.558     5.079    processor/row_feeder/clk_IBUF_BUFG
    SLICE_X56Y91         FDSE                                         r  processor/row_feeder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDSE (Prop_fdse_C_Q)         0.478     5.557 r  processor/row_feeder/count_reg[2]/Q
                         net (fo=40, routed)          1.111     6.668    processor/row_feeder/count_reg_n_0_[2]
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.298     6.966 f  processor/row_feeder/passdata_b[5]_i_2__1/O
                         net (fo=1, routed)           0.685     7.651    processor/row_feeder/passdata_b[5]_i_2__1_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.775 f  processor/row_feeder/passdata_b[5]_i_1__2/O
                         net (fo=18, routed)          0.644     8.419    processor/row_feeder/temp_internal_arr_in_reg[2][13]_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.150     8.569 r  processor/row_feeder/acc_memory1__30_carry_i_8__2/O
                         net (fo=1, routed)           0.538     9.108    processor/sys_arrays/ins12/acc_memory1__30_carry_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.326     9.434 r  processor/sys_arrays/ins12/acc_memory1__30_carry_i_4__1/O
                         net (fo=1, routed)           0.000     9.434    processor/sys_arrays/ins13/acc_memory1__60_carry_i_5__1_1[3]
    SLICE_X58Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.835 r  processor/sys_arrays/ins13/acc_memory1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     9.835    processor/sys_arrays/ins13/acc_memory1__30_carry_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.169 r  processor/sys_arrays/ins13/acc_memory1__30_carry__0/O[1]
                         net (fo=3, routed)           0.990    11.158    processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_5__1_0[0]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.303    11.461 r  processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_11__2/O
                         net (fo=4, routed)           0.522    11.983    processor/sys_arrays/ins12/passdata_a_reg[1]_2
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  processor/sys_arrays/ins12/acc_memory1__60_carry__0_i_2__2/O
                         net (fo=1, routed)           0.506    12.613    processor/sys_arrays/ins13/acc_memory_reg[11]_0[1]
    SLICE_X60Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.017 r  processor/sys_arrays/ins13/acc_memory1__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.017    processor/sys_arrays/ins13/acc_memory1__60_carry__0_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  processor/sys_arrays/ins13/acc_memory1__60_carry__1/O[0]
                         net (fo=2, routed)           0.669    13.905    processor/sys_arrays/ins13/acc_memory1__60_carry__1_n_7
    SLICE_X58Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.461 r  processor/sys_arrays/ins13/acc_memory_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.461    processor/sys_arrays/ins13/acc_memory_reg[8]_i_1__1_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.774 r  processor/sys_arrays/ins13/acc_memory_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.774    processor/sys_arrays/ins13/acc_memory_reg[12]_i_1__1_n_4
    SLICE_X58Y87         FDRE                                         r  processor/sys_arrays/ins13/acc_memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.504    14.845    processor/sys_arrays/ins13/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  processor/sys_arrays/ins13/acc_memory_reg[15]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)        0.062    15.130    processor/sys_arrays/ins13/acc_memory_reg[15]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 processor/C_reg[3][1][11]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bucket_reg[27][3]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.387%)  route 0.208ns (59.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.557     1.440    processor/clk_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  processor/C_reg[3][1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  processor/C_reg[3][1][11]/Q
                         net (fo=1, routed)           0.208     1.789    transmitter/bucket_reg[27][7]_0[11]
    SLICE_X39Y84         FDRE                                         r  transmitter/bucket_reg[27][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.823     1.951    transmitter/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  transmitter/bucket_reg[27][3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X39Y84         FDRE (Hold_fdre_C_D)         0.057     1.759    transmitter/bucket_reg[27][3]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/C_reg[3][0][6]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bucket_reg[24][6]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.959%)  route 0.230ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.557     1.440    processor/clk_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  processor/C_reg[3][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  processor/C_reg[3][0][6]/Q
                         net (fo=1, routed)           0.230     1.812    transmitter/bucket_reg[25][7]_0[6]
    SLICE_X36Y84         FDRE                                         r  transmitter/bucket_reg[24][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.823     1.951    transmitter/clk_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  transmitter/bucket_reg[24][6]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.072     1.774    transmitter/bucket_reg[24][6]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 processor/C_reg[3][3][13]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bucket_reg[31][5]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.240%)  route 0.238ns (62.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.550     1.433    processor/clk_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  processor/C_reg[3][3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  processor/C_reg[3][3][13]/Q
                         net (fo=1, routed)           0.238     1.812    transmitter/bucket_reg[31][7]_0[13]
    SLICE_X36Y83         FDRE                                         r  transmitter/bucket_reg[31][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.822     1.950    transmitter/clk_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  transmitter/bucket_reg[31][5]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.072     1.773    transmitter/bucket_reg[31][5]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins31/acc_memory_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[2][0][10]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.698%)  route 0.211ns (56.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.558     1.441    processor/sys_arrays/ins31/clk_IBUF_BUFG
    SLICE_X34Y88         FDRE                                         r  processor/sys_arrays/ins31/acc_memory_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  processor/sys_arrays/ins31/acc_memory_reg[10]/Q
                         net (fo=2, routed)           0.211     1.817    processor/ins31/acc_memory_reg[10]
    SLICE_X39Y88         FDRE                                         r  processor/C_reg[2][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.827     1.955    processor/clk_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  processor/C_reg[2][0][10]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.070     1.776    processor/C_reg[2][0][10]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 processor/C_reg[2][0][5]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bucket_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.611%)  route 0.234ns (62.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.556     1.439    processor/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  processor/C_reg[2][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  processor/C_reg[2][0][5]/Q
                         net (fo=1, routed)           0.234     1.814    transmitter/bucket_reg[17][7]_0[5]
    SLICE_X36Y85         FDRE                                         r  transmitter/bucket_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.824     1.952    transmitter/clk_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  transmitter/bucket_reg[16][5]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.070     1.773    transmitter/bucket_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 processor/C_reg[3][1][10]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bucket_reg[27][2]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.016%)  route 0.217ns (56.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.555     1.438    processor/clk_IBUF_BUFG
    SLICE_X34Y83         FDRE                                         r  processor/C_reg[3][1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  processor/C_reg[3][1][10]/Q
                         net (fo=1, routed)           0.217     1.819    transmitter/bucket_reg[27][7]_0[10]
    SLICE_X39Y83         FDRE                                         r  transmitter/bucket_reg[27][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.822     1.950    transmitter/clk_IBUF_BUFG
    SLICE_X39Y83         FDRE                                         r  transmitter/bucket_reg[27][2]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.075     1.776    transmitter/bucket_reg[27][2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins44/acc_memory_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][3][14]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.814%)  route 0.222ns (61.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.549     1.432    processor/sys_arrays/ins44/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  processor/sys_arrays/ins44/acc_memory_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  processor/sys_arrays/ins44/acc_memory_reg[14]/Q
                         net (fo=2, routed)           0.222     1.796    processor/ins44/acc_memory_reg[14]
    SLICE_X34Y77         FDRE                                         r  processor/C_reg[3][3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.815     1.943    processor/clk_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  processor/C_reg[3][3][14]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.052     1.746    processor/C_reg[3][3][14]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 processor/C_reg[2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bucket_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.922%)  route 0.241ns (63.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.556     1.439    processor/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  processor/C_reg[2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  processor/C_reg[2][0][2]/Q
                         net (fo=1, routed)           0.241     1.821    transmitter/bucket_reg[17][7]_0[2]
    SLICE_X38Y82         FDRE                                         r  transmitter/bucket_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.821     1.949    transmitter/clk_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  transmitter/bucket_reg[16][2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.063     1.763    transmitter/bucket_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins41/acc_memory_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][0][7]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.799%)  route 0.228ns (58.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.559     1.442    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  processor/sys_arrays/ins41/acc_memory_reg[7]/Q
                         net (fo=2, routed)           0.228     1.835    processor/ins41/acc_memory_reg[7]
    SLICE_X35Y87         FDRE                                         r  processor/C_reg[3][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.824     1.952    processor/clk_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  processor/C_reg[3][0][7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.072     1.775    processor/C_reg[3][0][7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 processor/sys_arrays/ins41/acc_memory_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/C_reg[3][0][6]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mainclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainclk rise@0.000ns - mainclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.796%)  route 0.228ns (58.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.559     1.442    processor/sys_arrays/ins41/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  processor/sys_arrays/ins41/acc_memory_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  processor/sys_arrays/ins41/acc_memory_reg[6]/Q
                         net (fo=2, routed)           0.228     1.835    processor/ins41/acc_memory_reg[6]
    SLICE_X35Y87         FDRE                                         r  processor/C_reg[3][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.824     1.952    processor/clk_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  processor/C_reg[3][0][6]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.070     1.773    processor/C_reg[3][0][6]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mainclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   controller/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y92   loader/byte_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y92   loader/byte_count_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   controller/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   controller/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   controller/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   controller/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   controller/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   controller/FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainclk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.414ns  (logic 3.974ns (47.230%)  route 4.440ns (52.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.612     5.133    transmitter/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  transmitter/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  transmitter/tx_reg/Q
                         net (fo=1, routed)           4.440    10.029    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.547 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.547    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.359ns  (logic 3.960ns (53.806%)  route 3.400ns (46.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  controller/FSM_onehot_current_state_reg[5]/Q
                         net (fo=5, routed)           3.400     8.988    state_led_OBUF[4]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.492 r  state_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.492    state_led[4]
    U3                                                                r  state_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 3.981ns (55.867%)  route 3.145ns (44.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  controller/FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           3.145     8.734    state_led_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.259 r  state_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.259    state_led[5]
    W3                                                                r  state_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 4.101ns (60.278%)  route 2.703ns (39.722%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    SLICE_X63Y78         FDSE                                         r  controller/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDSE (Prop_fdse_C_Q)         0.456     5.589 r  controller/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.873     6.462    controller/rst_mem
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.586 r  controller/state_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.830     8.416    state_led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.937 r  state_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.937    state_led[0]
    L1                                                                r  state_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 3.971ns (58.565%)  route 2.810ns (41.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.621     5.142    controller/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  controller/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  controller/FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          2.810     8.408    state_led_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.923 r  state_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.923    state_led[1]
    P1                                                                r  state_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 3.963ns (64.699%)  route 2.162ns (35.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  controller/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          2.162     7.751    state_led_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.259 r  state_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.259    state_led[2]
    N3                                                                r  state_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.780ns  (logic 3.974ns (68.759%)  route 1.806ns (31.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.612     5.133    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  controller/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           1.806     7.395    state_led_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         3.518    10.913 r  state_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.913    state_led[3]
    P3                                                                r  state_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.360ns (75.782%)  route 0.435ns (24.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.583     1.466    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  controller/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           0.435     2.042    state_led_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.261 r  state_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.261    state_led[3]
    P3                                                                r  state_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.349ns (71.253%)  route 0.544ns (28.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.583     1.466    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  controller/FSM_onehot_current_state_reg[3]/Q
                         net (fo=13, routed)          0.544     2.152    state_led_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.360 r  state_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.360    state_led[2]
    N3                                                                r  state_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.408ns (74.081%)  route 0.493ns (25.919%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.589     1.472    controller/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  controller/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  controller/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.110     1.723    controller/current_state[1]
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.768 r  controller/state_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.383     2.151    state_led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.373 r  state_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.373    state_led[0]
    L1                                                                r  state_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.357ns (61.556%)  route 0.848ns (38.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.589     1.472    controller/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  controller/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  controller/FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.848     2.461    state_led_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.677 r  state_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.677    state_led[1]
    P1                                                                r  state_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.367ns (58.346%)  route 0.976ns (41.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.583     1.466    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  controller/FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.976     2.583    state_led_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.810 r  state_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.810    state_led[5]
    W3                                                                r  state_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.346ns (55.149%)  route 1.095ns (44.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.583     1.466    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  controller/FSM_onehot_current_state_reg[5]/Q
                         net (fo=5, routed)           1.095     2.702    state_led_OBUF[4]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.907 r  state_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.907    state_led[4]
    U3                                                                r  state_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.360ns (45.105%)  route 1.655ns (54.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.583     1.466    transmitter/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  transmitter/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  transmitter/tx_reg/Q
                         net (fo=1, routed)           1.655     3.262    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.481 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.481    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mainclk

Max Delay          1328 Endpoints
Min Delay          1328 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[3][16]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.895ns  (logic 1.934ns (19.547%)  route 7.961ns (80.453%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.565     8.825    loader/mem_a_reg[0][23]_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.326     9.151 r  loader/mem_a[3][23]_i_1/O
                         net (fo=8, routed)           0.744     9.895    loader/mem_a[3][23]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  loader/mem_a_reg[3][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434     4.775    loader/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  loader/mem_a_reg[3][16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[3][17]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.895ns  (logic 1.934ns (19.547%)  route 7.961ns (80.453%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.565     8.825    loader/mem_a_reg[0][23]_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.326     9.151 r  loader/mem_a[3][23]_i_1/O
                         net (fo=8, routed)           0.744     9.895    loader/mem_a[3][23]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  loader/mem_a_reg[3][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434     4.775    loader/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  loader/mem_a_reg[3][17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[3][18]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.895ns  (logic 1.934ns (19.547%)  route 7.961ns (80.453%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.565     8.825    loader/mem_a_reg[0][23]_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.326     9.151 r  loader/mem_a[3][23]_i_1/O
                         net (fo=8, routed)           0.744     9.895    loader/mem_a[3][23]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  loader/mem_a_reg[3][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434     4.775    loader/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  loader/mem_a_reg[3][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[3][19]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.895ns  (logic 1.934ns (19.547%)  route 7.961ns (80.453%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.565     8.825    loader/mem_a_reg[0][23]_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.326     9.151 r  loader/mem_a[3][23]_i_1/O
                         net (fo=8, routed)           0.744     9.895    loader/mem_a[3][23]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  loader/mem_a_reg[3][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.434     4.775    loader/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  loader/mem_a_reg[3][19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[3][12]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.934ns (19.853%)  route 7.809ns (80.147%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.532     8.793    loader/mem_a_reg[0][23]_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326     9.119 r  loader/mem_a[3][15]_i_1/O
                         net (fo=8, routed)           0.623     9.743    loader/mem_a[3][15]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  loader/mem_a_reg[3][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.435     4.776    loader/clk_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  loader/mem_a_reg[3][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[3][13]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.934ns (19.853%)  route 7.809ns (80.147%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.532     8.793    loader/mem_a_reg[0][23]_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326     9.119 r  loader/mem_a[3][15]_i_1/O
                         net (fo=8, routed)           0.623     9.743    loader/mem_a[3][15]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  loader/mem_a_reg[3][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.435     4.776    loader/clk_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  loader/mem_a_reg[3][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[3][14]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.934ns (19.853%)  route 7.809ns (80.147%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.532     8.793    loader/mem_a_reg[0][23]_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326     9.119 r  loader/mem_a[3][15]_i_1/O
                         net (fo=8, routed)           0.623     9.743    loader/mem_a[3][15]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  loader/mem_a_reg[3][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.435     4.776    loader/clk_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  loader/mem_a_reg[3][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[3][15]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.934ns (19.853%)  route 7.809ns (80.147%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.532     8.793    loader/mem_a_reg[0][23]_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326     9.119 r  loader/mem_a[3][15]_i_1/O
                         net (fo=8, routed)           0.623     9.743    loader/mem_a[3][15]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  loader/mem_a_reg[3][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.435     4.776    loader/clk_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  loader/mem_a_reg[3][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[2][22]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.732ns  (logic 1.934ns (19.875%)  route 7.797ns (80.125%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.319     8.580    loader/mem_a_reg[0][23]_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.326     8.906 r  loader/mem_a[2][23]_i_1/O
                         net (fo=8, routed)           0.826     9.732    loader/mem_a[2][23]_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  loader/mem_a_reg[2][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.435     4.776    loader/clk_IBUF_BUFG
    SLICE_X36Y96         FDRE                                         r  loader/mem_a_reg[2][22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            loader/mem_a_reg[2][23]/CE
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.732ns  (logic 1.934ns (19.875%)  route 7.797ns (80.125%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=45, routed)          4.653     6.109    controller/rst_IBUF
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.261 r  controller/mem_a[0][31]_i_2/O
                         net (fo=16, routed)          2.319     8.580    loader/mem_a_reg[0][23]_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.326     8.906 r  loader/mem_a[2][23]_i_1/O
                         net (fo=8, routed)           0.826     9.732    loader/mem_a[2][23]_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  loader/mem_a_reg[2][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        1.435     4.776    loader/clk_IBUF_BUFG
    SLICE_X36Y96         FDRE                                         r  loader/mem_a_reg[2][23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.224ns (23.035%)  route 0.749ns (76.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=45, routed)          0.749     0.974    controller/rst_IBUF
    SLICE_X63Y78         FDSE                                         r  controller/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.851     1.979    controller/clk_IBUF_BUFG
    SLICE_X63Y78         FDSE                                         r  controller/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.224ns (22.932%)  route 0.754ns (77.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=45, routed)          0.754     0.978    controller/rst_IBUF
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.851     1.979    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.224ns (22.932%)  route 0.754ns (77.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=45, routed)          0.754     0.978    controller/rst_IBUF
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.851     1.979    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.224ns (22.932%)  route 0.754ns (77.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=45, routed)          0.754     0.978    controller/rst_IBUF
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.851     1.979    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            controller/FSM_onehot_current_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.224ns (22.932%)  route 0.754ns (77.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=45, routed)          0.754     0.978    controller/rst_IBUF
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.851     1.979    controller/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  controller/FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.269ns (21.697%)  route 0.972ns (78.303%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=45, routed)          0.972     1.196    transmitter/rst_IBUF
    SLICE_X61Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.241 r  transmitter/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.241    transmitter/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X61Y78         FDRE                                         r  transmitter/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.850     1.977    transmitter/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  transmitter/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            receiver/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.224ns (17.943%)  route 1.026ns (82.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=45, routed)          1.026     1.250    receiver/rst_IBUF
    SLICE_X62Y81         FDRE                                         r  receiver/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.854     1.982    receiver/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  receiver/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            receiver/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.269ns (21.078%)  route 1.008ns (78.922%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=45, routed)          1.008     1.232    receiver/rst_IBUF
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.277 r  receiver/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.277    receiver/shift_reg[7]_i_1_n_0
    SLICE_X63Y83         FDRE                                         r  receiver/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.856     1.984    receiver/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  receiver/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            receiver/bit_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.269ns (19.748%)  route 1.094ns (80.252%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=45, routed)          1.094     1.318    receiver/rst_IBUF
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.363 r  receiver/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.363    receiver/bit_count[2]_i_1_n_0
    SLICE_X63Y83         FDRE                                         r  receiver/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.856     1.984    receiver/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  receiver/bit_count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/C_reg[0][2][1]/R
                            (rising edge-triggered cell FDRE clocked by mainclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.270ns (18.679%)  route 1.177ns (81.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_IBUF_inst/O
                         net (fo=45, routed)          0.942     1.166    controller/rst_IBUF
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.046     1.212 r  controller/FSM_onehot_state[3]_i_1__1/O
                         net (fo=715, routed)         0.235     1.447    processor/st_rst0
    SLICE_X61Y81         FDRE                                         r  processor/C_reg[0][2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mainclk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1579, routed)        0.853     1.980    processor/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  processor/C_reg[0][2][1]/C





