digraph "0_linux_0b79459b482e85cb7426aa7da683a9f2c97aeae1_2@pointer" {
"1000528" [label="(Call,set_msr_hyperv_pw(vcpu, msr, data))"];
"1000515" [label="(Call,kvm_hv_msr_partition_wide(msr))"];
"1000526" [label="(Call,r = set_msr_hyperv_pw(vcpu, msr, data))"];
"1000539" [label="(Return,return r;)"];
"1000527" [label="(Identifier,r)"];
"1000544" [label="(Identifier,vcpu)"];
"1000531" [label="(Identifier,data)"];
"1000523" [label="(Identifier,vcpu)"];
"1000528" [label="(Call,set_msr_hyperv_pw(vcpu, msr, data))"];
"1000530" [label="(Identifier,msr)"];
"1000539" [label="(Return,return r;)"];
"1000540" [label="(Identifier,r)"];
"1000516" [label="(Identifier,msr)"];
"1000529" [label="(Identifier,vcpu)"];
"1000526" [label="(Call,r = set_msr_hyperv_pw(vcpu, msr, data))"];
"1000638" [label="(MethodReturn,int)"];
"1000515" [label="(Call,kvm_hv_msr_partition_wide(msr))"];
"1000543" [label="(Call,set_msr_hyperv(vcpu, msr, data))"];
"1000517" [label="(Block,)"];
"1000536" [label="(Identifier,vcpu)"];
"1000514" [label="(ControlStructure,if (kvm_hv_msr_partition_wide(msr)))"];
"1000528" -> "1000526"  [label="AST: "];
"1000528" -> "1000531"  [label="CFG: "];
"1000529" -> "1000528"  [label="AST: "];
"1000530" -> "1000528"  [label="AST: "];
"1000531" -> "1000528"  [label="AST: "];
"1000526" -> "1000528"  [label="CFG: "];
"1000528" -> "1000638"  [label="DDG: data"];
"1000528" -> "1000638"  [label="DDG: msr"];
"1000528" -> "1000638"  [label="DDG: vcpu"];
"1000528" -> "1000526"  [label="DDG: vcpu"];
"1000528" -> "1000526"  [label="DDG: msr"];
"1000528" -> "1000526"  [label="DDG: data"];
"1000515" -> "1000528"  [label="DDG: msr"];
"1000515" -> "1000514"  [label="AST: "];
"1000515" -> "1000516"  [label="CFG: "];
"1000516" -> "1000515"  [label="AST: "];
"1000523" -> "1000515"  [label="CFG: "];
"1000544" -> "1000515"  [label="CFG: "];
"1000515" -> "1000638"  [label="DDG: kvm_hv_msr_partition_wide(msr)"];
"1000515" -> "1000543"  [label="DDG: msr"];
"1000526" -> "1000517"  [label="AST: "];
"1000527" -> "1000526"  [label="AST: "];
"1000536" -> "1000526"  [label="CFG: "];
"1000526" -> "1000638"  [label="DDG: set_msr_hyperv_pw(vcpu, msr, data)"];
"1000526" -> "1000638"  [label="DDG: r"];
"1000526" -> "1000539"  [label="DDG: r"];
"1000539" -> "1000517"  [label="AST: "];
"1000539" -> "1000540"  [label="CFG: "];
"1000540" -> "1000539"  [label="AST: "];
"1000638" -> "1000539"  [label="CFG: "];
"1000539" -> "1000638"  [label="DDG: <RET>"];
"1000540" -> "1000539"  [label="DDG: r"];
}
