
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011705                       # Number of seconds simulated
sim_ticks                                 11705230000                       # Number of ticks simulated
final_tick                                11705230000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98806                       # Simulator instruction rate (inst/s)
host_op_rate                                   160358                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49962219                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670600                       # Number of bytes of host memory used
host_seconds                                   234.28                       # Real time elapsed on the host
sim_insts                                    23148505                       # Number of instructions simulated
sim_ops                                      37568983                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             342912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5358                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4379581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24916042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29295623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4379581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4379581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4379581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24916042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29295623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11056                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 342912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  342912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11705118000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    461.128205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   310.226152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.272029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          144     19.43%     19.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          130     17.54%     36.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           51      6.88%     43.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           53      7.15%     51.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          139     18.76%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      6.34%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      3.91%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      4.18%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          117     15.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          741                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4379580.751510222442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24916041.803535684943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26525250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    256607000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33115.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56310.51                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    182669750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               283132250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26790000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34092.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52842.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        29.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2184605.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2627520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1385175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20563200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         153660000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61011660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13773120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       504912840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       269011680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2385465780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3412410975                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            291.528742                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          11535398750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29762000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      65000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9727749500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    700551000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      74861750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1107305750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2734620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1426920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17692920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         76215360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42939810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4599360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       295371720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        86198880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2590462560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3117642150                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            266.346082                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          11598995750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8681000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      32240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  10726860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    224469000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      65249000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    647731000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2456429                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2456429                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3012                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2125584                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1431                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2125584                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2105931                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19653                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1818                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4747954                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110243                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           496                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            81                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4213431                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11705231                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4233967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23235046                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2456429                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2107362                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7432361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6136                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           412                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   4213386                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1248                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11669983                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.232938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.546603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4770732     40.88%     40.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2014423     17.26%     58.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11138      0.10%     58.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35674      0.31%     58.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   281865      2.42%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    15280      0.13%     61.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    34295      0.29%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1877627     16.09%     77.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2628949     22.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11669983                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.209857                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.985014                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3308302                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2151156                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5084629                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1122828                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3068                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               37702364                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3068                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3563205                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1010398                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2459                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5865727                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1225126                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               37690530                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                593391                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 315410                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    351                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15911                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            43379947                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              87055170                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         40348432                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          23084198                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              43239516                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   140431                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3909158                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4490899                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113022                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2020284                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2019441                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   37667462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  37633742                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               800                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           98555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       139059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11669983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.224833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.738072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              606269      5.20%      5.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1741376     14.92%     20.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1815389     15.56%     35.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2316463     19.85%     55.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1757942     15.06%     70.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2565766     21.99%     92.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              629762      5.40%     97.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              223099      1.91%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               13917      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11669983                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   47295     97.67%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.03%     97.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.05%     97.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.01%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    628      1.30%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   416      0.86%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                17      0.04%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2198      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              26310147     69.91%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1142      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              524966      1.39%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  414      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  825      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1049      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 614      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                199      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097154      5.57%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097152      5.57%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                28695      0.08%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13172      0.04%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4458440     11.85%     94.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097545      5.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               37633742                       # Type of FU issued
system.cpu.iq.rate                           3.215122                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       48424                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001287                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           56040581                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          22285531                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     22151806                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30946110                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           15480606                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     15471785                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               22206861                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15473107                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2326                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14174                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6108                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3068                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   49019                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4320                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            37667539                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               112                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4490899                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113022                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    612                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3439                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            699                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3129                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3828                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              37627384                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4485785                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6358                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6596024                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2444069                       # Number of branches executed
system.cpu.iew.exec_stores                    2110239                       # Number of stores executed
system.cpu.iew.exec_rate                     3.214579                       # Inst execution rate
system.cpu.iew.wb_sent                       37624960                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      37623591                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  28204894                       # num instructions producing a value
system.cpu.iew.wb_consumers                  39334530                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.214254                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.717052                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           98659                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3031                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11655103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.223393                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.146698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1801074     15.45%     15.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5009711     42.98%     58.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176022      1.51%     59.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8652      0.07%     60.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       176522      1.51%     61.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       811979      6.97%     68.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       972091      8.34%     76.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9673      0.08%     76.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2689379     23.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11655103                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23148505                       # Number of instructions committed
system.cpu.commit.committedOps               37568983                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6583639                       # Number of memory references committed
system.cpu.commit.loads                       4476725                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2440417                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   15469500                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  28653201                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1154      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         26262545     69.90%     69.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     69.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     69.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         524306      1.40%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      5.58%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      5.58%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           19615      0.05%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9426      0.03%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     11.86%     94.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      5.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          37568983                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2689379                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     46633366                       # The number of ROB reads
system.cpu.rob.rob_writes                    75350333                       # The number of ROB writes
system.cpu.timesIdled                             488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23148505                       # Number of Instructions Simulated
system.cpu.committedOps                      37568983                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.505658                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.505658                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.977621                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.977621                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 40239183                       # number of integer regfile reads
system.cpu.int_regfile_writes                19697214                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  23076347                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13373838                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  12062608                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10228342                       # number of cc regfile writes
system.cpu.misc_regfile_reads                11488761                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.656281                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6835611                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33605                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            203.410534                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.656281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          705                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13737285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13737285                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4695535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4695535                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106471                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6802006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6802006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6802006                       # number of overall hits
system.cpu.dcache.overall_hits::total         6802006                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49391                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49391                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          443                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        49834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          49834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        49834                       # number of overall misses
system.cpu.dcache.overall_misses::total         49834                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1968014000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1968014000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45479000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45479000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2013493000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2013493000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2013493000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2013493000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4744926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4744926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6851840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6851840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6851840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6851840                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010409                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000210                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007273                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007273                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39845.599401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39845.599401                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102661.399549                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102661.399549                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40404.001284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40404.001284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40404.001284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40404.001284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13805                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               313                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.105431                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14012                       # number of writebacks
system.cpu.dcache.writebacks::total             14012                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16223                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        16229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16229                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33168                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          437                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          437                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        33605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33605                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33605                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1248421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1248421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44159000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44159000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1292580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1292580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1292580000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1292580000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004905                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004905                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004905                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004905                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37639.321032                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37639.321032                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101050.343249                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101050.343249                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38463.919060                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38463.919060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38463.919060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38463.919060                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32581                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           687.664636                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4213107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5182.173432                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   687.664636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          722                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          671                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8427585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8427585                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      4212294                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4212294                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      4212294                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4212294                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4212294                       # number of overall hits
system.cpu.icache.overall_hits::total         4212294                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1092                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1092                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1092                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1092                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1092                       # number of overall misses
system.cpu.icache.overall_misses::total          1092                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108760998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108760998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    108760998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108760998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108760998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108760998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4213386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4213386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      4213386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4213386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4213386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4213386                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000259                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000259                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99597.983516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99597.983516                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99597.983516                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99597.983516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99597.983516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99597.983516                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.icache.writebacks::total                91                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          813                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          813                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          813                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          813                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          813                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          813                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86356998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86356998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86356998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86356998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86356998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86356998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106220.169742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106220.169742                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106220.169742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106220.169742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106220.169742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106220.169742                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4506.714268                       # Cycle average of tags in use
system.l2.tags.total_refs                       67082                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.519970                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       747.094719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3759.619549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.114734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.137534                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3844                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163513                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    542014                       # Number of tag accesses
system.l2.tags.data_accesses                   542014                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        14012                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14012                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           90                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               90                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         29026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29026                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                29048                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29060                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               29048                       # number of overall hits
system.l2.overall_hits::total                   29060                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              801                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4142                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4557                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5358                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               801                       # number of overall misses
system.l2.overall_misses::.cpu.data              4557                       # number of overall misses
system.l2.overall_misses::total                  5358                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     42358000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42358000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83646000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83646000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    539101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    539101000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83646000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    581459000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        665105000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83646000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    581459000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       665105000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        14012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           90                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           90                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        33168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34418                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34418                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.949657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949657                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985240                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.124879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.124879                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.135605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155674                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.135605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155674                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102067.469880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102067.469880                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104426.966292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104426.966292                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130154.756156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130154.756156                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104426.966292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127596.883915                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124133.072042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104426.966292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127596.883915                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124133.072042                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4142                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5358                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    456261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    456261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    490319000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    557945000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    490319000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    557945000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.124879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124879                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.135605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155674                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.135605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155674                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82067.469880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82067.469880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84426.966292                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84426.966292                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 110154.756156                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110154.756156                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84426.966292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107596.883915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104133.072042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84426.966292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107596.883915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104133.072042                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4943                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4943                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5358                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5358000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28213000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        67090                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  11705230000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           91                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             437                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33168                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        99791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                101508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3047488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3105344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000232                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34410     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34418                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           95296000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2440998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         100815000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
