TimeQuest Timing Analyzer report for FK_quadrature_decoder
Wed Jun 02 02:17:50 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 30. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 45. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Propagation Delay
 52. Minimum Propagation Delay
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Progagation Delay
 60. Minimum Progagation Delay
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; FK_quadrature_decoder                                             ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; FK_quadrature_decoder.sdc ; OK     ; Wed Jun 02 02:17:49 2021 ;
+---------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 180.02 MHz ; 180.02 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; 14.445 ; 0.000           ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.357 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 9.683 ; 0.000                          ;
+----------+-------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                          ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 14.445 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.475      ;
; 14.445 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.475      ;
; 14.445 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.475      ;
; 14.445 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.475      ;
; 14.445 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.475      ;
; 14.655 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.655 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.655 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.655 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.655 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.660 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.260      ;
; 14.660 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.260      ;
; 14.660 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.260      ;
; 14.660 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.260      ;
; 14.660 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.260      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.706 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.211      ;
; 14.755 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.165      ;
; 14.755 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.165      ;
; 14.755 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.165      ;
; 14.755 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.165      ;
; 14.755 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.165      ;
; 14.779 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[143] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.137      ;
; 14.779 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[151] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.137      ;
; 14.779 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[158] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.137      ;
; 14.779 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[159] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.137      ;
; 14.779 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[160] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.137      ;
; 14.779 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[166] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.137      ;
; 14.779 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[167] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.137      ;
; 14.779 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[168] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.137      ;
; 14.889 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[161] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.026      ;
; 14.889 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[162] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.026      ;
; 14.889 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[163] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.026      ;
; 14.889 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[169] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.026      ;
; 14.889 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[170] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.026      ;
; 14.889 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[171] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.026      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[144] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[145] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[146] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[147] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[148] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[149] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[150] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[152] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[153] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[154] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[155] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[156] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[157] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[197] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[198] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.902 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[199] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.013      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.916 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.001      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.921 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.996      ;
; 14.933 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[6] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.987      ;
; 14.933 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[6] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.987      ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                            ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; uart_rx:rxcomp|rx_br_cntr[0]                                     ; uart_rx:rxcomp|rx_br_cntr[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:rxcomp|rx_br_cntr[1]                                     ; uart_rx:rxcomp|rx_br_cntr[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:rxcomp|rx_br_cntr[3]                                     ; uart_rx:rxcomp|rx_br_cntr[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:rxcomp|rx_br_cntr[5]                                     ; uart_rx:rxcomp|rx_br_cntr[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:rxcomp|rx_br_cntr[6]                                     ; uart_rx:rxcomp|rx_br_cntr[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_state.rx_start_bit                             ; uart_rx:rxcomp|rx_state.rx_start_bit                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_bit_cntr[0]                                    ; uart_rx:rxcomp|rx_bit_cntr[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_bit_cntr[1]                                    ; uart_rx:rxcomp|rx_bit_cntr[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_bit_cntr[2]                                    ; uart_rx:rxcomp|rx_bit_cntr[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_bit_cntr[3]                                    ; uart_rx:rxcomp|rx_bit_cntr[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_br_cntr[2]                                     ; uart_rx:rxcomp|rx_br_cntr[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_br_cntr[4]                                     ; uart_rx:rxcomp|rx_br_cntr[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_br_cntr[7]                                     ; uart_rx:rxcomp|rx_br_cntr[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_state.rx_stop_bit                              ; uart_rx:rxcomp|rx_state.rx_stop_bit                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_data[7]                                        ; uart_rx:rxcomp|rx_data[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_data[5]                                        ; uart_rx:rxcomp|rx_data[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_data[4]                                        ; uart_rx:rxcomp|rx_data[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_data[6]                                        ; uart_rx:rxcomp|rx_data[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:state.b_idle                            ; boss:boss_inst|\boss_fsm:state.b_idle                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_data[2]                                        ; uart_rx:rxcomp|rx_data[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_data[1]                                        ; uart_rx:rxcomp|rx_data[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_data[0]                                        ; uart_rx:rxcomp|rx_data[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:rxcomp|rx_data[3]                                        ; uart_rx:rxcomp|rx_data[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:state.b_receive_bytes_wait              ; boss:boss_inst|\boss_fsm:state.b_receive_bytes_wait              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_align            ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_align            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:state.b_receive_bytes                   ; boss:boss_inst|\boss_fsm:state.b_receive_bytes                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:tempBitCounter[4]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:tempBitCounter[1]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:tempBitCounter[3]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:configData[0]                           ; boss:boss_inst|\boss_fsm:configData[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_config_header    ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_config_header    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|\boss_fsm:state.b_wait_for_ack                    ; boss:boss_inst|\boss_fsm:state.b_wait_for_ack                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:b2v_inst4|tx_bit_cntr[0]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:b2v_inst4|tx_bit_cntr[1]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:b2v_inst4|tx_bit_cntr[2]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:b2v_inst4|tx_bit_cntr[3]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:b2v_inst4|tx_state.tx_stop_bit                           ; uart_tx:b2v_inst4|tx_state.tx_stop_bit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_unready ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_unready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_ack               ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_ack               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_timer             ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_timer             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[1]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[2]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[3]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[4]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|\watcher_fsm:state.w_append_bits_to_message     ; watcher:b2v_inst|\watcher_fsm:state.w_append_bits_to_message     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|\watcher_fsm:state.w_align_message              ; watcher:b2v_inst|\watcher_fsm:state.w_align_message              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_ready   ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_ready   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; watcher:b2v_inst|data_out[0]                                     ; watcher:b2v_inst|data_out[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; boss:boss_inst|debug                                             ; boss:boss_inst|debug                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_ack              ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_ack              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; boss:boss_inst|\boss_fsm:tempBitCounter[0]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[0]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[322]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[330]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[95]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[103]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[375]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[383]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[320]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[328]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[352]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[360]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[321]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[329]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[347]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[355]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[21]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[158]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[166]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[246]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[254]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; boss:boss_inst|\boss_fsm:configData[34]                          ; boss:boss_inst|\boss_fsm:configData[35]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[316]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[324]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[111]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[119]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[151]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[159]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[159]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[167]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; watcher:b2v_inst|data_out[471]                                   ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[471]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[264]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[272]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[312]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[320]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[89]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[97]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[265]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[273]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[361]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[369]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[59]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[67]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[163]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[171]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[283]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[291]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[339]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[347]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[126]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[134]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[36]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[44]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[13]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[31]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[39]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[71]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[79]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[183]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[191]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[42]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[50]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[50]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[58]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[128]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[136]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[200]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[208]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[241]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[249]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[281]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[289]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[254]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[262]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[350]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[358]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[92]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[100]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[148]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[156]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[340]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[348]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[364]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[372]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[372]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[380]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[237]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[245]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[253]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[261]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[263]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[271]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[271]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[279]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------+
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[0]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[100] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[101] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[138] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[16]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[1]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[216] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[224] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[225] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[232] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[233] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[23]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[240] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[241] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[248] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[249] ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[24]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[25]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[2]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[31]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[32]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[33]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[34]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[37]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[39]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[3]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[40]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[41]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[42]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[45]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[46]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[47]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[48]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[49]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[4]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[50]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[51]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[52]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[53]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[54]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[55]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[56]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[57]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[58]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[59]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[5]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[60]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[61]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[62]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[63]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[64]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[65]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[66]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[67]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[68]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[69]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[6]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[70]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[71]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[72]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[73]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[74]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[75]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[76]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[77]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[78]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[79]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[7]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[80]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[83]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[84]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[85]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[86]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[87]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[8]   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[91]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[92]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[93]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[99]  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterFail[0]             ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterFail[1]             ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterFail[2]             ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterFail[3]             ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterFail[4]             ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterFail[5]             ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterFail[6]             ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterFail[7]             ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterOk[0]               ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterOk[1]               ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterOk[2]               ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterOk[3]               ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterOk[4]               ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterOk[5]               ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterOk[6]               ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|\prijem:startCounterOk[7]               ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|data_valid                              ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|rx_br_cntr[2]                           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|rx_br_cntr[4]                           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|rx_br_cntr[7]                           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[100]                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_24 ; CLOCK_50   ; 2.403 ; 2.856 ; Rise       ; CLOCK_50        ;
; KEY0      ; CLOCK_50   ; 5.491 ; 5.944 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; GPIO_1_24 ; CLOCK_50   ; -1.987 ; -2.438 ; Rise       ; CLOCK_50        ;
; KEY0      ; CLOCK_50   ; -2.103 ; -2.629 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_22 ; CLOCK_50   ; 7.629 ; 7.679 ; Rise       ; CLOCK_50        ;
; LED1      ; CLOCK_50   ; 6.437 ; 6.491 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_22 ; CLOCK_50   ; 7.366 ; 7.413 ; Rise       ; CLOCK_50        ;
; LED1      ; CLOCK_50   ; 6.222 ; 6.273 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY0       ; LED0        ; 7.029 ;    ;    ; 7.480 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY0       ; LED0        ; 6.794 ;    ;    ; 7.231 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 199.32 MHz ; 199.32 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 14.983 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.311 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.700 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 14.983 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.947      ;
; 14.983 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.947      ;
; 14.983 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.947      ;
; 14.983 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.947      ;
; 14.983 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.947      ;
; 15.165 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.765      ;
; 15.165 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.765      ;
; 15.165 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.765      ;
; 15.165 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.765      ;
; 15.165 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.765      ;
; 15.179 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.751      ;
; 15.179 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.751      ;
; 15.179 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.751      ;
; 15.179 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.751      ;
; 15.179 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.751      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.213 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.714      ;
; 15.259 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.671      ;
; 15.259 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.671      ;
; 15.259 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.671      ;
; 15.259 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.671      ;
; 15.259 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.671      ;
; 15.269 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[143] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.656      ;
; 15.269 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[151] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.656      ;
; 15.269 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[158] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.656      ;
; 15.269 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[159] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.656      ;
; 15.269 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[160] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.656      ;
; 15.269 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[166] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.656      ;
; 15.269 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[167] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.656      ;
; 15.269 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[168] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.656      ;
; 15.376 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[161] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.549      ;
; 15.376 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[162] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.549      ;
; 15.376 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[163] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.549      ;
; 15.376 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[169] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.549      ;
; 15.376 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[170] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.549      ;
; 15.376 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[171] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.549      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[144] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[145] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[146] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[147] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[148] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[149] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[150] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[152] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[153] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[154] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[155] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[156] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[157] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[197] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[198] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.391 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[199] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.534      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.395 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.532      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.518      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[6] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.521      ;
; 15.409 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[6] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.521      ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; uart_rx:rxcomp|rx_data[7]                                        ; uart_rx:rxcomp|rx_data[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:rxcomp|rx_data[5]                                        ; uart_rx:rxcomp|rx_data[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:rxcomp|rx_data[4]                                        ; uart_rx:rxcomp|rx_data[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:rxcomp|rx_data[6]                                        ; uart_rx:rxcomp|rx_data[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:rxcomp|rx_data[2]                                        ; uart_rx:rxcomp|rx_data[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:rxcomp|rx_data[1]                                        ; uart_rx:rxcomp|rx_data[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:rxcomp|rx_data[0]                                        ; uart_rx:rxcomp|rx_data[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:rxcomp|rx_data[3]                                        ; uart_rx:rxcomp|rx_data[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_state.rx_start_bit                             ; uart_rx:rxcomp|rx_state.rx_start_bit                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_bit_cntr[0]                                    ; uart_rx:rxcomp|rx_bit_cntr[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_bit_cntr[1]                                    ; uart_rx:rxcomp|rx_bit_cntr[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_bit_cntr[2]                                    ; uart_rx:rxcomp|rx_bit_cntr[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_bit_cntr[3]                                    ; uart_rx:rxcomp|rx_bit_cntr[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_br_cntr[0]                                     ; uart_rx:rxcomp|rx_br_cntr[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_br_cntr[1]                                     ; uart_rx:rxcomp|rx_br_cntr[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_br_cntr[3]                                     ; uart_rx:rxcomp|rx_br_cntr[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_br_cntr[5]                                     ; uart_rx:rxcomp|rx_br_cntr[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_br_cntr[6]                                     ; uart_rx:rxcomp|rx_br_cntr[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:rxcomp|rx_state.rx_stop_bit                              ; uart_rx:rxcomp|rx_state.rx_stop_bit                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_align            ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_align            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; boss:boss_inst|\boss_fsm:state.b_receive_bytes                   ; boss:boss_inst|\boss_fsm:state.b_receive_bytes                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; boss:boss_inst|\boss_fsm:tempBitCounter[4]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; boss:boss_inst|\boss_fsm:tempBitCounter[1]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; boss:boss_inst|\boss_fsm:tempBitCounter[3]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; boss:boss_inst|\boss_fsm:configData[0]                           ; boss:boss_inst|\boss_fsm:configData[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_config_header    ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_config_header    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tx:b2v_inst4|tx_bit_cntr[0]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tx:b2v_inst4|tx_bit_cntr[1]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tx:b2v_inst4|tx_bit_cntr[2]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tx:b2v_inst4|tx_bit_cntr[3]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tx:b2v_inst4|tx_state.tx_stop_bit                           ; uart_tx:b2v_inst4|tx_state.tx_stop_bit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_unready ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_unready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_ack               ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_ack               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_timer             ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_timer             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[1]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[2]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[3]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[4]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|\watcher_fsm:state.w_append_bits_to_message     ; watcher:b2v_inst|\watcher_fsm:state.w_append_bits_to_message     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|\watcher_fsm:state.w_align_message              ; watcher:b2v_inst|\watcher_fsm:state.w_align_message              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_ready   ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_ready   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; watcher:b2v_inst|data_out[0]                                     ; watcher:b2v_inst|data_out[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; boss:boss_inst|debug                                             ; boss:boss_inst|debug                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart_rx:rxcomp|rx_br_cntr[2]                                     ; uart_rx:rxcomp|rx_br_cntr[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_rx:rxcomp|rx_br_cntr[4]                                     ; uart_rx:rxcomp|rx_br_cntr[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_rx:rxcomp|rx_br_cntr[7]                                     ; uart_rx:rxcomp|rx_br_cntr[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; boss:boss_inst|\boss_fsm:state.b_idle                            ; boss:boss_inst|\boss_fsm:state.b_idle                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; boss:boss_inst|\boss_fsm:state.b_receive_bytes_wait              ; boss:boss_inst|\boss_fsm:state.b_receive_bytes_wait              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; boss:boss_inst|\boss_fsm:state.b_wait_for_ack                    ; boss:boss_inst|\boss_fsm:state.b_wait_for_ack                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; boss:boss_inst|\boss_fsm:tempBitCounter[0]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[0]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_ack              ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_ack              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.337 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[158]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[166]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[352]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[360]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[361]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[369]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[183]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[191]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[241]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[249]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_ack               ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_timer             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[316]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[324]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[372]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[380]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[95]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[103]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[151]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[159]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[159]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[167]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[322]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[330]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[320]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[328]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[368]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[376]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[89]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[97]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[283]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[291]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[36]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[44]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[21]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[246]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[254]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; boss:boss_inst|\boss_fsm:configData[34]                          ; boss:boss_inst|\boss_fsm:configData[35]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[148]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[156]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[340]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[348]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[364]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[372]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[263]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[271]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[271]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[279]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[375]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[383]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[122]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[130]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[226]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[234]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[354]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[362]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[264]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[272]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[312]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[320]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[265]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[273]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[321]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[329]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[353]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[361]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[59]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[67]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[155]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[163]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[163]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[171]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[251]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[259]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[347]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[355]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[363]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[371]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; watcher:b2v_inst|data_out_len[5]                                 ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataLen[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[22]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[126]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[134]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[13]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[127]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[135]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[287]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[295]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[34]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[42]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[42]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[50]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[23]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[31]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[34]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[39]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[42]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[47]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[50]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[55]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[56]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[58]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[63]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[64]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[65]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[66]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[71]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[72]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[73]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[74]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[79]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[80]     ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|data_valid                                 ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|rx_br_cntr[2]                              ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|rx_br_cntr[4]                              ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_rx:rxcomp|rx_br_cntr[7]                              ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[34]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[64]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[65]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[66]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[67]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[72]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[73]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[74]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[75]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[79]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[80]                             ;
; 9.700 ; 9.884        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[81]                             ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|debug                                      ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[0] ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[1] ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[2] ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[3] ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[4] ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[5] ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataLen[0]   ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataLen[1]   ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataLen[2]   ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataLen[3]   ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataLen[4]   ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataLen[5]   ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[0]      ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[100]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[101]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[10]     ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[126]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[127]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[128]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[134]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[135]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[136]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[138]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[141]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[149]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[157]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[15]     ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[164]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[165]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[172]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[173]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[17]     ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[180]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[188]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[18]     ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[1]      ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[26]     ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[278]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[281]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[282]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[286]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[289]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[290]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[294]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[297]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[298]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[2]      ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[300]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[301]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[302]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[305]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[306]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[309]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[310]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[312]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[313]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[314]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[317]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[318]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[319]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[320]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[321]    ;
; 9.701 ; 9.885        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[325]    ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_24 ; CLOCK_50   ; 2.096 ; 2.434 ; Rise       ; CLOCK_50        ;
; KEY0      ; CLOCK_50   ; 4.868 ; 5.224 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; GPIO_1_24 ; CLOCK_50   ; -1.729 ; -2.065 ; Rise       ; CLOCK_50        ;
; KEY0      ; CLOCK_50   ; -1.849 ; -2.240 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_22 ; CLOCK_50   ; 6.887 ; 6.917 ; Rise       ; CLOCK_50        ;
; LED1      ; CLOCK_50   ; 5.781 ; 5.832 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_22 ; CLOCK_50   ; 6.638 ; 6.667 ; Rise       ; CLOCK_50        ;
; LED1      ; CLOCK_50   ; 5.576 ; 5.625 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY0       ; LED0        ; 6.226 ;    ;    ; 6.585 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY0       ; LED0        ; 6.009 ;    ;    ; 6.356 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 16.776 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.186 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.444 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 16.776 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.166      ;
; 16.776 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.166      ;
; 16.776 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.166      ;
; 16.776 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.166      ;
; 16.776 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.166      ;
; 16.881 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.061      ;
; 16.881 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.061      ;
; 16.881 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.061      ;
; 16.881 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.061      ;
; 16.881 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.061      ;
; 16.906 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.036      ;
; 16.906 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.036      ;
; 16.906 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.036      ;
; 16.906 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.036      ;
; 16.906 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.036      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.926 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.014      ;
; 16.958 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[426] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.984      ;
; 16.958 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[427] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.984      ;
; 16.958 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[434] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.984      ;
; 16.958 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[435] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.984      ;
; 16.958 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[1] ; watcher:b2v_inst|data_out[459] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.984      ;
; 16.961 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[143] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.977      ;
; 16.961 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[151] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.977      ;
; 16.961 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[158] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.977      ;
; 16.961 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[159] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.977      ;
; 16.961 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[160] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.977      ;
; 16.961 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[166] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.977      ;
; 16.961 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[167] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.977      ;
; 16.961 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[168] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.977      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.031 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.909      ;
; 17.038 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[161] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.900      ;
; 17.038 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[162] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.900      ;
; 17.038 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[163] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.900      ;
; 17.038 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[169] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.900      ;
; 17.038 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[170] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.900      ;
; 17.038 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[171] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.900      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[144] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[145] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[146] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[147] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[148] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[149] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[150] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[152] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[153] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[154] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[155] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[156] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[157] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[197] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[198] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.048 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[0] ; watcher:b2v_inst|data_out[199] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.890      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[270] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[271] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[272] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[297] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[395] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[396] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[397] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[398] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[399] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[400] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[401] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[402] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[403] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[404] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[405] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.056 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[2] ; watcher:b2v_inst|data_out[406] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.884      ;
; 17.066 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[143] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.872      ;
; 17.066 ; watcher:b2v_inst|\watcher_fsm:totalBitCounter[5] ; watcher:b2v_inst|data_out[151] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.872      ;
+--------+--------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_rx:rxcomp|rx_bit_cntr[1]                                    ; uart_rx:rxcomp|rx_bit_cntr[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_bit_cntr[2]                                    ; uart_rx:rxcomp|rx_bit_cntr[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_bit_cntr[3]                                    ; uart_rx:rxcomp|rx_bit_cntr[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_br_cntr[0]                                     ; uart_rx:rxcomp|rx_br_cntr[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_br_cntr[1]                                     ; uart_rx:rxcomp|rx_br_cntr[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_br_cntr[2]                                     ; uart_rx:rxcomp|rx_br_cntr[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_br_cntr[3]                                     ; uart_rx:rxcomp|rx_br_cntr[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_br_cntr[4]                                     ; uart_rx:rxcomp|rx_br_cntr[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_br_cntr[5]                                     ; uart_rx:rxcomp|rx_br_cntr[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_br_cntr[6]                                     ; uart_rx:rxcomp|rx_br_cntr[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_br_cntr[7]                                     ; uart_rx:rxcomp|rx_br_cntr[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_data[7]                                        ; uart_rx:rxcomp|rx_data[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_data[5]                                        ; uart_rx:rxcomp|rx_data[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_data[4]                                        ; uart_rx:rxcomp|rx_data[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_data[6]                                        ; uart_rx:rxcomp|rx_data[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_data[2]                                        ; uart_rx:rxcomp|rx_data[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_data[1]                                        ; uart_rx:rxcomp|rx_data[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_data[0]                                        ; uart_rx:rxcomp|rx_data[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:rxcomp|rx_data[3]                                        ; uart_rx:rxcomp|rx_data[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_align            ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_align            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; boss:boss_inst|\boss_fsm:state.b_receive_bytes                   ; boss:boss_inst|\boss_fsm:state.b_receive_bytes                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; boss:boss_inst|\boss_fsm:tempBitCounter[4]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; boss:boss_inst|\boss_fsm:tempBitCounter[1]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; boss:boss_inst|\boss_fsm:tempBitCounter[3]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_config_header    ; boss:boss_inst|\boss_fsm:state.b_assemble_reply_config_header    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:b2v_inst4|tx_bit_cntr[3]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_rx:rxcomp|rx_state.rx_start_bit                             ; uart_rx:rxcomp|rx_state.rx_start_bit                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:rxcomp|rx_bit_cntr[0]                                    ; uart_rx:rxcomp|rx_bit_cntr[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:rxcomp|rx_state.rx_stop_bit                              ; uart_rx:rxcomp|rx_state.rx_stop_bit                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; boss:boss_inst|\boss_fsm:state.b_idle                            ; boss:boss_inst|\boss_fsm:state.b_idle                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; boss:boss_inst|\boss_fsm:state.b_receive_bytes_wait              ; boss:boss_inst|\boss_fsm:state.b_receive_bytes_wait              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; boss:boss_inst|\boss_fsm:configData[0]                           ; boss:boss_inst|\boss_fsm:configData[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; boss:boss_inst|\boss_fsm:state.b_wait_for_ack                    ; boss:boss_inst|\boss_fsm:state.b_wait_for_ack                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:b2v_inst4|tx_bit_cntr[0]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:b2v_inst4|tx_bit_cntr[1]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:b2v_inst4|tx_bit_cntr[2]                                 ; uart_tx:b2v_inst4|tx_bit_cntr[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:b2v_inst4|tx_state.tx_stop_bit                           ; uart_tx:b2v_inst4|tx_state.tx_stop_bit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_unready ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_unready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_ack               ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_ack               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_timer             ; watcher:b2v_inst|\watcher_fsm:state.w_wait_for_timer             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[1]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[2]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[3]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[4]                  ; watcher:b2v_inst|\watcher_fsm:tempBitCounter[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|\watcher_fsm:state.w_append_bits_to_message     ; watcher:b2v_inst|\watcher_fsm:state.w_append_bits_to_message     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|\watcher_fsm:state.w_align_message              ; watcher:b2v_inst|\watcher_fsm:state.w_align_message              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_ready   ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_wait_for_ready   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; watcher:b2v_inst|data_out[0]                                     ; watcher:b2v_inst|data_out[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; boss:boss_inst|debug                                             ; boss:boss_inst|debug                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[158]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[166]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[95]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[103]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[322]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[330]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[320]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[328]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[352]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[360]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[361]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[369]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[283]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[291]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[36]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[44]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[21]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; boss:boss_inst|\boss_fsm:tempBitCounter[0]                       ; boss:boss_inst|\boss_fsm:tempBitCounter[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[350]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[358]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; boss:boss_inst|\boss_fsm:configData[34]                          ; boss:boss_inst|\boss_fsm:configData[35]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[340]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[348]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[364]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[372]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[253]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[261]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[111]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[119]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[151]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[159]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[159]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[167]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[375]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[383]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[122]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[130]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[264]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[272]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[312]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[320]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[265]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[273]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[321]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[329]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[337]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[345]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[251]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[259]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[347]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[355]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[22]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[30]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[38]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[326]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[334]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[13]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[183]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[191]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[282]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[290]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[168]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[176]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[177]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[185]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[241]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[249]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[281]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[289]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[27]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[35]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_ack              ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_ack              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[78]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[86]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[246]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[254]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[92]            ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[100]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[148]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[156]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[244]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[252]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[316]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[324]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[372]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[380]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[237]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[245]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[341]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[349]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[263]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[271]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[114]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[122]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[226]           ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[234]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|\boss_fsm:state.b_id_check                 ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|\boss_fsm:state.b_idle                     ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|\boss_fsm:state.b_receive_bytes_wait       ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|\boss_fsm:state.b_wait_for_ack             ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data_valid                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[216]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[224]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[225]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[232]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[233]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[240]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[241]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[246]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[247]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[248]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[249]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[254]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[255]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[262]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[263]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[270]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[271]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[279]    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:state.m_ack       ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|tx_send                        ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[224]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[225]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[233]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[241]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[247]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[248]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[249]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[250]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[251]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[254]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[255]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[256]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[263]                            ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; watcher:b2v_inst|data_out[264]                            ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[28]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[29]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[30]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[31]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[32]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[33]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[34]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[35]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[36]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[37]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[38]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[39]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[40]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[41]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[42]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|boss_data[43]                              ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; boss:boss_inst|debug                                      ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[0] ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[1] ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[2] ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[3] ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[4] ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedDataIndex[5] ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[0]      ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[100]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[101]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[102]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[107]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[108]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[109]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[10]     ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[110]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[115]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[116]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[117]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[118]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[123]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[124]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[125]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[126]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[127]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[128]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[131]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[132]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[133]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[134]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[135]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[136]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[138]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[139]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[140]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[141]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[146]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[147]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[148]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[149]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[154]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[155]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[156]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[157]    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; uart_out_manager:b2v_inst2|\manager_fsm:savedData[162]    ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_24 ; CLOCK_50   ; 1.363 ; 1.999 ; Rise       ; CLOCK_50        ;
; KEY0      ; CLOCK_50   ; 3.114 ; 3.878 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; GPIO_1_24 ; CLOCK_50   ; -1.124 ; -1.758 ; Rise       ; CLOCK_50        ;
; KEY0      ; CLOCK_50   ; -1.233 ; -1.929 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_22 ; CLOCK_50   ; 4.471 ; 4.671 ; Rise       ; CLOCK_50        ;
; LED1      ; CLOCK_50   ; 3.774 ; 3.906 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_22 ; CLOCK_50   ; 4.315 ; 4.507 ; Rise       ; CLOCK_50        ;
; LED1      ; CLOCK_50   ; 3.645 ; 3.772 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY0       ; LED0        ; 4.104 ;    ;    ; 4.777 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY0       ; LED0        ; 3.963 ;    ;    ; 4.626 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.445 ; 0.186 ; N/A      ; N/A     ; 9.444               ;
;  CLOCK_50        ; 14.445 ; 0.186 ; N/A      ; N/A     ; 9.444               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_24 ; CLOCK_50   ; 2.403 ; 2.856 ; Rise       ; CLOCK_50        ;
; KEY0      ; CLOCK_50   ; 5.491 ; 5.944 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; GPIO_1_24 ; CLOCK_50   ; -1.124 ; -1.758 ; Rise       ; CLOCK_50        ;
; KEY0      ; CLOCK_50   ; -1.233 ; -1.929 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_22 ; CLOCK_50   ; 7.629 ; 7.679 ; Rise       ; CLOCK_50        ;
; LED1      ; CLOCK_50   ; 6.437 ; 6.491 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; GPIO_1_22 ; CLOCK_50   ; 4.315 ; 4.507 ; Rise       ; CLOCK_50        ;
; LED1      ; CLOCK_50   ; 3.645 ; 3.772 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY0       ; LED0        ; 7.029 ;    ;    ; 7.480 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY0       ; LED0        ; 3.963 ;    ;    ; 4.626 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_22 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; GPIO_0_0   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_IN0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_1   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_IN1 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_3   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_2   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_5   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_4   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_7   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_6   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_9   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_8   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_11  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_10  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_13  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_12  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_15  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_14  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_17  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_16  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_19  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_18  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_21  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_20  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_23  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_22  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_25  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_24  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_27  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_26  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_33  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_32  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_33  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_32  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_29  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_28  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_31  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_30  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_31  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_30  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_29  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_28  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_1   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_IN1 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_0   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_IN0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_3   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_2   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_5   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_4   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_7   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_6   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_9   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_8   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_11  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_10  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_13  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_12  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_15  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_14  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_17  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_16  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_19  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_18  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_21  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_20  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_25  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_23  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_27  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_26  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY0       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_24  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_22 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_22 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_22 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 14779    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 14779    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 1177  ; 1177 ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 02 02:17:48 2021
Info: Command: quartus_sta FK_quadrature_decoder -c FK_quadrature_decoder
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'FK_quadrature_decoder.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.445         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.683
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.683         0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.983
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.983         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.700
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.700         0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.776
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.776         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.444
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.444         0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4635 megabytes
    Info: Processing ended: Wed Jun 02 02:17:50 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


