Allen, P. and Holberg, D. 2012. CMOS Analog Circuit Design. Oxford University Press.
Behnam Amelifard , Massoud Pedram, Optimal design of the power-delivery network for multiple voltage-island system-on-chips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.6, p.888-900, June 2009[doi>10.1109/TCAD.2009.2017437]
Bulzacchelli, J. F., Toprak-Deniz, Z., et al. 2012. Dual-loop system of distributed microregulators with high DC accuracy, load response time below500 ps, and 85-mV dropout voltage. IEEE J. Solid-State Circuits 47, 4, 863--874.
Buss, D. 2002. Technology in the internet age. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers. 18--21.
Andrew R. Conn , Ruud A. Haring , Chandu Visweswariah, Noise considerations in circuit optimization, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.220-227, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288617]
Zhuo Feng , Peng Li, Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Genetha A. Gray , Tamara G. Kolda, Algorithm 856: APPSPACK 4.0: asynchronous parallel pattern search for derivative-free optimization, ACM Transactions on Mathematical Software (TOMS), v.32 n.3, p.485-507, September 2006[doi>10.1145/1163641.1163647]
Guo, J. and Leung, K. N. 2010. A 6μW chip-area-efficient output-capacitorless LDO in 90-nm CMOS technology. IEEE J. Solid-State Circuits 45, 9, 1896--1905.
Meeta S. Gupta , Jarod L. Oatley , Russ Joseph , Gu-Yeon Wei , David M. Brooks, Understanding voltage variations in chip multiprocessors using a distributed power-delivery network, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Hammes, M., Kranz, C., Seippel, D., Kissing, J., and Leyk, A. 2008. Evolution on SoC integration: GSM baseband-radio in 0.13μm CMOS extended by fully integrated power management unit. IEEE J. Solid-State Circuits 43, 1, 236--245.
Hazucha, P., Karnik, T., Bloechel, B. A., Parsons, C., Finan, D., and Borkar, S. 2005. Area-efficient linear regulator with ultra-fast load regulation. IEEE J. Solid-State Circuits 40, 4, 933--940.
Hazucha, P., Schrom, G., et al. 2005. A 233-MHz 80&percnt;--87&percnt; efficient four-phase DC-DC converter utilizing air-core inductors on package. IEEE J. Solid-State Circuits 40, 4, 838--845.
J. N. Kozhaya , S. R. Nassif , F. N. Najm, A multigrid-like technique for power grid analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.10, p.1148-1160, November 2006[doi>10.1109/TCAD.2002.802271]
Volkan Kursun , Siva G. Narendra , Vivek K. De , Eby G. Friedman, Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.514-522, June 2003[doi>10.1109/TVLSI.2003.812289]
Suming Lai , Peng Li, A fully on-chip area-efficient CMOS low-dropout regulator with fast load regulation, Analog Integrated Circuits and Signal Processing, v.72 n.2, p.433-450, August    2012[doi>10.1007/s10470-012-9841-8]
Suming Lai , Boyuan Yan , Peng Li, Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429433]
Le, H.-P., Seeman, M., Sanders, S. R., Sathe, V., Naffziger, S., and Alon, E. 2010. A 32nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55W/mm2 at 81&percnt; efficiency. In Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers. 210--211.
Leung, K. N. and Mok, P. 2003. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation. IEEE J. Solid-State Circuits 38, 10, 1691--1702.
Man, T., Leung, K., Leung, C., Mok, P., and Chan, M. 2008. Development of single-transistor-control LDO based on flipped voltage follower for SoC. IEEE Trans. Circuits Syst. I: Regular Papers. 55, 5, 1392--1401.
Milliken, R., Silva-Martínez, J., and Sánchez-Sinencio, E. 2007. Full on-chip cmos low-dropout voltage regulator. IEEE Trans. Circuits Syst. Regul. Pap. 54, 9, 1879--1890.
Nvidia. 2007. Nvidia CUDA programming guide.
Amit P. Patel , Gabriel A. Rincón-Mora, High power-supply-rejection (PSR) current-mode low-dropout (LDO) regulator, IEEE Transactions on Circuits and Systems II: Express Briefs, v.57 n.11, p.868-873, November 2010[doi>10.1109/TCSII.2010.2068110]
Pei, C., Booth, R., et al. 2008. A novel, low-cost deep trench decoupling capacitor for high-performance, low-power bulk CMOS applications. In Proceedings of the 10th IEEE International Conference on Solid-State and Integrated Circuit Technology. 1146--1149.
Ramadass, Y. K., Fayed, A. A., and Chandrakasan, A. P. 2010. A fully-integrated switched-capacitor step-down DC-DC converter with digital capacitance modulation in 45nm CMOS. IEEE J. Solid-State Circuits 45, 12, 2557--2565.
Shi, C., Walker, B., Zeisel, E., Hu, B., and McAllister, G. 2007. A highly integrated power management IC for advanced mobile applications. IEEE J. Solid-State Circuits 42, 8, 1723--1731.
Haihua Su , S. S. Sapatnekar , S. R. Nassif, Optimal decoupling capacitor sizing and placement for standard-cell layout designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.428-436, November 2006[doi>10.1109/TCAD.2003.809658]
Kai Wang , M. Marek-Sadowska, On-chip power-supply network optimization using multigrid-based technique, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.3, p.407-417, November 2006[doi>10.1109/TCAD.2004.842802]
Wibben, J. and Harjani, R. 2007. A high efficiency DC-DC converter using 2nH on-chip inductors. In Proceedings of the IEEE Symposium on VLSI Circuits. 22--23.
Zhiyu Zeng , Xiaoji Ye , Zhuo Feng , Peng Li, Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837483]
