

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Nov 13 17:45:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic_v5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  3.874 ns|     1.00 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  14.000 us|  14.000 us|   15|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %y" [cordic_v5/code_src/cordiccart2pol.cpp:15]   --->   Operation 16 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %x" [cordic_v5/code_src/cordiccart2pol.cpp:15]   --->   Operation 17 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %x_read, i32 14"   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.94ns)   --->   "%x_cordic_V = sub i15 0, i15 %x_read"   --->   Operation 19 'sub' 'x_cordic_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%y_cordic_V = sub i15 0, i15 %y_read"   --->   Operation 20 'sub' 'y_cordic_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "%x_cordic_V_35 = select i1 %tmp, i15 %x_cordic_V, i15 %x_read"   --->   Operation 21 'select' 'x_cordic_V_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "%y_cordic_V_32 = select i1 %tmp, i15 %y_cordic_V, i15 %y_read"   --->   Operation 22 'select' 'y_cordic_V_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_32, i32 14"   --->   Operation 23 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_32, i32 14" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 24 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 25 [1/1] (1.94ns)   --->   "%x_cordic_V_36 = add i15 %y_cordic_V_32, i15 %x_cordic_V_35"   --->   Operation 25 'add' 'x_cordic_V_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.94ns)   --->   "%y_cordic_V_2 = sub i15 %y_cordic_V_32, i15 %x_cordic_V_35"   --->   Operation 26 'sub' 'y_cordic_V_2' <Predicate = (!tmp_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.94ns)   --->   "%x_cordic_V_3 = sub i15 %x_cordic_V_35, i15 %y_cordic_V_32"   --->   Operation 27 'sub' 'x_cordic_V_3' <Predicate = (tmp_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.75ns)   --->   "%x_cordic_V_4 = select i1 %tmp_1, i15 %x_cordic_V_3, i15 %x_cordic_V_36" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 28 'select' 'x_cordic_V_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.75ns)   --->   "%y_cordic_V_4 = select i1 %tmp_1, i15 %x_cordic_V_36, i15 %y_cordic_V_2" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 29 'select' 'y_cordic_V_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_V_22 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %y_cordic_V_4, i32 1, i32 14"   --->   Operation 30 'partselect' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_23 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %x_cordic_V_4, i32 1, i32 14"   --->   Operation 31 'partselect' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_4, i32 14"   --->   Operation 32 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1534 = sext i14 %r_V_22"   --->   Operation 33 'sext' 'sext_ln1534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1534_1 = sext i14 %r_V_23"   --->   Operation 34 'sext' 'sext_ln1534_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.94ns)   --->   "%x_cordic_V_5 = add i15 %x_cordic_V_4, i15 %sext_ln1534"   --->   Operation 35 'add' 'x_cordic_V_5' <Predicate = (!tmp_3)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.94ns)   --->   "%y_cordic_V_5 = sub i15 %y_cordic_V_4, i15 %sext_ln1534_1"   --->   Operation 36 'sub' 'y_cordic_V_5' <Predicate = (!tmp_3)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.94ns)   --->   "%x_cordic_V_6 = sub i15 %x_cordic_V_4, i15 %sext_ln1534"   --->   Operation 37 'sub' 'x_cordic_V_6' <Predicate = (tmp_3)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.94ns)   --->   "%y_cordic_V_6 = add i15 %y_cordic_V_4, i15 %sext_ln1534_1"   --->   Operation 38 'add' 'y_cordic_V_6' <Predicate = (tmp_3)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.75ns)   --->   "%x_cordic_V_7 = select i1 %tmp_3, i15 %x_cordic_V_6, i15 %x_cordic_V_5"   --->   Operation 39 'select' 'x_cordic_V_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.75ns)   --->   "%y_cordic_V_7 = select i1 %tmp_3, i15 %y_cordic_V_6, i15 %y_cordic_V_5"   --->   Operation 40 'select' 'y_cordic_V_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_24 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %y_cordic_V_7, i32 2, i32 14"   --->   Operation 41 'partselect' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_25 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_cordic_V_7, i32 2, i32 14"   --->   Operation 42 'partselect' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_7, i32 14"   --->   Operation 43 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_7, i32 14"   --->   Operation 44 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.69>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1534_2 = sext i13 %r_V_24"   --->   Operation 45 'sext' 'sext_ln1534_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1534_3 = sext i13 %r_V_25"   --->   Operation 46 'sext' 'sext_ln1534_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.94ns)   --->   "%x_cordic_V_8 = add i15 %x_cordic_V_7, i15 %sext_ln1534_2"   --->   Operation 47 'add' 'x_cordic_V_8' <Predicate = (!tmp_4)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.94ns)   --->   "%y_cordic_V_8 = sub i15 %y_cordic_V_7, i15 %sext_ln1534_3"   --->   Operation 48 'sub' 'y_cordic_V_8' <Predicate = (!tmp_4)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.94ns)   --->   "%x_cordic_V_9 = sub i15 %x_cordic_V_7, i15 %sext_ln1534_2"   --->   Operation 49 'sub' 'x_cordic_V_9' <Predicate = (tmp_4)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.94ns)   --->   "%y_cordic_V_9 = add i15 %y_cordic_V_7, i15 %sext_ln1534_3"   --->   Operation 50 'add' 'y_cordic_V_9' <Predicate = (tmp_4)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.75ns)   --->   "%x_cordic_V_10 = select i1 %tmp_4, i15 %x_cordic_V_9, i15 %x_cordic_V_8"   --->   Operation 51 'select' 'x_cordic_V_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.75ns)   --->   "%y_cordic_V_10 = select i1 %tmp_4, i15 %y_cordic_V_9, i15 %y_cordic_V_8"   --->   Operation 52 'select' 'y_cordic_V_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_26 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %y_cordic_V_10, i32 3, i32 14"   --->   Operation 53 'partselect' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_27 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %x_cordic_V_10, i32 3, i32 14"   --->   Operation 54 'partselect' 'r_V_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_10, i32 14"   --->   Operation 55 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_10, i32 14"   --->   Operation 56 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.69>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1534_4 = sext i12 %r_V_26"   --->   Operation 57 'sext' 'sext_ln1534_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1534_5 = sext i12 %r_V_27"   --->   Operation 58 'sext' 'sext_ln1534_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.94ns)   --->   "%x_cordic_V_11 = add i15 %x_cordic_V_10, i15 %sext_ln1534_4"   --->   Operation 59 'add' 'x_cordic_V_11' <Predicate = (!tmp_6)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.94ns)   --->   "%y_cordic_V_11 = sub i15 %y_cordic_V_10, i15 %sext_ln1534_5"   --->   Operation 60 'sub' 'y_cordic_V_11' <Predicate = (!tmp_6)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.94ns)   --->   "%x_cordic_V_12 = sub i15 %x_cordic_V_10, i15 %sext_ln1534_4"   --->   Operation 61 'sub' 'x_cordic_V_12' <Predicate = (tmp_6)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.94ns)   --->   "%y_cordic_V_12 = add i15 %y_cordic_V_10, i15 %sext_ln1534_5"   --->   Operation 62 'add' 'y_cordic_V_12' <Predicate = (tmp_6)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.75ns)   --->   "%x_cordic_V_13 = select i1 %tmp_6, i15 %x_cordic_V_12, i15 %x_cordic_V_11"   --->   Operation 63 'select' 'x_cordic_V_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.75ns)   --->   "%y_cordic_V_13 = select i1 %tmp_6, i15 %y_cordic_V_12, i15 %y_cordic_V_11"   --->   Operation 64 'select' 'y_cordic_V_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_28 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %y_cordic_V_13, i32 4, i32 14"   --->   Operation 65 'partselect' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_29 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %x_cordic_V_13, i32 4, i32 14"   --->   Operation 66 'partselect' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_13, i32 14"   --->   Operation 67 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.69>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1534_6 = sext i11 %r_V_28"   --->   Operation 68 'sext' 'sext_ln1534_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1534_7 = sext i11 %r_V_29"   --->   Operation 69 'sext' 'sext_ln1534_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.94ns)   --->   "%x_cordic_V_14 = add i15 %x_cordic_V_13, i15 %sext_ln1534_6"   --->   Operation 70 'add' 'x_cordic_V_14' <Predicate = (!tmp_8)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.94ns)   --->   "%y_cordic_V_14 = sub i15 %y_cordic_V_13, i15 %sext_ln1534_7"   --->   Operation 71 'sub' 'y_cordic_V_14' <Predicate = (!tmp_8)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.94ns)   --->   "%x_cordic_V_15 = sub i15 %x_cordic_V_13, i15 %sext_ln1534_6"   --->   Operation 72 'sub' 'x_cordic_V_15' <Predicate = (tmp_8)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.94ns)   --->   "%y_cordic_V_15 = add i15 %y_cordic_V_13, i15 %sext_ln1534_7"   --->   Operation 73 'add' 'y_cordic_V_15' <Predicate = (tmp_8)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.75ns)   --->   "%x_cordic_V_16 = select i1 %tmp_8, i15 %x_cordic_V_15, i15 %x_cordic_V_14"   --->   Operation 74 'select' 'x_cordic_V_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_31 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %x_cordic_V_16, i32 5, i32 14"   --->   Operation 75 'partselect' 'r_V_31' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.69>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_5)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_13, i32 14"   --->   Operation 76 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_5)   --->   "%select_ln1697_7 = select i1 %tmp_9, i10 768, i10 256"   --->   Operation 77 'select' 'select_ln1697_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.75ns)   --->   "%y_cordic_V_16 = select i1 %tmp_8, i15 %y_cordic_V_15, i15 %y_cordic_V_14"   --->   Operation 78 'select' 'y_cordic_V_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_30 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %y_cordic_V_16, i32 5, i32 14"   --->   Operation 79 'partselect' 'r_V_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1534_8 = sext i10 %r_V_30"   --->   Operation 80 'sext' 'sext_ln1534_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1534_9 = sext i10 %r_V_31"   --->   Operation 81 'sext' 'sext_ln1534_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_16, i32 14"   --->   Operation 82 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.94ns)   --->   "%x_cordic_V_17 = add i15 %x_cordic_V_16, i15 %sext_ln1534_8"   --->   Operation 83 'add' 'x_cordic_V_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.94ns)   --->   "%y_cordic_V_17 = sub i15 %y_cordic_V_16, i15 %sext_ln1534_9"   --->   Operation 84 'sub' 'y_cordic_V_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (1.94ns)   --->   "%x_cordic_V_18 = sub i15 %x_cordic_V_16, i15 %sext_ln1534_8"   --->   Operation 85 'sub' 'x_cordic_V_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.94ns)   --->   "%y_cordic_V_18 = add i15 %y_cordic_V_16, i15 %sext_ln1534_9"   --->   Operation 86 'add' 'y_cordic_V_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_5)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_16, i32 14"   --->   Operation 87 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_5)   --->   "%select_ln1697_10 = select i1 %tmp_11, i10 896, i10 128"   --->   Operation 88 'select' 'select_ln1697_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln36_5 = add i10 %select_ln1697_10, i10 %select_ln1697_7" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 89 'add' 'add_ln36_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 90 [1/1] (0.75ns)   --->   "%x_cordic_V_19 = select i1 %tmp_10, i15 %x_cordic_V_18, i15 %x_cordic_V_17"   --->   Operation 90 'select' 'x_cordic_V_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.75ns)   --->   "%y_cordic_V_19 = select i1 %tmp_10, i15 %y_cordic_V_18, i15 %y_cordic_V_17"   --->   Operation 91 'select' 'y_cordic_V_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_32 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %y_cordic_V_19, i32 6, i32 14"   --->   Operation 92 'partselect' 'r_V_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1534_10 = sext i9 %r_V_32"   --->   Operation 93 'sext' 'sext_ln1534_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_33 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %x_cordic_V_19, i32 6, i32 14"   --->   Operation 94 'partselect' 'r_V_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1534_11 = sext i9 %r_V_33"   --->   Operation 95 'sext' 'sext_ln1534_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_19, i32 14"   --->   Operation 96 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.94ns)   --->   "%x_cordic_V_20 = add i15 %x_cordic_V_19, i15 %sext_ln1534_10"   --->   Operation 97 'add' 'x_cordic_V_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (1.94ns)   --->   "%y_cordic_V_20 = sub i15 %y_cordic_V_19, i15 %sext_ln1534_11"   --->   Operation 98 'sub' 'y_cordic_V_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.94ns)   --->   "%x_cordic_V_21 = sub i15 %x_cordic_V_19, i15 %sext_ln1534_10"   --->   Operation 99 'sub' 'x_cordic_V_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.94ns)   --->   "%y_cordic_V_21 = add i15 %y_cordic_V_19, i15 %sext_ln1534_11"   --->   Operation 100 'add' 'y_cordic_V_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_19, i32 14"   --->   Operation 101 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.69>
ST_9 : Operation 102 [1/1] (0.75ns)   --->   "%x_cordic_V_22 = select i1 %tmp_12, i15 %x_cordic_V_21, i15 %x_cordic_V_20"   --->   Operation 102 'select' 'x_cordic_V_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.75ns)   --->   "%y_cordic_V_22 = select i1 %tmp_12, i15 %y_cordic_V_21, i15 %y_cordic_V_20"   --->   Operation 103 'select' 'y_cordic_V_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %y_cordic_V_22, i32 7, i32 14"   --->   Operation 104 'partselect' 'r_V_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1534_12 = sext i8 %r_V_34"   --->   Operation 105 'sext' 'sext_ln1534_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%r_V_35 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %x_cordic_V_22, i32 7, i32 14"   --->   Operation 106 'partselect' 'r_V_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1534_13 = sext i8 %r_V_35"   --->   Operation 107 'sext' 'sext_ln1534_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_22, i32 14"   --->   Operation 108 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (1.94ns)   --->   "%x_cordic_V_23 = add i15 %x_cordic_V_22, i15 %sext_ln1534_12"   --->   Operation 109 'add' 'x_cordic_V_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.94ns)   --->   "%y_cordic_V_23 = sub i15 %y_cordic_V_22, i15 %sext_ln1534_13"   --->   Operation 110 'sub' 'y_cordic_V_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.94ns)   --->   "%x_cordic_V_24 = sub i15 %x_cordic_V_22, i15 %sext_ln1534_12"   --->   Operation 111 'sub' 'x_cordic_V_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.94ns)   --->   "%y_cordic_V_24 = add i15 %y_cordic_V_22, i15 %sext_ln1534_13"   --->   Operation 112 'add' 'y_cordic_V_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_22, i32 14"   --->   Operation 113 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.69>
ST_10 : Operation 114 [1/1] (0.75ns)   --->   "%x_cordic_V_25 = select i1 %tmp_14, i15 %x_cordic_V_24, i15 %x_cordic_V_23"   --->   Operation 114 'select' 'x_cordic_V_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.75ns)   --->   "%y_cordic_V_25 = select i1 %tmp_14, i15 %y_cordic_V_24, i15 %y_cordic_V_23"   --->   Operation 115 'select' 'y_cordic_V_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%r_V_36 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %y_cordic_V_25, i32 8, i32 14"   --->   Operation 116 'partselect' 'r_V_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1534_14 = sext i7 %r_V_36"   --->   Operation 117 'sext' 'sext_ln1534_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%r_V_37 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %x_cordic_V_25, i32 8, i32 14"   --->   Operation 118 'partselect' 'r_V_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1534_15 = sext i7 %r_V_37"   --->   Operation 119 'sext' 'sext_ln1534_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_25, i32 14"   --->   Operation 120 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.94ns)   --->   "%x_cordic_V_26 = add i15 %x_cordic_V_25, i15 %sext_ln1534_14"   --->   Operation 121 'add' 'x_cordic_V_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (1.94ns)   --->   "%y_cordic_V_26 = sub i15 %y_cordic_V_25, i15 %sext_ln1534_15"   --->   Operation 122 'sub' 'y_cordic_V_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (1.94ns)   --->   "%x_cordic_V_27 = sub i15 %x_cordic_V_25, i15 %sext_ln1534_14"   --->   Operation 123 'sub' 'x_cordic_V_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (1.94ns)   --->   "%y_cordic_V_27 = add i15 %y_cordic_V_25, i15 %sext_ln1534_15"   --->   Operation 124 'add' 'y_cordic_V_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_25, i32 14"   --->   Operation 125 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.69>
ST_11 : Operation 126 [1/1] (0.75ns)   --->   "%x_cordic_V_28 = select i1 %tmp_16, i15 %x_cordic_V_27, i15 %x_cordic_V_26"   --->   Operation 126 'select' 'x_cordic_V_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.75ns)   --->   "%y_cordic_V_28 = select i1 %tmp_16, i15 %y_cordic_V_27, i15 %y_cordic_V_26"   --->   Operation 127 'select' 'y_cordic_V_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_38 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %y_cordic_V_28, i32 9, i32 14"   --->   Operation 128 'partselect' 'r_V_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1534_16 = sext i6 %r_V_38"   --->   Operation 129 'sext' 'sext_ln1534_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_39 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %x_cordic_V_28, i32 9, i32 14"   --->   Operation 130 'partselect' 'r_V_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1534_17 = sext i6 %r_V_39"   --->   Operation 131 'sext' 'sext_ln1534_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_28, i32 14"   --->   Operation 132 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.94ns)   --->   "%x_cordic_V_29 = add i15 %x_cordic_V_28, i15 %sext_ln1534_16"   --->   Operation 133 'add' 'x_cordic_V_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (1.94ns)   --->   "%y_cordic_V_29 = sub i15 %y_cordic_V_28, i15 %sext_ln1534_17"   --->   Operation 134 'sub' 'y_cordic_V_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (1.94ns)   --->   "%x_cordic_V_30 = sub i15 %x_cordic_V_28, i15 %sext_ln1534_16"   --->   Operation 135 'sub' 'x_cordic_V_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (1.94ns)   --->   "%y_cordic_V_30 = add i15 %y_cordic_V_28, i15 %sext_ln1534_17"   --->   Operation 136 'add' 'y_cordic_V_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_28, i32 14"   --->   Operation 137 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.69>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node theta_out_V_2)   --->   "%theta_out_V = select i1 %tmp_2, i14 15066, i14 5116"   --->   Operation 138 'select' 'theta_out_V' <Predicate = (!tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node theta_out_V_2)   --->   "%theta_out_V_1 = select i1 %tmp_2, i14 11268, i14 1318"   --->   Operation 139 'select' 'theta_out_V_1' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.70ns) (out node of the LUT)   --->   "%theta_out_V_2 = select i1 %tmp_3, i14 %theta_out_V_1, i14 %theta_out_V"   --->   Operation 140 'select' 'theta_out_V_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.69ns)   --->   "%select_ln1697 = select i1 %tmp_5, i14 14378, i14 0"   --->   Operation 141 'select' 'select_ln1697' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.69ns)   --->   "%select_ln1697_4 = select i1 %tmp_7, i11 1030, i11 0"   --->   Operation 142 'select' 'select_ln1697_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (1.24ns)   --->   "%select_ln1697_13 = select i1 %tmp_13, i8 192, i8 64"   --->   Operation 143 'select' 'select_ln1697_13' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.99ns)   --->   "%select_ln1697_16 = select i1 %tmp_15, i14 16352, i14 32"   --->   Operation 144 'select' 'select_ln1697_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (1.18ns)   --->   "%select_ln1697_19 = select i1 %tmp_17, i8 240, i8 16"   --->   Operation 145 'select' 'select_ln1697_19' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (1.21ns)   --->   "%select_ln1697_22 = select i1 %tmp_19, i8 248, i8 8"   --->   Operation 146 'select' 'select_ln1697_22' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.75ns)   --->   "%x_cordic_V_31 = select i1 %tmp_18, i15 %x_cordic_V_30, i15 %x_cordic_V_29"   --->   Operation 147 'select' 'x_cordic_V_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.75ns)   --->   "%y_cordic_V_31 = select i1 %tmp_18, i15 %y_cordic_V_30, i15 %y_cordic_V_29"   --->   Operation 148 'select' 'y_cordic_V_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_40 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %y_cordic_V_31, i32 10, i32 14"   --->   Operation 149 'partselect' 'r_V_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1534_18 = sext i5 %r_V_40"   --->   Operation 150 'sext' 'sext_ln1534_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_31, i32 14"   --->   Operation 151 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.94ns)   --->   "%x_cordic_V_32 = add i15 %x_cordic_V_31, i15 %sext_ln1534_18"   --->   Operation 152 'add' 'x_cordic_V_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (1.94ns)   --->   "%x_cordic_V_33 = sub i15 %x_cordic_V_31, i15 %sext_ln1534_18"   --->   Operation 153 'sub' 'x_cordic_V_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_cordic_V_31, i32 14" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 154 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.69ns)   --->   "%select_ln36 = select i1 %tmp_21, i11 1508, i11 1516" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 155 'select' 'select_ln36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.84>
ST_13 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36 = add i8 %select_ln1697_13, i8 %select_ln1697_19" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 156 'add' 'add_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 157 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i8 %add_ln36, i8 %select_ln1697_22" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 157 'add' 'add_ln36_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_2 = add i14 %theta_out_V_2, i14 %select_ln1697" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 158 'add' 'add_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 159 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln36_3 = add i14 %add_ln36_2, i14 %select_ln1697_16" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 159 'add' 'add_ln36_3' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i10 %add_ln36_5" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 160 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_6 = add i11 %sext_ln36_1, i11 %select_ln1697_4" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 161 'add' 'add_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 162 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_7 = add i11 %select_ln36, i11 %add_ln36_6" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 162 'add' 'add_ln36_7' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 163 [1/1] (0.75ns)   --->   "%x_cordic_V_34 = select i1 %tmp_20, i15 %x_cordic_V_33, i15 %x_cordic_V_32" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 163 'select' 'x_cordic_V_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%r_1 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %x_cordic_V_34, i32 1, i32 14"   --->   Operation 164 'partselect' 'r_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1534_19 = sext i14 %r_1"   --->   Operation 165 'sext' 'sext_ln1534_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%r_2 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %x_cordic_V_34, i32 3, i32 14"   --->   Operation 166 'partselect' 'r_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1534_20 = sext i12 %r_2"   --->   Operation 167 'sext' 'sext_ln1534_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%r_3 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %x_cordic_V_34, i32 6, i32 14"   --->   Operation 168 'partselect' 'r_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%r_V = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %x_cordic_V_34, i32 9, i32 14"   --->   Operation 169 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.81ns)   --->   "%add_ln1394 = add i15 %sext_ln1534_19, i15 %sext_ln1534_20"   --->   Operation 170 'add' 'add_ln1394' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %add_ln36_1" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 171 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_4 = add i14 %add_ln36_3, i14 %sext_ln36" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 172 'add' 'add_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %add_ln36_7" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 173 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%theta_out_V_3 = add i14 %zext_ln36, i14 %add_ln36_4" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 174 'add' 'theta_out_V_3' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1534_21 = sext i9 %r_3"   --->   Operation 175 'sext' 'sext_ln1534_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1534_22 = sext i6 %r_V"   --->   Operation 176 'sext' 'sext_ln1534_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1394 = sub i15 %add_ln1394, i15 %sext_ln1534_22"   --->   Operation 177 'sub' 'sub_ln1394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 178 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sub_ln859 = sub i15 %sub_ln1394, i15 %sext_ln1534_21"   --->   Operation 178 'sub' 'sub_ln859' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %r, i15 %sub_ln859" [cordic_v5/code_src/cordiccart2pol.cpp:49]   --->   Operation 179 'write' 'write_ln49' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.69>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cordic_v5/code_src/cordiccart2pol.cpp:15]   --->   Operation 180 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %x"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %y"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %r"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %theta"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i14 %theta_out_V_3" [cordic_v5/code_src/cordiccart2pol.cpp:36]   --->   Operation 189 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln55)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_read, i32 14" [cordic_v5/code_src/cordiccart2pol.cpp:55]   --->   Operation 190 'bitselect' 'tmp_22' <Predicate = (tmp)> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln55)   --->   "%select_ln55 = select i1 %tmp_22, i15 19900, i15 12868" [cordic_v5/code_src/cordiccart2pol.cpp:55]   --->   Operation 191 'select' 'select_ln55' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln55 = add i15 %select_ln55, i15 %sext_ln36_2" [cordic_v5/code_src/cordiccart2pol.cpp:55]   --->   Operation 192 'add' 'add_ln55' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.75ns)   --->   "%select_ln1697_25 = select i1 %tmp, i15 %add_ln55, i15 %sext_ln36_2"   --->   Operation 193 'select' 'select_ln1697_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %theta, i15 %select_ln1697_25" [cordic_v5/code_src/cordiccart2pol.cpp:53]   --->   Operation 194 'write' 'write_ln53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [cordic_v5/code_src/cordiccart2pol.cpp:58]   --->   Operation 195 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+03ns, clock uncertainty: 997ns.

 <State 1>: 2.7ns
The critical path consists of the following:
	wire read operation ('x_read', cordic_v5/code_src/cordiccart2pol.cpp:15) on port 'x' (cordic_v5/code_src/cordiccart2pol.cpp:15) [15]  (0 ns)
	'sub' operation ('x_cordic.V') [17]  (1.94 ns)
	'select' operation ('x_cordic.V') [19]  (0.754 ns)

 <State 2>: 2.7ns
The critical path consists of the following:
	'add' operation ('x_cordic.V') [22]  (1.94 ns)
	'select' operation ('x_cordic.V', cordic_v5/code_src/cordiccart2pol.cpp:36) [26]  (0.754 ns)

 <State 3>: 2.7ns
The critical path consists of the following:
	'add' operation ('x_cordic.V') [33]  (1.94 ns)
	'select' operation ('x_cordic.V') [40]  (0.754 ns)

 <State 4>: 2.7ns
The critical path consists of the following:
	'sub' operation ('x_cordic.V') [49]  (1.94 ns)
	'select' operation ('x_cordic.V') [53]  (0.754 ns)

 <State 5>: 2.7ns
The critical path consists of the following:
	'add' operation ('x_cordic.V') [60]  (1.94 ns)
	'select' operation ('x_cordic.V') [66]  (0.754 ns)

 <State 6>: 2.7ns
The critical path consists of the following:
	'add' operation ('x_cordic.V') [73]  (1.94 ns)
	'select' operation ('x_cordic.V') [79]  (0.754 ns)

 <State 7>: 2.7ns
The critical path consists of the following:
	'select' operation ('y_cordic.V') [80]  (0.754 ns)
	'add' operation ('x_cordic.V') [86]  (1.94 ns)

 <State 8>: 2.7ns
The critical path consists of the following:
	'select' operation ('x_cordic.V') [92]  (0.754 ns)
	'add' operation ('x_cordic.V') [99]  (1.94 ns)

 <State 9>: 2.7ns
The critical path consists of the following:
	'select' operation ('x_cordic.V') [105]  (0.754 ns)
	'add' operation ('x_cordic.V') [112]  (1.94 ns)

 <State 10>: 2.7ns
The critical path consists of the following:
	'select' operation ('x_cordic.V') [118]  (0.754 ns)
	'add' operation ('x_cordic.V') [125]  (1.94 ns)

 <State 11>: 2.7ns
The critical path consists of the following:
	'select' operation ('x_cordic.V') [131]  (0.754 ns)
	'add' operation ('x_cordic.V') [138]  (1.94 ns)

 <State 12>: 2.7ns
The critical path consists of the following:
	'select' operation ('x_cordic.V') [144]  (0.754 ns)
	'add' operation ('x_cordic.V') [149]  (1.94 ns)

 <State 13>: 3.84ns
The critical path consists of the following:
	'add' operation ('add_ln36_2', cordic_v5/code_src/cordiccart2pol.cpp:36) [155]  (0 ns)
	'add' operation ('add_ln36_3', cordic_v5/code_src/cordiccart2pol.cpp:36) [156]  (3.84 ns)

 <State 14>: 3.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln859') [177]  (3.87 ns)

 <State 15>: 2.7ns
The critical path consists of the following:
	'add' operation ('add_ln55', cordic_v5/code_src/cordiccart2pol.cpp:55) [181]  (1.94 ns)
	'select' operation ('select_ln1697_25') [182]  (0.754 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
