// Seed: 1056462639
`define pp_3 0
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
endmodule
module module_1 (
    output logic id_0,
    output id_1,
    input id_2
);
  logic id_3 (
      {id_0, 1, 1},
      id_2,
      1,
      1,
      1
  );
  assign id_0 = 1;
  type_10 id_4;
  logic   id_5;
  assign id_4 = id_3;
  logic id_6;
  logic id_7;
endmodule
