--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf pinning.ucf -ucf ddr2_pinning.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 0.46 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.452ns.
--------------------------------------------------------------------------------
Slack:                  0.008ns INST_DDR2_RAM_CORE/top_00/dqs_div_rst
Report:    0.452ns delay meets   0.460ns timing constraint by 0.008ns
From                              To                                Delay(ns)
H4.I                              SLICE_X1Y67.G2                        0.452  
H4.I                              SLICE_X0Y66.F3                        0.390  
H4.I                              SLICE_X0Y67.F4                        0.432  
H4.I                              SLICE_X0Y67.G4                        0.429  
H4.I                              SLICE_X1Y66.F3                        0.404  
H4.I                              SLICE_X1Y66.G2                        0.452  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.521ns.
--------------------------------------------------------------------------------
Slack:                  1.486ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>
Report:    1.521ns delay meets   3.007ns timing constraint by 1.486ns
From                              To                                Delay(ns)
SLICE_X3Y53.X                     SLICE_X2Y62.SR                        0.578  
SLICE_X3Y53.X                     SLICE_X0Y58.SR                        0.830  
SLICE_X3Y53.X                     SLICE_X0Y50.SR                        1.263  
SLICE_X3Y53.X                     SLICE_X2Y52.SR                        0.469  
SLICE_X3Y53.X                     SLICE_X0Y52.SR                        0.422  
SLICE_X3Y53.X                     SLICE_X2Y50.SR                        0.536  
SLICE_X3Y53.X                     SLICE_X2Y58.SR                        0.568  
SLICE_X3Y53.X                     SLICE_X0Y62.SR                        1.123  
SLICE_X3Y53.X                     SLICE_X1Y50.CE                        1.521  
SLICE_X3Y53.X                     SLICE_X1Y49.CE                        0.979  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.799ns.
--------------------------------------------------------------------------------
Slack:                  4.591ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>
Report:    1.799ns delay meets   6.390ns timing constraint by 4.591ns
From                              To                                Delay(ns)
SLICE_X1Y50.YQ                    SLICE_X2Y62.G1                        1.799  
SLICE_X1Y50.YQ                    SLICE_X0Y58.G1                        1.178  
SLICE_X1Y50.YQ                    SLICE_X0Y50.G1                        0.776  
SLICE_X1Y50.YQ                    SLICE_X2Y52.G1                        1.254  
SLICE_X1Y50.YQ                    SLICE_X0Y52.G1                        0.628  
SLICE_X1Y50.YQ                    SLICE_X2Y50.G1                        0.776  
SLICE_X1Y50.YQ                    SLICE_X2Y58.G1                        1.477  
SLICE_X1Y50.YQ                    SLICE_X0Y62.G1                        1.460  
SLICE_X1Y50.YQ                    SLICE_X1Y50.F4                        0.655  
SLICE_X1Y50.YQ                    SLICE_X1Y49.F4                        0.592  
SLICE_X1Y50.YQ                    SLICE_X1Y49.G4                        0.594  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.774ns.
--------------------------------------------------------------------------------
Slack:                  4.616ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>
Report:    1.774ns delay meets   6.390ns timing constraint by 4.616ns
From                              To                                Delay(ns)
SLICE_X1Y50.XQ                    SLICE_X2Y62.G2                        1.502  
SLICE_X1Y50.XQ                    SLICE_X0Y58.G2                        1.483  
SLICE_X1Y50.XQ                    SLICE_X0Y50.G2                        0.703  
SLICE_X1Y50.XQ                    SLICE_X2Y52.G2                        0.956  
SLICE_X1Y50.XQ                    SLICE_X0Y52.G2                        0.926  
SLICE_X1Y50.XQ                    SLICE_X2Y50.G2                        0.639  
SLICE_X1Y50.XQ                    SLICE_X2Y58.G2                        1.211  
SLICE_X1Y50.XQ                    SLICE_X0Y62.G2                        1.774  
SLICE_X1Y50.XQ                    SLICE_X1Y50.F3                        0.625  
SLICE_X1Y50.XQ                    SLICE_X1Y50.G3                        0.657  
SLICE_X1Y50.XQ                    SLICE_X1Y49.F1                        0.711  
SLICE_X1Y50.XQ                    SLICE_X1Y49.G1                        0.724  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.358ns.
--------------------------------------------------------------------------------
Slack:                  5.032ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>
Report:    1.358ns delay meets   6.390ns timing constraint by 5.032ns
From                              To                                Delay(ns)
SLICE_X1Y49.YQ                    SLICE_X2Y62.G3                        1.041  
SLICE_X1Y49.YQ                    SLICE_X0Y58.G3                        1.024  
SLICE_X1Y49.YQ                    SLICE_X0Y50.G3                        0.988  
SLICE_X1Y49.YQ                    SLICE_X2Y52.G3                        0.676  
SLICE_X1Y49.YQ                    SLICE_X0Y52.G3                        0.676  
SLICE_X1Y49.YQ                    SLICE_X2Y50.G3                        0.688  
SLICE_X1Y49.YQ                    SLICE_X2Y58.G3                        1.311  
SLICE_X1Y49.YQ                    SLICE_X0Y62.G3                        1.034  
SLICE_X1Y49.YQ                    SLICE_X1Y50.F2                        1.067  
SLICE_X1Y49.YQ                    SLICE_X1Y50.G2                        1.049  
SLICE_X1Y49.YQ                    SLICE_X1Y49.F2                        1.358  
SLICE_X1Y49.YQ                    SLICE_X1Y49.G2                        1.340  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.870ns.
--------------------------------------------------------------------------------
Slack:                  4.520ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>
Report:    1.870ns delay meets   6.390ns timing constraint by 4.520ns
From                              To                                Delay(ns)
SLICE_X1Y49.XQ                    SLICE_X2Y62.G4                        1.647  
SLICE_X1Y49.XQ                    SLICE_X0Y58.G4                        1.337  
SLICE_X1Y49.XQ                    SLICE_X0Y50.G4                        0.711  
SLICE_X1Y49.XQ                    SLICE_X2Y52.G4                        0.957  
SLICE_X1Y49.XQ                    SLICE_X0Y52.G4                        0.909  
SLICE_X1Y49.XQ                    SLICE_X2Y50.G4                        0.688  
SLICE_X1Y49.XQ                    SLICE_X2Y58.G4                        1.870  
SLICE_X1Y49.XQ                    SLICE_X0Y62.G4                        1.642  
SLICE_X1Y49.XQ                    SLICE_X1Y50.F1                        0.778  
SLICE_X1Y49.XQ                    SLICE_X1Y50.G4                        0.550  
SLICE_X1Y49.XQ                    SLICE_X1Y49.F3                        0.604  
SLICE_X1Y49.XQ                    SLICE_X1Y49.G3                        0.636  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.377ns.
--------------------------------------------------------------------------------
Slack:                  1.630ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>
Report:    1.377ns delay meets   3.007ns timing constraint by 1.630ns
From                              To                                Delay(ns)
SLICE_X3Y52.X                     SLICE_X2Y63.SR                        0.822  
SLICE_X3Y52.X                     SLICE_X0Y59.SR                        0.952  
SLICE_X3Y52.X                     SLICE_X0Y51.SR                        0.772  
SLICE_X3Y52.X                     SLICE_X2Y53.SR                        1.377  
SLICE_X3Y52.X                     SLICE_X0Y53.SR                        1.352  
SLICE_X3Y52.X                     SLICE_X2Y51.SR                        1.099  
SLICE_X3Y52.X                     SLICE_X2Y59.SR                        0.957  
SLICE_X3Y52.X                     SLICE_X0Y63.SR                        1.219  
SLICE_X3Y52.X                     SLICE_X3Y50.CE                        0.827  
SLICE_X3Y52.X                     SLICE_X3Y49.CE                        0.790  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.495ns.
--------------------------------------------------------------------------------
Slack:                  4.895ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>
Report:    1.495ns delay meets   6.390ns timing constraint by 4.895ns
From                              To                                Delay(ns)
SLICE_X3Y49.YQ                    SLICE_X2Y63.G1                        1.226  
SLICE_X3Y49.YQ                    SLICE_X0Y59.G1                        1.219  
SLICE_X3Y49.YQ                    SLICE_X0Y51.G1                        1.198  
SLICE_X3Y49.YQ                    SLICE_X2Y53.G1                        1.446  
SLICE_X3Y49.YQ                    SLICE_X0Y53.G1                        0.838  
SLICE_X3Y49.YQ                    SLICE_X2Y51.G1                        0.641  
SLICE_X3Y49.YQ                    SLICE_X2Y59.G1                        1.495  
SLICE_X3Y49.YQ                    SLICE_X0Y63.G1                        1.217  
SLICE_X3Y49.YQ                    SLICE_X3Y50.F4                        0.520  
SLICE_X3Y49.YQ                    SLICE_X3Y50.G4                        0.522  
SLICE_X3Y49.YQ                    SLICE_X3Y49.F1                        0.926  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.798ns.
--------------------------------------------------------------------------------
Slack:                  4.592ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>
Report:    1.798ns delay meets   6.390ns timing constraint by 4.592ns
From                              To                                Delay(ns)
SLICE_X3Y49.XQ                    SLICE_X2Y63.G2                        1.793  
SLICE_X3Y49.XQ                    SLICE_X0Y59.G2                        1.778  
SLICE_X3Y49.XQ                    SLICE_X0Y51.G2                        0.869  
SLICE_X3Y49.XQ                    SLICE_X2Y53.G2                        0.859  
SLICE_X3Y49.XQ                    SLICE_X0Y53.G2                        1.131  
SLICE_X3Y49.XQ                    SLICE_X2Y51.G2                        0.858  
SLICE_X3Y49.XQ                    SLICE_X2Y59.G2                        1.498  
SLICE_X3Y49.XQ                    SLICE_X0Y63.G2                        1.798  
SLICE_X3Y49.XQ                    SLICE_X3Y50.F2                        0.634  
SLICE_X3Y49.XQ                    SLICE_X3Y50.G2                        0.616  
SLICE_X3Y49.XQ                    SLICE_X3Y49.F4                        0.831  
SLICE_X3Y49.XQ                    SLICE_X3Y49.G4                        0.833  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.879ns.
--------------------------------------------------------------------------------
Slack:                  4.511ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>
Report:    1.879ns delay meets   6.390ns timing constraint by 4.511ns
From                              To                                Delay(ns)
SLICE_X3Y50.YQ                    SLICE_X2Y63.G3                        1.622  
SLICE_X3Y50.YQ                    SLICE_X0Y59.G3                        1.874  
SLICE_X3Y50.YQ                    SLICE_X0Y51.G3                        0.611  
SLICE_X3Y50.YQ                    SLICE_X2Y53.G3                        0.548  
SLICE_X3Y50.YQ                    SLICE_X0Y53.G3                        1.456  
SLICE_X3Y50.YQ                    SLICE_X2Y51.G3                        0.611  
SLICE_X3Y50.YQ                    SLICE_X2Y59.G3                        1.879  
SLICE_X3Y50.YQ                    SLICE_X0Y63.G3                        1.617  
SLICE_X3Y50.YQ                    SLICE_X3Y50.F3                        0.646  
SLICE_X3Y50.YQ                    SLICE_X3Y50.G3                        0.678  
SLICE_X3Y50.YQ                    SLICE_X3Y49.F2                        0.716  
SLICE_X3Y50.YQ                    SLICE_X3Y49.G2                        0.698  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.537ns.
--------------------------------------------------------------------------------
Slack:                  4.853ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>
Report:    1.537ns delay meets   6.390ns timing constraint by 4.853ns
From                              To                                Delay(ns)
SLICE_X3Y50.XQ                    SLICE_X2Y63.G4                        1.271  
SLICE_X3Y50.XQ                    SLICE_X0Y59.G4                        1.164  
SLICE_X3Y50.XQ                    SLICE_X0Y51.G4                        0.540  
SLICE_X3Y50.XQ                    SLICE_X2Y53.G4                        0.623  
SLICE_X3Y50.XQ                    SLICE_X0Y53.G4                        0.623  
SLICE_X3Y50.XQ                    SLICE_X2Y51.G4                        0.787  
SLICE_X3Y50.XQ                    SLICE_X2Y59.G4                        1.436  
SLICE_X3Y50.XQ                    SLICE_X0Y63.G4                        1.537  
SLICE_X3Y50.XQ                    SLICE_X3Y50.F1                        0.854  
SLICE_X3Y50.XQ                    SLICE_X3Y50.G1                        0.867  
SLICE_X3Y50.XQ                    SLICE_X3Y49.F3                        0.501  
SLICE_X3Y50.XQ                    SLICE_X3Y49.G3                        0.533  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.239ns.
--------------------------------------------------------------------------------
Slack:                  1.768ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>
Report:    1.239ns delay meets   3.007ns timing constraint by 1.768ns
From                              To                                Delay(ns)
SLICE_X3Y72.X                     SLICE_X0Y70.SR                        0.675  
SLICE_X3Y72.X                     SLICE_X2Y78.SR                        0.791  
SLICE_X3Y72.X                     SLICE_X2Y68.SR                        1.206  
SLICE_X3Y72.X                     SLICE_X2Y76.SR                        0.786  
SLICE_X3Y72.X                     SLICE_X0Y76.SR                        1.180  
SLICE_X3Y72.X                     SLICE_X2Y70.SR                        1.239  
SLICE_X3Y72.X                     SLICE_X0Y68.SR                        1.202  
SLICE_X3Y72.X                     SLICE_X0Y78.SR                        1.053  
SLICE_X3Y72.X                     SLICE_X1Y70.CE                        0.675  
SLICE_X3Y72.X                     SLICE_X1Y69.CE                        1.209  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.899ns.
--------------------------------------------------------------------------------
Slack:                  4.491ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>
Report:    1.899ns delay meets   6.390ns timing constraint by 4.491ns
From                              To                                Delay(ns)
SLICE_X1Y69.YQ                    SLICE_X0Y70.G1                        0.616  
SLICE_X1Y69.YQ                    SLICE_X2Y78.G1                        1.354  
SLICE_X1Y69.YQ                    SLICE_X2Y68.G1                        0.668  
SLICE_X1Y69.YQ                    SLICE_X2Y76.G1                        1.076  
SLICE_X1Y69.YQ                    SLICE_X0Y76.G1                        1.899  
SLICE_X1Y69.YQ                    SLICE_X2Y70.G1                        1.092  
SLICE_X1Y69.YQ                    SLICE_X0Y68.G1                        0.668  
SLICE_X1Y69.YQ                    SLICE_X0Y78.G1                        1.630  
SLICE_X1Y69.YQ                    SLICE_X1Y70.F4                        0.495  
SLICE_X1Y69.YQ                    SLICE_X1Y70.G4                        0.497  
SLICE_X1Y69.YQ                    SLICE_X1Y69.F4                        0.547  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.005ns.
--------------------------------------------------------------------------------
Slack:                  4.385ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>
Report:    2.005ns delay meets   6.390ns timing constraint by 4.385ns
From                              To                                Delay(ns)
SLICE_X1Y69.XQ                    SLICE_X0Y70.G2                        1.404  
SLICE_X1Y69.XQ                    SLICE_X2Y78.G2                        1.733  
SLICE_X1Y69.XQ                    SLICE_X2Y68.G2                        0.901  
SLICE_X1Y69.XQ                    SLICE_X2Y76.G2                        1.456  
SLICE_X1Y69.XQ                    SLICE_X0Y76.G2                        1.728  
SLICE_X1Y69.XQ                    SLICE_X2Y70.G2                        1.174  
SLICE_X1Y69.XQ                    SLICE_X0Y68.G2                        0.624  
SLICE_X1Y69.XQ                    SLICE_X0Y78.G2                        2.005  
SLICE_X1Y69.XQ                    SLICE_X1Y70.F3                        1.326  
SLICE_X1Y69.XQ                    SLICE_X1Y70.G3                        1.358  
SLICE_X1Y69.XQ                    SLICE_X1Y69.F3                        0.546  
SLICE_X1Y69.XQ                    SLICE_X1Y69.G3                        0.578  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.603ns.
--------------------------------------------------------------------------------
Slack:                  4.787ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>
Report:    1.603ns delay meets   6.390ns timing constraint by 4.787ns
From                              To                                Delay(ns)
SLICE_X1Y70.YQ                    SLICE_X0Y70.G3                        0.582  
SLICE_X1Y70.YQ                    SLICE_X2Y78.G3                        1.057  
SLICE_X1Y70.YQ                    SLICE_X2Y68.G3                        0.663  
SLICE_X1Y70.YQ                    SLICE_X2Y76.G3                        0.780  
SLICE_X1Y70.YQ                    SLICE_X0Y76.G3                        1.603  
SLICE_X1Y70.YQ                    SLICE_X2Y70.G3                        0.535  
SLICE_X1Y70.YQ                    SLICE_X0Y68.G3                        0.663  
SLICE_X1Y70.YQ                    SLICE_X0Y78.G3                        1.334  
SLICE_X1Y70.YQ                    SLICE_X1Y70.F2                        0.661  
SLICE_X1Y70.YQ                    SLICE_X1Y70.G2                        0.643  
SLICE_X1Y70.YQ                    SLICE_X1Y69.F2                        0.742  
SLICE_X1Y70.YQ                    SLICE_X1Y69.G2                        0.724  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.377ns.
--------------------------------------------------------------------------------
Slack:                  5.013ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>
Report:    1.377ns delay meets   6.390ns timing constraint by 5.013ns
From                              To                                Delay(ns)
SLICE_X1Y70.XQ                    SLICE_X0Y70.G4                        0.652  
SLICE_X1Y70.XQ                    SLICE_X2Y78.G4                        1.082  
SLICE_X1Y70.XQ                    SLICE_X2Y68.G4                        0.921  
SLICE_X1Y70.XQ                    SLICE_X2Y76.G4                        1.351  
SLICE_X1Y70.XQ                    SLICE_X0Y76.G4                        0.730  
SLICE_X1Y70.XQ                    SLICE_X2Y70.G4                        0.652  
SLICE_X1Y70.XQ                    SLICE_X0Y68.G4                        0.546  
SLICE_X1Y70.XQ                    SLICE_X0Y78.G4                        1.377  
SLICE_X1Y70.XQ                    SLICE_X1Y70.F1                        0.719  
SLICE_X1Y70.XQ                    SLICE_X1Y70.G1                        0.732  
SLICE_X1Y70.XQ                    SLICE_X1Y69.F1                        0.613  
SLICE_X1Y70.XQ                    SLICE_X1Y69.G1                        0.626  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.793ns.
--------------------------------------------------------------------------------
Slack:                  1.214ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>
Report:    1.793ns delay meets   3.007ns timing constraint by 1.214ns
From                              To                                Delay(ns)
SLICE_X3Y73.X                     SLICE_X0Y71.SR                        1.185  
SLICE_X3Y73.X                     SLICE_X2Y79.SR                        1.793  
SLICE_X3Y73.X                     SLICE_X2Y69.SR                        0.507  
SLICE_X3Y73.X                     SLICE_X2Y77.SR                        0.945  
SLICE_X3Y73.X                     SLICE_X0Y77.SR                        0.947  
SLICE_X3Y73.X                     SLICE_X2Y71.SR                        0.500  
SLICE_X3Y73.X                     SLICE_X0Y69.SR                        1.453  
SLICE_X3Y73.X                     SLICE_X0Y79.SR                        1.789  
SLICE_X3Y73.X                     SLICE_X3Y70.CE                        0.788  
SLICE_X3Y73.X                     SLICE_X3Y69.CE                        0.796  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.815ns.
--------------------------------------------------------------------------------
Slack:                  4.575ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>
Report:    1.815ns delay meets   6.390ns timing constraint by 4.575ns
From                              To                                Delay(ns)
SLICE_X3Y69.YQ                    SLICE_X0Y71.G1                        1.132  
SLICE_X3Y69.YQ                    SLICE_X2Y79.G1                        1.269  
SLICE_X3Y69.YQ                    SLICE_X2Y69.G1                        0.691  
SLICE_X3Y69.YQ                    SLICE_X2Y77.G1                        1.270  
SLICE_X3Y69.YQ                    SLICE_X0Y77.G1                        1.815  
SLICE_X3Y69.YQ                    SLICE_X2Y71.G1                        0.687  
SLICE_X3Y69.YQ                    SLICE_X0Y69.G1                        0.863  
SLICE_X3Y69.YQ                    SLICE_X0Y79.G1                        1.546  
SLICE_X3Y69.YQ                    SLICE_X3Y70.F4                        0.566  
SLICE_X3Y69.YQ                    SLICE_X3Y70.G4                        0.568  
SLICE_X3Y69.YQ                    SLICE_X3Y69.F4                        0.570  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.693ns.
--------------------------------------------------------------------------------
Slack:                  4.697ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>
Report:    1.693ns delay meets   6.390ns timing constraint by 4.697ns
From                              To                                Delay(ns)
SLICE_X3Y69.XQ                    SLICE_X0Y71.G2                        0.664  
SLICE_X3Y69.XQ                    SLICE_X2Y79.G2                        1.148  
SLICE_X3Y69.XQ                    SLICE_X2Y69.G2                        1.045  
SLICE_X3Y69.XQ                    SLICE_X2Y77.G2                        1.147  
SLICE_X3Y69.XQ                    SLICE_X0Y77.G2                        1.424  
SLICE_X3Y69.XQ                    SLICE_X2Y71.G2                        0.771  
SLICE_X3Y69.XQ                    SLICE_X0Y69.G2                        0.626  
SLICE_X3Y69.XQ                    SLICE_X0Y79.G2                        1.693  
SLICE_X3Y69.XQ                    SLICE_X3Y70.F3                        0.693  
SLICE_X3Y69.XQ                    SLICE_X3Y70.G3                        0.725  
SLICE_X3Y69.XQ                    SLICE_X3Y69.F1                        0.808  
SLICE_X3Y69.XQ                    SLICE_X3Y69.G1                        0.821  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.470ns.
--------------------------------------------------------------------------------
Slack:                  4.920ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>
Report:    1.470ns delay meets   6.390ns timing constraint by 4.920ns
From                              To                                Delay(ns)
SLICE_X3Y70.YQ                    SLICE_X0Y71.G3                        0.675  
SLICE_X3Y70.YQ                    SLICE_X2Y79.G3                        1.201  
SLICE_X3Y70.YQ                    SLICE_X2Y69.G3                        0.562  
SLICE_X3Y70.YQ                    SLICE_X2Y77.G3                        1.470  
SLICE_X3Y70.YQ                    SLICE_X0Y77.G3                        1.114  
SLICE_X3Y70.YQ                    SLICE_X2Y71.G3                        0.675  
SLICE_X3Y70.YQ                    SLICE_X0Y69.G3                        0.558  
SLICE_X3Y70.YQ                    SLICE_X0Y79.G3                        1.206  
SLICE_X3Y70.YQ                    SLICE_X3Y70.F2                        0.754  
SLICE_X3Y70.YQ                    SLICE_X3Y70.G2                        0.736  
SLICE_X3Y70.YQ                    SLICE_X3Y69.F3                        0.581  
SLICE_X3Y70.YQ                    SLICE_X3Y69.G3                        0.613  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.345ns.
--------------------------------------------------------------------------------
Slack:                  5.045ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>
Report:    1.345ns delay meets   6.390ns timing constraint by 5.045ns
From                              To                                Delay(ns)
SLICE_X3Y70.XQ                    SLICE_X0Y71.G4                        0.940  
SLICE_X3Y70.XQ                    SLICE_X2Y79.G4                        1.185  
SLICE_X3Y70.XQ                    SLICE_X2Y69.G4                        0.530  
SLICE_X3Y70.XQ                    SLICE_X2Y77.G4                        0.808  
SLICE_X3Y70.XQ                    SLICE_X0Y77.G4                        1.344  
SLICE_X3Y70.XQ                    SLICE_X2Y71.G4                        0.668  
SLICE_X3Y70.XQ                    SLICE_X0Y69.G4                        1.345  
SLICE_X3Y70.XQ                    SLICE_X0Y79.G4                        1.191  
SLICE_X3Y70.XQ                    SLICE_X3Y70.F1                        0.735  
SLICE_X3Y70.XQ                    SLICE_X3Y70.G1                        0.748  
SLICE_X3Y70.XQ                    SLICE_X3Y69.F2                        1.030  
SLICE_X3Y70.XQ                    SLICE_X3Y69.G2                        1.012  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.536ns.
--------------------------------------------------------------------------------
Slack:                  0.044ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>
Report:    0.536ns delay meets   0.580ns timing constraint by 0.044ns
From                              To                                Delay(ns)
K3.I                              SLICE_X0Y54.F3                        0.457  
K3.I                              SLICE_X0Y54.G3                        0.458  
K3.I                              SLICE_X0Y55.F3                        0.457  
K3.I                              SLICE_X0Y55.G3                        0.458  
K3.I                              SLICE_X2Y54.F3                        0.474  
K3.I                              SLICE_X2Y54.G3                        0.475  
K3.I                              SLICE_X2Y55.F3                        0.474  
K3.I                              SLICE_X2Y55.G3                        0.475  
K3.I                              SLICE_X3Y54.G2                        0.536  
K3.I                              SLICE_X1Y54.G2                        0.519  
K3.I                              SLICE_X3Y55.G1                        0.502  
K3.I                              SLICE_X1Y55.G3                        0.424  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y54.Y                     SLICE_X2Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y55.Y                     SLICE_X1Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y54.Y                     SLICE_X1Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y75.Y                     SLICE_X2Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.510ns.
--------------------------------------------------------------------------------
Slack:                  0.070ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>
Report:    0.510ns delay meets   0.580ns timing constraint by 0.070ns
From                              To                                Delay(ns)
K6.I                              SLICE_X3Y75.G2                        0.510  
K6.I                              SLICE_X1Y75.G3                        0.484  
K6.I                              SLICE_X3Y74.G2                        0.510  
K6.I                              SLICE_X1Y74.G3                        0.484  
K6.I                              SLICE_X0Y74.F3                        0.435  
K6.I                              SLICE_X0Y74.G3                        0.436  
K6.I                              SLICE_X0Y75.F4                        0.432  
K6.I                              SLICE_X0Y75.G3                        0.436  
K6.I                              SLICE_X2Y74.F4                        0.401  
K6.I                              SLICE_X2Y74.G3                        0.449  
K6.I                              SLICE_X2Y75.F4                        0.401  
K6.I                              SLICE_X2Y75.G3                        0.449  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y74.Y                     SLICE_X2Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.151ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Error:      0.341ns delay exceeds   0.190ns timing constraint by 0.151ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y75.Y                     SLICE_X0Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y74.Y                     SLICE_X0Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------
Slack:                  0.126ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5
Report:    0.074ns delay meets   0.200ns timing constraint by 0.126ns
From                              To                                Delay(ns)
SLICE_X1Y66.Y                     SLICE_X0Y67.F2                        0.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div"        
 MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.179ns.
--------------------------------------------------------------------------------
Slack:                  1.828ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div
Report:    1.179ns delay meets   3.007ns timing constraint by 1.828ns
From                              To                                Delay(ns)
SLICE_X0Y67.X                     SLICE_X3Y72.F1                        0.809  
SLICE_X0Y67.X                     SLICE_X3Y72.G1                        0.822  
SLICE_X0Y67.X                     SLICE_X3Y53.F1                        1.166  
SLICE_X0Y67.X                     SLICE_X3Y53.G1                        1.179  
SLICE_X0Y67.X                     SLICE_X1Y72.BY                        0.690  
SLICE_X0Y67.X                     SLICE_X1Y53.BY                        1.048  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y67.Y                     SLICE_X0Y66.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------
Slack:                  0.154ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4
Report:    0.046ns delay meets   0.200ns timing constraint by 0.154ns
From                              To                                Delay(ns)
SLICE_X0Y66.X                     SLICE_X1Y66.G4                        0.046  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.044ns.
--------------------------------------------------------------------------------
Slack:                  0.156ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1
Report:    0.044ns delay meets   0.200ns timing constraint by 0.156ns
From                              To                                Delay(ns)
SLICE_X1Y66.X                     SLICE_X0Y67.G3                        0.044  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.141ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2
Error:      0.341ns delay exceeds   0.200ns timing constraint by 0.141ns
From                              To                                Delay(ns)
SLICE_X0Y67.Y                     SLICE_X1Y67.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY      
   = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11121 paths analyzed, 2265 endpoints analyzed, 248 failing endpoints
 248 timing errors detected. (248 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.876ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_22 (SLICE_X24Y30.F4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_22 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.508ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.578 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/ddr2_data_buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.XQ      Tcko                  0.631   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X37Y24.G1      net (fanout=5)        0.569   INST_MMU/ram_access_cnt<5>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X24Y31.F3      net (fanout=8)        0.880   INST_MMU/N70
    SLICE_X24Y31.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_22_mux000011
                                                       INST_MMU/ddr2_data_buffer_22_mux000011
    SLICE_X24Y30.G2      net (fanout=1)        0.121   INST_MMU/ddr2_data_buffer_22_mux000011
    SLICE_X24Y30.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<22>
                                                       INST_MMU/ddr2_data_buffer_22_mux000013
    SLICE_X24Y30.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_22_mux000013/O
    SLICE_X24Y30.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<22>
                                                       INST_MMU/ddr2_data_buffer_22_mux000042
                                                       INST_MMU/ddr2_data_buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      9.508ns (6.170ns logic, 3.338ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_22 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.447ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.578 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/ddr2_data_buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.YQ      Tcko                  0.676   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X37Y24.G3      net (fanout=5)        0.463   INST_MMU/ram_access_cnt<10>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X24Y31.F3      net (fanout=8)        0.880   INST_MMU/N70
    SLICE_X24Y31.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_22_mux000011
                                                       INST_MMU/ddr2_data_buffer_22_mux000011
    SLICE_X24Y30.G2      net (fanout=1)        0.121   INST_MMU/ddr2_data_buffer_22_mux000011
    SLICE_X24Y30.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<22>
                                                       INST_MMU/ddr2_data_buffer_22_mux000013
    SLICE_X24Y30.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_22_mux000013/O
    SLICE_X24Y30.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<22>
                                                       INST_MMU/ddr2_data_buffer_22_mux000042
                                                       INST_MMU/ddr2_data_buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      9.447ns (6.215ns logic, 3.232ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_4 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_22 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.417ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.578 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_4 to INST_MMU/ddr2_data_buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.YQ      Tcko                  0.676   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_4
    SLICE_X37Y24.G4      net (fanout=5)        0.433   INST_MMU/ram_access_cnt<4>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X24Y31.F3      net (fanout=8)        0.880   INST_MMU/N70
    SLICE_X24Y31.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_22_mux000011
                                                       INST_MMU/ddr2_data_buffer_22_mux000011
    SLICE_X24Y30.G2      net (fanout=1)        0.121   INST_MMU/ddr2_data_buffer_22_mux000011
    SLICE_X24Y30.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<22>
                                                       INST_MMU/ddr2_data_buffer_22_mux000013
    SLICE_X24Y30.F4      net (fanout=1)        0.060   INST_MMU/ddr2_data_buffer_22_mux000013/O
    SLICE_X24Y30.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<22>
                                                       INST_MMU/ddr2_data_buffer_22_mux000042
                                                       INST_MMU/ddr2_data_buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      9.417ns (6.215ns logic, 3.202ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_21 (SLICE_X23Y26.F3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.397ns (Levels of Logic = 8)
  Clock Path Skew:      -0.103ns (0.588 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/ddr2_data_buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.XQ      Tcko                  0.631   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X37Y24.G1      net (fanout=5)        0.569   INST_MMU/ram_access_cnt<5>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X28Y26.G2      net (fanout=8)        0.414   INST_MMU/N70
    SLICE_X28Y26.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_19_mux000011
                                                       INST_MMU/ddr2_data_buffer_21_mux000011
    SLICE_X23Y26.G3      net (fanout=1)        0.617   INST_MMU/ddr2_data_buffer_21_mux000011
    SLICE_X23Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000013
    SLICE_X23Y26.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_21_mux000013/O
    SLICE_X23Y26.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000042
                                                       INST_MMU/ddr2_data_buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      9.397ns (6.046ns logic, 3.351ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.336ns (Levels of Logic = 8)
  Clock Path Skew:      -0.103ns (0.588 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/ddr2_data_buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.YQ      Tcko                  0.676   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X37Y24.G3      net (fanout=5)        0.463   INST_MMU/ram_access_cnt<10>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X28Y26.G2      net (fanout=8)        0.414   INST_MMU/N70
    SLICE_X28Y26.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_19_mux000011
                                                       INST_MMU/ddr2_data_buffer_21_mux000011
    SLICE_X23Y26.G3      net (fanout=1)        0.617   INST_MMU/ddr2_data_buffer_21_mux000011
    SLICE_X23Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000013
    SLICE_X23Y26.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_21_mux000013/O
    SLICE_X23Y26.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000042
                                                       INST_MMU/ddr2_data_buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      9.336ns (6.091ns logic, 3.245ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_4 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.306ns (Levels of Logic = 8)
  Clock Path Skew:      -0.103ns (0.588 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_4 to INST_MMU/ddr2_data_buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.YQ      Tcko                  0.676   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_4
    SLICE_X37Y24.G4      net (fanout=5)        0.433   INST_MMU/ram_access_cnt<4>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X28Y26.G2      net (fanout=8)        0.414   INST_MMU/N70
    SLICE_X28Y26.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_19_mux000011
                                                       INST_MMU/ddr2_data_buffer_21_mux000011
    SLICE_X23Y26.G3      net (fanout=1)        0.617   INST_MMU/ddr2_data_buffer_21_mux000011
    SLICE_X23Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000013
    SLICE_X23Y26.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_21_mux000013/O
    SLICE_X23Y26.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<21>
                                                       INST_MMU/ddr2_data_buffer_21_mux000042
                                                       INST_MMU/ddr2_data_buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      9.306ns (6.091ns logic, 3.215ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_19 (SLICE_X21Y27.F4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_5 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.312ns (Levels of Logic = 8)
  Clock Path Skew:      -0.102ns (0.589 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_5 to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.XQ      Tcko                  0.631   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_5
    SLICE_X37Y24.G1      net (fanout=5)        0.569   INST_MMU/ram_access_cnt<5>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X28Y26.F2      net (fanout=8)        0.367   INST_MMU/N70
    SLICE_X28Y26.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_19_mux000011
                                                       INST_MMU/ddr2_data_buffer_19_mux000011
    SLICE_X21Y27.G4      net (fanout=1)        0.593   INST_MMU/ddr2_data_buffer_19_mux000011
    SLICE_X21Y27.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000013
    SLICE_X21Y27.F4      net (fanout=1)        0.044   INST_MMU/ddr2_data_buffer_19_mux000013/O
    SLICE_X21Y27.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      9.312ns (6.031ns logic, 3.281ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.251ns (Levels of Logic = 8)
  Clock Path Skew:      -0.102ns (0.589 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.YQ      Tcko                  0.676   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X37Y24.G3      net (fanout=5)        0.463   INST_MMU/ram_access_cnt<10>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X28Y26.F2      net (fanout=8)        0.367   INST_MMU/N70
    SLICE_X28Y26.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_19_mux000011
                                                       INST_MMU/ddr2_data_buffer_19_mux000011
    SLICE_X21Y27.G4      net (fanout=1)        0.593   INST_MMU/ddr2_data_buffer_19_mux000011
    SLICE_X21Y27.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000013
    SLICE_X21Y27.F4      net (fanout=1)        0.044   INST_MMU/ddr2_data_buffer_19_mux000013/O
    SLICE_X21Y27.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      9.251ns (6.076ns logic, 3.175ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_4 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      9.221ns (Levels of Logic = 8)
  Clock Path Skew:      -0.102ns (0.589 - 0.691)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_4 to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.YQ      Tcko                  0.676   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_4
    SLICE_X37Y24.G4      net (fanout=5)        0.433   INST_MMU/ram_access_cnt<4>
    SLICE_X37Y24.Y       Tilo                  0.648   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X37Y24.F2      net (fanout=1)        0.430   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X37Y24.X       Tilo                  0.643   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X32Y24.G3      net (fanout=10)       0.483   INST_MMU/br_data_in_and0000
    SLICE_X32Y24.Y       Tilo                  0.707   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X32Y24.F4      net (fanout=22)       0.219   INST_MMU/N65
    SLICE_X32Y24.X       Tilo                  0.692   N4759
                                                       INST_MMU/ddr2_data_buffer_16_mux000071_SW0
    SLICE_X29Y26.G4      net (fanout=1)        0.576   N4759
    SLICE_X29Y26.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X28Y26.F2      net (fanout=8)        0.367   INST_MMU/N70
    SLICE_X28Y26.X       Tilo                  0.692   INST_MMU/ddr2_data_buffer_19_mux000011
                                                       INST_MMU/ddr2_data_buffer_19_mux000011
    SLICE_X21Y27.G4      net (fanout=1)        0.593   INST_MMU/ddr2_data_buffer_19_mux000011
    SLICE_X21Y27.Y       Tilo                  0.648   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000013
    SLICE_X21Y27.F4      net (fanout=1)        0.044   INST_MMU/ddr2_data_buffer_19_mux000013/O
    SLICE_X21Y27.CLK     Tfck                  0.722   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      9.221ns (6.076ns logic, 3.145ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E (SLICE_X2Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_3 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.090 - 0.067)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_3 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.XQ       Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_3
    SLICE_X2Y19.BX       net (fanout=1)        0.357   INST_MMU/INST_DDR2_Control_VHDL/input_adress<3>
    SLICE_X2Y19.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<1>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.327ns logic, 0.357ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U1/N (K2.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U1/N (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.316 - 0.257)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2 to INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U1/N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.XQ       Tcko                  0.505   INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2
                                                       INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2
    K2.T1                net (fanout=4)        0.382   INST_DDR2_RAM_CORE/top_00/controller0/dqs_enable2
    K2.OTCLK1            Tiockt      (-Th)     0.165   cntrl0_ddr2_dqs_n<0>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U1/N
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.340ns logic, 0.382ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (SLICE_X2Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_15 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_15 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.XQ       Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<15>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_15
    SLICE_X2Y11.BX       net (fanout=1)        0.343   INST_MMU/INST_DDR2_Control_VHDL/input_adress<15>
    SLICE_X2Y11.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg<3>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.327ns logic, 0.343ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.947ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Logical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: clk_tb
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/data_out<1>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/data_out_1/SR
  Location pin: SLICE_X12Y35.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/data_out<1>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/data_out_1/SR
  Location pin: SLICE_X12Y35.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm 
= PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK         
PHASE 1.879675 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1065 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.708ns.
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk90 (SLICE_X4Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk270 (FF)
  Destination:          INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk90 (FF)
  Requirement:          3.759ns
  Data Path Delay:      2.597ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.216 - 0.289)
  Source Clock:         clk90_tb falling at 5.638ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk270 to INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.YQ       Tcko                  0.580   INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk270
                                                       INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk270
    SLICE_X4Y30.BY       net (fanout=3)        1.631   INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk270
    SLICE_X4Y30.CLK      Tdick                 0.386   INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk90
                                                       INST_DDR2_RAM_CORE/infrastructure_top0/wait_clk90
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.966ns logic, 1.631ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val (SLICE_X3Y56.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_P1 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val (FF)
  Requirement:          3.759ns
  Data Path Delay:      2.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (0.607 - 0.750)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_P1 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.YQ       Tcko                  0.676   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_P1
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_P1
    SLICE_X3Y56.BY       net (fanout=1)        1.235   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_P1
    SLICE_X3Y56.CLK      Tdick                 0.314   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.990ns logic, 1.235ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data270_2_15/SRL16E (SLICE_X4Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_31 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data270_2_15/SRL16E (FF)
  Requirement:          3.759ns
  Data Path Delay:      2.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.239 - 0.241)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_31 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data270_2_15/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.XQ      Tcko                  0.631   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4<31>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4_31
    SLICE_X4Y58.BX       net (fanout=1)        1.395   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4<31>
    SLICE_X4Y58.CLK      Tds                   0.150   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data270_2<15>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data270_2_15/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.781ns logic, 1.395ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_16/SRL16E (SLICE_X6Y38.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_16 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_16/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.317 - 0.251)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_16 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_16/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.XQ       Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<16>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_16
    SLICE_X6Y38.BY       net (fanout=2)        0.372   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<16>
    SLICE_X6Y38.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4<17>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_16/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.347ns logic, 0.372ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq_iob_inst/DDR_OUT/ODDR2/FF1 (F2.O2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_8 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq_iob_inst/DDR_OUT/ODDR2/FF1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.567 - 0.463)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_8 to INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq_iob_inst/DDR_OUT/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y73.YQ       Tcko                  0.541   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<9>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2_8
    F2.O2                net (fanout=1)        0.279   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<8>
    F2.OTCLK2            Tiocko      (-Th)     0.012   cntrl0_ddr2_dq<8>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq_iob_inst/DDR_OUT/ODDR2/FF1
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.529ns logic, 0.279ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DQ_T (K5.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DQ_T (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.343 - 0.265)
  Source Clock:         clk90_tb falling at 5.638ns
  Destination Clock:    clk90_tb falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val to INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DQ_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.YQ       Tcko                  0.464   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
    K5.T1                net (fanout=16)       0.624   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_en_val
    K5.OTCLK1            Tiockt      (-Th)     0.165   cntrl0_ddr2_dq<1>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_iob_inst/DQ_T
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.299ns logic, 0.624ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21/SR
  Location pin: SLICE_X10Y26.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<21>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_21/SR
  Location pin: SLICE_X10Y26.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<11>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_11/SR
  Location pin: SLICE_X6Y44.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|      9.876ns|            0|          248|            0|        12186|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      9.876ns|          N/A|          248|            0|        11121|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      5.708ns|          N/A|            0|            0|         1065|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKB_130M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    9.621|    4.938|    3.455|    7.198|
clk_50mhz      |    9.621|    4.938|    3.455|    7.198|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    9.621|    4.938|    3.455|    7.198|
clk_50mhz      |    9.621|    4.938|    3.455|    7.198|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 250  Score: 128389  (Setup/Max: 128389, Hold: 0)

Constraints cover 12186 paths, 52 nets, and 5857 connections

Design statistics:
   Minimum period:   9.876ns{1}   (Maximum frequency: 101.256MHz)
   Maximum net delay:   2.005ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 24 15:13:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 277 MB



