Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jul  3 11:28:55 2025
| Host         : LAPTOP-CAS82I5M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_motor_control_timing_summary_routed.rpt -pb top_motor_control_timing_summary_routed.pb -rpx top_motor_control_timing_summary_routed.rpx -warn_on_violation
| Design       : top_motor_control
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      428         
TIMING-16  Warning   Large setup violation          109         
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -63.966    -1785.738                    126                 2089        0.081        0.000                      0                 2089        4.500        0.000                       0                  1192  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -63.966    -1785.738                    126                 2089        0.081        0.000                      0                 2089        4.500        0.000                       0                  1192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          126  Failing Endpoints,  Worst Slack      -63.966ns,  Total Violation    -1785.738ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -63.966ns  (required time - arrival time)
  Source:                 u_enc1/pulse_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/rpm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        73.816ns  (logic 46.392ns (62.848%)  route 27.424ns (37.152%))
  Logic Levels:           190  (CARRY4=163 LUT2=4 LUT3=22 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.563     5.115    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  u_enc1/pulse_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  u_enc1/pulse_counter_reg[2]/Q
                         net (fo=19, routed)          0.818     6.451    u_enc1/pulse_counter_reg__0[2]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.575 r  u_enc1/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     6.575    u_enc1/i__carry__0_i_4__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.107 r  u_enc1/rpm1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_enc1/rpm1_inferred__1/i__carry__0_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  u_enc1/rpm1_inferred__1/i__carry__1/O[2]
                         net (fo=3, routed)           0.903     8.249    u_enc1/rpm1_inferred__1/i__carry__1_n_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.302     8.551 r  u_enc1/i___72_carry__1_i_4__0/O
                         net (fo=1, routed)           0.329     8.879    u_enc1/i___72_carry__1_i_4__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.405 r  u_enc1/rpm1_inferred__1/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.405    u_enc1/rpm1_inferred__1/i___72_carry__1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.519 r  u_enc1/rpm1_inferred__1/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.519    u_enc1/rpm1_inferred__1/i___72_carry__2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.633 r  u_enc1/rpm1_inferred__1/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.633    u_enc1/rpm1_inferred__1/i___72_carry__3_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  u_enc1/rpm1_inferred__1/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_enc1/rpm1_inferred__1/i___72_carry__4_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.081 r  u_enc1/rpm1_inferred__1/i___72_carry__5/O[1]
                         net (fo=2, routed)           0.870    10.952    u_enc1/rpm1_inferred__1/i___72_carry__5_n_6
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.303    11.255 r  u_enc1/i__i_7__1/O
                         net (fo=1, routed)           0.000    11.255    u_enc1/i__i_7__1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.787 r  u_enc1/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.787    u_enc1/rpm0_inferred__1/i__n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  u_enc1/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.901    u_enc1/rpm0_inferred__1/i___0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  u_enc1/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    12.015    u_enc1/rpm0_inferred__1/i___1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  u_enc1/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.129    u_enc1/rpm0_inferred__1/i___2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.400 r  u_enc1/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.917    13.317    u_enc1/rpm0_inferred__1/i___3_n_3
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.146 r  u_enc1/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.146    u_enc1/rpm0_inferred__1/i___4_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.260 r  u_enc1/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.260    u_enc1/rpm0_inferred__1/i___5_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.374 r  u_enc1/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.374    u_enc1/rpm0_inferred__1/i___6_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.488 r  u_enc1/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.488    u_enc1/rpm0_inferred__1/i___7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.645 r  u_enc1/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.725    15.369    u_enc1/rpm0_inferred__1/i___8_n_2
    SLICE_X30Y36         LUT3 (Prop_lut3_I0_O)        0.329    15.698 r  u_enc1/i___9_i_3__2/O
                         net (fo=1, routed)           0.000    15.698    u_enc1/i___9_i_3__2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.231 r  u_enc1/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.231    u_enc1/rpm0_inferred__1/i___9_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.348 r  u_enc1/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.348    u_enc1/rpm0_inferred__1/i___10_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.465 r  u_enc1/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.465    u_enc1/rpm0_inferred__1/i___11_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  u_enc1/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.582    u_enc1/rpm0_inferred__1/i___12_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.739 r  u_enc1/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.807    17.547    u_enc1/rpm0_inferred__1/i___13_n_2
    SLICE_X30Y42         LUT3 (Prop_lut3_I0_O)        0.332    17.879 r  u_enc1/i___15_i_4__0/O
                         net (fo=1, routed)           0.000    17.879    u_enc1/i___15_i_4__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.392 r  u_enc1/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.392    u_enc1/rpm0_inferred__1/i___15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.509 r  u_enc1/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.509    u_enc1/rpm0_inferred__1/i___16_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.626 r  u_enc1/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.626    u_enc1/rpm0_inferred__1/i___17_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.783 r  u_enc1/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          0.711    19.494    u_enc1/rpm0_inferred__1/i___18_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.297 r  u_enc1/rpm0_inferred__1/i___19/CO[3]
                         net (fo=1, routed)           0.000    20.297    u_enc1/rpm0_inferred__1/i___19_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.414 r  u_enc1/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.414    u_enc1/rpm0_inferred__1/i___20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.531 r  u_enc1/rpm0_inferred__1/i___21/CO[3]
                         net (fo=1, routed)           0.000    20.531    u_enc1/rpm0_inferred__1/i___21_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  u_enc1/rpm0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.001    20.649    u_enc1/rpm0_inferred__1/i___22_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.806 r  u_enc1/rpm0_inferred__1/i___23/CO[1]
                         net (fo=19, routed)          0.613    21.418    u_enc1/rpm0_inferred__1/i___23_n_2
    SLICE_X34Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    22.221 r  u_enc1/rpm0_inferred__1/i___24/CO[3]
                         net (fo=1, routed)           0.000    22.221    u_enc1/rpm0_inferred__1/i___24_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.338 r  u_enc1/rpm0_inferred__1/i___25/CO[3]
                         net (fo=1, routed)           0.000    22.338    u_enc1/rpm0_inferred__1/i___25_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.455 r  u_enc1/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.455    u_enc1/rpm0_inferred__1/i___26_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.572 r  u_enc1/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.000    22.572    u_enc1/rpm0_inferred__1/i___27_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  u_enc1/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.844    23.573    u_enc1/rpm0_inferred__1/i___28_n_2
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.332    23.905 r  u_enc1/i___29_i_3__2/O
                         net (fo=1, routed)           0.000    23.905    u_enc1/i___29_i_3__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.455 r  u_enc1/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.455    u_enc1/rpm0_inferred__1/i___29_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.569 r  u_enc1/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.001    24.570    u_enc1/rpm0_inferred__1/i___30_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.684 r  u_enc1/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    24.684    u_enc1/rpm0_inferred__1/i___31_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.798 r  u_enc1/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.000    24.798    u_enc1/rpm0_inferred__1/i___32_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.955 r  u_enc1/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.929    25.883    u_enc1/rpm0_inferred__1/i___33_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.668 r  u_enc1/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.000    26.668    u_enc1/rpm0_inferred__1/i___34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.782 r  u_enc1/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.782    u_enc1/rpm0_inferred__1/i___35_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.896 r  u_enc1/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.001    26.897    u_enc1/rpm0_inferred__1/i___36_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  u_enc1/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.011    u_enc1/rpm0_inferred__1/i___37_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.168 r  u_enc1/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.722    27.890    u_enc1/rpm0_inferred__1/i___38_n_2
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.329    28.219 r  u_enc1/i___39_i_3__2/O
                         net (fo=1, routed)           0.000    28.219    u_enc1/i___39_i_3__2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  u_enc1/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.769    u_enc1/rpm0_inferred__1/i___39_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.883 r  u_enc1/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.883    u_enc1/rpm0_inferred__1/i___40_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.997 r  u_enc1/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.001    28.997    u_enc1/rpm0_inferred__1/i___41_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.111 r  u_enc1/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.111    u_enc1/rpm0_inferred__1/i___42_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.268 r  u_enc1/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.841    30.110    u_enc1/rpm0_inferred__1/i___43_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.439 r  u_enc1/i___45_i_3__2/O
                         net (fo=1, routed)           0.000    30.439    u_enc1/i___45_i_3__2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.972 r  u_enc1/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    30.972    u_enc1/rpm0_inferred__1/i___45_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  u_enc1/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.089    u_enc1/rpm0_inferred__1/i___46_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  u_enc1/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.001    31.206    u_enc1/rpm0_inferred__1/i___47_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.363 r  u_enc1/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.763    32.126    u_enc1/rpm0_inferred__1/i___48_n_2
    SLICE_X39Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    32.914 r  u_enc1/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.001    32.915    u_enc1/rpm0_inferred__1/i___49_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  u_enc1/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.029    u_enc1/rpm0_inferred__1/i___50_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.143 r  u_enc1/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.143    u_enc1/rpm0_inferred__1/i___51_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.257 r  u_enc1/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.257    u_enc1/rpm0_inferred__1/i___52_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.414 r  u_enc1/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.615    34.029    u_enc1/rpm0_inferred__1/i___53_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.358 r  u_enc1/i___54_i_3__2/O
                         net (fo=1, routed)           0.000    34.358    u_enc1/i___54_i_3__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.891 r  u_enc1/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    34.891    u_enc1/rpm0_inferred__1/i___54_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.008 r  u_enc1/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.008    u_enc1/rpm0_inferred__1/i___55_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.125 r  u_enc1/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.125    u_enc1/rpm0_inferred__1/i___56_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.242 r  u_enc1/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.242    u_enc1/rpm0_inferred__1/i___57_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.399 r  u_enc1/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.691    36.090    u_enc1/rpm0_inferred__1/i___58_n_2
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.332    36.422 r  u_enc1/i___59_i_3__2/O
                         net (fo=1, routed)           0.000    36.422    u_enc1/i___59_i_3__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.972 r  u_enc1/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    36.972    u_enc1/rpm0_inferred__1/i___59_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  u_enc1/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.086    u_enc1/rpm0_inferred__1/i___60_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  u_enc1/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.200    u_enc1/rpm0_inferred__1/i___61_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.314 r  u_enc1/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.314    u_enc1/rpm0_inferred__1/i___62_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.471 r  u_enc1/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.771    38.242    u_enc1/rpm0_inferred__1/i___63_n_2
    SLICE_X36Y54         LUT3 (Prop_lut3_I0_O)        0.329    38.571 r  u_enc1/i___64_i_3__2/O
                         net (fo=1, routed)           0.000    38.571    u_enc1/i___64_i_3__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.121 r  u_enc1/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.121    u_enc1/rpm0_inferred__1/i___64_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.235 r  u_enc1/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.235    u_enc1/rpm0_inferred__1/i___65_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.349 r  u_enc1/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.349    u_enc1/rpm0_inferred__1/i___66_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.463 r  u_enc1/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    39.463    u_enc1/rpm0_inferred__1/i___67_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.620 r  u_enc1/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.968    40.588    u_enc1/rpm0_inferred__1/i___68_n_2
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.329    40.917 r  u_enc1/i___70_i_3__2/O
                         net (fo=1, routed)           0.000    40.917    u_enc1/i___70_i_3__2_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.467 r  u_enc1/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.467    u_enc1/rpm0_inferred__1/i___70_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.581 r  u_enc1/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.581    u_enc1/rpm0_inferred__1/i___71_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.695 r  u_enc1/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.695    u_enc1/rpm0_inferred__1/i___72_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.852 r  u_enc1/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.557    42.409    u_enc1/rpm0_inferred__1/i___73_n_2
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.329    42.738 r  u_enc1/i___74_i_3__2/O
                         net (fo=1, routed)           0.000    42.738    u_enc1/i___74_i_3__2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.271 r  u_enc1/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.271    u_enc1/rpm0_inferred__1/i___74_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.388 r  u_enc1/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.388    u_enc1/rpm0_inferred__1/i___75_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.505 r  u_enc1/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.505    u_enc1/rpm0_inferred__1/i___76_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.622 r  u_enc1/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.622    u_enc1/rpm0_inferred__1/i___77_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.779 r  u_enc1/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.606    44.385    u_enc1/rpm0_inferred__1/i___78_n_2
    SLICE_X34Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.188 r  u_enc1/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.188    u_enc1/rpm0_inferred__1/i___79_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.305 r  u_enc1/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.305    u_enc1/rpm0_inferred__1/i___80_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.422 r  u_enc1/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.422    u_enc1/rpm0_inferred__1/i___81_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.539 r  u_enc1/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    45.539    u_enc1/rpm0_inferred__1/i___82_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.696 r  u_enc1/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.682    46.378    u_enc1/rpm0_inferred__1/i___83_n_2
    SLICE_X35Y64         LUT3 (Prop_lut3_I0_O)        0.332    46.710 r  u_enc1/i___84_i_3__2/O
                         net (fo=1, routed)           0.000    46.710    u_enc1/i___84_i_3__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.260 r  u_enc1/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.260    u_enc1/rpm0_inferred__1/i___84_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.374 r  u_enc1/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.374    u_enc1/rpm0_inferred__1/i___85_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.488 r  u_enc1/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.488    u_enc1/rpm0_inferred__1/i___86_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.602 r  u_enc1/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.602    u_enc1/rpm0_inferred__1/i___87_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.759 r  u_enc1/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.930    48.689    u_enc1/rpm0_inferred__1/i___88_n_2
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.474 r  u_enc1/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.474    u_enc1/rpm0_inferred__1/i___89_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  u_enc1/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.588    u_enc1/rpm0_inferred__1/i___90_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  u_enc1/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.702    u_enc1/rpm0_inferred__1/i___91_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  u_enc1/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.816    u_enc1/rpm0_inferred__1/i___92_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.973 r  u_enc1/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.700    50.674    u_enc1/rpm0_inferred__1/i___93_n_2
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.329    51.003 r  u_enc1/i___94_i_3__2/O
                         net (fo=1, routed)           0.000    51.003    u_enc1/i___94_i_3__2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.553 r  u_enc1/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.553    u_enc1/rpm0_inferred__1/i___94_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  u_enc1/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.000    51.667    u_enc1/rpm0_inferred__1/i___95_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  u_enc1/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.781    u_enc1/rpm0_inferred__1/i___96_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  u_enc1/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.895    u_enc1/rpm0_inferred__1/i___97_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.052 r  u_enc1/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          0.729    52.781    u_enc1/rpm0_inferred__1/i___98_n_2
    SLICE_X37Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.566 r  u_enc1/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.566    u_enc1/rpm0_inferred__1/i___99_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  u_enc1/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    53.680    u_enc1/rpm0_inferred__1/i___100_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  u_enc1/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    53.794    u_enc1/rpm0_inferred__1/i___101_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  u_enc1/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    53.908    u_enc1/rpm0_inferred__1/i___102_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.065 r  u_enc1/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.880    54.945    u_enc1/rpm0_inferred__1/i___103_n_2
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.329    55.274 r  u_enc1/i___105_i_3__2/O
                         net (fo=1, routed)           0.000    55.274    u_enc1/i___105_i_3__2_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.807 r  u_enc1/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    55.807    u_enc1/rpm0_inferred__1/i___105_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.924 r  u_enc1/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    55.924    u_enc1/rpm0_inferred__1/i___106_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.041 r  u_enc1/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.041    u_enc1/rpm0_inferred__1/i___107_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.198 r  u_enc1/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.821    57.019    u_enc1/rpm0_inferred__1/i___108_n_2
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.332    57.351 r  u_enc1/i___109_i_3__2/O
                         net (fo=1, routed)           0.000    57.351    u_enc1/i___109_i_3__2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.901 r  u_enc1/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    57.901    u_enc1/rpm0_inferred__1/i___109_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.015 r  u_enc1/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.015    u_enc1/rpm0_inferred__1/i___110_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.129 r  u_enc1/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.129    u_enc1/rpm0_inferred__1/i___111_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.243 r  u_enc1/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.243    u_enc1/rpm0_inferred__1/i___112_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.400 r  u_enc1/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.797    59.197    u_enc1/rpm0_inferred__1/i___113_n_2
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.329    59.526 r  u_enc1/i___114_i_3__2/O
                         net (fo=1, routed)           0.000    59.526    u_enc1/i___114_i_3__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.076 r  u_enc1/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.076    u_enc1/rpm0_inferred__1/i___114_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.190 r  u_enc1/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.190    u_enc1/rpm0_inferred__1/i___115_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.304 r  u_enc1/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.304    u_enc1/rpm0_inferred__1/i___116_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.418 r  u_enc1/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.418    u_enc1/rpm0_inferred__1/i___117_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.575 r  u_enc1/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.682    61.257    u_enc1/rpm0_inferred__1/i___118_n_2
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    61.586 r  u_enc1/i___119_i_3__2/O
                         net (fo=1, routed)           0.000    61.586    u_enc1/i___119_i_3__2_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.136 r  u_enc1/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.136    u_enc1/rpm0_inferred__1/i___119_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  u_enc1/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.250    u_enc1/rpm0_inferred__1/i___120_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  u_enc1/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.009    62.373    u_enc1/rpm0_inferred__1/i___121_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.487 r  u_enc1/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    62.487    u_enc1/rpm0_inferred__1/i___122_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.644 r  u_enc1/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.899    63.543    u_enc1/rpm0_inferred__1/i___123_n_2
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.329    63.872 r  u_enc1/i___124_i_3__2/O
                         net (fo=1, routed)           0.000    63.872    u_enc1/i___124_i_3__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.422 r  u_enc1/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.422    u_enc1/rpm0_inferred__1/i___124_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  u_enc1/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.009    64.545    u_enc1/rpm0_inferred__1/i___125_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.659 r  u_enc1/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    64.659    u_enc1/rpm0_inferred__1/i___126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.773 r  u_enc1/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    64.773    u_enc1/rpm0_inferred__1/i___127_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.930 r  u_enc1/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.919    65.850    u_enc1/rpm0_inferred__1/i___128_n_2
    SLICE_X32Y68         LUT3 (Prop_lut3_I0_O)        0.329    66.179 r  u_enc1/i___129_i_3__0/O
                         net (fo=1, routed)           0.000    66.179    u_enc1/i___129_i_3__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.729 r  u_enc1/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.729    u_enc1/rpm0_inferred__1/i___129_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.843 r  u_enc1/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    66.843    u_enc1/rpm0_inferred__1/i___130_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.957 r  u_enc1/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    66.957    u_enc1/rpm0_inferred__1/i___131_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.071 r  u_enc1/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.071    u_enc1/rpm0_inferred__1/i___132_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.228 r  u_enc1/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.844    68.071    u_enc1/rpm0_inferred__1/i___133_n_2
    SLICE_X34Y70         LUT3 (Prop_lut3_I0_O)        0.329    68.400 r  u_enc1/i___134_i_3__0/O
                         net (fo=1, routed)           0.000    68.400    u_enc1/i___134_i_3__0_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.933 r  u_enc1/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    68.933    u_enc1/rpm0_inferred__1/i___134_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  u_enc1/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.050    u_enc1/rpm0_inferred__1/i___135_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  u_enc1/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.167    u_enc1/rpm0_inferred__1/i___136_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  u_enc1/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.284    u_enc1/rpm0_inferred__1/i___137_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.441 r  u_enc1/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.684    70.125    u_enc1/rpm0_inferred__1/i___138_n_2
    SLICE_X35Y71         LUT3 (Prop_lut3_I0_O)        0.332    70.457 r  u_enc1/i___139_i_3__0/O
                         net (fo=1, routed)           0.000    70.457    u_enc1/i___139_i_3__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.007 r  u_enc1/rpm0_inferred__1/i___139/CO[3]
                         net (fo=1, routed)           0.000    71.007    u_enc1/rpm0_inferred__1/i___139_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.121 r  u_enc1/rpm0_inferred__1/i___140/CO[3]
                         net (fo=1, routed)           0.000    71.121    u_enc1/rpm0_inferred__1/i___140_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  u_enc1/rpm0_inferred__1/i___141/CO[3]
                         net (fo=1, routed)           0.000    71.235    u_enc1/rpm0_inferred__1/i___141_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  u_enc1/rpm0_inferred__1/i___142/CO[3]
                         net (fo=1, routed)           0.009    71.358    u_enc1/rpm0_inferred__1/i___142_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.515 r  u_enc1/rpm0_inferred__1/i___143/CO[1]
                         net (fo=21, routed)          0.900    72.415    u_enc1/rpm0_inferred__1/i___143_n_2
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.329    72.744 r  u_enc1/i___144_i_4__0/O
                         net (fo=1, routed)           0.000    72.744    u_enc1/i___144_i_4__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.294 r  u_enc1/rpm0_inferred__1/i___144/CO[3]
                         net (fo=1, routed)           0.000    73.294    u_enc1/rpm0_inferred__1/i___144_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  u_enc1/rpm0_inferred__1/i___145/CO[3]
                         net (fo=1, routed)           0.000    73.408    u_enc1/rpm0_inferred__1/i___145_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  u_enc1/rpm0_inferred__1/i___146/CO[3]
                         net (fo=1, routed)           0.000    73.522    u_enc1/rpm0_inferred__1/i___146_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  u_enc1/rpm0_inferred__1/i___147/CO[3]
                         net (fo=1, routed)           0.009    73.645    u_enc1/rpm0_inferred__1/i___147_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.802 r  u_enc1/rpm0_inferred__1/i___148/CO[1]
                         net (fo=21, routed)          0.768    74.570    u_enc1/rpm0_inferred__1/i___148_n_2
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.329    74.899 r  u_enc1/i___149_i_4__0/O
                         net (fo=1, routed)           0.000    74.899    u_enc1/i___149_i_4__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.449 r  u_enc1/rpm0_inferred__1/i___149/CO[3]
                         net (fo=1, routed)           0.000    75.449    u_enc1/rpm0_inferred__1/i___149_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  u_enc1/rpm0_inferred__1/i___150/CO[3]
                         net (fo=1, routed)           0.009    75.572    u_enc1/rpm0_inferred__1/i___150_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.686 r  u_enc1/rpm0_inferred__1/i___151/CO[3]
                         net (fo=1, routed)           0.000    75.686    u_enc1/rpm0_inferred__1/i___151_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.800 r  u_enc1/rpm0_inferred__1/i___152/CO[3]
                         net (fo=1, routed)           0.000    75.800    u_enc1/rpm0_inferred__1/i___152_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.957 r  u_enc1/rpm0_inferred__1/i___153/CO[1]
                         net (fo=21, routed)          0.836    76.792    u_enc1/rpm0_inferred__1/i___153_n_2
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.329    77.121 r  u_enc1/i___154_i_4__0/O
                         net (fo=1, routed)           0.000    77.121    u_enc1/i___154_i_4__0_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.654 r  u_enc1/rpm0_inferred__1/i___154/CO[3]
                         net (fo=1, routed)           0.000    77.654    u_enc1/rpm0_inferred__1/i___154_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.771 r  u_enc1/rpm0_inferred__1/i___155/CO[3]
                         net (fo=1, routed)           0.009    77.780    u_enc1/rpm0_inferred__1/i___155_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.897 r  u_enc1/rpm0_inferred__1/i___156/CO[3]
                         net (fo=1, routed)           0.000    77.897    u_enc1/rpm0_inferred__1/i___156_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.014 r  u_enc1/rpm0_inferred__1/i___157/CO[3]
                         net (fo=1, routed)           0.000    78.014    u_enc1/rpm0_inferred__1/i___157_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.268 r  u_enc1/rpm0_inferred__1/i___158/CO[0]
                         net (fo=1, routed)           0.295    78.563    u_enc1/rpm0_inferred__1/i___158_n_3
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.367    78.930 r  u_enc1/rpm[0]_i_1/O
                         net (fo=1, routed)           0.000    78.930    u_enc1/rpm[0]_i_1_n_0
    SLICE_X36Y77         FDCE                                         r  u_enc1/rpm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.418    14.789    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  u_enc1/rpm_reg[0]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)        0.031    14.965    u_enc1/rpm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -78.931    
  -------------------------------------------------------------------
                         slack                                -63.966    

Slack (VIOLATED) :        -63.931ns  (required time - arrival time)
  Source:                 u_enc0/pulse_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/rpm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        73.792ns  (logic 46.529ns (63.054%)  route 27.263ns (36.946%))
  Logic Levels:           193  (CARRY4=163 LUT2=3 LUT3=26 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.566     5.118    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  u_enc0/pulse_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.456     5.574 r  u_enc0/pulse_counter_reg[0]/Q
                         net (fo=23, routed)          0.606     6.179    u_enc0/pulse_counter_reg[0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  u_enc0/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.303    u_enc0/i__carry_i_2__1_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.701 r  u_enc0/rpm1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.701    u_enc0/rpm1_inferred__4/i__carry_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  u_enc0/rpm1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    u_enc0/rpm1_inferred__4/i__carry__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.128 r  u_enc0/rpm1_inferred__4/i__carry__1/O[3]
                         net (fo=3, routed)           0.879     8.007    u_enc0/rpm1_inferred__4/i__carry__1_n_4
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.306     8.313 r  u_enc0/i___72_carry__1_i_3/O
                         net (fo=1, routed)           0.497     8.811    u_enc0/i___72_carry__1_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.318 r  u_enc0/rpm1_inferred__4/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    u_enc0/rpm1_inferred__4/i___72_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  u_enc0/rpm1_inferred__4/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    u_enc0/rpm1_inferred__4/i___72_carry__2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  u_enc0/rpm1_inferred__4/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    u_enc0/rpm1_inferred__4/i___72_carry__3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  u_enc0/rpm1_inferred__4/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_enc0/rpm1_inferred__4/i___72_carry__4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  u_enc0/rpm1_inferred__4/i___72_carry__5/O[1]
                         net (fo=2, routed)           1.029    11.023    u_enc0/rpm1_inferred__4/i___72_carry__5_n_6
    SLICE_X29Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.728 r  u_enc0/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.728    u_enc0/rpm0_inferred__1/i__n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  u_enc0/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.842    u_enc0/rpm0_inferred__1/i___0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.956 r  u_enc0/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    11.956    u_enc0/rpm0_inferred__1/i___1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.070 r  u_enc0/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.070    u_enc0/rpm0_inferred__1/i___2_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.341 r  u_enc0/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.849    13.190    u_enc0/rpm0_inferred__1/i___3_n_3
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.019 r  u_enc0/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.019    u_enc0/rpm0_inferred__1/i___4_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  u_enc0/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.133    u_enc0/rpm0_inferred__1/i___5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  u_enc0/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.247    u_enc0/rpm0_inferred__1/i___6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  u_enc0/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.361    u_enc0/rpm0_inferred__1/i___7_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.518 r  u_enc0/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.676    15.194    u_enc0/rpm0_inferred__1/i___8_n_2
    SLICE_X28Y41         LUT3 (Prop_lut3_I0_O)        0.329    15.523 r  u_enc0/i___9_i_3__0/O
                         net (fo=1, routed)           0.000    15.523    u_enc0/i___9_i_3__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.073 r  u_enc0/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.073    u_enc0/rpm0_inferred__1/i___9_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  u_enc0/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.187    u_enc0/rpm0_inferred__1/i___10_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  u_enc0/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.301    u_enc0/rpm0_inferred__1/i___11_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  u_enc0/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.415    u_enc0/rpm0_inferred__1/i___12_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.572 r  u_enc0/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.822    17.394    u_enc0/rpm0_inferred__1/i___13_n_2
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.329    17.723 r  u_enc0/i___14_i_3__0/O
                         net (fo=1, routed)           0.000    17.723    u_enc0/i___14_i_3__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.273 r  u_enc0/rpm0_inferred__1/i___14/CO[3]
                         net (fo=1, routed)           0.000    18.273    u_enc0/rpm0_inferred__1/i___14_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.387 r  u_enc0/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.387    u_enc0/rpm0_inferred__1/i___15_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.501 r  u_enc0/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.501    u_enc0/rpm0_inferred__1/i___16_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.615 r  u_enc0/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.615    u_enc0/rpm0_inferred__1/i___17_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.772 r  u_enc0/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          1.079    19.851    u_enc0/rpm0_inferred__1/i___18_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    20.180 r  u_enc0/i___20_i_4__0/O
                         net (fo=1, routed)           0.000    20.180    u_enc0/i___20_i_4__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.712 r  u_enc0/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.712    u_enc0/rpm0_inferred__1/i___20_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.934 r  u_enc0/rpm0_inferred__1/i___21/O[0]
                         net (fo=2, routed)           1.017    21.951    u_enc0/rpm0_inferred__1/i___21_n_7
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.299    22.250 r  u_enc0/i___26_i_3__0/O
                         net (fo=1, routed)           0.000    22.250    u_enc0/i___26_i_3__0_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.800 r  u_enc0/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.800    u_enc0/rpm0_inferred__1/i___26_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.914 r  u_enc0/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.001    22.915    u_enc0/rpm0_inferred__1/i___27_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.072 r  u_enc0/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.832    23.904    u_enc0/rpm0_inferred__1/i___28_n_2
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.233 r  u_enc0/i___29_i_3__0/O
                         net (fo=1, routed)           0.000    24.233    u_enc0/i___29_i_3__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.766 r  u_enc0/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.766    u_enc0/rpm0_inferred__1/i___29_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.883 r  u_enc0/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.000    24.883    u_enc0/rpm0_inferred__1/i___30_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.000 r  u_enc0/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    25.000    u_enc0/rpm0_inferred__1/i___31_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.117 r  u_enc0/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.001    25.118    u_enc0/rpm0_inferred__1/i___32_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.275 r  u_enc0/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.721    25.995    u_enc0/rpm0_inferred__1/i___33_n_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    26.783 r  u_enc0/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.001    26.784    u_enc0/rpm0_inferred__1/i___34_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.898 r  u_enc0/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.898    u_enc0/rpm0_inferred__1/i___35_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.012 r  u_enc0/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.000    27.012    u_enc0/rpm0_inferred__1/i___36_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.126 r  u_enc0/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.126    u_enc0/rpm0_inferred__1/i___37_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.283 r  u_enc0/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.555    27.838    u_enc0/rpm0_inferred__1/i___38_n_2
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.329    28.167 r  u_enc0/i___39_i_3__0/O
                         net (fo=1, routed)           0.000    28.167    u_enc0/i___39_i_3__0_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.717 r  u_enc0/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.717    u_enc0/rpm0_inferred__1/i___39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.831 r  u_enc0/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.831    u_enc0/rpm0_inferred__1/i___40_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.945 r  u_enc0/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.000    28.945    u_enc0/rpm0_inferred__1/i___41_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  u_enc0/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.059    u_enc0/rpm0_inferred__1/i___42_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.216 r  u_enc0/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.861    30.077    u_enc0/rpm0_inferred__1/i___43_n_2
    SLICE_X30Y52         LUT3 (Prop_lut3_I0_O)        0.329    30.406 r  u_enc0/i___44_i_3__0/O
                         net (fo=1, routed)           0.000    30.406    u_enc0/i___44_i_3__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.939 r  u_enc0/rpm0_inferred__1/i___44/CO[3]
                         net (fo=1, routed)           0.000    30.939    u_enc0/rpm0_inferred__1/i___44_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.056 r  u_enc0/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    31.056    u_enc0/rpm0_inferred__1/i___45_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.173 r  u_enc0/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.173    u_enc0/rpm0_inferred__1/i___46_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.290 r  u_enc0/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.000    31.290    u_enc0/rpm0_inferred__1/i___47_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.447 r  u_enc0/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.853    32.300    u_enc0/rpm0_inferred__1/i___48_n_2
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    32.632 r  u_enc0/i___49_i_3__0/O
                         net (fo=1, routed)           0.000    32.632    u_enc0/i___49_i_3__0_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  u_enc0/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.000    33.182    u_enc0/rpm0_inferred__1/i___49_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  u_enc0/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.296    u_enc0/rpm0_inferred__1/i___50_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  u_enc0/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.410    u_enc0/rpm0_inferred__1/i___51_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  u_enc0/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.524    u_enc0/rpm0_inferred__1/i___52_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.681 r  u_enc0/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.837    34.517    u_enc0/rpm0_inferred__1/i___53_n_2
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    34.846 r  u_enc0/i___54_i_3__0/O
                         net (fo=1, routed)           0.000    34.846    u_enc0/i___54_i_3__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.379 r  u_enc0/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    35.379    u_enc0/rpm0_inferred__1/i___54_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.496 r  u_enc0/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.496    u_enc0/rpm0_inferred__1/i___55_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.613 r  u_enc0/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.613    u_enc0/rpm0_inferred__1/i___56_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.730 r  u_enc0/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.730    u_enc0/rpm0_inferred__1/i___57_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.887 r  u_enc0/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.812    36.700    u_enc0/rpm0_inferred__1/i___58_n_2
    SLICE_X15Y51         LUT3 (Prop_lut3_I0_O)        0.332    37.032 r  u_enc0/i___59_i_3__0/O
                         net (fo=1, routed)           0.000    37.032    u_enc0/i___59_i_3__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.582 r  u_enc0/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    37.582    u_enc0/rpm0_inferred__1/i___59_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.696 r  u_enc0/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.696    u_enc0/rpm0_inferred__1/i___60_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.810 r  u_enc0/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.810    u_enc0/rpm0_inferred__1/i___61_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.924 r  u_enc0/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.924    u_enc0/rpm0_inferred__1/i___62_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  u_enc0/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.760    38.841    u_enc0/rpm0_inferred__1/i___63_n_2
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.329    39.170 r  u_enc0/i___64_i_3__0/O
                         net (fo=1, routed)           0.000    39.170    u_enc0/i___64_i_3__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.720 r  u_enc0/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.720    u_enc0/rpm0_inferred__1/i___64_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  u_enc0/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.834    u_enc0/rpm0_inferred__1/i___65_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  u_enc0/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.948    u_enc0/rpm0_inferred__1/i___66_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  u_enc0/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    40.062    u_enc0/rpm0_inferred__1/i___67_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.219 r  u_enc0/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.536    40.755    u_enc0/rpm0_inferred__1/i___68_n_2
    SLICE_X30Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.555 r  u_enc0/rpm0_inferred__1/i___69/CO[3]
                         net (fo=1, routed)           0.000    41.555    u_enc0/rpm0_inferred__1/i___69_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.672 r  u_enc0/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.672    u_enc0/rpm0_inferred__1/i___70_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.789 r  u_enc0/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.789    u_enc0/rpm0_inferred__1/i___71_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.906 r  u_enc0/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.906    u_enc0/rpm0_inferred__1/i___72_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.063 r  u_enc0/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.681    42.744    u_enc0/rpm0_inferred__1/i___73_n_2
    SLICE_X29Y60         LUT3 (Prop_lut3_I0_O)        0.332    43.076 r  u_enc0/i___74_i_3__0/O
                         net (fo=1, routed)           0.000    43.076    u_enc0/i___74_i_3__0_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.626 r  u_enc0/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.626    u_enc0/rpm0_inferred__1/i___74_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.740 r  u_enc0/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.740    u_enc0/rpm0_inferred__1/i___75_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.854 r  u_enc0/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.854    u_enc0/rpm0_inferred__1/i___76_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.968 r  u_enc0/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.968    u_enc0/rpm0_inferred__1/i___77_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.125 r  u_enc0/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.702    44.827    u_enc0/rpm0_inferred__1/i___78_n_2
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    45.156 r  u_enc0/i___79_i_3__0/O
                         net (fo=1, routed)           0.000    45.156    u_enc0/i___79_i_3__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.706 r  u_enc0/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.706    u_enc0/rpm0_inferred__1/i___79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.820 r  u_enc0/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.820    u_enc0/rpm0_inferred__1/i___80_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.934 r  u_enc0/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.934    u_enc0/rpm0_inferred__1/i___81_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.048 r  u_enc0/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    46.048    u_enc0/rpm0_inferred__1/i___82_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.205 r  u_enc0/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.570    46.775    u_enc0/rpm01_in[15]
    SLICE_X29Y66         LUT3 (Prop_lut3_I0_O)        0.329    47.104 r  u_enc0/i___84_i_3__0/O
                         net (fo=1, routed)           0.000    47.104    u_enc0/i___84_i_3__0_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.654 r  u_enc0/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.654    u_enc0/rpm0_inferred__1/i___84_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.768 r  u_enc0/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.768    u_enc0/rpm0_inferred__1/i___85_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.882 r  u_enc0/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.882    u_enc0/rpm0_inferred__1/i___86_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.996 r  u_enc0/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.996    u_enc0/rpm0_inferred__1/i___87_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.153 r  u_enc0/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.607    48.760    u_enc0/rpm01_in[14]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.329    49.089 r  u_enc0/i___89_i_3__0/O
                         net (fo=1, routed)           0.000    49.089    u_enc0/i___89_i_3__0_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.639 r  u_enc0/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.639    u_enc0/rpm0_inferred__1/i___89_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.753 r  u_enc0/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.753    u_enc0/rpm0_inferred__1/i___90_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.867 r  u_enc0/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.867    u_enc0/rpm0_inferred__1/i___91_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.981 r  u_enc0/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.981    u_enc0/rpm0_inferred__1/i___92_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.138 r  u_enc0/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.591    50.729    u_enc0/rpm01_in[13]
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.329    51.058 r  u_enc0/i___94_i_3__0/O
                         net (fo=1, routed)           0.000    51.058    u_enc0/i___94_i_3__0_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.608 r  u_enc0/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.608    u_enc0/rpm0_inferred__1/i___94_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.722 r  u_enc0/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.009    51.731    u_enc0/rpm0_inferred__1/i___95_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  u_enc0/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.845    u_enc0/rpm0_inferred__1/i___96_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  u_enc0/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.959    u_enc0/rpm0_inferred__1/i___97_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.116 r  u_enc0/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          1.004    53.120    u_enc0/rpm01_in[12]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    53.449 r  u_enc0/i___99_i_3__0/O
                         net (fo=1, routed)           0.000    53.449    u_enc0/i___99_i_3__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.982 r  u_enc0/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.982    u_enc0/rpm0_inferred__1/i___99_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.099 r  u_enc0/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    54.099    u_enc0/rpm0_inferred__1/i___100_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.216 r  u_enc0/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    54.216    u_enc0/rpm0_inferred__1/i___101_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.333 r  u_enc0/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    54.333    u_enc0/rpm0_inferred__1/i___102_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  u_enc0/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.741    55.230    u_enc0/rpm01_in[11]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.332    55.562 r  u_enc0/i___104_i_3__0/O
                         net (fo=1, routed)           0.000    55.562    u_enc0/i___104_i_3__0_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.112 r  u_enc0/rpm0_inferred__1/i___104/CO[3]
                         net (fo=1, routed)           0.000    56.112    u_enc0/rpm0_inferred__1/i___104_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.226 r  u_enc0/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    56.226    u_enc0/rpm0_inferred__1/i___105_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.340 r  u_enc0/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    56.340    u_enc0/rpm0_inferred__1/i___106_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.454 r  u_enc0/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.454    u_enc0/rpm0_inferred__1/i___107_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.611 r  u_enc0/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.931    57.542    u_enc0/rpm01_in[10]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.329    57.871 r  u_enc0/i___109_i_3__0/O
                         net (fo=1, routed)           0.000    57.871    u_enc0/i___109_i_3__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.421 r  u_enc0/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    58.421    u_enc0/rpm0_inferred__1/i___109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.535 r  u_enc0/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.535    u_enc0/rpm0_inferred__1/i___110_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.649 r  u_enc0/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.649    u_enc0/rpm0_inferred__1/i___111_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.763 r  u_enc0/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.763    u_enc0/rpm0_inferred__1/i___112_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.920 r  u_enc0/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.787    59.707    u_enc0/rpm01_in[9]
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.492 r  u_enc0/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.492    u_enc0/rpm0_inferred__1/i___114_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.606 r  u_enc0/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.606    u_enc0/rpm0_inferred__1/i___115_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.720 r  u_enc0/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.720    u_enc0/rpm0_inferred__1/i___116_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.834 r  u_enc0/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.834    u_enc0/rpm0_inferred__1/i___117_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.991 r  u_enc0/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.861    61.852    u_enc0/rpm01_in[8]
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.329    62.181 r  u_enc0/i___119_i_3__0/O
                         net (fo=1, routed)           0.000    62.181    u_enc0/i___119_i_3__0_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.731 r  u_enc0/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.731    u_enc0/rpm0_inferred__1/i___119_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.845 r  u_enc0/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.845    u_enc0/rpm0_inferred__1/i___120_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.959 r  u_enc0/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.000    62.959    u_enc0/rpm0_inferred__1/i___121_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.073 r  u_enc0/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    63.073    u_enc0/rpm0_inferred__1/i___122_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.230 r  u_enc0/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.879    64.110    u_enc0/rpm01_in[7]
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.329    64.439 r  u_enc0/i___124_i_3__0/O
                         net (fo=1, routed)           0.000    64.439    u_enc0/i___124_i_3__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.989 r  u_enc0/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.989    u_enc0/rpm0_inferred__1/i___124_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.103 r  u_enc0/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.000    65.103    u_enc0/rpm0_inferred__1/i___125_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.217 r  u_enc0/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    65.217    u_enc0/rpm0_inferred__1/i___126_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.331 r  u_enc0/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    65.331    u_enc0/rpm0_inferred__1/i___127_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.488 r  u_enc0/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.570    66.058    u_enc0/rpm01_in[6]
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.329    66.387 r  u_enc0/i___129_i_3/O
                         net (fo=1, routed)           0.000    66.387    u_enc0/i___129_i_3_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.937 r  u_enc0/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.937    u_enc0/rpm0_inferred__1/i___129_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.051 r  u_enc0/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    67.051    u_enc0/rpm0_inferred__1/i___130_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.165 r  u_enc0/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    67.165    u_enc0/rpm0_inferred__1/i___131_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  u_enc0/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.279    u_enc0/rpm0_inferred__1/i___132_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.436 r  u_enc0/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.925    68.361    u_enc0/rpm01_in[5]
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.329    68.690 r  u_enc0/i___134_i_3/O
                         net (fo=1, routed)           0.000    68.690    u_enc0/i___134_i_3_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.223 r  u_enc0/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    69.223    u_enc0/rpm0_inferred__1/i___134_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  u_enc0/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.340    u_enc0/rpm0_inferred__1/i___135_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  u_enc0/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.457    u_enc0/rpm0_inferred__1/i___136_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  u_enc0/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.574    u_enc0/rpm0_inferred__1/i___137_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  u_enc0/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.674    70.405    u_enc0/rpm01_in[4]
    SLICE_X32Y80         LUT3 (Prop_lut3_I0_O)        0.332    70.737 r  u_enc0/i___139_i_3/O
                         net (fo=1, routed)           0.000    70.737    u_enc0/i___139_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.287 r  u_enc0/rpm0_inferred__1/i___139/CO[3]
                         net (fo=1, routed)           0.000    71.287    u_enc0/rpm0_inferred__1/i___139_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.401 r  u_enc0/rpm0_inferred__1/i___140/CO[3]
                         net (fo=1, routed)           0.000    71.401    u_enc0/rpm0_inferred__1/i___140_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.515 r  u_enc0/rpm0_inferred__1/i___141/CO[3]
                         net (fo=1, routed)           0.000    71.515    u_enc0/rpm0_inferred__1/i___141_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.629 r  u_enc0/rpm0_inferred__1/i___142/CO[3]
                         net (fo=1, routed)           0.000    71.629    u_enc0/rpm0_inferred__1/i___142_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.786 r  u_enc0/rpm0_inferred__1/i___143/CO[1]
                         net (fo=21, routed)          0.683    72.469    u_enc0/rpm01_in[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.329    72.798 r  u_enc0/i___144_i_4/O
                         net (fo=1, routed)           0.000    72.798    u_enc0/i___144_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.348 r  u_enc0/rpm0_inferred__1/i___144/CO[3]
                         net (fo=1, routed)           0.000    73.348    u_enc0/rpm0_inferred__1/i___144_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.462 r  u_enc0/rpm0_inferred__1/i___145/CO[3]
                         net (fo=1, routed)           0.000    73.462    u_enc0/rpm0_inferred__1/i___145_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.576 r  u_enc0/rpm0_inferred__1/i___146/CO[3]
                         net (fo=1, routed)           0.000    73.576    u_enc0/rpm0_inferred__1/i___146_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.690 r  u_enc0/rpm0_inferred__1/i___147/CO[3]
                         net (fo=1, routed)           0.000    73.690    u_enc0/rpm0_inferred__1/i___147_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.847 r  u_enc0/rpm0_inferred__1/i___148/CO[1]
                         net (fo=21, routed)          0.693    74.540    u_enc0/rpm01_in[2]
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.329    74.869 r  u_enc0/i___149_i_4/O
                         net (fo=1, routed)           0.000    74.869    u_enc0/i___149_i_4_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.402 r  u_enc0/rpm0_inferred__1/i___149/CO[3]
                         net (fo=1, routed)           0.000    75.402    u_enc0/rpm0_inferred__1/i___149_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.519 r  u_enc0/rpm0_inferred__1/i___150/CO[3]
                         net (fo=1, routed)           0.000    75.519    u_enc0/rpm0_inferred__1/i___150_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.636 r  u_enc0/rpm0_inferred__1/i___151/CO[3]
                         net (fo=1, routed)           0.000    75.636    u_enc0/rpm0_inferred__1/i___151_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.753 r  u_enc0/rpm0_inferred__1/i___152/CO[3]
                         net (fo=1, routed)           0.000    75.753    u_enc0/rpm0_inferred__1/i___152_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.910 r  u_enc0/rpm0_inferred__1/i___153/CO[1]
                         net (fo=21, routed)          0.836    76.746    u_enc0/rpm01_in[1]
    SLICE_X28Y87         LUT3 (Prop_lut3_I0_O)        0.332    77.078 r  u_enc0/i___154_i_4/O
                         net (fo=1, routed)           0.000    77.078    u_enc0/i___154_i_4_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.628 r  u_enc0/rpm0_inferred__1/i___154/CO[3]
                         net (fo=1, routed)           0.000    77.628    u_enc0/rpm0_inferred__1/i___154_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  u_enc0/rpm0_inferred__1/i___155/CO[3]
                         net (fo=1, routed)           0.000    77.742    u_enc0/rpm0_inferred__1/i___155_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  u_enc0/rpm0_inferred__1/i___156/CO[3]
                         net (fo=1, routed)           0.000    77.856    u_enc0/rpm0_inferred__1/i___156_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  u_enc0/rpm0_inferred__1/i___157/CO[3]
                         net (fo=1, routed)           0.000    77.970    u_enc0/rpm0_inferred__1/i___157_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.241 r  u_enc0/rpm0_inferred__1/i___158/CO[0]
                         net (fo=1, routed)           0.296    78.537    u_enc0/rpm01_in[0]
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.373    78.910 r  u_enc0/rpm[0]_i_1__0/O
                         net (fo=1, routed)           0.000    78.910    u_enc0/rpm[0]_i_1__0_n_0
    SLICE_X29Y90         FDCE                                         r  u_enc0/rpm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.432    14.803    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y90         FDCE                                         r  u_enc0/rpm_reg[0]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X29Y90         FDCE (Setup_fdce_C_D)        0.031    14.979    u_enc0/rpm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -78.910    
  -------------------------------------------------------------------
                         slack                                -63.931    

Slack (VIOLATED) :        -61.760ns  (required time - arrival time)
  Source:                 u_enc1/pulse_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/rpm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.608ns  (logic 44.887ns (62.685%)  route 26.721ns (37.315%))
  Logic Levels:           184  (CARRY4=158 LUT2=4 LUT3=21 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.563     5.115    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  u_enc1/pulse_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  u_enc1/pulse_counter_reg[2]/Q
                         net (fo=19, routed)          0.818     6.451    u_enc1/pulse_counter_reg__0[2]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.575 r  u_enc1/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     6.575    u_enc1/i__carry__0_i_4__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.107 r  u_enc1/rpm1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_enc1/rpm1_inferred__1/i__carry__0_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  u_enc1/rpm1_inferred__1/i__carry__1/O[2]
                         net (fo=3, routed)           0.903     8.249    u_enc1/rpm1_inferred__1/i__carry__1_n_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.302     8.551 r  u_enc1/i___72_carry__1_i_4__0/O
                         net (fo=1, routed)           0.329     8.879    u_enc1/i___72_carry__1_i_4__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.405 r  u_enc1/rpm1_inferred__1/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.405    u_enc1/rpm1_inferred__1/i___72_carry__1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.519 r  u_enc1/rpm1_inferred__1/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.519    u_enc1/rpm1_inferred__1/i___72_carry__2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.633 r  u_enc1/rpm1_inferred__1/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.633    u_enc1/rpm1_inferred__1/i___72_carry__3_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  u_enc1/rpm1_inferred__1/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_enc1/rpm1_inferred__1/i___72_carry__4_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.081 r  u_enc1/rpm1_inferred__1/i___72_carry__5/O[1]
                         net (fo=2, routed)           0.870    10.952    u_enc1/rpm1_inferred__1/i___72_carry__5_n_6
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.303    11.255 r  u_enc1/i__i_7__1/O
                         net (fo=1, routed)           0.000    11.255    u_enc1/i__i_7__1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.787 r  u_enc1/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.787    u_enc1/rpm0_inferred__1/i__n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  u_enc1/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.901    u_enc1/rpm0_inferred__1/i___0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  u_enc1/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    12.015    u_enc1/rpm0_inferred__1/i___1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  u_enc1/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.129    u_enc1/rpm0_inferred__1/i___2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.400 r  u_enc1/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.917    13.317    u_enc1/rpm0_inferred__1/i___3_n_3
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.146 r  u_enc1/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.146    u_enc1/rpm0_inferred__1/i___4_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.260 r  u_enc1/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.260    u_enc1/rpm0_inferred__1/i___5_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.374 r  u_enc1/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.374    u_enc1/rpm0_inferred__1/i___6_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.488 r  u_enc1/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.488    u_enc1/rpm0_inferred__1/i___7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.645 r  u_enc1/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.725    15.369    u_enc1/rpm0_inferred__1/i___8_n_2
    SLICE_X30Y36         LUT3 (Prop_lut3_I0_O)        0.329    15.698 r  u_enc1/i___9_i_3__2/O
                         net (fo=1, routed)           0.000    15.698    u_enc1/i___9_i_3__2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.231 r  u_enc1/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.231    u_enc1/rpm0_inferred__1/i___9_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.348 r  u_enc1/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.348    u_enc1/rpm0_inferred__1/i___10_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.465 r  u_enc1/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.465    u_enc1/rpm0_inferred__1/i___11_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  u_enc1/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.582    u_enc1/rpm0_inferred__1/i___12_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.739 r  u_enc1/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.807    17.547    u_enc1/rpm0_inferred__1/i___13_n_2
    SLICE_X30Y42         LUT3 (Prop_lut3_I0_O)        0.332    17.879 r  u_enc1/i___15_i_4__0/O
                         net (fo=1, routed)           0.000    17.879    u_enc1/i___15_i_4__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.392 r  u_enc1/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.392    u_enc1/rpm0_inferred__1/i___15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.509 r  u_enc1/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.509    u_enc1/rpm0_inferred__1/i___16_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.626 r  u_enc1/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.626    u_enc1/rpm0_inferred__1/i___17_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.783 r  u_enc1/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          0.711    19.494    u_enc1/rpm0_inferred__1/i___18_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.297 r  u_enc1/rpm0_inferred__1/i___19/CO[3]
                         net (fo=1, routed)           0.000    20.297    u_enc1/rpm0_inferred__1/i___19_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.414 r  u_enc1/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.414    u_enc1/rpm0_inferred__1/i___20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.531 r  u_enc1/rpm0_inferred__1/i___21/CO[3]
                         net (fo=1, routed)           0.000    20.531    u_enc1/rpm0_inferred__1/i___21_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  u_enc1/rpm0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.001    20.649    u_enc1/rpm0_inferred__1/i___22_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.806 r  u_enc1/rpm0_inferred__1/i___23/CO[1]
                         net (fo=19, routed)          0.613    21.418    u_enc1/rpm0_inferred__1/i___23_n_2
    SLICE_X34Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    22.221 r  u_enc1/rpm0_inferred__1/i___24/CO[3]
                         net (fo=1, routed)           0.000    22.221    u_enc1/rpm0_inferred__1/i___24_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.338 r  u_enc1/rpm0_inferred__1/i___25/CO[3]
                         net (fo=1, routed)           0.000    22.338    u_enc1/rpm0_inferred__1/i___25_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.455 r  u_enc1/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.455    u_enc1/rpm0_inferred__1/i___26_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.572 r  u_enc1/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.000    22.572    u_enc1/rpm0_inferred__1/i___27_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  u_enc1/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.844    23.573    u_enc1/rpm0_inferred__1/i___28_n_2
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.332    23.905 r  u_enc1/i___29_i_3__2/O
                         net (fo=1, routed)           0.000    23.905    u_enc1/i___29_i_3__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.455 r  u_enc1/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.455    u_enc1/rpm0_inferred__1/i___29_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.569 r  u_enc1/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.001    24.570    u_enc1/rpm0_inferred__1/i___30_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.684 r  u_enc1/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    24.684    u_enc1/rpm0_inferred__1/i___31_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.798 r  u_enc1/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.000    24.798    u_enc1/rpm0_inferred__1/i___32_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.955 r  u_enc1/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.929    25.883    u_enc1/rpm0_inferred__1/i___33_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.668 r  u_enc1/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.000    26.668    u_enc1/rpm0_inferred__1/i___34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.782 r  u_enc1/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.782    u_enc1/rpm0_inferred__1/i___35_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.896 r  u_enc1/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.001    26.897    u_enc1/rpm0_inferred__1/i___36_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  u_enc1/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.011    u_enc1/rpm0_inferred__1/i___37_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.168 r  u_enc1/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.722    27.890    u_enc1/rpm0_inferred__1/i___38_n_2
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.329    28.219 r  u_enc1/i___39_i_3__2/O
                         net (fo=1, routed)           0.000    28.219    u_enc1/i___39_i_3__2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  u_enc1/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.769    u_enc1/rpm0_inferred__1/i___39_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.883 r  u_enc1/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.883    u_enc1/rpm0_inferred__1/i___40_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.997 r  u_enc1/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.001    28.997    u_enc1/rpm0_inferred__1/i___41_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.111 r  u_enc1/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.111    u_enc1/rpm0_inferred__1/i___42_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.268 r  u_enc1/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.841    30.110    u_enc1/rpm0_inferred__1/i___43_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.439 r  u_enc1/i___45_i_3__2/O
                         net (fo=1, routed)           0.000    30.439    u_enc1/i___45_i_3__2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.972 r  u_enc1/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    30.972    u_enc1/rpm0_inferred__1/i___45_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  u_enc1/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.089    u_enc1/rpm0_inferred__1/i___46_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  u_enc1/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.001    31.206    u_enc1/rpm0_inferred__1/i___47_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.363 r  u_enc1/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.763    32.126    u_enc1/rpm0_inferred__1/i___48_n_2
    SLICE_X39Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    32.914 r  u_enc1/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.001    32.915    u_enc1/rpm0_inferred__1/i___49_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  u_enc1/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.029    u_enc1/rpm0_inferred__1/i___50_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.143 r  u_enc1/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.143    u_enc1/rpm0_inferred__1/i___51_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.257 r  u_enc1/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.257    u_enc1/rpm0_inferred__1/i___52_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.414 r  u_enc1/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.615    34.029    u_enc1/rpm0_inferred__1/i___53_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.358 r  u_enc1/i___54_i_3__2/O
                         net (fo=1, routed)           0.000    34.358    u_enc1/i___54_i_3__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.891 r  u_enc1/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    34.891    u_enc1/rpm0_inferred__1/i___54_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.008 r  u_enc1/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.008    u_enc1/rpm0_inferred__1/i___55_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.125 r  u_enc1/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.125    u_enc1/rpm0_inferred__1/i___56_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.242 r  u_enc1/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.242    u_enc1/rpm0_inferred__1/i___57_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.399 r  u_enc1/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.691    36.090    u_enc1/rpm0_inferred__1/i___58_n_2
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.332    36.422 r  u_enc1/i___59_i_3__2/O
                         net (fo=1, routed)           0.000    36.422    u_enc1/i___59_i_3__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.972 r  u_enc1/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    36.972    u_enc1/rpm0_inferred__1/i___59_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  u_enc1/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.086    u_enc1/rpm0_inferred__1/i___60_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  u_enc1/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.200    u_enc1/rpm0_inferred__1/i___61_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.314 r  u_enc1/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.314    u_enc1/rpm0_inferred__1/i___62_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.471 r  u_enc1/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.771    38.242    u_enc1/rpm0_inferred__1/i___63_n_2
    SLICE_X36Y54         LUT3 (Prop_lut3_I0_O)        0.329    38.571 r  u_enc1/i___64_i_3__2/O
                         net (fo=1, routed)           0.000    38.571    u_enc1/i___64_i_3__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.121 r  u_enc1/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.121    u_enc1/rpm0_inferred__1/i___64_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.235 r  u_enc1/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.235    u_enc1/rpm0_inferred__1/i___65_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.349 r  u_enc1/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.349    u_enc1/rpm0_inferred__1/i___66_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.463 r  u_enc1/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    39.463    u_enc1/rpm0_inferred__1/i___67_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.620 r  u_enc1/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.968    40.588    u_enc1/rpm0_inferred__1/i___68_n_2
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.329    40.917 r  u_enc1/i___70_i_3__2/O
                         net (fo=1, routed)           0.000    40.917    u_enc1/i___70_i_3__2_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.467 r  u_enc1/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.467    u_enc1/rpm0_inferred__1/i___70_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.581 r  u_enc1/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.581    u_enc1/rpm0_inferred__1/i___71_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.695 r  u_enc1/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.695    u_enc1/rpm0_inferred__1/i___72_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.852 r  u_enc1/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.557    42.409    u_enc1/rpm0_inferred__1/i___73_n_2
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.329    42.738 r  u_enc1/i___74_i_3__2/O
                         net (fo=1, routed)           0.000    42.738    u_enc1/i___74_i_3__2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.271 r  u_enc1/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.271    u_enc1/rpm0_inferred__1/i___74_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.388 r  u_enc1/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.388    u_enc1/rpm0_inferred__1/i___75_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.505 r  u_enc1/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.505    u_enc1/rpm0_inferred__1/i___76_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.622 r  u_enc1/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.622    u_enc1/rpm0_inferred__1/i___77_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.779 r  u_enc1/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.606    44.385    u_enc1/rpm0_inferred__1/i___78_n_2
    SLICE_X34Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.188 r  u_enc1/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.188    u_enc1/rpm0_inferred__1/i___79_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.305 r  u_enc1/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.305    u_enc1/rpm0_inferred__1/i___80_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.422 r  u_enc1/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.422    u_enc1/rpm0_inferred__1/i___81_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.539 r  u_enc1/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    45.539    u_enc1/rpm0_inferred__1/i___82_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.696 r  u_enc1/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.682    46.378    u_enc1/rpm0_inferred__1/i___83_n_2
    SLICE_X35Y64         LUT3 (Prop_lut3_I0_O)        0.332    46.710 r  u_enc1/i___84_i_3__2/O
                         net (fo=1, routed)           0.000    46.710    u_enc1/i___84_i_3__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.260 r  u_enc1/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.260    u_enc1/rpm0_inferred__1/i___84_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.374 r  u_enc1/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.374    u_enc1/rpm0_inferred__1/i___85_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.488 r  u_enc1/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.488    u_enc1/rpm0_inferred__1/i___86_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.602 r  u_enc1/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.602    u_enc1/rpm0_inferred__1/i___87_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.759 r  u_enc1/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.930    48.689    u_enc1/rpm0_inferred__1/i___88_n_2
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.474 r  u_enc1/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.474    u_enc1/rpm0_inferred__1/i___89_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  u_enc1/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.588    u_enc1/rpm0_inferred__1/i___90_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  u_enc1/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.702    u_enc1/rpm0_inferred__1/i___91_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  u_enc1/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.816    u_enc1/rpm0_inferred__1/i___92_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.973 r  u_enc1/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.700    50.674    u_enc1/rpm0_inferred__1/i___93_n_2
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.329    51.003 r  u_enc1/i___94_i_3__2/O
                         net (fo=1, routed)           0.000    51.003    u_enc1/i___94_i_3__2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.553 r  u_enc1/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.553    u_enc1/rpm0_inferred__1/i___94_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  u_enc1/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.000    51.667    u_enc1/rpm0_inferred__1/i___95_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  u_enc1/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.781    u_enc1/rpm0_inferred__1/i___96_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  u_enc1/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.895    u_enc1/rpm0_inferred__1/i___97_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.052 r  u_enc1/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          0.729    52.781    u_enc1/rpm0_inferred__1/i___98_n_2
    SLICE_X37Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.566 r  u_enc1/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.566    u_enc1/rpm0_inferred__1/i___99_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  u_enc1/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    53.680    u_enc1/rpm0_inferred__1/i___100_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  u_enc1/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    53.794    u_enc1/rpm0_inferred__1/i___101_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  u_enc1/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    53.908    u_enc1/rpm0_inferred__1/i___102_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.065 r  u_enc1/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.880    54.945    u_enc1/rpm0_inferred__1/i___103_n_2
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.329    55.274 r  u_enc1/i___105_i_3__2/O
                         net (fo=1, routed)           0.000    55.274    u_enc1/i___105_i_3__2_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.807 r  u_enc1/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    55.807    u_enc1/rpm0_inferred__1/i___105_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.924 r  u_enc1/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    55.924    u_enc1/rpm0_inferred__1/i___106_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.041 r  u_enc1/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.041    u_enc1/rpm0_inferred__1/i___107_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.198 r  u_enc1/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.821    57.019    u_enc1/rpm0_inferred__1/i___108_n_2
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.332    57.351 r  u_enc1/i___109_i_3__2/O
                         net (fo=1, routed)           0.000    57.351    u_enc1/i___109_i_3__2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.901 r  u_enc1/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    57.901    u_enc1/rpm0_inferred__1/i___109_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.015 r  u_enc1/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.015    u_enc1/rpm0_inferred__1/i___110_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.129 r  u_enc1/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.129    u_enc1/rpm0_inferred__1/i___111_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.243 r  u_enc1/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.243    u_enc1/rpm0_inferred__1/i___112_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.400 r  u_enc1/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.797    59.197    u_enc1/rpm0_inferred__1/i___113_n_2
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.329    59.526 r  u_enc1/i___114_i_3__2/O
                         net (fo=1, routed)           0.000    59.526    u_enc1/i___114_i_3__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.076 r  u_enc1/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.076    u_enc1/rpm0_inferred__1/i___114_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.190 r  u_enc1/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.190    u_enc1/rpm0_inferred__1/i___115_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.304 r  u_enc1/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.304    u_enc1/rpm0_inferred__1/i___116_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.418 r  u_enc1/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.418    u_enc1/rpm0_inferred__1/i___117_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.575 r  u_enc1/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.682    61.257    u_enc1/rpm0_inferred__1/i___118_n_2
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    61.586 r  u_enc1/i___119_i_3__2/O
                         net (fo=1, routed)           0.000    61.586    u_enc1/i___119_i_3__2_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.136 r  u_enc1/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.136    u_enc1/rpm0_inferred__1/i___119_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  u_enc1/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.250    u_enc1/rpm0_inferred__1/i___120_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  u_enc1/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.009    62.373    u_enc1/rpm0_inferred__1/i___121_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.487 r  u_enc1/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    62.487    u_enc1/rpm0_inferred__1/i___122_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.644 r  u_enc1/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.899    63.543    u_enc1/rpm0_inferred__1/i___123_n_2
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.329    63.872 r  u_enc1/i___124_i_3__2/O
                         net (fo=1, routed)           0.000    63.872    u_enc1/i___124_i_3__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.422 r  u_enc1/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.422    u_enc1/rpm0_inferred__1/i___124_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  u_enc1/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.009    64.545    u_enc1/rpm0_inferred__1/i___125_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.659 r  u_enc1/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    64.659    u_enc1/rpm0_inferred__1/i___126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.773 r  u_enc1/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    64.773    u_enc1/rpm0_inferred__1/i___127_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.930 r  u_enc1/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.919    65.850    u_enc1/rpm0_inferred__1/i___128_n_2
    SLICE_X32Y68         LUT3 (Prop_lut3_I0_O)        0.329    66.179 r  u_enc1/i___129_i_3__0/O
                         net (fo=1, routed)           0.000    66.179    u_enc1/i___129_i_3__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.729 r  u_enc1/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.729    u_enc1/rpm0_inferred__1/i___129_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.843 r  u_enc1/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    66.843    u_enc1/rpm0_inferred__1/i___130_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.957 r  u_enc1/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    66.957    u_enc1/rpm0_inferred__1/i___131_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.071 r  u_enc1/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.071    u_enc1/rpm0_inferred__1/i___132_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.228 r  u_enc1/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.844    68.071    u_enc1/rpm0_inferred__1/i___133_n_2
    SLICE_X34Y70         LUT3 (Prop_lut3_I0_O)        0.329    68.400 r  u_enc1/i___134_i_3__0/O
                         net (fo=1, routed)           0.000    68.400    u_enc1/i___134_i_3__0_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.933 r  u_enc1/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    68.933    u_enc1/rpm0_inferred__1/i___134_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  u_enc1/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.050    u_enc1/rpm0_inferred__1/i___135_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  u_enc1/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.167    u_enc1/rpm0_inferred__1/i___136_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  u_enc1/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.284    u_enc1/rpm0_inferred__1/i___137_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.441 r  u_enc1/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.684    70.125    u_enc1/rpm0_inferred__1/i___138_n_2
    SLICE_X35Y71         LUT3 (Prop_lut3_I0_O)        0.332    70.457 r  u_enc1/i___139_i_3__0/O
                         net (fo=1, routed)           0.000    70.457    u_enc1/i___139_i_3__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.007 r  u_enc1/rpm0_inferred__1/i___139/CO[3]
                         net (fo=1, routed)           0.000    71.007    u_enc1/rpm0_inferred__1/i___139_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.121 r  u_enc1/rpm0_inferred__1/i___140/CO[3]
                         net (fo=1, routed)           0.000    71.121    u_enc1/rpm0_inferred__1/i___140_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  u_enc1/rpm0_inferred__1/i___141/CO[3]
                         net (fo=1, routed)           0.000    71.235    u_enc1/rpm0_inferred__1/i___141_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  u_enc1/rpm0_inferred__1/i___142/CO[3]
                         net (fo=1, routed)           0.009    71.358    u_enc1/rpm0_inferred__1/i___142_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.515 r  u_enc1/rpm0_inferred__1/i___143/CO[1]
                         net (fo=21, routed)          0.900    72.415    u_enc1/rpm0_inferred__1/i___143_n_2
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.329    72.744 r  u_enc1/i___144_i_4__0/O
                         net (fo=1, routed)           0.000    72.744    u_enc1/i___144_i_4__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.294 r  u_enc1/rpm0_inferred__1/i___144/CO[3]
                         net (fo=1, routed)           0.000    73.294    u_enc1/rpm0_inferred__1/i___144_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  u_enc1/rpm0_inferred__1/i___145/CO[3]
                         net (fo=1, routed)           0.000    73.408    u_enc1/rpm0_inferred__1/i___145_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  u_enc1/rpm0_inferred__1/i___146/CO[3]
                         net (fo=1, routed)           0.000    73.522    u_enc1/rpm0_inferred__1/i___146_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  u_enc1/rpm0_inferred__1/i___147/CO[3]
                         net (fo=1, routed)           0.009    73.645    u_enc1/rpm0_inferred__1/i___147_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.802 r  u_enc1/rpm0_inferred__1/i___148/CO[1]
                         net (fo=21, routed)          0.768    74.570    u_enc1/rpm0_inferred__1/i___148_n_2
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.329    74.899 r  u_enc1/i___149_i_4__0/O
                         net (fo=1, routed)           0.000    74.899    u_enc1/i___149_i_4__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.449 r  u_enc1/rpm0_inferred__1/i___149/CO[3]
                         net (fo=1, routed)           0.000    75.449    u_enc1/rpm0_inferred__1/i___149_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  u_enc1/rpm0_inferred__1/i___150/CO[3]
                         net (fo=1, routed)           0.009    75.572    u_enc1/rpm0_inferred__1/i___150_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.686 r  u_enc1/rpm0_inferred__1/i___151/CO[3]
                         net (fo=1, routed)           0.000    75.686    u_enc1/rpm0_inferred__1/i___151_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.800 r  u_enc1/rpm0_inferred__1/i___152/CO[3]
                         net (fo=1, routed)           0.000    75.800    u_enc1/rpm0_inferred__1/i___152_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.957 r  u_enc1/rpm0_inferred__1/i___153/CO[1]
                         net (fo=21, routed)          0.437    76.393    u_enc1/rpm0_inferred__1/i___153_n_2
    SLICE_X36Y77         LUT5 (Prop_lut5_I1_O)        0.329    76.722 r  u_enc1/rpm[1]_i_1/O
                         net (fo=1, routed)           0.000    76.722    u_enc1/rpm[1]_i_1_n_0
    SLICE_X36Y77         FDCE                                         r  u_enc1/rpm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.418    14.789    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  u_enc1/rpm_reg[1]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)        0.029    14.963    u_enc1/rpm_reg[1]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -76.723    
  -------------------------------------------------------------------
                         slack                                -61.760    

Slack (VIOLATED) :        -61.706ns  (required time - arrival time)
  Source:                 u_enc0/pulse_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/rpm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.565ns  (logic 44.993ns (62.870%)  route 26.572ns (37.130%))
  Logic Levels:           187  (CARRY4=158 LUT2=3 LUT3=25 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.566     5.118    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  u_enc0/pulse_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.456     5.574 r  u_enc0/pulse_counter_reg[0]/Q
                         net (fo=23, routed)          0.606     6.179    u_enc0/pulse_counter_reg[0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  u_enc0/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.303    u_enc0/i__carry_i_2__1_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.701 r  u_enc0/rpm1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.701    u_enc0/rpm1_inferred__4/i__carry_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  u_enc0/rpm1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    u_enc0/rpm1_inferred__4/i__carry__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.128 r  u_enc0/rpm1_inferred__4/i__carry__1/O[3]
                         net (fo=3, routed)           0.879     8.007    u_enc0/rpm1_inferred__4/i__carry__1_n_4
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.306     8.313 r  u_enc0/i___72_carry__1_i_3/O
                         net (fo=1, routed)           0.497     8.811    u_enc0/i___72_carry__1_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.318 r  u_enc0/rpm1_inferred__4/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    u_enc0/rpm1_inferred__4/i___72_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  u_enc0/rpm1_inferred__4/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    u_enc0/rpm1_inferred__4/i___72_carry__2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  u_enc0/rpm1_inferred__4/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    u_enc0/rpm1_inferred__4/i___72_carry__3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  u_enc0/rpm1_inferred__4/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_enc0/rpm1_inferred__4/i___72_carry__4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  u_enc0/rpm1_inferred__4/i___72_carry__5/O[1]
                         net (fo=2, routed)           1.029    11.023    u_enc0/rpm1_inferred__4/i___72_carry__5_n_6
    SLICE_X29Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.728 r  u_enc0/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.728    u_enc0/rpm0_inferred__1/i__n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  u_enc0/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.842    u_enc0/rpm0_inferred__1/i___0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.956 r  u_enc0/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    11.956    u_enc0/rpm0_inferred__1/i___1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.070 r  u_enc0/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.070    u_enc0/rpm0_inferred__1/i___2_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.341 r  u_enc0/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.849    13.190    u_enc0/rpm0_inferred__1/i___3_n_3
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.019 r  u_enc0/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.019    u_enc0/rpm0_inferred__1/i___4_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  u_enc0/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.133    u_enc0/rpm0_inferred__1/i___5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  u_enc0/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.247    u_enc0/rpm0_inferred__1/i___6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  u_enc0/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.361    u_enc0/rpm0_inferred__1/i___7_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.518 r  u_enc0/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.676    15.194    u_enc0/rpm0_inferred__1/i___8_n_2
    SLICE_X28Y41         LUT3 (Prop_lut3_I0_O)        0.329    15.523 r  u_enc0/i___9_i_3__0/O
                         net (fo=1, routed)           0.000    15.523    u_enc0/i___9_i_3__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.073 r  u_enc0/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.073    u_enc0/rpm0_inferred__1/i___9_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  u_enc0/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.187    u_enc0/rpm0_inferred__1/i___10_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  u_enc0/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.301    u_enc0/rpm0_inferred__1/i___11_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  u_enc0/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.415    u_enc0/rpm0_inferred__1/i___12_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.572 r  u_enc0/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.822    17.394    u_enc0/rpm0_inferred__1/i___13_n_2
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.329    17.723 r  u_enc0/i___14_i_3__0/O
                         net (fo=1, routed)           0.000    17.723    u_enc0/i___14_i_3__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.273 r  u_enc0/rpm0_inferred__1/i___14/CO[3]
                         net (fo=1, routed)           0.000    18.273    u_enc0/rpm0_inferred__1/i___14_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.387 r  u_enc0/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.387    u_enc0/rpm0_inferred__1/i___15_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.501 r  u_enc0/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.501    u_enc0/rpm0_inferred__1/i___16_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.615 r  u_enc0/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.615    u_enc0/rpm0_inferred__1/i___17_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.772 r  u_enc0/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          1.079    19.851    u_enc0/rpm0_inferred__1/i___18_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    20.180 r  u_enc0/i___20_i_4__0/O
                         net (fo=1, routed)           0.000    20.180    u_enc0/i___20_i_4__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.712 r  u_enc0/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.712    u_enc0/rpm0_inferred__1/i___20_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.934 r  u_enc0/rpm0_inferred__1/i___21/O[0]
                         net (fo=2, routed)           1.017    21.951    u_enc0/rpm0_inferred__1/i___21_n_7
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.299    22.250 r  u_enc0/i___26_i_3__0/O
                         net (fo=1, routed)           0.000    22.250    u_enc0/i___26_i_3__0_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.800 r  u_enc0/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.800    u_enc0/rpm0_inferred__1/i___26_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.914 r  u_enc0/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.001    22.915    u_enc0/rpm0_inferred__1/i___27_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.072 r  u_enc0/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.832    23.904    u_enc0/rpm0_inferred__1/i___28_n_2
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.233 r  u_enc0/i___29_i_3__0/O
                         net (fo=1, routed)           0.000    24.233    u_enc0/i___29_i_3__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.766 r  u_enc0/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.766    u_enc0/rpm0_inferred__1/i___29_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.883 r  u_enc0/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.000    24.883    u_enc0/rpm0_inferred__1/i___30_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.000 r  u_enc0/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    25.000    u_enc0/rpm0_inferred__1/i___31_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.117 r  u_enc0/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.001    25.118    u_enc0/rpm0_inferred__1/i___32_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.275 r  u_enc0/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.721    25.995    u_enc0/rpm0_inferred__1/i___33_n_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    26.783 r  u_enc0/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.001    26.784    u_enc0/rpm0_inferred__1/i___34_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.898 r  u_enc0/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.898    u_enc0/rpm0_inferred__1/i___35_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.012 r  u_enc0/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.000    27.012    u_enc0/rpm0_inferred__1/i___36_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.126 r  u_enc0/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.126    u_enc0/rpm0_inferred__1/i___37_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.283 r  u_enc0/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.555    27.838    u_enc0/rpm0_inferred__1/i___38_n_2
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.329    28.167 r  u_enc0/i___39_i_3__0/O
                         net (fo=1, routed)           0.000    28.167    u_enc0/i___39_i_3__0_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.717 r  u_enc0/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.717    u_enc0/rpm0_inferred__1/i___39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.831 r  u_enc0/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.831    u_enc0/rpm0_inferred__1/i___40_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.945 r  u_enc0/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.000    28.945    u_enc0/rpm0_inferred__1/i___41_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  u_enc0/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.059    u_enc0/rpm0_inferred__1/i___42_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.216 r  u_enc0/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.861    30.077    u_enc0/rpm0_inferred__1/i___43_n_2
    SLICE_X30Y52         LUT3 (Prop_lut3_I0_O)        0.329    30.406 r  u_enc0/i___44_i_3__0/O
                         net (fo=1, routed)           0.000    30.406    u_enc0/i___44_i_3__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.939 r  u_enc0/rpm0_inferred__1/i___44/CO[3]
                         net (fo=1, routed)           0.000    30.939    u_enc0/rpm0_inferred__1/i___44_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.056 r  u_enc0/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    31.056    u_enc0/rpm0_inferred__1/i___45_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.173 r  u_enc0/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.173    u_enc0/rpm0_inferred__1/i___46_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.290 r  u_enc0/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.000    31.290    u_enc0/rpm0_inferred__1/i___47_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.447 r  u_enc0/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.853    32.300    u_enc0/rpm0_inferred__1/i___48_n_2
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    32.632 r  u_enc0/i___49_i_3__0/O
                         net (fo=1, routed)           0.000    32.632    u_enc0/i___49_i_3__0_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  u_enc0/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.000    33.182    u_enc0/rpm0_inferred__1/i___49_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  u_enc0/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.296    u_enc0/rpm0_inferred__1/i___50_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  u_enc0/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.410    u_enc0/rpm0_inferred__1/i___51_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  u_enc0/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.524    u_enc0/rpm0_inferred__1/i___52_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.681 r  u_enc0/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.837    34.517    u_enc0/rpm0_inferred__1/i___53_n_2
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    34.846 r  u_enc0/i___54_i_3__0/O
                         net (fo=1, routed)           0.000    34.846    u_enc0/i___54_i_3__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.379 r  u_enc0/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    35.379    u_enc0/rpm0_inferred__1/i___54_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.496 r  u_enc0/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.496    u_enc0/rpm0_inferred__1/i___55_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.613 r  u_enc0/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.613    u_enc0/rpm0_inferred__1/i___56_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.730 r  u_enc0/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.730    u_enc0/rpm0_inferred__1/i___57_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.887 r  u_enc0/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.812    36.700    u_enc0/rpm0_inferred__1/i___58_n_2
    SLICE_X15Y51         LUT3 (Prop_lut3_I0_O)        0.332    37.032 r  u_enc0/i___59_i_3__0/O
                         net (fo=1, routed)           0.000    37.032    u_enc0/i___59_i_3__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.582 r  u_enc0/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    37.582    u_enc0/rpm0_inferred__1/i___59_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.696 r  u_enc0/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.696    u_enc0/rpm0_inferred__1/i___60_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.810 r  u_enc0/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.810    u_enc0/rpm0_inferred__1/i___61_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.924 r  u_enc0/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.924    u_enc0/rpm0_inferred__1/i___62_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  u_enc0/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.760    38.841    u_enc0/rpm0_inferred__1/i___63_n_2
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.329    39.170 r  u_enc0/i___64_i_3__0/O
                         net (fo=1, routed)           0.000    39.170    u_enc0/i___64_i_3__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.720 r  u_enc0/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.720    u_enc0/rpm0_inferred__1/i___64_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  u_enc0/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.834    u_enc0/rpm0_inferred__1/i___65_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  u_enc0/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.948    u_enc0/rpm0_inferred__1/i___66_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  u_enc0/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    40.062    u_enc0/rpm0_inferred__1/i___67_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.219 r  u_enc0/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.536    40.755    u_enc0/rpm0_inferred__1/i___68_n_2
    SLICE_X30Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.555 r  u_enc0/rpm0_inferred__1/i___69/CO[3]
                         net (fo=1, routed)           0.000    41.555    u_enc0/rpm0_inferred__1/i___69_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.672 r  u_enc0/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.672    u_enc0/rpm0_inferred__1/i___70_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.789 r  u_enc0/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.789    u_enc0/rpm0_inferred__1/i___71_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.906 r  u_enc0/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.906    u_enc0/rpm0_inferred__1/i___72_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.063 r  u_enc0/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.681    42.744    u_enc0/rpm0_inferred__1/i___73_n_2
    SLICE_X29Y60         LUT3 (Prop_lut3_I0_O)        0.332    43.076 r  u_enc0/i___74_i_3__0/O
                         net (fo=1, routed)           0.000    43.076    u_enc0/i___74_i_3__0_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.626 r  u_enc0/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.626    u_enc0/rpm0_inferred__1/i___74_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.740 r  u_enc0/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.740    u_enc0/rpm0_inferred__1/i___75_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.854 r  u_enc0/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.854    u_enc0/rpm0_inferred__1/i___76_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.968 r  u_enc0/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.968    u_enc0/rpm0_inferred__1/i___77_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.125 r  u_enc0/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.702    44.827    u_enc0/rpm0_inferred__1/i___78_n_2
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    45.156 r  u_enc0/i___79_i_3__0/O
                         net (fo=1, routed)           0.000    45.156    u_enc0/i___79_i_3__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.706 r  u_enc0/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.706    u_enc0/rpm0_inferred__1/i___79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.820 r  u_enc0/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.820    u_enc0/rpm0_inferred__1/i___80_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.934 r  u_enc0/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.934    u_enc0/rpm0_inferred__1/i___81_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.048 r  u_enc0/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    46.048    u_enc0/rpm0_inferred__1/i___82_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.205 r  u_enc0/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.570    46.775    u_enc0/rpm01_in[15]
    SLICE_X29Y66         LUT3 (Prop_lut3_I0_O)        0.329    47.104 r  u_enc0/i___84_i_3__0/O
                         net (fo=1, routed)           0.000    47.104    u_enc0/i___84_i_3__0_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.654 r  u_enc0/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.654    u_enc0/rpm0_inferred__1/i___84_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.768 r  u_enc0/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.768    u_enc0/rpm0_inferred__1/i___85_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.882 r  u_enc0/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.882    u_enc0/rpm0_inferred__1/i___86_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.996 r  u_enc0/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.996    u_enc0/rpm0_inferred__1/i___87_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.153 r  u_enc0/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.607    48.760    u_enc0/rpm01_in[14]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.329    49.089 r  u_enc0/i___89_i_3__0/O
                         net (fo=1, routed)           0.000    49.089    u_enc0/i___89_i_3__0_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.639 r  u_enc0/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.639    u_enc0/rpm0_inferred__1/i___89_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.753 r  u_enc0/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.753    u_enc0/rpm0_inferred__1/i___90_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.867 r  u_enc0/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.867    u_enc0/rpm0_inferred__1/i___91_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.981 r  u_enc0/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.981    u_enc0/rpm0_inferred__1/i___92_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.138 r  u_enc0/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.591    50.729    u_enc0/rpm01_in[13]
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.329    51.058 r  u_enc0/i___94_i_3__0/O
                         net (fo=1, routed)           0.000    51.058    u_enc0/i___94_i_3__0_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.608 r  u_enc0/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.608    u_enc0/rpm0_inferred__1/i___94_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.722 r  u_enc0/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.009    51.731    u_enc0/rpm0_inferred__1/i___95_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  u_enc0/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.845    u_enc0/rpm0_inferred__1/i___96_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  u_enc0/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.959    u_enc0/rpm0_inferred__1/i___97_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.116 r  u_enc0/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          1.004    53.120    u_enc0/rpm01_in[12]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    53.449 r  u_enc0/i___99_i_3__0/O
                         net (fo=1, routed)           0.000    53.449    u_enc0/i___99_i_3__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.982 r  u_enc0/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.982    u_enc0/rpm0_inferred__1/i___99_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.099 r  u_enc0/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    54.099    u_enc0/rpm0_inferred__1/i___100_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.216 r  u_enc0/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    54.216    u_enc0/rpm0_inferred__1/i___101_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.333 r  u_enc0/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    54.333    u_enc0/rpm0_inferred__1/i___102_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  u_enc0/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.741    55.230    u_enc0/rpm01_in[11]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.332    55.562 r  u_enc0/i___104_i_3__0/O
                         net (fo=1, routed)           0.000    55.562    u_enc0/i___104_i_3__0_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.112 r  u_enc0/rpm0_inferred__1/i___104/CO[3]
                         net (fo=1, routed)           0.000    56.112    u_enc0/rpm0_inferred__1/i___104_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.226 r  u_enc0/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    56.226    u_enc0/rpm0_inferred__1/i___105_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.340 r  u_enc0/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    56.340    u_enc0/rpm0_inferred__1/i___106_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.454 r  u_enc0/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.454    u_enc0/rpm0_inferred__1/i___107_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.611 r  u_enc0/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.931    57.542    u_enc0/rpm01_in[10]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.329    57.871 r  u_enc0/i___109_i_3__0/O
                         net (fo=1, routed)           0.000    57.871    u_enc0/i___109_i_3__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.421 r  u_enc0/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    58.421    u_enc0/rpm0_inferred__1/i___109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.535 r  u_enc0/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.535    u_enc0/rpm0_inferred__1/i___110_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.649 r  u_enc0/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.649    u_enc0/rpm0_inferred__1/i___111_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.763 r  u_enc0/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.763    u_enc0/rpm0_inferred__1/i___112_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.920 r  u_enc0/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.787    59.707    u_enc0/rpm01_in[9]
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.492 r  u_enc0/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.492    u_enc0/rpm0_inferred__1/i___114_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.606 r  u_enc0/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.606    u_enc0/rpm0_inferred__1/i___115_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.720 r  u_enc0/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.720    u_enc0/rpm0_inferred__1/i___116_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.834 r  u_enc0/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.834    u_enc0/rpm0_inferred__1/i___117_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.991 r  u_enc0/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.861    61.852    u_enc0/rpm01_in[8]
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.329    62.181 r  u_enc0/i___119_i_3__0/O
                         net (fo=1, routed)           0.000    62.181    u_enc0/i___119_i_3__0_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.731 r  u_enc0/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.731    u_enc0/rpm0_inferred__1/i___119_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.845 r  u_enc0/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.845    u_enc0/rpm0_inferred__1/i___120_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.959 r  u_enc0/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.000    62.959    u_enc0/rpm0_inferred__1/i___121_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.073 r  u_enc0/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    63.073    u_enc0/rpm0_inferred__1/i___122_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.230 r  u_enc0/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.879    64.110    u_enc0/rpm01_in[7]
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.329    64.439 r  u_enc0/i___124_i_3__0/O
                         net (fo=1, routed)           0.000    64.439    u_enc0/i___124_i_3__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.989 r  u_enc0/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.989    u_enc0/rpm0_inferred__1/i___124_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.103 r  u_enc0/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.000    65.103    u_enc0/rpm0_inferred__1/i___125_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.217 r  u_enc0/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    65.217    u_enc0/rpm0_inferred__1/i___126_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.331 r  u_enc0/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    65.331    u_enc0/rpm0_inferred__1/i___127_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.488 r  u_enc0/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.570    66.058    u_enc0/rpm01_in[6]
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.329    66.387 r  u_enc0/i___129_i_3/O
                         net (fo=1, routed)           0.000    66.387    u_enc0/i___129_i_3_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.937 r  u_enc0/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.937    u_enc0/rpm0_inferred__1/i___129_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.051 r  u_enc0/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    67.051    u_enc0/rpm0_inferred__1/i___130_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.165 r  u_enc0/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    67.165    u_enc0/rpm0_inferred__1/i___131_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  u_enc0/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.279    u_enc0/rpm0_inferred__1/i___132_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.436 r  u_enc0/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.925    68.361    u_enc0/rpm01_in[5]
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.329    68.690 r  u_enc0/i___134_i_3/O
                         net (fo=1, routed)           0.000    68.690    u_enc0/i___134_i_3_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.223 r  u_enc0/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    69.223    u_enc0/rpm0_inferred__1/i___134_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  u_enc0/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.340    u_enc0/rpm0_inferred__1/i___135_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  u_enc0/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.457    u_enc0/rpm0_inferred__1/i___136_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  u_enc0/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.574    u_enc0/rpm0_inferred__1/i___137_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  u_enc0/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.674    70.405    u_enc0/rpm01_in[4]
    SLICE_X32Y80         LUT3 (Prop_lut3_I0_O)        0.332    70.737 r  u_enc0/i___139_i_3/O
                         net (fo=1, routed)           0.000    70.737    u_enc0/i___139_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.287 r  u_enc0/rpm0_inferred__1/i___139/CO[3]
                         net (fo=1, routed)           0.000    71.287    u_enc0/rpm0_inferred__1/i___139_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.401 r  u_enc0/rpm0_inferred__1/i___140/CO[3]
                         net (fo=1, routed)           0.000    71.401    u_enc0/rpm0_inferred__1/i___140_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.515 r  u_enc0/rpm0_inferred__1/i___141/CO[3]
                         net (fo=1, routed)           0.000    71.515    u_enc0/rpm0_inferred__1/i___141_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.629 r  u_enc0/rpm0_inferred__1/i___142/CO[3]
                         net (fo=1, routed)           0.000    71.629    u_enc0/rpm0_inferred__1/i___142_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.786 r  u_enc0/rpm0_inferred__1/i___143/CO[1]
                         net (fo=21, routed)          0.683    72.469    u_enc0/rpm01_in[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.329    72.798 r  u_enc0/i___144_i_4/O
                         net (fo=1, routed)           0.000    72.798    u_enc0/i___144_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.348 r  u_enc0/rpm0_inferred__1/i___144/CO[3]
                         net (fo=1, routed)           0.000    73.348    u_enc0/rpm0_inferred__1/i___144_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.462 r  u_enc0/rpm0_inferred__1/i___145/CO[3]
                         net (fo=1, routed)           0.000    73.462    u_enc0/rpm0_inferred__1/i___145_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.576 r  u_enc0/rpm0_inferred__1/i___146/CO[3]
                         net (fo=1, routed)           0.000    73.576    u_enc0/rpm0_inferred__1/i___146_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.690 r  u_enc0/rpm0_inferred__1/i___147/CO[3]
                         net (fo=1, routed)           0.000    73.690    u_enc0/rpm0_inferred__1/i___147_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.847 r  u_enc0/rpm0_inferred__1/i___148/CO[1]
                         net (fo=21, routed)          0.693    74.540    u_enc0/rpm01_in[2]
    SLICE_X30Y85         LUT2 (Prop_lut2_I1_O)        0.329    74.869 r  u_enc0/i___149_i_4/O
                         net (fo=1, routed)           0.000    74.869    u_enc0/i___149_i_4_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.402 r  u_enc0/rpm0_inferred__1/i___149/CO[3]
                         net (fo=1, routed)           0.000    75.402    u_enc0/rpm0_inferred__1/i___149_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.519 r  u_enc0/rpm0_inferred__1/i___150/CO[3]
                         net (fo=1, routed)           0.000    75.519    u_enc0/rpm0_inferred__1/i___150_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.636 r  u_enc0/rpm0_inferred__1/i___151/CO[3]
                         net (fo=1, routed)           0.000    75.636    u_enc0/rpm0_inferred__1/i___151_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.753 r  u_enc0/rpm0_inferred__1/i___152/CO[3]
                         net (fo=1, routed)           0.000    75.753    u_enc0/rpm0_inferred__1/i___152_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.910 r  u_enc0/rpm0_inferred__1/i___153/CO[1]
                         net (fo=21, routed)          0.441    76.350    u_enc0/rpm01_in[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I1_O)        0.332    76.682 r  u_enc0/rpm[1]_i_1__0/O
                         net (fo=1, routed)           0.000    76.682    u_enc0/rpm[1]_i_1__0_n_0
    SLICE_X31Y89         FDCE                                         r  u_enc0/rpm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.430    14.801    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y89         FDCE                                         r  u_enc0/rpm_reg[1]/C
                         clock pessimism              0.180    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X31Y89         FDCE (Setup_fdce_C_D)        0.031    14.977    u_enc0/rpm_reg[1]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -76.683    
  -------------------------------------------------------------------
                         slack                                -61.706    

Slack (VIOLATED) :        -59.853ns  (required time - arrival time)
  Source:                 u_enc0/pulse_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/rpm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        69.709ns  (logic 43.620ns (62.574%)  route 26.089ns (37.426%))
  Logic Levels:           181  (CARRY4=153 LUT2=2 LUT3=25 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.566     5.118    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  u_enc0/pulse_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.456     5.574 r  u_enc0/pulse_counter_reg[0]/Q
                         net (fo=23, routed)          0.606     6.179    u_enc0/pulse_counter_reg[0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  u_enc0/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.303    u_enc0/i__carry_i_2__1_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.701 r  u_enc0/rpm1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.701    u_enc0/rpm1_inferred__4/i__carry_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  u_enc0/rpm1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    u_enc0/rpm1_inferred__4/i__carry__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.128 r  u_enc0/rpm1_inferred__4/i__carry__1/O[3]
                         net (fo=3, routed)           0.879     8.007    u_enc0/rpm1_inferred__4/i__carry__1_n_4
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.306     8.313 r  u_enc0/i___72_carry__1_i_3/O
                         net (fo=1, routed)           0.497     8.811    u_enc0/i___72_carry__1_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.318 r  u_enc0/rpm1_inferred__4/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    u_enc0/rpm1_inferred__4/i___72_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  u_enc0/rpm1_inferred__4/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    u_enc0/rpm1_inferred__4/i___72_carry__2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  u_enc0/rpm1_inferred__4/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    u_enc0/rpm1_inferred__4/i___72_carry__3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  u_enc0/rpm1_inferred__4/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_enc0/rpm1_inferred__4/i___72_carry__4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  u_enc0/rpm1_inferred__4/i___72_carry__5/O[1]
                         net (fo=2, routed)           1.029    11.023    u_enc0/rpm1_inferred__4/i___72_carry__5_n_6
    SLICE_X29Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.728 r  u_enc0/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.728    u_enc0/rpm0_inferred__1/i__n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  u_enc0/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.842    u_enc0/rpm0_inferred__1/i___0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.956 r  u_enc0/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    11.956    u_enc0/rpm0_inferred__1/i___1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.070 r  u_enc0/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.070    u_enc0/rpm0_inferred__1/i___2_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.341 r  u_enc0/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.849    13.190    u_enc0/rpm0_inferred__1/i___3_n_3
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.019 r  u_enc0/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.019    u_enc0/rpm0_inferred__1/i___4_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  u_enc0/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.133    u_enc0/rpm0_inferred__1/i___5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  u_enc0/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.247    u_enc0/rpm0_inferred__1/i___6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  u_enc0/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.361    u_enc0/rpm0_inferred__1/i___7_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.518 r  u_enc0/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.676    15.194    u_enc0/rpm0_inferred__1/i___8_n_2
    SLICE_X28Y41         LUT3 (Prop_lut3_I0_O)        0.329    15.523 r  u_enc0/i___9_i_3__0/O
                         net (fo=1, routed)           0.000    15.523    u_enc0/i___9_i_3__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.073 r  u_enc0/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.073    u_enc0/rpm0_inferred__1/i___9_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  u_enc0/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.187    u_enc0/rpm0_inferred__1/i___10_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  u_enc0/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.301    u_enc0/rpm0_inferred__1/i___11_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  u_enc0/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.415    u_enc0/rpm0_inferred__1/i___12_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.572 r  u_enc0/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.822    17.394    u_enc0/rpm0_inferred__1/i___13_n_2
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.329    17.723 r  u_enc0/i___14_i_3__0/O
                         net (fo=1, routed)           0.000    17.723    u_enc0/i___14_i_3__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.273 r  u_enc0/rpm0_inferred__1/i___14/CO[3]
                         net (fo=1, routed)           0.000    18.273    u_enc0/rpm0_inferred__1/i___14_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.387 r  u_enc0/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.387    u_enc0/rpm0_inferred__1/i___15_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.501 r  u_enc0/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.501    u_enc0/rpm0_inferred__1/i___16_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.615 r  u_enc0/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.615    u_enc0/rpm0_inferred__1/i___17_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.772 r  u_enc0/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          1.079    19.851    u_enc0/rpm0_inferred__1/i___18_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    20.180 r  u_enc0/i___20_i_4__0/O
                         net (fo=1, routed)           0.000    20.180    u_enc0/i___20_i_4__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.712 r  u_enc0/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.712    u_enc0/rpm0_inferred__1/i___20_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.934 r  u_enc0/rpm0_inferred__1/i___21/O[0]
                         net (fo=2, routed)           1.017    21.951    u_enc0/rpm0_inferred__1/i___21_n_7
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.299    22.250 r  u_enc0/i___26_i_3__0/O
                         net (fo=1, routed)           0.000    22.250    u_enc0/i___26_i_3__0_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.800 r  u_enc0/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.800    u_enc0/rpm0_inferred__1/i___26_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.914 r  u_enc0/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.001    22.915    u_enc0/rpm0_inferred__1/i___27_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.072 r  u_enc0/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.832    23.904    u_enc0/rpm0_inferred__1/i___28_n_2
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.233 r  u_enc0/i___29_i_3__0/O
                         net (fo=1, routed)           0.000    24.233    u_enc0/i___29_i_3__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.766 r  u_enc0/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.766    u_enc0/rpm0_inferred__1/i___29_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.883 r  u_enc0/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.000    24.883    u_enc0/rpm0_inferred__1/i___30_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.000 r  u_enc0/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    25.000    u_enc0/rpm0_inferred__1/i___31_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.117 r  u_enc0/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.001    25.118    u_enc0/rpm0_inferred__1/i___32_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.275 r  u_enc0/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.721    25.995    u_enc0/rpm0_inferred__1/i___33_n_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    26.783 r  u_enc0/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.001    26.784    u_enc0/rpm0_inferred__1/i___34_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.898 r  u_enc0/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.898    u_enc0/rpm0_inferred__1/i___35_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.012 r  u_enc0/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.000    27.012    u_enc0/rpm0_inferred__1/i___36_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.126 r  u_enc0/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.126    u_enc0/rpm0_inferred__1/i___37_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.283 r  u_enc0/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.555    27.838    u_enc0/rpm0_inferred__1/i___38_n_2
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.329    28.167 r  u_enc0/i___39_i_3__0/O
                         net (fo=1, routed)           0.000    28.167    u_enc0/i___39_i_3__0_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.717 r  u_enc0/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.717    u_enc0/rpm0_inferred__1/i___39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.831 r  u_enc0/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.831    u_enc0/rpm0_inferred__1/i___40_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.945 r  u_enc0/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.000    28.945    u_enc0/rpm0_inferred__1/i___41_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  u_enc0/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.059    u_enc0/rpm0_inferred__1/i___42_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.216 r  u_enc0/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.861    30.077    u_enc0/rpm0_inferred__1/i___43_n_2
    SLICE_X30Y52         LUT3 (Prop_lut3_I0_O)        0.329    30.406 r  u_enc0/i___44_i_3__0/O
                         net (fo=1, routed)           0.000    30.406    u_enc0/i___44_i_3__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.939 r  u_enc0/rpm0_inferred__1/i___44/CO[3]
                         net (fo=1, routed)           0.000    30.939    u_enc0/rpm0_inferred__1/i___44_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.056 r  u_enc0/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    31.056    u_enc0/rpm0_inferred__1/i___45_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.173 r  u_enc0/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.173    u_enc0/rpm0_inferred__1/i___46_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.290 r  u_enc0/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.000    31.290    u_enc0/rpm0_inferred__1/i___47_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.447 r  u_enc0/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.853    32.300    u_enc0/rpm0_inferred__1/i___48_n_2
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    32.632 r  u_enc0/i___49_i_3__0/O
                         net (fo=1, routed)           0.000    32.632    u_enc0/i___49_i_3__0_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  u_enc0/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.000    33.182    u_enc0/rpm0_inferred__1/i___49_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  u_enc0/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.296    u_enc0/rpm0_inferred__1/i___50_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  u_enc0/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.410    u_enc0/rpm0_inferred__1/i___51_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  u_enc0/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.524    u_enc0/rpm0_inferred__1/i___52_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.681 r  u_enc0/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.837    34.517    u_enc0/rpm0_inferred__1/i___53_n_2
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    34.846 r  u_enc0/i___54_i_3__0/O
                         net (fo=1, routed)           0.000    34.846    u_enc0/i___54_i_3__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.379 r  u_enc0/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    35.379    u_enc0/rpm0_inferred__1/i___54_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.496 r  u_enc0/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.496    u_enc0/rpm0_inferred__1/i___55_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.613 r  u_enc0/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.613    u_enc0/rpm0_inferred__1/i___56_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.730 r  u_enc0/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.730    u_enc0/rpm0_inferred__1/i___57_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.887 r  u_enc0/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.812    36.700    u_enc0/rpm0_inferred__1/i___58_n_2
    SLICE_X15Y51         LUT3 (Prop_lut3_I0_O)        0.332    37.032 r  u_enc0/i___59_i_3__0/O
                         net (fo=1, routed)           0.000    37.032    u_enc0/i___59_i_3__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.582 r  u_enc0/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    37.582    u_enc0/rpm0_inferred__1/i___59_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.696 r  u_enc0/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.696    u_enc0/rpm0_inferred__1/i___60_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.810 r  u_enc0/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.810    u_enc0/rpm0_inferred__1/i___61_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.924 r  u_enc0/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.924    u_enc0/rpm0_inferred__1/i___62_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  u_enc0/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.760    38.841    u_enc0/rpm0_inferred__1/i___63_n_2
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.329    39.170 r  u_enc0/i___64_i_3__0/O
                         net (fo=1, routed)           0.000    39.170    u_enc0/i___64_i_3__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.720 r  u_enc0/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.720    u_enc0/rpm0_inferred__1/i___64_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  u_enc0/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.834    u_enc0/rpm0_inferred__1/i___65_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  u_enc0/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.948    u_enc0/rpm0_inferred__1/i___66_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  u_enc0/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    40.062    u_enc0/rpm0_inferred__1/i___67_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.219 r  u_enc0/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.536    40.755    u_enc0/rpm0_inferred__1/i___68_n_2
    SLICE_X30Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.555 r  u_enc0/rpm0_inferred__1/i___69/CO[3]
                         net (fo=1, routed)           0.000    41.555    u_enc0/rpm0_inferred__1/i___69_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.672 r  u_enc0/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.672    u_enc0/rpm0_inferred__1/i___70_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.789 r  u_enc0/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.789    u_enc0/rpm0_inferred__1/i___71_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.906 r  u_enc0/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.906    u_enc0/rpm0_inferred__1/i___72_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.063 r  u_enc0/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.681    42.744    u_enc0/rpm0_inferred__1/i___73_n_2
    SLICE_X29Y60         LUT3 (Prop_lut3_I0_O)        0.332    43.076 r  u_enc0/i___74_i_3__0/O
                         net (fo=1, routed)           0.000    43.076    u_enc0/i___74_i_3__0_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.626 r  u_enc0/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.626    u_enc0/rpm0_inferred__1/i___74_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.740 r  u_enc0/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.740    u_enc0/rpm0_inferred__1/i___75_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.854 r  u_enc0/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.854    u_enc0/rpm0_inferred__1/i___76_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.968 r  u_enc0/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.968    u_enc0/rpm0_inferred__1/i___77_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.125 r  u_enc0/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.702    44.827    u_enc0/rpm0_inferred__1/i___78_n_2
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    45.156 r  u_enc0/i___79_i_3__0/O
                         net (fo=1, routed)           0.000    45.156    u_enc0/i___79_i_3__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.706 r  u_enc0/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.706    u_enc0/rpm0_inferred__1/i___79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.820 r  u_enc0/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.820    u_enc0/rpm0_inferred__1/i___80_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.934 r  u_enc0/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.934    u_enc0/rpm0_inferred__1/i___81_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.048 r  u_enc0/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    46.048    u_enc0/rpm0_inferred__1/i___82_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.205 r  u_enc0/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.570    46.775    u_enc0/rpm01_in[15]
    SLICE_X29Y66         LUT3 (Prop_lut3_I0_O)        0.329    47.104 r  u_enc0/i___84_i_3__0/O
                         net (fo=1, routed)           0.000    47.104    u_enc0/i___84_i_3__0_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.654 r  u_enc0/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.654    u_enc0/rpm0_inferred__1/i___84_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.768 r  u_enc0/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.768    u_enc0/rpm0_inferred__1/i___85_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.882 r  u_enc0/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.882    u_enc0/rpm0_inferred__1/i___86_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.996 r  u_enc0/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.996    u_enc0/rpm0_inferred__1/i___87_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.153 r  u_enc0/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.607    48.760    u_enc0/rpm01_in[14]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.329    49.089 r  u_enc0/i___89_i_3__0/O
                         net (fo=1, routed)           0.000    49.089    u_enc0/i___89_i_3__0_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.639 r  u_enc0/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.639    u_enc0/rpm0_inferred__1/i___89_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.753 r  u_enc0/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.753    u_enc0/rpm0_inferred__1/i___90_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.867 r  u_enc0/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.867    u_enc0/rpm0_inferred__1/i___91_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.981 r  u_enc0/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.981    u_enc0/rpm0_inferred__1/i___92_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.138 r  u_enc0/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.591    50.729    u_enc0/rpm01_in[13]
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.329    51.058 r  u_enc0/i___94_i_3__0/O
                         net (fo=1, routed)           0.000    51.058    u_enc0/i___94_i_3__0_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.608 r  u_enc0/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.608    u_enc0/rpm0_inferred__1/i___94_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.722 r  u_enc0/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.009    51.731    u_enc0/rpm0_inferred__1/i___95_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  u_enc0/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.845    u_enc0/rpm0_inferred__1/i___96_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  u_enc0/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.959    u_enc0/rpm0_inferred__1/i___97_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.116 r  u_enc0/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          1.004    53.120    u_enc0/rpm01_in[12]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    53.449 r  u_enc0/i___99_i_3__0/O
                         net (fo=1, routed)           0.000    53.449    u_enc0/i___99_i_3__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.982 r  u_enc0/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.982    u_enc0/rpm0_inferred__1/i___99_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.099 r  u_enc0/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    54.099    u_enc0/rpm0_inferred__1/i___100_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.216 r  u_enc0/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    54.216    u_enc0/rpm0_inferred__1/i___101_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.333 r  u_enc0/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    54.333    u_enc0/rpm0_inferred__1/i___102_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  u_enc0/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.741    55.230    u_enc0/rpm01_in[11]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.332    55.562 r  u_enc0/i___104_i_3__0/O
                         net (fo=1, routed)           0.000    55.562    u_enc0/i___104_i_3__0_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.112 r  u_enc0/rpm0_inferred__1/i___104/CO[3]
                         net (fo=1, routed)           0.000    56.112    u_enc0/rpm0_inferred__1/i___104_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.226 r  u_enc0/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    56.226    u_enc0/rpm0_inferred__1/i___105_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.340 r  u_enc0/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    56.340    u_enc0/rpm0_inferred__1/i___106_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.454 r  u_enc0/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.454    u_enc0/rpm0_inferred__1/i___107_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.611 r  u_enc0/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.931    57.542    u_enc0/rpm01_in[10]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.329    57.871 r  u_enc0/i___109_i_3__0/O
                         net (fo=1, routed)           0.000    57.871    u_enc0/i___109_i_3__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.421 r  u_enc0/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    58.421    u_enc0/rpm0_inferred__1/i___109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.535 r  u_enc0/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.535    u_enc0/rpm0_inferred__1/i___110_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.649 r  u_enc0/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.649    u_enc0/rpm0_inferred__1/i___111_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.763 r  u_enc0/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.763    u_enc0/rpm0_inferred__1/i___112_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.920 r  u_enc0/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.787    59.707    u_enc0/rpm01_in[9]
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.492 r  u_enc0/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.492    u_enc0/rpm0_inferred__1/i___114_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.606 r  u_enc0/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.606    u_enc0/rpm0_inferred__1/i___115_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.720 r  u_enc0/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.720    u_enc0/rpm0_inferred__1/i___116_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.834 r  u_enc0/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.834    u_enc0/rpm0_inferred__1/i___117_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.991 r  u_enc0/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.861    61.852    u_enc0/rpm01_in[8]
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.329    62.181 r  u_enc0/i___119_i_3__0/O
                         net (fo=1, routed)           0.000    62.181    u_enc0/i___119_i_3__0_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.731 r  u_enc0/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.731    u_enc0/rpm0_inferred__1/i___119_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.845 r  u_enc0/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.845    u_enc0/rpm0_inferred__1/i___120_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.959 r  u_enc0/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.000    62.959    u_enc0/rpm0_inferred__1/i___121_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.073 r  u_enc0/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    63.073    u_enc0/rpm0_inferred__1/i___122_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.230 r  u_enc0/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.879    64.110    u_enc0/rpm01_in[7]
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.329    64.439 r  u_enc0/i___124_i_3__0/O
                         net (fo=1, routed)           0.000    64.439    u_enc0/i___124_i_3__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.989 r  u_enc0/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.989    u_enc0/rpm0_inferred__1/i___124_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.103 r  u_enc0/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.000    65.103    u_enc0/rpm0_inferred__1/i___125_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.217 r  u_enc0/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    65.217    u_enc0/rpm0_inferred__1/i___126_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.331 r  u_enc0/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    65.331    u_enc0/rpm0_inferred__1/i___127_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.488 r  u_enc0/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.570    66.058    u_enc0/rpm01_in[6]
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.329    66.387 r  u_enc0/i___129_i_3/O
                         net (fo=1, routed)           0.000    66.387    u_enc0/i___129_i_3_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.937 r  u_enc0/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.937    u_enc0/rpm0_inferred__1/i___129_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.051 r  u_enc0/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    67.051    u_enc0/rpm0_inferred__1/i___130_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.165 r  u_enc0/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    67.165    u_enc0/rpm0_inferred__1/i___131_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  u_enc0/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.279    u_enc0/rpm0_inferred__1/i___132_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.436 r  u_enc0/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.925    68.361    u_enc0/rpm01_in[5]
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.329    68.690 r  u_enc0/i___134_i_3/O
                         net (fo=1, routed)           0.000    68.690    u_enc0/i___134_i_3_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.223 r  u_enc0/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    69.223    u_enc0/rpm0_inferred__1/i___134_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  u_enc0/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.340    u_enc0/rpm0_inferred__1/i___135_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  u_enc0/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.457    u_enc0/rpm0_inferred__1/i___136_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  u_enc0/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.574    u_enc0/rpm0_inferred__1/i___137_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  u_enc0/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.674    70.405    u_enc0/rpm01_in[4]
    SLICE_X32Y80         LUT3 (Prop_lut3_I0_O)        0.332    70.737 r  u_enc0/i___139_i_3/O
                         net (fo=1, routed)           0.000    70.737    u_enc0/i___139_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.287 r  u_enc0/rpm0_inferred__1/i___139/CO[3]
                         net (fo=1, routed)           0.000    71.287    u_enc0/rpm0_inferred__1/i___139_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.401 r  u_enc0/rpm0_inferred__1/i___140/CO[3]
                         net (fo=1, routed)           0.000    71.401    u_enc0/rpm0_inferred__1/i___140_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.515 r  u_enc0/rpm0_inferred__1/i___141/CO[3]
                         net (fo=1, routed)           0.000    71.515    u_enc0/rpm0_inferred__1/i___141_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.629 r  u_enc0/rpm0_inferred__1/i___142/CO[3]
                         net (fo=1, routed)           0.000    71.629    u_enc0/rpm0_inferred__1/i___142_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.786 r  u_enc0/rpm0_inferred__1/i___143/CO[1]
                         net (fo=21, routed)          0.683    72.469    u_enc0/rpm01_in[3]
    SLICE_X31Y83         LUT2 (Prop_lut2_I1_O)        0.329    72.798 r  u_enc0/i___144_i_4/O
                         net (fo=1, routed)           0.000    72.798    u_enc0/i___144_i_4_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.348 r  u_enc0/rpm0_inferred__1/i___144/CO[3]
                         net (fo=1, routed)           0.000    73.348    u_enc0/rpm0_inferred__1/i___144_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.462 r  u_enc0/rpm0_inferred__1/i___145/CO[3]
                         net (fo=1, routed)           0.000    73.462    u_enc0/rpm0_inferred__1/i___145_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.576 r  u_enc0/rpm0_inferred__1/i___146/CO[3]
                         net (fo=1, routed)           0.000    73.576    u_enc0/rpm0_inferred__1/i___146_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.690 r  u_enc0/rpm0_inferred__1/i___147/CO[3]
                         net (fo=1, routed)           0.000    73.690    u_enc0/rpm0_inferred__1/i___147_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.847 r  u_enc0/rpm0_inferred__1/i___148/CO[1]
                         net (fo=21, routed)          0.651    74.498    u_enc0/rpm01_in[2]
    SLICE_X31Y88         LUT5 (Prop_lut5_I1_O)        0.329    74.827 r  u_enc0/rpm[2]_i_1__0/O
                         net (fo=1, routed)           0.000    74.827    u_enc0/rpm[2]_i_1__0_n_0
    SLICE_X31Y88         FDCE                                         r  u_enc0/rpm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.429    14.800    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  u_enc0/rpm_reg[2]/C
                         clock pessimism              0.180    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X31Y88         FDCE (Setup_fdce_C_D)        0.029    14.974    u_enc0/rpm_reg[2]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -74.827    
  -------------------------------------------------------------------
                         slack                                -59.853    

Slack (VIOLATED) :        -59.617ns  (required time - arrival time)
  Source:                 u_enc1/pulse_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/rpm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        69.466ns  (logic 43.509ns (62.634%)  route 25.957ns (37.366%))
  Logic Levels:           178  (CARRY4=153 LUT2=3 LUT3=21 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.563     5.115    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  u_enc1/pulse_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  u_enc1/pulse_counter_reg[2]/Q
                         net (fo=19, routed)          0.818     6.451    u_enc1/pulse_counter_reg__0[2]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.575 r  u_enc1/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     6.575    u_enc1/i__carry__0_i_4__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.107 r  u_enc1/rpm1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_enc1/rpm1_inferred__1/i__carry__0_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  u_enc1/rpm1_inferred__1/i__carry__1/O[2]
                         net (fo=3, routed)           0.903     8.249    u_enc1/rpm1_inferred__1/i__carry__1_n_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.302     8.551 r  u_enc1/i___72_carry__1_i_4__0/O
                         net (fo=1, routed)           0.329     8.879    u_enc1/i___72_carry__1_i_4__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.405 r  u_enc1/rpm1_inferred__1/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.405    u_enc1/rpm1_inferred__1/i___72_carry__1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.519 r  u_enc1/rpm1_inferred__1/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.519    u_enc1/rpm1_inferred__1/i___72_carry__2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.633 r  u_enc1/rpm1_inferred__1/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.633    u_enc1/rpm1_inferred__1/i___72_carry__3_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  u_enc1/rpm1_inferred__1/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_enc1/rpm1_inferred__1/i___72_carry__4_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.081 r  u_enc1/rpm1_inferred__1/i___72_carry__5/O[1]
                         net (fo=2, routed)           0.870    10.952    u_enc1/rpm1_inferred__1/i___72_carry__5_n_6
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.303    11.255 r  u_enc1/i__i_7__1/O
                         net (fo=1, routed)           0.000    11.255    u_enc1/i__i_7__1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.787 r  u_enc1/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.787    u_enc1/rpm0_inferred__1/i__n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  u_enc1/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.901    u_enc1/rpm0_inferred__1/i___0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  u_enc1/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    12.015    u_enc1/rpm0_inferred__1/i___1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  u_enc1/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.129    u_enc1/rpm0_inferred__1/i___2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.400 r  u_enc1/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.917    13.317    u_enc1/rpm0_inferred__1/i___3_n_3
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.146 r  u_enc1/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.146    u_enc1/rpm0_inferred__1/i___4_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.260 r  u_enc1/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.260    u_enc1/rpm0_inferred__1/i___5_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.374 r  u_enc1/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.374    u_enc1/rpm0_inferred__1/i___6_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.488 r  u_enc1/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.488    u_enc1/rpm0_inferred__1/i___7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.645 r  u_enc1/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.725    15.369    u_enc1/rpm0_inferred__1/i___8_n_2
    SLICE_X30Y36         LUT3 (Prop_lut3_I0_O)        0.329    15.698 r  u_enc1/i___9_i_3__2/O
                         net (fo=1, routed)           0.000    15.698    u_enc1/i___9_i_3__2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.231 r  u_enc1/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.231    u_enc1/rpm0_inferred__1/i___9_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.348 r  u_enc1/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.348    u_enc1/rpm0_inferred__1/i___10_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.465 r  u_enc1/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.465    u_enc1/rpm0_inferred__1/i___11_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  u_enc1/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.582    u_enc1/rpm0_inferred__1/i___12_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.739 r  u_enc1/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.807    17.547    u_enc1/rpm0_inferred__1/i___13_n_2
    SLICE_X30Y42         LUT3 (Prop_lut3_I0_O)        0.332    17.879 r  u_enc1/i___15_i_4__0/O
                         net (fo=1, routed)           0.000    17.879    u_enc1/i___15_i_4__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.392 r  u_enc1/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.392    u_enc1/rpm0_inferred__1/i___15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.509 r  u_enc1/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.509    u_enc1/rpm0_inferred__1/i___16_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.626 r  u_enc1/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.626    u_enc1/rpm0_inferred__1/i___17_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.783 r  u_enc1/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          0.711    19.494    u_enc1/rpm0_inferred__1/i___18_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.297 r  u_enc1/rpm0_inferred__1/i___19/CO[3]
                         net (fo=1, routed)           0.000    20.297    u_enc1/rpm0_inferred__1/i___19_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.414 r  u_enc1/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.414    u_enc1/rpm0_inferred__1/i___20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.531 r  u_enc1/rpm0_inferred__1/i___21/CO[3]
                         net (fo=1, routed)           0.000    20.531    u_enc1/rpm0_inferred__1/i___21_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  u_enc1/rpm0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.001    20.649    u_enc1/rpm0_inferred__1/i___22_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.806 r  u_enc1/rpm0_inferred__1/i___23/CO[1]
                         net (fo=19, routed)          0.613    21.418    u_enc1/rpm0_inferred__1/i___23_n_2
    SLICE_X34Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    22.221 r  u_enc1/rpm0_inferred__1/i___24/CO[3]
                         net (fo=1, routed)           0.000    22.221    u_enc1/rpm0_inferred__1/i___24_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.338 r  u_enc1/rpm0_inferred__1/i___25/CO[3]
                         net (fo=1, routed)           0.000    22.338    u_enc1/rpm0_inferred__1/i___25_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.455 r  u_enc1/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.455    u_enc1/rpm0_inferred__1/i___26_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.572 r  u_enc1/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.000    22.572    u_enc1/rpm0_inferred__1/i___27_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  u_enc1/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.844    23.573    u_enc1/rpm0_inferred__1/i___28_n_2
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.332    23.905 r  u_enc1/i___29_i_3__2/O
                         net (fo=1, routed)           0.000    23.905    u_enc1/i___29_i_3__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.455 r  u_enc1/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.455    u_enc1/rpm0_inferred__1/i___29_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.569 r  u_enc1/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.001    24.570    u_enc1/rpm0_inferred__1/i___30_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.684 r  u_enc1/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    24.684    u_enc1/rpm0_inferred__1/i___31_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.798 r  u_enc1/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.000    24.798    u_enc1/rpm0_inferred__1/i___32_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.955 r  u_enc1/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.929    25.883    u_enc1/rpm0_inferred__1/i___33_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.668 r  u_enc1/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.000    26.668    u_enc1/rpm0_inferred__1/i___34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.782 r  u_enc1/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.782    u_enc1/rpm0_inferred__1/i___35_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.896 r  u_enc1/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.001    26.897    u_enc1/rpm0_inferred__1/i___36_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  u_enc1/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.011    u_enc1/rpm0_inferred__1/i___37_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.168 r  u_enc1/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.722    27.890    u_enc1/rpm0_inferred__1/i___38_n_2
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.329    28.219 r  u_enc1/i___39_i_3__2/O
                         net (fo=1, routed)           0.000    28.219    u_enc1/i___39_i_3__2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  u_enc1/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.769    u_enc1/rpm0_inferred__1/i___39_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.883 r  u_enc1/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.883    u_enc1/rpm0_inferred__1/i___40_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.997 r  u_enc1/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.001    28.997    u_enc1/rpm0_inferred__1/i___41_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.111 r  u_enc1/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.111    u_enc1/rpm0_inferred__1/i___42_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.268 r  u_enc1/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.841    30.110    u_enc1/rpm0_inferred__1/i___43_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.439 r  u_enc1/i___45_i_3__2/O
                         net (fo=1, routed)           0.000    30.439    u_enc1/i___45_i_3__2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.972 r  u_enc1/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    30.972    u_enc1/rpm0_inferred__1/i___45_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  u_enc1/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.089    u_enc1/rpm0_inferred__1/i___46_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  u_enc1/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.001    31.206    u_enc1/rpm0_inferred__1/i___47_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.363 r  u_enc1/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.763    32.126    u_enc1/rpm0_inferred__1/i___48_n_2
    SLICE_X39Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    32.914 r  u_enc1/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.001    32.915    u_enc1/rpm0_inferred__1/i___49_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  u_enc1/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.029    u_enc1/rpm0_inferred__1/i___50_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.143 r  u_enc1/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.143    u_enc1/rpm0_inferred__1/i___51_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.257 r  u_enc1/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.257    u_enc1/rpm0_inferred__1/i___52_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.414 r  u_enc1/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.615    34.029    u_enc1/rpm0_inferred__1/i___53_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.358 r  u_enc1/i___54_i_3__2/O
                         net (fo=1, routed)           0.000    34.358    u_enc1/i___54_i_3__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.891 r  u_enc1/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    34.891    u_enc1/rpm0_inferred__1/i___54_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.008 r  u_enc1/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.008    u_enc1/rpm0_inferred__1/i___55_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.125 r  u_enc1/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.125    u_enc1/rpm0_inferred__1/i___56_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.242 r  u_enc1/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.242    u_enc1/rpm0_inferred__1/i___57_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.399 r  u_enc1/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.691    36.090    u_enc1/rpm0_inferred__1/i___58_n_2
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.332    36.422 r  u_enc1/i___59_i_3__2/O
                         net (fo=1, routed)           0.000    36.422    u_enc1/i___59_i_3__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.972 r  u_enc1/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    36.972    u_enc1/rpm0_inferred__1/i___59_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  u_enc1/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.086    u_enc1/rpm0_inferred__1/i___60_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  u_enc1/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.200    u_enc1/rpm0_inferred__1/i___61_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.314 r  u_enc1/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.314    u_enc1/rpm0_inferred__1/i___62_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.471 r  u_enc1/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.771    38.242    u_enc1/rpm0_inferred__1/i___63_n_2
    SLICE_X36Y54         LUT3 (Prop_lut3_I0_O)        0.329    38.571 r  u_enc1/i___64_i_3__2/O
                         net (fo=1, routed)           0.000    38.571    u_enc1/i___64_i_3__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.121 r  u_enc1/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.121    u_enc1/rpm0_inferred__1/i___64_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.235 r  u_enc1/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.235    u_enc1/rpm0_inferred__1/i___65_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.349 r  u_enc1/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.349    u_enc1/rpm0_inferred__1/i___66_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.463 r  u_enc1/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    39.463    u_enc1/rpm0_inferred__1/i___67_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.620 r  u_enc1/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.968    40.588    u_enc1/rpm0_inferred__1/i___68_n_2
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.329    40.917 r  u_enc1/i___70_i_3__2/O
                         net (fo=1, routed)           0.000    40.917    u_enc1/i___70_i_3__2_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.467 r  u_enc1/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.467    u_enc1/rpm0_inferred__1/i___70_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.581 r  u_enc1/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.581    u_enc1/rpm0_inferred__1/i___71_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.695 r  u_enc1/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.695    u_enc1/rpm0_inferred__1/i___72_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.852 r  u_enc1/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.557    42.409    u_enc1/rpm0_inferred__1/i___73_n_2
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.329    42.738 r  u_enc1/i___74_i_3__2/O
                         net (fo=1, routed)           0.000    42.738    u_enc1/i___74_i_3__2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.271 r  u_enc1/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.271    u_enc1/rpm0_inferred__1/i___74_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.388 r  u_enc1/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.388    u_enc1/rpm0_inferred__1/i___75_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.505 r  u_enc1/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.505    u_enc1/rpm0_inferred__1/i___76_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.622 r  u_enc1/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.622    u_enc1/rpm0_inferred__1/i___77_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.779 r  u_enc1/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.606    44.385    u_enc1/rpm0_inferred__1/i___78_n_2
    SLICE_X34Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.188 r  u_enc1/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.188    u_enc1/rpm0_inferred__1/i___79_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.305 r  u_enc1/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.305    u_enc1/rpm0_inferred__1/i___80_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.422 r  u_enc1/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.422    u_enc1/rpm0_inferred__1/i___81_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.539 r  u_enc1/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    45.539    u_enc1/rpm0_inferred__1/i___82_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.696 r  u_enc1/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.682    46.378    u_enc1/rpm0_inferred__1/i___83_n_2
    SLICE_X35Y64         LUT3 (Prop_lut3_I0_O)        0.332    46.710 r  u_enc1/i___84_i_3__2/O
                         net (fo=1, routed)           0.000    46.710    u_enc1/i___84_i_3__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.260 r  u_enc1/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.260    u_enc1/rpm0_inferred__1/i___84_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.374 r  u_enc1/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.374    u_enc1/rpm0_inferred__1/i___85_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.488 r  u_enc1/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.488    u_enc1/rpm0_inferred__1/i___86_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.602 r  u_enc1/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.602    u_enc1/rpm0_inferred__1/i___87_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.759 r  u_enc1/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.930    48.689    u_enc1/rpm0_inferred__1/i___88_n_2
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.474 r  u_enc1/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.474    u_enc1/rpm0_inferred__1/i___89_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  u_enc1/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.588    u_enc1/rpm0_inferred__1/i___90_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  u_enc1/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.702    u_enc1/rpm0_inferred__1/i___91_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  u_enc1/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.816    u_enc1/rpm0_inferred__1/i___92_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.973 r  u_enc1/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.700    50.674    u_enc1/rpm0_inferred__1/i___93_n_2
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.329    51.003 r  u_enc1/i___94_i_3__2/O
                         net (fo=1, routed)           0.000    51.003    u_enc1/i___94_i_3__2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.553 r  u_enc1/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.553    u_enc1/rpm0_inferred__1/i___94_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  u_enc1/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.000    51.667    u_enc1/rpm0_inferred__1/i___95_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  u_enc1/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.781    u_enc1/rpm0_inferred__1/i___96_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  u_enc1/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.895    u_enc1/rpm0_inferred__1/i___97_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.052 r  u_enc1/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          0.729    52.781    u_enc1/rpm0_inferred__1/i___98_n_2
    SLICE_X37Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.566 r  u_enc1/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.566    u_enc1/rpm0_inferred__1/i___99_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  u_enc1/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    53.680    u_enc1/rpm0_inferred__1/i___100_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  u_enc1/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    53.794    u_enc1/rpm0_inferred__1/i___101_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  u_enc1/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    53.908    u_enc1/rpm0_inferred__1/i___102_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.065 r  u_enc1/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.880    54.945    u_enc1/rpm0_inferred__1/i___103_n_2
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.329    55.274 r  u_enc1/i___105_i_3__2/O
                         net (fo=1, routed)           0.000    55.274    u_enc1/i___105_i_3__2_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.807 r  u_enc1/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    55.807    u_enc1/rpm0_inferred__1/i___105_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.924 r  u_enc1/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    55.924    u_enc1/rpm0_inferred__1/i___106_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.041 r  u_enc1/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.041    u_enc1/rpm0_inferred__1/i___107_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.198 r  u_enc1/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.821    57.019    u_enc1/rpm0_inferred__1/i___108_n_2
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.332    57.351 r  u_enc1/i___109_i_3__2/O
                         net (fo=1, routed)           0.000    57.351    u_enc1/i___109_i_3__2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.901 r  u_enc1/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    57.901    u_enc1/rpm0_inferred__1/i___109_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.015 r  u_enc1/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.015    u_enc1/rpm0_inferred__1/i___110_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.129 r  u_enc1/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.129    u_enc1/rpm0_inferred__1/i___111_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.243 r  u_enc1/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.243    u_enc1/rpm0_inferred__1/i___112_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.400 r  u_enc1/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.797    59.197    u_enc1/rpm0_inferred__1/i___113_n_2
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.329    59.526 r  u_enc1/i___114_i_3__2/O
                         net (fo=1, routed)           0.000    59.526    u_enc1/i___114_i_3__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.076 r  u_enc1/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.076    u_enc1/rpm0_inferred__1/i___114_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.190 r  u_enc1/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.190    u_enc1/rpm0_inferred__1/i___115_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.304 r  u_enc1/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.304    u_enc1/rpm0_inferred__1/i___116_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.418 r  u_enc1/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.418    u_enc1/rpm0_inferred__1/i___117_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.575 r  u_enc1/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.682    61.257    u_enc1/rpm0_inferred__1/i___118_n_2
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    61.586 r  u_enc1/i___119_i_3__2/O
                         net (fo=1, routed)           0.000    61.586    u_enc1/i___119_i_3__2_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.136 r  u_enc1/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.136    u_enc1/rpm0_inferred__1/i___119_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  u_enc1/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.250    u_enc1/rpm0_inferred__1/i___120_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  u_enc1/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.009    62.373    u_enc1/rpm0_inferred__1/i___121_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.487 r  u_enc1/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    62.487    u_enc1/rpm0_inferred__1/i___122_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.644 r  u_enc1/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.899    63.543    u_enc1/rpm0_inferred__1/i___123_n_2
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.329    63.872 r  u_enc1/i___124_i_3__2/O
                         net (fo=1, routed)           0.000    63.872    u_enc1/i___124_i_3__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.422 r  u_enc1/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.422    u_enc1/rpm0_inferred__1/i___124_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  u_enc1/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.009    64.545    u_enc1/rpm0_inferred__1/i___125_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.659 r  u_enc1/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    64.659    u_enc1/rpm0_inferred__1/i___126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.773 r  u_enc1/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    64.773    u_enc1/rpm0_inferred__1/i___127_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.930 r  u_enc1/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.919    65.850    u_enc1/rpm0_inferred__1/i___128_n_2
    SLICE_X32Y68         LUT3 (Prop_lut3_I0_O)        0.329    66.179 r  u_enc1/i___129_i_3__0/O
                         net (fo=1, routed)           0.000    66.179    u_enc1/i___129_i_3__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.729 r  u_enc1/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.729    u_enc1/rpm0_inferred__1/i___129_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.843 r  u_enc1/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    66.843    u_enc1/rpm0_inferred__1/i___130_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.957 r  u_enc1/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    66.957    u_enc1/rpm0_inferred__1/i___131_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.071 r  u_enc1/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.071    u_enc1/rpm0_inferred__1/i___132_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.228 r  u_enc1/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.844    68.071    u_enc1/rpm0_inferred__1/i___133_n_2
    SLICE_X34Y70         LUT3 (Prop_lut3_I0_O)        0.329    68.400 r  u_enc1/i___134_i_3__0/O
                         net (fo=1, routed)           0.000    68.400    u_enc1/i___134_i_3__0_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.933 r  u_enc1/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    68.933    u_enc1/rpm0_inferred__1/i___134_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  u_enc1/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.050    u_enc1/rpm0_inferred__1/i___135_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  u_enc1/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.167    u_enc1/rpm0_inferred__1/i___136_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  u_enc1/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.284    u_enc1/rpm0_inferred__1/i___137_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.441 r  u_enc1/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.684    70.125    u_enc1/rpm0_inferred__1/i___138_n_2
    SLICE_X35Y71         LUT3 (Prop_lut3_I0_O)        0.332    70.457 r  u_enc1/i___139_i_3__0/O
                         net (fo=1, routed)           0.000    70.457    u_enc1/i___139_i_3__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.007 r  u_enc1/rpm0_inferred__1/i___139/CO[3]
                         net (fo=1, routed)           0.000    71.007    u_enc1/rpm0_inferred__1/i___139_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.121 r  u_enc1/rpm0_inferred__1/i___140/CO[3]
                         net (fo=1, routed)           0.000    71.121    u_enc1/rpm0_inferred__1/i___140_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  u_enc1/rpm0_inferred__1/i___141/CO[3]
                         net (fo=1, routed)           0.000    71.235    u_enc1/rpm0_inferred__1/i___141_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  u_enc1/rpm0_inferred__1/i___142/CO[3]
                         net (fo=1, routed)           0.009    71.358    u_enc1/rpm0_inferred__1/i___142_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.515 r  u_enc1/rpm0_inferred__1/i___143/CO[1]
                         net (fo=21, routed)          0.900    72.415    u_enc1/rpm0_inferred__1/i___143_n_2
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.329    72.744 r  u_enc1/i___144_i_4__0/O
                         net (fo=1, routed)           0.000    72.744    u_enc1/i___144_i_4__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.294 r  u_enc1/rpm0_inferred__1/i___144/CO[3]
                         net (fo=1, routed)           0.000    73.294    u_enc1/rpm0_inferred__1/i___144_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  u_enc1/rpm0_inferred__1/i___145/CO[3]
                         net (fo=1, routed)           0.000    73.408    u_enc1/rpm0_inferred__1/i___145_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  u_enc1/rpm0_inferred__1/i___146/CO[3]
                         net (fo=1, routed)           0.000    73.522    u_enc1/rpm0_inferred__1/i___146_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  u_enc1/rpm0_inferred__1/i___147/CO[3]
                         net (fo=1, routed)           0.009    73.645    u_enc1/rpm0_inferred__1/i___147_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.802 r  u_enc1/rpm0_inferred__1/i___148/CO[1]
                         net (fo=21, routed)          0.450    74.251    u_enc1/rpm0_inferred__1/i___148_n_2
    SLICE_X36Y76         LUT5 (Prop_lut5_I1_O)        0.329    74.580 r  u_enc1/rpm[2]_i_1/O
                         net (fo=1, routed)           0.000    74.580    u_enc1/rpm[2]_i_1_n_0
    SLICE_X36Y76         FDCE                                         r  u_enc1/rpm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.417    14.788    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y76         FDCE                                         r  u_enc1/rpm_reg[2]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y76         FDCE (Setup_fdce_C_D)        0.031    14.964    u_enc1/rpm_reg[2]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -74.581    
  -------------------------------------------------------------------
                         slack                                -59.617    

Slack (VIOLATED) :        -57.564ns  (required time - arrival time)
  Source:                 u_enc0/pulse_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/rpm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        67.416ns  (logic 42.242ns (62.659%)  route 25.174ns (37.341%))
  Logic Levels:           175  (CARRY4=148 LUT2=1 LUT3=25 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.566     5.118    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  u_enc0/pulse_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.456     5.574 r  u_enc0/pulse_counter_reg[0]/Q
                         net (fo=23, routed)          0.606     6.179    u_enc0/pulse_counter_reg[0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  u_enc0/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.303    u_enc0/i__carry_i_2__1_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.701 r  u_enc0/rpm1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.701    u_enc0/rpm1_inferred__4/i__carry_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  u_enc0/rpm1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    u_enc0/rpm1_inferred__4/i__carry__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.128 r  u_enc0/rpm1_inferred__4/i__carry__1/O[3]
                         net (fo=3, routed)           0.879     8.007    u_enc0/rpm1_inferred__4/i__carry__1_n_4
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.306     8.313 r  u_enc0/i___72_carry__1_i_3/O
                         net (fo=1, routed)           0.497     8.811    u_enc0/i___72_carry__1_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.318 r  u_enc0/rpm1_inferred__4/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    u_enc0/rpm1_inferred__4/i___72_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  u_enc0/rpm1_inferred__4/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    u_enc0/rpm1_inferred__4/i___72_carry__2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  u_enc0/rpm1_inferred__4/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    u_enc0/rpm1_inferred__4/i___72_carry__3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  u_enc0/rpm1_inferred__4/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_enc0/rpm1_inferred__4/i___72_carry__4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  u_enc0/rpm1_inferred__4/i___72_carry__5/O[1]
                         net (fo=2, routed)           1.029    11.023    u_enc0/rpm1_inferred__4/i___72_carry__5_n_6
    SLICE_X29Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.728 r  u_enc0/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.728    u_enc0/rpm0_inferred__1/i__n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  u_enc0/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.842    u_enc0/rpm0_inferred__1/i___0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.956 r  u_enc0/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    11.956    u_enc0/rpm0_inferred__1/i___1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.070 r  u_enc0/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.070    u_enc0/rpm0_inferred__1/i___2_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.341 r  u_enc0/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.849    13.190    u_enc0/rpm0_inferred__1/i___3_n_3
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.019 r  u_enc0/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.019    u_enc0/rpm0_inferred__1/i___4_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  u_enc0/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.133    u_enc0/rpm0_inferred__1/i___5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  u_enc0/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.247    u_enc0/rpm0_inferred__1/i___6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  u_enc0/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.361    u_enc0/rpm0_inferred__1/i___7_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.518 r  u_enc0/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.676    15.194    u_enc0/rpm0_inferred__1/i___8_n_2
    SLICE_X28Y41         LUT3 (Prop_lut3_I0_O)        0.329    15.523 r  u_enc0/i___9_i_3__0/O
                         net (fo=1, routed)           0.000    15.523    u_enc0/i___9_i_3__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.073 r  u_enc0/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.073    u_enc0/rpm0_inferred__1/i___9_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  u_enc0/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.187    u_enc0/rpm0_inferred__1/i___10_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  u_enc0/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.301    u_enc0/rpm0_inferred__1/i___11_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  u_enc0/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.415    u_enc0/rpm0_inferred__1/i___12_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.572 r  u_enc0/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.822    17.394    u_enc0/rpm0_inferred__1/i___13_n_2
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.329    17.723 r  u_enc0/i___14_i_3__0/O
                         net (fo=1, routed)           0.000    17.723    u_enc0/i___14_i_3__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.273 r  u_enc0/rpm0_inferred__1/i___14/CO[3]
                         net (fo=1, routed)           0.000    18.273    u_enc0/rpm0_inferred__1/i___14_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.387 r  u_enc0/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.387    u_enc0/rpm0_inferred__1/i___15_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.501 r  u_enc0/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.501    u_enc0/rpm0_inferred__1/i___16_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.615 r  u_enc0/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.615    u_enc0/rpm0_inferred__1/i___17_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.772 r  u_enc0/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          1.079    19.851    u_enc0/rpm0_inferred__1/i___18_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    20.180 r  u_enc0/i___20_i_4__0/O
                         net (fo=1, routed)           0.000    20.180    u_enc0/i___20_i_4__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.712 r  u_enc0/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.712    u_enc0/rpm0_inferred__1/i___20_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.934 r  u_enc0/rpm0_inferred__1/i___21/O[0]
                         net (fo=2, routed)           1.017    21.951    u_enc0/rpm0_inferred__1/i___21_n_7
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.299    22.250 r  u_enc0/i___26_i_3__0/O
                         net (fo=1, routed)           0.000    22.250    u_enc0/i___26_i_3__0_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.800 r  u_enc0/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.800    u_enc0/rpm0_inferred__1/i___26_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.914 r  u_enc0/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.001    22.915    u_enc0/rpm0_inferred__1/i___27_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.072 r  u_enc0/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.832    23.904    u_enc0/rpm0_inferred__1/i___28_n_2
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.233 r  u_enc0/i___29_i_3__0/O
                         net (fo=1, routed)           0.000    24.233    u_enc0/i___29_i_3__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.766 r  u_enc0/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.766    u_enc0/rpm0_inferred__1/i___29_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.883 r  u_enc0/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.000    24.883    u_enc0/rpm0_inferred__1/i___30_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.000 r  u_enc0/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    25.000    u_enc0/rpm0_inferred__1/i___31_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.117 r  u_enc0/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.001    25.118    u_enc0/rpm0_inferred__1/i___32_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.275 r  u_enc0/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.721    25.995    u_enc0/rpm0_inferred__1/i___33_n_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    26.783 r  u_enc0/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.001    26.784    u_enc0/rpm0_inferred__1/i___34_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.898 r  u_enc0/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.898    u_enc0/rpm0_inferred__1/i___35_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.012 r  u_enc0/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.000    27.012    u_enc0/rpm0_inferred__1/i___36_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.126 r  u_enc0/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.126    u_enc0/rpm0_inferred__1/i___37_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.283 r  u_enc0/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.555    27.838    u_enc0/rpm0_inferred__1/i___38_n_2
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.329    28.167 r  u_enc0/i___39_i_3__0/O
                         net (fo=1, routed)           0.000    28.167    u_enc0/i___39_i_3__0_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.717 r  u_enc0/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.717    u_enc0/rpm0_inferred__1/i___39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.831 r  u_enc0/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.831    u_enc0/rpm0_inferred__1/i___40_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.945 r  u_enc0/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.000    28.945    u_enc0/rpm0_inferred__1/i___41_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  u_enc0/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.059    u_enc0/rpm0_inferred__1/i___42_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.216 r  u_enc0/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.861    30.077    u_enc0/rpm0_inferred__1/i___43_n_2
    SLICE_X30Y52         LUT3 (Prop_lut3_I0_O)        0.329    30.406 r  u_enc0/i___44_i_3__0/O
                         net (fo=1, routed)           0.000    30.406    u_enc0/i___44_i_3__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.939 r  u_enc0/rpm0_inferred__1/i___44/CO[3]
                         net (fo=1, routed)           0.000    30.939    u_enc0/rpm0_inferred__1/i___44_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.056 r  u_enc0/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    31.056    u_enc0/rpm0_inferred__1/i___45_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.173 r  u_enc0/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.173    u_enc0/rpm0_inferred__1/i___46_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.290 r  u_enc0/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.000    31.290    u_enc0/rpm0_inferred__1/i___47_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.447 r  u_enc0/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.853    32.300    u_enc0/rpm0_inferred__1/i___48_n_2
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    32.632 r  u_enc0/i___49_i_3__0/O
                         net (fo=1, routed)           0.000    32.632    u_enc0/i___49_i_3__0_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  u_enc0/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.000    33.182    u_enc0/rpm0_inferred__1/i___49_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  u_enc0/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.296    u_enc0/rpm0_inferred__1/i___50_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  u_enc0/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.410    u_enc0/rpm0_inferred__1/i___51_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  u_enc0/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.524    u_enc0/rpm0_inferred__1/i___52_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.681 r  u_enc0/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.837    34.517    u_enc0/rpm0_inferred__1/i___53_n_2
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    34.846 r  u_enc0/i___54_i_3__0/O
                         net (fo=1, routed)           0.000    34.846    u_enc0/i___54_i_3__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.379 r  u_enc0/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    35.379    u_enc0/rpm0_inferred__1/i___54_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.496 r  u_enc0/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.496    u_enc0/rpm0_inferred__1/i___55_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.613 r  u_enc0/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.613    u_enc0/rpm0_inferred__1/i___56_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.730 r  u_enc0/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.730    u_enc0/rpm0_inferred__1/i___57_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.887 r  u_enc0/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.812    36.700    u_enc0/rpm0_inferred__1/i___58_n_2
    SLICE_X15Y51         LUT3 (Prop_lut3_I0_O)        0.332    37.032 r  u_enc0/i___59_i_3__0/O
                         net (fo=1, routed)           0.000    37.032    u_enc0/i___59_i_3__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.582 r  u_enc0/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    37.582    u_enc0/rpm0_inferred__1/i___59_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.696 r  u_enc0/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.696    u_enc0/rpm0_inferred__1/i___60_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.810 r  u_enc0/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.810    u_enc0/rpm0_inferred__1/i___61_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.924 r  u_enc0/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.924    u_enc0/rpm0_inferred__1/i___62_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  u_enc0/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.760    38.841    u_enc0/rpm0_inferred__1/i___63_n_2
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.329    39.170 r  u_enc0/i___64_i_3__0/O
                         net (fo=1, routed)           0.000    39.170    u_enc0/i___64_i_3__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.720 r  u_enc0/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.720    u_enc0/rpm0_inferred__1/i___64_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  u_enc0/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.834    u_enc0/rpm0_inferred__1/i___65_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  u_enc0/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.948    u_enc0/rpm0_inferred__1/i___66_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  u_enc0/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    40.062    u_enc0/rpm0_inferred__1/i___67_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.219 r  u_enc0/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.536    40.755    u_enc0/rpm0_inferred__1/i___68_n_2
    SLICE_X30Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.555 r  u_enc0/rpm0_inferred__1/i___69/CO[3]
                         net (fo=1, routed)           0.000    41.555    u_enc0/rpm0_inferred__1/i___69_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.672 r  u_enc0/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.672    u_enc0/rpm0_inferred__1/i___70_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.789 r  u_enc0/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.789    u_enc0/rpm0_inferred__1/i___71_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.906 r  u_enc0/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.906    u_enc0/rpm0_inferred__1/i___72_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.063 r  u_enc0/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.681    42.744    u_enc0/rpm0_inferred__1/i___73_n_2
    SLICE_X29Y60         LUT3 (Prop_lut3_I0_O)        0.332    43.076 r  u_enc0/i___74_i_3__0/O
                         net (fo=1, routed)           0.000    43.076    u_enc0/i___74_i_3__0_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.626 r  u_enc0/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.626    u_enc0/rpm0_inferred__1/i___74_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.740 r  u_enc0/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.740    u_enc0/rpm0_inferred__1/i___75_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.854 r  u_enc0/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.854    u_enc0/rpm0_inferred__1/i___76_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.968 r  u_enc0/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.968    u_enc0/rpm0_inferred__1/i___77_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.125 r  u_enc0/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.702    44.827    u_enc0/rpm0_inferred__1/i___78_n_2
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    45.156 r  u_enc0/i___79_i_3__0/O
                         net (fo=1, routed)           0.000    45.156    u_enc0/i___79_i_3__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.706 r  u_enc0/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.706    u_enc0/rpm0_inferred__1/i___79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.820 r  u_enc0/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.820    u_enc0/rpm0_inferred__1/i___80_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.934 r  u_enc0/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.934    u_enc0/rpm0_inferred__1/i___81_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.048 r  u_enc0/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    46.048    u_enc0/rpm0_inferred__1/i___82_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.205 r  u_enc0/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.570    46.775    u_enc0/rpm01_in[15]
    SLICE_X29Y66         LUT3 (Prop_lut3_I0_O)        0.329    47.104 r  u_enc0/i___84_i_3__0/O
                         net (fo=1, routed)           0.000    47.104    u_enc0/i___84_i_3__0_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.654 r  u_enc0/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.654    u_enc0/rpm0_inferred__1/i___84_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.768 r  u_enc0/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.768    u_enc0/rpm0_inferred__1/i___85_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.882 r  u_enc0/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.882    u_enc0/rpm0_inferred__1/i___86_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.996 r  u_enc0/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.996    u_enc0/rpm0_inferred__1/i___87_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.153 r  u_enc0/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.607    48.760    u_enc0/rpm01_in[14]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.329    49.089 r  u_enc0/i___89_i_3__0/O
                         net (fo=1, routed)           0.000    49.089    u_enc0/i___89_i_3__0_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.639 r  u_enc0/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.639    u_enc0/rpm0_inferred__1/i___89_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.753 r  u_enc0/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.753    u_enc0/rpm0_inferred__1/i___90_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.867 r  u_enc0/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.867    u_enc0/rpm0_inferred__1/i___91_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.981 r  u_enc0/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.981    u_enc0/rpm0_inferred__1/i___92_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.138 r  u_enc0/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.591    50.729    u_enc0/rpm01_in[13]
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.329    51.058 r  u_enc0/i___94_i_3__0/O
                         net (fo=1, routed)           0.000    51.058    u_enc0/i___94_i_3__0_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.608 r  u_enc0/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.608    u_enc0/rpm0_inferred__1/i___94_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.722 r  u_enc0/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.009    51.731    u_enc0/rpm0_inferred__1/i___95_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  u_enc0/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.845    u_enc0/rpm0_inferred__1/i___96_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  u_enc0/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.959    u_enc0/rpm0_inferred__1/i___97_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.116 r  u_enc0/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          1.004    53.120    u_enc0/rpm01_in[12]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    53.449 r  u_enc0/i___99_i_3__0/O
                         net (fo=1, routed)           0.000    53.449    u_enc0/i___99_i_3__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.982 r  u_enc0/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.982    u_enc0/rpm0_inferred__1/i___99_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.099 r  u_enc0/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    54.099    u_enc0/rpm0_inferred__1/i___100_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.216 r  u_enc0/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    54.216    u_enc0/rpm0_inferred__1/i___101_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.333 r  u_enc0/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    54.333    u_enc0/rpm0_inferred__1/i___102_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  u_enc0/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.741    55.230    u_enc0/rpm01_in[11]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.332    55.562 r  u_enc0/i___104_i_3__0/O
                         net (fo=1, routed)           0.000    55.562    u_enc0/i___104_i_3__0_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.112 r  u_enc0/rpm0_inferred__1/i___104/CO[3]
                         net (fo=1, routed)           0.000    56.112    u_enc0/rpm0_inferred__1/i___104_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.226 r  u_enc0/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    56.226    u_enc0/rpm0_inferred__1/i___105_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.340 r  u_enc0/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    56.340    u_enc0/rpm0_inferred__1/i___106_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.454 r  u_enc0/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.454    u_enc0/rpm0_inferred__1/i___107_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.611 r  u_enc0/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.931    57.542    u_enc0/rpm01_in[10]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.329    57.871 r  u_enc0/i___109_i_3__0/O
                         net (fo=1, routed)           0.000    57.871    u_enc0/i___109_i_3__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.421 r  u_enc0/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    58.421    u_enc0/rpm0_inferred__1/i___109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.535 r  u_enc0/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.535    u_enc0/rpm0_inferred__1/i___110_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.649 r  u_enc0/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.649    u_enc0/rpm0_inferred__1/i___111_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.763 r  u_enc0/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.763    u_enc0/rpm0_inferred__1/i___112_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.920 r  u_enc0/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.787    59.707    u_enc0/rpm01_in[9]
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.492 r  u_enc0/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.492    u_enc0/rpm0_inferred__1/i___114_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.606 r  u_enc0/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.606    u_enc0/rpm0_inferred__1/i___115_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.720 r  u_enc0/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.720    u_enc0/rpm0_inferred__1/i___116_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.834 r  u_enc0/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.834    u_enc0/rpm0_inferred__1/i___117_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.991 r  u_enc0/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.861    61.852    u_enc0/rpm01_in[8]
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.329    62.181 r  u_enc0/i___119_i_3__0/O
                         net (fo=1, routed)           0.000    62.181    u_enc0/i___119_i_3__0_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.731 r  u_enc0/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.731    u_enc0/rpm0_inferred__1/i___119_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.845 r  u_enc0/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.845    u_enc0/rpm0_inferred__1/i___120_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.959 r  u_enc0/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.000    62.959    u_enc0/rpm0_inferred__1/i___121_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.073 r  u_enc0/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    63.073    u_enc0/rpm0_inferred__1/i___122_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.230 r  u_enc0/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.879    64.110    u_enc0/rpm01_in[7]
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.329    64.439 r  u_enc0/i___124_i_3__0/O
                         net (fo=1, routed)           0.000    64.439    u_enc0/i___124_i_3__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.989 r  u_enc0/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.989    u_enc0/rpm0_inferred__1/i___124_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.103 r  u_enc0/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.000    65.103    u_enc0/rpm0_inferred__1/i___125_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.217 r  u_enc0/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    65.217    u_enc0/rpm0_inferred__1/i___126_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.331 r  u_enc0/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    65.331    u_enc0/rpm0_inferred__1/i___127_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.488 r  u_enc0/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.570    66.058    u_enc0/rpm01_in[6]
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.329    66.387 r  u_enc0/i___129_i_3/O
                         net (fo=1, routed)           0.000    66.387    u_enc0/i___129_i_3_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.937 r  u_enc0/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.937    u_enc0/rpm0_inferred__1/i___129_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.051 r  u_enc0/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    67.051    u_enc0/rpm0_inferred__1/i___130_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.165 r  u_enc0/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    67.165    u_enc0/rpm0_inferred__1/i___131_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  u_enc0/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.279    u_enc0/rpm0_inferred__1/i___132_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.436 r  u_enc0/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.925    68.361    u_enc0/rpm01_in[5]
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.329    68.690 r  u_enc0/i___134_i_3/O
                         net (fo=1, routed)           0.000    68.690    u_enc0/i___134_i_3_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.223 r  u_enc0/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    69.223    u_enc0/rpm0_inferred__1/i___134_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  u_enc0/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.340    u_enc0/rpm0_inferred__1/i___135_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  u_enc0/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.457    u_enc0/rpm0_inferred__1/i___136_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  u_enc0/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.574    u_enc0/rpm0_inferred__1/i___137_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  u_enc0/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.674    70.405    u_enc0/rpm01_in[4]
    SLICE_X32Y80         LUT3 (Prop_lut3_I0_O)        0.332    70.737 r  u_enc0/i___139_i_3/O
                         net (fo=1, routed)           0.000    70.737    u_enc0/i___139_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.287 r  u_enc0/rpm0_inferred__1/i___139/CO[3]
                         net (fo=1, routed)           0.000    71.287    u_enc0/rpm0_inferred__1/i___139_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.401 r  u_enc0/rpm0_inferred__1/i___140/CO[3]
                         net (fo=1, routed)           0.000    71.401    u_enc0/rpm0_inferred__1/i___140_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.515 r  u_enc0/rpm0_inferred__1/i___141/CO[3]
                         net (fo=1, routed)           0.000    71.515    u_enc0/rpm0_inferred__1/i___141_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.629 r  u_enc0/rpm0_inferred__1/i___142/CO[3]
                         net (fo=1, routed)           0.000    71.629    u_enc0/rpm0_inferred__1/i___142_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.786 r  u_enc0/rpm0_inferred__1/i___143/CO[1]
                         net (fo=21, routed)          0.419    72.204    u_enc0/rpm01_in[3]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.329    72.534 r  u_enc0/rpm[3]_i_1__0/O
                         net (fo=1, routed)           0.000    72.534    u_enc0/rpm[3]_i_1__0_n_0
    SLICE_X35Y84         FDCE                                         r  u_enc0/rpm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.425    14.796    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y84         FDCE                                         r  u_enc0/rpm_reg[3]/C
                         clock pessimism              0.180    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X35Y84         FDCE (Setup_fdce_C_D)        0.029    14.970    u_enc0/rpm_reg[3]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -72.534    
  -------------------------------------------------------------------
                         slack                                -57.564    

Slack (VIOLATED) :        -57.541ns  (required time - arrival time)
  Source:                 u_enc1/pulse_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/rpm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        67.386ns  (logic 42.131ns (62.522%)  route 25.255ns (37.478%))
  Logic Levels:           172  (CARRY4=148 LUT2=2 LUT3=21 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.563     5.115    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  u_enc1/pulse_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  u_enc1/pulse_counter_reg[2]/Q
                         net (fo=19, routed)          0.818     6.451    u_enc1/pulse_counter_reg__0[2]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.575 r  u_enc1/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     6.575    u_enc1/i__carry__0_i_4__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.107 r  u_enc1/rpm1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_enc1/rpm1_inferred__1/i__carry__0_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  u_enc1/rpm1_inferred__1/i__carry__1/O[2]
                         net (fo=3, routed)           0.903     8.249    u_enc1/rpm1_inferred__1/i__carry__1_n_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.302     8.551 r  u_enc1/i___72_carry__1_i_4__0/O
                         net (fo=1, routed)           0.329     8.879    u_enc1/i___72_carry__1_i_4__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.405 r  u_enc1/rpm1_inferred__1/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.405    u_enc1/rpm1_inferred__1/i___72_carry__1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.519 r  u_enc1/rpm1_inferred__1/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.519    u_enc1/rpm1_inferred__1/i___72_carry__2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.633 r  u_enc1/rpm1_inferred__1/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.633    u_enc1/rpm1_inferred__1/i___72_carry__3_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  u_enc1/rpm1_inferred__1/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_enc1/rpm1_inferred__1/i___72_carry__4_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.081 r  u_enc1/rpm1_inferred__1/i___72_carry__5/O[1]
                         net (fo=2, routed)           0.870    10.952    u_enc1/rpm1_inferred__1/i___72_carry__5_n_6
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.303    11.255 r  u_enc1/i__i_7__1/O
                         net (fo=1, routed)           0.000    11.255    u_enc1/i__i_7__1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.787 r  u_enc1/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.787    u_enc1/rpm0_inferred__1/i__n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  u_enc1/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.901    u_enc1/rpm0_inferred__1/i___0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  u_enc1/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    12.015    u_enc1/rpm0_inferred__1/i___1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  u_enc1/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.129    u_enc1/rpm0_inferred__1/i___2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.400 r  u_enc1/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.917    13.317    u_enc1/rpm0_inferred__1/i___3_n_3
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.146 r  u_enc1/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.146    u_enc1/rpm0_inferred__1/i___4_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.260 r  u_enc1/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.260    u_enc1/rpm0_inferred__1/i___5_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.374 r  u_enc1/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.374    u_enc1/rpm0_inferred__1/i___6_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.488 r  u_enc1/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.488    u_enc1/rpm0_inferred__1/i___7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.645 r  u_enc1/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.725    15.369    u_enc1/rpm0_inferred__1/i___8_n_2
    SLICE_X30Y36         LUT3 (Prop_lut3_I0_O)        0.329    15.698 r  u_enc1/i___9_i_3__2/O
                         net (fo=1, routed)           0.000    15.698    u_enc1/i___9_i_3__2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.231 r  u_enc1/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.231    u_enc1/rpm0_inferred__1/i___9_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.348 r  u_enc1/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.348    u_enc1/rpm0_inferred__1/i___10_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.465 r  u_enc1/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.465    u_enc1/rpm0_inferred__1/i___11_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  u_enc1/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.582    u_enc1/rpm0_inferred__1/i___12_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.739 r  u_enc1/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.807    17.547    u_enc1/rpm0_inferred__1/i___13_n_2
    SLICE_X30Y42         LUT3 (Prop_lut3_I0_O)        0.332    17.879 r  u_enc1/i___15_i_4__0/O
                         net (fo=1, routed)           0.000    17.879    u_enc1/i___15_i_4__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.392 r  u_enc1/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.392    u_enc1/rpm0_inferred__1/i___15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.509 r  u_enc1/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.509    u_enc1/rpm0_inferred__1/i___16_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.626 r  u_enc1/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.626    u_enc1/rpm0_inferred__1/i___17_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.783 r  u_enc1/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          0.711    19.494    u_enc1/rpm0_inferred__1/i___18_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.297 r  u_enc1/rpm0_inferred__1/i___19/CO[3]
                         net (fo=1, routed)           0.000    20.297    u_enc1/rpm0_inferred__1/i___19_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.414 r  u_enc1/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.414    u_enc1/rpm0_inferred__1/i___20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.531 r  u_enc1/rpm0_inferred__1/i___21/CO[3]
                         net (fo=1, routed)           0.000    20.531    u_enc1/rpm0_inferred__1/i___21_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  u_enc1/rpm0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.001    20.649    u_enc1/rpm0_inferred__1/i___22_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.806 r  u_enc1/rpm0_inferred__1/i___23/CO[1]
                         net (fo=19, routed)          0.613    21.418    u_enc1/rpm0_inferred__1/i___23_n_2
    SLICE_X34Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    22.221 r  u_enc1/rpm0_inferred__1/i___24/CO[3]
                         net (fo=1, routed)           0.000    22.221    u_enc1/rpm0_inferred__1/i___24_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.338 r  u_enc1/rpm0_inferred__1/i___25/CO[3]
                         net (fo=1, routed)           0.000    22.338    u_enc1/rpm0_inferred__1/i___25_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.455 r  u_enc1/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.455    u_enc1/rpm0_inferred__1/i___26_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.572 r  u_enc1/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.000    22.572    u_enc1/rpm0_inferred__1/i___27_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  u_enc1/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.844    23.573    u_enc1/rpm0_inferred__1/i___28_n_2
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.332    23.905 r  u_enc1/i___29_i_3__2/O
                         net (fo=1, routed)           0.000    23.905    u_enc1/i___29_i_3__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.455 r  u_enc1/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.455    u_enc1/rpm0_inferred__1/i___29_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.569 r  u_enc1/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.001    24.570    u_enc1/rpm0_inferred__1/i___30_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.684 r  u_enc1/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    24.684    u_enc1/rpm0_inferred__1/i___31_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.798 r  u_enc1/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.000    24.798    u_enc1/rpm0_inferred__1/i___32_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.955 r  u_enc1/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.929    25.883    u_enc1/rpm0_inferred__1/i___33_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.668 r  u_enc1/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.000    26.668    u_enc1/rpm0_inferred__1/i___34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.782 r  u_enc1/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.782    u_enc1/rpm0_inferred__1/i___35_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.896 r  u_enc1/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.001    26.897    u_enc1/rpm0_inferred__1/i___36_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  u_enc1/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.011    u_enc1/rpm0_inferred__1/i___37_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.168 r  u_enc1/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.722    27.890    u_enc1/rpm0_inferred__1/i___38_n_2
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.329    28.219 r  u_enc1/i___39_i_3__2/O
                         net (fo=1, routed)           0.000    28.219    u_enc1/i___39_i_3__2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  u_enc1/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.769    u_enc1/rpm0_inferred__1/i___39_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.883 r  u_enc1/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.883    u_enc1/rpm0_inferred__1/i___40_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.997 r  u_enc1/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.001    28.997    u_enc1/rpm0_inferred__1/i___41_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.111 r  u_enc1/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.111    u_enc1/rpm0_inferred__1/i___42_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.268 r  u_enc1/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.841    30.110    u_enc1/rpm0_inferred__1/i___43_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.439 r  u_enc1/i___45_i_3__2/O
                         net (fo=1, routed)           0.000    30.439    u_enc1/i___45_i_3__2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.972 r  u_enc1/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    30.972    u_enc1/rpm0_inferred__1/i___45_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  u_enc1/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.089    u_enc1/rpm0_inferred__1/i___46_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  u_enc1/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.001    31.206    u_enc1/rpm0_inferred__1/i___47_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.363 r  u_enc1/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.763    32.126    u_enc1/rpm0_inferred__1/i___48_n_2
    SLICE_X39Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    32.914 r  u_enc1/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.001    32.915    u_enc1/rpm0_inferred__1/i___49_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  u_enc1/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.029    u_enc1/rpm0_inferred__1/i___50_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.143 r  u_enc1/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.143    u_enc1/rpm0_inferred__1/i___51_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.257 r  u_enc1/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.257    u_enc1/rpm0_inferred__1/i___52_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.414 r  u_enc1/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.615    34.029    u_enc1/rpm0_inferred__1/i___53_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.358 r  u_enc1/i___54_i_3__2/O
                         net (fo=1, routed)           0.000    34.358    u_enc1/i___54_i_3__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.891 r  u_enc1/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    34.891    u_enc1/rpm0_inferred__1/i___54_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.008 r  u_enc1/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.008    u_enc1/rpm0_inferred__1/i___55_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.125 r  u_enc1/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.125    u_enc1/rpm0_inferred__1/i___56_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.242 r  u_enc1/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.242    u_enc1/rpm0_inferred__1/i___57_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.399 r  u_enc1/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.691    36.090    u_enc1/rpm0_inferred__1/i___58_n_2
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.332    36.422 r  u_enc1/i___59_i_3__2/O
                         net (fo=1, routed)           0.000    36.422    u_enc1/i___59_i_3__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.972 r  u_enc1/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    36.972    u_enc1/rpm0_inferred__1/i___59_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  u_enc1/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.086    u_enc1/rpm0_inferred__1/i___60_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  u_enc1/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.200    u_enc1/rpm0_inferred__1/i___61_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.314 r  u_enc1/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.314    u_enc1/rpm0_inferred__1/i___62_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.471 r  u_enc1/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.771    38.242    u_enc1/rpm0_inferred__1/i___63_n_2
    SLICE_X36Y54         LUT3 (Prop_lut3_I0_O)        0.329    38.571 r  u_enc1/i___64_i_3__2/O
                         net (fo=1, routed)           0.000    38.571    u_enc1/i___64_i_3__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.121 r  u_enc1/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.121    u_enc1/rpm0_inferred__1/i___64_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.235 r  u_enc1/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.235    u_enc1/rpm0_inferred__1/i___65_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.349 r  u_enc1/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.349    u_enc1/rpm0_inferred__1/i___66_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.463 r  u_enc1/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    39.463    u_enc1/rpm0_inferred__1/i___67_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.620 r  u_enc1/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.968    40.588    u_enc1/rpm0_inferred__1/i___68_n_2
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.329    40.917 r  u_enc1/i___70_i_3__2/O
                         net (fo=1, routed)           0.000    40.917    u_enc1/i___70_i_3__2_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.467 r  u_enc1/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.467    u_enc1/rpm0_inferred__1/i___70_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.581 r  u_enc1/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.581    u_enc1/rpm0_inferred__1/i___71_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.695 r  u_enc1/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.695    u_enc1/rpm0_inferred__1/i___72_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.852 r  u_enc1/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.557    42.409    u_enc1/rpm0_inferred__1/i___73_n_2
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.329    42.738 r  u_enc1/i___74_i_3__2/O
                         net (fo=1, routed)           0.000    42.738    u_enc1/i___74_i_3__2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.271 r  u_enc1/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.271    u_enc1/rpm0_inferred__1/i___74_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.388 r  u_enc1/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.388    u_enc1/rpm0_inferred__1/i___75_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.505 r  u_enc1/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.505    u_enc1/rpm0_inferred__1/i___76_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.622 r  u_enc1/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.622    u_enc1/rpm0_inferred__1/i___77_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.779 r  u_enc1/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.606    44.385    u_enc1/rpm0_inferred__1/i___78_n_2
    SLICE_X34Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.188 r  u_enc1/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.188    u_enc1/rpm0_inferred__1/i___79_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.305 r  u_enc1/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.305    u_enc1/rpm0_inferred__1/i___80_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.422 r  u_enc1/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.422    u_enc1/rpm0_inferred__1/i___81_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.539 r  u_enc1/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    45.539    u_enc1/rpm0_inferred__1/i___82_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.696 r  u_enc1/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.682    46.378    u_enc1/rpm0_inferred__1/i___83_n_2
    SLICE_X35Y64         LUT3 (Prop_lut3_I0_O)        0.332    46.710 r  u_enc1/i___84_i_3__2/O
                         net (fo=1, routed)           0.000    46.710    u_enc1/i___84_i_3__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.260 r  u_enc1/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.260    u_enc1/rpm0_inferred__1/i___84_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.374 r  u_enc1/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.374    u_enc1/rpm0_inferred__1/i___85_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.488 r  u_enc1/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.488    u_enc1/rpm0_inferred__1/i___86_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.602 r  u_enc1/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.602    u_enc1/rpm0_inferred__1/i___87_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.759 r  u_enc1/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.930    48.689    u_enc1/rpm0_inferred__1/i___88_n_2
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.474 r  u_enc1/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.474    u_enc1/rpm0_inferred__1/i___89_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  u_enc1/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.588    u_enc1/rpm0_inferred__1/i___90_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  u_enc1/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.702    u_enc1/rpm0_inferred__1/i___91_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  u_enc1/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.816    u_enc1/rpm0_inferred__1/i___92_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.973 r  u_enc1/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.700    50.674    u_enc1/rpm0_inferred__1/i___93_n_2
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.329    51.003 r  u_enc1/i___94_i_3__2/O
                         net (fo=1, routed)           0.000    51.003    u_enc1/i___94_i_3__2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.553 r  u_enc1/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.553    u_enc1/rpm0_inferred__1/i___94_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  u_enc1/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.000    51.667    u_enc1/rpm0_inferred__1/i___95_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  u_enc1/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.781    u_enc1/rpm0_inferred__1/i___96_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  u_enc1/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.895    u_enc1/rpm0_inferred__1/i___97_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.052 r  u_enc1/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          0.729    52.781    u_enc1/rpm0_inferred__1/i___98_n_2
    SLICE_X37Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.566 r  u_enc1/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.566    u_enc1/rpm0_inferred__1/i___99_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  u_enc1/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    53.680    u_enc1/rpm0_inferred__1/i___100_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  u_enc1/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    53.794    u_enc1/rpm0_inferred__1/i___101_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  u_enc1/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    53.908    u_enc1/rpm0_inferred__1/i___102_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.065 r  u_enc1/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.880    54.945    u_enc1/rpm0_inferred__1/i___103_n_2
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.329    55.274 r  u_enc1/i___105_i_3__2/O
                         net (fo=1, routed)           0.000    55.274    u_enc1/i___105_i_3__2_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.807 r  u_enc1/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    55.807    u_enc1/rpm0_inferred__1/i___105_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.924 r  u_enc1/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    55.924    u_enc1/rpm0_inferred__1/i___106_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.041 r  u_enc1/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.041    u_enc1/rpm0_inferred__1/i___107_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.198 r  u_enc1/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.821    57.019    u_enc1/rpm0_inferred__1/i___108_n_2
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.332    57.351 r  u_enc1/i___109_i_3__2/O
                         net (fo=1, routed)           0.000    57.351    u_enc1/i___109_i_3__2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.901 r  u_enc1/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    57.901    u_enc1/rpm0_inferred__1/i___109_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.015 r  u_enc1/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.015    u_enc1/rpm0_inferred__1/i___110_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.129 r  u_enc1/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.129    u_enc1/rpm0_inferred__1/i___111_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.243 r  u_enc1/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.243    u_enc1/rpm0_inferred__1/i___112_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.400 r  u_enc1/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.797    59.197    u_enc1/rpm0_inferred__1/i___113_n_2
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.329    59.526 r  u_enc1/i___114_i_3__2/O
                         net (fo=1, routed)           0.000    59.526    u_enc1/i___114_i_3__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.076 r  u_enc1/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.076    u_enc1/rpm0_inferred__1/i___114_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.190 r  u_enc1/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.190    u_enc1/rpm0_inferred__1/i___115_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.304 r  u_enc1/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.304    u_enc1/rpm0_inferred__1/i___116_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.418 r  u_enc1/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.418    u_enc1/rpm0_inferred__1/i___117_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.575 r  u_enc1/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.682    61.257    u_enc1/rpm0_inferred__1/i___118_n_2
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    61.586 r  u_enc1/i___119_i_3__2/O
                         net (fo=1, routed)           0.000    61.586    u_enc1/i___119_i_3__2_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.136 r  u_enc1/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.136    u_enc1/rpm0_inferred__1/i___119_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  u_enc1/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.250    u_enc1/rpm0_inferred__1/i___120_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  u_enc1/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.009    62.373    u_enc1/rpm0_inferred__1/i___121_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.487 r  u_enc1/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    62.487    u_enc1/rpm0_inferred__1/i___122_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.644 r  u_enc1/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.899    63.543    u_enc1/rpm0_inferred__1/i___123_n_2
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.329    63.872 r  u_enc1/i___124_i_3__2/O
                         net (fo=1, routed)           0.000    63.872    u_enc1/i___124_i_3__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.422 r  u_enc1/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.422    u_enc1/rpm0_inferred__1/i___124_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  u_enc1/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.009    64.545    u_enc1/rpm0_inferred__1/i___125_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.659 r  u_enc1/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    64.659    u_enc1/rpm0_inferred__1/i___126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.773 r  u_enc1/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    64.773    u_enc1/rpm0_inferred__1/i___127_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.930 r  u_enc1/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.919    65.850    u_enc1/rpm0_inferred__1/i___128_n_2
    SLICE_X32Y68         LUT3 (Prop_lut3_I0_O)        0.329    66.179 r  u_enc1/i___129_i_3__0/O
                         net (fo=1, routed)           0.000    66.179    u_enc1/i___129_i_3__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.729 r  u_enc1/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.729    u_enc1/rpm0_inferred__1/i___129_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.843 r  u_enc1/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    66.843    u_enc1/rpm0_inferred__1/i___130_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.957 r  u_enc1/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    66.957    u_enc1/rpm0_inferred__1/i___131_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.071 r  u_enc1/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.071    u_enc1/rpm0_inferred__1/i___132_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.228 r  u_enc1/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.844    68.071    u_enc1/rpm0_inferred__1/i___133_n_2
    SLICE_X34Y70         LUT3 (Prop_lut3_I0_O)        0.329    68.400 r  u_enc1/i___134_i_3__0/O
                         net (fo=1, routed)           0.000    68.400    u_enc1/i___134_i_3__0_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.933 r  u_enc1/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    68.933    u_enc1/rpm0_inferred__1/i___134_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  u_enc1/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.050    u_enc1/rpm0_inferred__1/i___135_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  u_enc1/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.167    u_enc1/rpm0_inferred__1/i___136_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  u_enc1/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.284    u_enc1/rpm0_inferred__1/i___137_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.441 r  u_enc1/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.684    70.125    u_enc1/rpm0_inferred__1/i___138_n_2
    SLICE_X35Y71         LUT3 (Prop_lut3_I0_O)        0.332    70.457 r  u_enc1/i___139_i_3__0/O
                         net (fo=1, routed)           0.000    70.457    u_enc1/i___139_i_3__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.007 r  u_enc1/rpm0_inferred__1/i___139/CO[3]
                         net (fo=1, routed)           0.000    71.007    u_enc1/rpm0_inferred__1/i___139_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.121 r  u_enc1/rpm0_inferred__1/i___140/CO[3]
                         net (fo=1, routed)           0.000    71.121    u_enc1/rpm0_inferred__1/i___140_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.235 r  u_enc1/rpm0_inferred__1/i___141/CO[3]
                         net (fo=1, routed)           0.000    71.235    u_enc1/rpm0_inferred__1/i___141_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.349 r  u_enc1/rpm0_inferred__1/i___142/CO[3]
                         net (fo=1, routed)           0.009    71.358    u_enc1/rpm0_inferred__1/i___142_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.515 r  u_enc1/rpm0_inferred__1/i___143/CO[1]
                         net (fo=21, routed)          0.657    72.172    u_enc1/rpm0_inferred__1/i___143_n_2
    SLICE_X33Y74         LUT5 (Prop_lut5_I1_O)        0.329    72.501 r  u_enc1/rpm[3]_i_1/O
                         net (fo=1, routed)           0.000    72.501    u_enc1/rpm[3]_i_1_n_0
    SLICE_X33Y74         FDCE                                         r  u_enc1/rpm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.415    14.786    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y74         FDCE                                         r  u_enc1/rpm_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X33Y74         FDCE (Setup_fdce_C_D)        0.029    14.960    u_enc1/rpm_reg[3]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -72.501    
  -------------------------------------------------------------------
                         slack                                -57.541    

Slack (VIOLATED) :        -55.501ns  (required time - arrival time)
  Source:                 u_enc0/pulse_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/rpm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.354ns  (logic 40.864ns (62.527%)  route 24.490ns (37.473%))
  Logic Levels:           169  (CARRY4=143 LUT2=1 LUT3=24 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.566     5.118    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  u_enc0/pulse_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.456     5.574 r  u_enc0/pulse_counter_reg[0]/Q
                         net (fo=23, routed)          0.606     6.179    u_enc0/pulse_counter_reg[0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  u_enc0/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.303    u_enc0/i__carry_i_2__1_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.701 r  u_enc0/rpm1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.701    u_enc0/rpm1_inferred__4/i__carry_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  u_enc0/rpm1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    u_enc0/rpm1_inferred__4/i__carry__0_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.128 r  u_enc0/rpm1_inferred__4/i__carry__1/O[3]
                         net (fo=3, routed)           0.879     8.007    u_enc0/rpm1_inferred__4/i__carry__1_n_4
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.306     8.313 r  u_enc0/i___72_carry__1_i_3/O
                         net (fo=1, routed)           0.497     8.811    u_enc0/i___72_carry__1_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.318 r  u_enc0/rpm1_inferred__4/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    u_enc0/rpm1_inferred__4/i___72_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  u_enc0/rpm1_inferred__4/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.432    u_enc0/rpm1_inferred__4/i___72_carry__2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  u_enc0/rpm1_inferred__4/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.546    u_enc0/rpm1_inferred__4/i___72_carry__3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  u_enc0/rpm1_inferred__4/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_enc0/rpm1_inferred__4/i___72_carry__4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  u_enc0/rpm1_inferred__4/i___72_carry__5/O[1]
                         net (fo=2, routed)           1.029    11.023    u_enc0/rpm1_inferred__4/i___72_carry__5_n_6
    SLICE_X29Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.728 r  u_enc0/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.728    u_enc0/rpm0_inferred__1/i__n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  u_enc0/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.842    u_enc0/rpm0_inferred__1/i___0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.956 r  u_enc0/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    11.956    u_enc0/rpm0_inferred__1/i___1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.070 r  u_enc0/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.070    u_enc0/rpm0_inferred__1/i___2_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.341 r  u_enc0/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.849    13.190    u_enc0/rpm0_inferred__1/i___3_n_3
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.019 r  u_enc0/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.019    u_enc0/rpm0_inferred__1/i___4_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  u_enc0/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.133    u_enc0/rpm0_inferred__1/i___5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  u_enc0/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.247    u_enc0/rpm0_inferred__1/i___6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  u_enc0/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.361    u_enc0/rpm0_inferred__1/i___7_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.518 r  u_enc0/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.676    15.194    u_enc0/rpm0_inferred__1/i___8_n_2
    SLICE_X28Y41         LUT3 (Prop_lut3_I0_O)        0.329    15.523 r  u_enc0/i___9_i_3__0/O
                         net (fo=1, routed)           0.000    15.523    u_enc0/i___9_i_3__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.073 r  u_enc0/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.073    u_enc0/rpm0_inferred__1/i___9_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  u_enc0/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.187    u_enc0/rpm0_inferred__1/i___10_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  u_enc0/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.301    u_enc0/rpm0_inferred__1/i___11_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  u_enc0/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.415    u_enc0/rpm0_inferred__1/i___12_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.572 r  u_enc0/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.822    17.394    u_enc0/rpm0_inferred__1/i___13_n_2
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.329    17.723 r  u_enc0/i___14_i_3__0/O
                         net (fo=1, routed)           0.000    17.723    u_enc0/i___14_i_3__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.273 r  u_enc0/rpm0_inferred__1/i___14/CO[3]
                         net (fo=1, routed)           0.000    18.273    u_enc0/rpm0_inferred__1/i___14_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.387 r  u_enc0/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.387    u_enc0/rpm0_inferred__1/i___15_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.501 r  u_enc0/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.501    u_enc0/rpm0_inferred__1/i___16_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.615 r  u_enc0/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.615    u_enc0/rpm0_inferred__1/i___17_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.772 r  u_enc0/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          1.079    19.851    u_enc0/rpm0_inferred__1/i___18_n_2
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    20.180 r  u_enc0/i___20_i_4__0/O
                         net (fo=1, routed)           0.000    20.180    u_enc0/i___20_i_4__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.712 r  u_enc0/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.712    u_enc0/rpm0_inferred__1/i___20_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.934 r  u_enc0/rpm0_inferred__1/i___21/O[0]
                         net (fo=2, routed)           1.017    21.951    u_enc0/rpm0_inferred__1/i___21_n_7
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.299    22.250 r  u_enc0/i___26_i_3__0/O
                         net (fo=1, routed)           0.000    22.250    u_enc0/i___26_i_3__0_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.800 r  u_enc0/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.800    u_enc0/rpm0_inferred__1/i___26_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.914 r  u_enc0/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.001    22.915    u_enc0/rpm0_inferred__1/i___27_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.072 r  u_enc0/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.832    23.904    u_enc0/rpm0_inferred__1/i___28_n_2
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.233 r  u_enc0/i___29_i_3__0/O
                         net (fo=1, routed)           0.000    24.233    u_enc0/i___29_i_3__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.766 r  u_enc0/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.766    u_enc0/rpm0_inferred__1/i___29_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.883 r  u_enc0/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.000    24.883    u_enc0/rpm0_inferred__1/i___30_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.000 r  u_enc0/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    25.000    u_enc0/rpm0_inferred__1/i___31_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.117 r  u_enc0/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.001    25.118    u_enc0/rpm0_inferred__1/i___32_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.275 r  u_enc0/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.721    25.995    u_enc0/rpm0_inferred__1/i___33_n_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    26.783 r  u_enc0/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.001    26.784    u_enc0/rpm0_inferred__1/i___34_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.898 r  u_enc0/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.898    u_enc0/rpm0_inferred__1/i___35_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.012 r  u_enc0/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.000    27.012    u_enc0/rpm0_inferred__1/i___36_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.126 r  u_enc0/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.126    u_enc0/rpm0_inferred__1/i___37_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.283 r  u_enc0/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.555    27.838    u_enc0/rpm0_inferred__1/i___38_n_2
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.329    28.167 r  u_enc0/i___39_i_3__0/O
                         net (fo=1, routed)           0.000    28.167    u_enc0/i___39_i_3__0_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.717 r  u_enc0/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.717    u_enc0/rpm0_inferred__1/i___39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.831 r  u_enc0/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.831    u_enc0/rpm0_inferred__1/i___40_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.945 r  u_enc0/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.000    28.945    u_enc0/rpm0_inferred__1/i___41_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.059 r  u_enc0/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.059    u_enc0/rpm0_inferred__1/i___42_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.216 r  u_enc0/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.861    30.077    u_enc0/rpm0_inferred__1/i___43_n_2
    SLICE_X30Y52         LUT3 (Prop_lut3_I0_O)        0.329    30.406 r  u_enc0/i___44_i_3__0/O
                         net (fo=1, routed)           0.000    30.406    u_enc0/i___44_i_3__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.939 r  u_enc0/rpm0_inferred__1/i___44/CO[3]
                         net (fo=1, routed)           0.000    30.939    u_enc0/rpm0_inferred__1/i___44_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.056 r  u_enc0/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    31.056    u_enc0/rpm0_inferred__1/i___45_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.173 r  u_enc0/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.173    u_enc0/rpm0_inferred__1/i___46_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.290 r  u_enc0/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.000    31.290    u_enc0/rpm0_inferred__1/i___47_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.447 r  u_enc0/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.853    32.300    u_enc0/rpm0_inferred__1/i___48_n_2
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    32.632 r  u_enc0/i___49_i_3__0/O
                         net (fo=1, routed)           0.000    32.632    u_enc0/i___49_i_3__0_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.182 r  u_enc0/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.000    33.182    u_enc0/rpm0_inferred__1/i___49_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.296 r  u_enc0/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.296    u_enc0/rpm0_inferred__1/i___50_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.410 r  u_enc0/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.410    u_enc0/rpm0_inferred__1/i___51_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.524 r  u_enc0/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.524    u_enc0/rpm0_inferred__1/i___52_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.681 r  u_enc0/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.837    34.517    u_enc0/rpm0_inferred__1/i___53_n_2
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    34.846 r  u_enc0/i___54_i_3__0/O
                         net (fo=1, routed)           0.000    34.846    u_enc0/i___54_i_3__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.379 r  u_enc0/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    35.379    u_enc0/rpm0_inferred__1/i___54_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.496 r  u_enc0/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.496    u_enc0/rpm0_inferred__1/i___55_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.613 r  u_enc0/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.613    u_enc0/rpm0_inferred__1/i___56_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.730 r  u_enc0/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.730    u_enc0/rpm0_inferred__1/i___57_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.887 r  u_enc0/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.812    36.700    u_enc0/rpm0_inferred__1/i___58_n_2
    SLICE_X15Y51         LUT3 (Prop_lut3_I0_O)        0.332    37.032 r  u_enc0/i___59_i_3__0/O
                         net (fo=1, routed)           0.000    37.032    u_enc0/i___59_i_3__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.582 r  u_enc0/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    37.582    u_enc0/rpm0_inferred__1/i___59_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.696 r  u_enc0/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.696    u_enc0/rpm0_inferred__1/i___60_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.810 r  u_enc0/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.810    u_enc0/rpm0_inferred__1/i___61_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.924 r  u_enc0/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.924    u_enc0/rpm0_inferred__1/i___62_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.081 r  u_enc0/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.760    38.841    u_enc0/rpm0_inferred__1/i___63_n_2
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.329    39.170 r  u_enc0/i___64_i_3__0/O
                         net (fo=1, routed)           0.000    39.170    u_enc0/i___64_i_3__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.720 r  u_enc0/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.720    u_enc0/rpm0_inferred__1/i___64_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.834 r  u_enc0/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.834    u_enc0/rpm0_inferred__1/i___65_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.948 r  u_enc0/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.948    u_enc0/rpm0_inferred__1/i___66_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.062 r  u_enc0/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    40.062    u_enc0/rpm0_inferred__1/i___67_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.219 r  u_enc0/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.536    40.755    u_enc0/rpm0_inferred__1/i___68_n_2
    SLICE_X30Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.555 r  u_enc0/rpm0_inferred__1/i___69/CO[3]
                         net (fo=1, routed)           0.000    41.555    u_enc0/rpm0_inferred__1/i___69_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.672 r  u_enc0/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.672    u_enc0/rpm0_inferred__1/i___70_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.789 r  u_enc0/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.789    u_enc0/rpm0_inferred__1/i___71_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.906 r  u_enc0/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.906    u_enc0/rpm0_inferred__1/i___72_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.063 r  u_enc0/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.681    42.744    u_enc0/rpm0_inferred__1/i___73_n_2
    SLICE_X29Y60         LUT3 (Prop_lut3_I0_O)        0.332    43.076 r  u_enc0/i___74_i_3__0/O
                         net (fo=1, routed)           0.000    43.076    u_enc0/i___74_i_3__0_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.626 r  u_enc0/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.626    u_enc0/rpm0_inferred__1/i___74_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.740 r  u_enc0/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.740    u_enc0/rpm0_inferred__1/i___75_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.854 r  u_enc0/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.854    u_enc0/rpm0_inferred__1/i___76_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.968 r  u_enc0/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.968    u_enc0/rpm0_inferred__1/i___77_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.125 r  u_enc0/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.702    44.827    u_enc0/rpm0_inferred__1/i___78_n_2
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.329    45.156 r  u_enc0/i___79_i_3__0/O
                         net (fo=1, routed)           0.000    45.156    u_enc0/i___79_i_3__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.706 r  u_enc0/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.706    u_enc0/rpm0_inferred__1/i___79_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.820 r  u_enc0/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.820    u_enc0/rpm0_inferred__1/i___80_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.934 r  u_enc0/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.934    u_enc0/rpm0_inferred__1/i___81_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.048 r  u_enc0/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    46.048    u_enc0/rpm0_inferred__1/i___82_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.205 r  u_enc0/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.570    46.775    u_enc0/rpm01_in[15]
    SLICE_X29Y66         LUT3 (Prop_lut3_I0_O)        0.329    47.104 r  u_enc0/i___84_i_3__0/O
                         net (fo=1, routed)           0.000    47.104    u_enc0/i___84_i_3__0_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.654 r  u_enc0/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.654    u_enc0/rpm0_inferred__1/i___84_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.768 r  u_enc0/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.768    u_enc0/rpm0_inferred__1/i___85_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.882 r  u_enc0/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.882    u_enc0/rpm0_inferred__1/i___86_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.996 r  u_enc0/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.996    u_enc0/rpm0_inferred__1/i___87_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.153 r  u_enc0/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.607    48.760    u_enc0/rpm01_in[14]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.329    49.089 r  u_enc0/i___89_i_3__0/O
                         net (fo=1, routed)           0.000    49.089    u_enc0/i___89_i_3__0_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.639 r  u_enc0/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.639    u_enc0/rpm0_inferred__1/i___89_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.753 r  u_enc0/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.753    u_enc0/rpm0_inferred__1/i___90_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.867 r  u_enc0/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.867    u_enc0/rpm0_inferred__1/i___91_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.981 r  u_enc0/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.981    u_enc0/rpm0_inferred__1/i___92_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.138 r  u_enc0/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.591    50.729    u_enc0/rpm01_in[13]
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.329    51.058 r  u_enc0/i___94_i_3__0/O
                         net (fo=1, routed)           0.000    51.058    u_enc0/i___94_i_3__0_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.608 r  u_enc0/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.608    u_enc0/rpm0_inferred__1/i___94_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.722 r  u_enc0/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.009    51.731    u_enc0/rpm0_inferred__1/i___95_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.845 r  u_enc0/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.845    u_enc0/rpm0_inferred__1/i___96_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.959 r  u_enc0/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.959    u_enc0/rpm0_inferred__1/i___97_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.116 r  u_enc0/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          1.004    53.120    u_enc0/rpm01_in[12]
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.329    53.449 r  u_enc0/i___99_i_3__0/O
                         net (fo=1, routed)           0.000    53.449    u_enc0/i___99_i_3__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.982 r  u_enc0/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.982    u_enc0/rpm0_inferred__1/i___99_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.099 r  u_enc0/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    54.099    u_enc0/rpm0_inferred__1/i___100_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.216 r  u_enc0/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    54.216    u_enc0/rpm0_inferred__1/i___101_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.333 r  u_enc0/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    54.333    u_enc0/rpm0_inferred__1/i___102_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  u_enc0/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.741    55.230    u_enc0/rpm01_in[11]
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.332    55.562 r  u_enc0/i___104_i_3__0/O
                         net (fo=1, routed)           0.000    55.562    u_enc0/i___104_i_3__0_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.112 r  u_enc0/rpm0_inferred__1/i___104/CO[3]
                         net (fo=1, routed)           0.000    56.112    u_enc0/rpm0_inferred__1/i___104_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.226 r  u_enc0/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    56.226    u_enc0/rpm0_inferred__1/i___105_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.340 r  u_enc0/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    56.340    u_enc0/rpm0_inferred__1/i___106_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.454 r  u_enc0/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.454    u_enc0/rpm0_inferred__1/i___107_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.611 r  u_enc0/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.931    57.542    u_enc0/rpm01_in[10]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.329    57.871 r  u_enc0/i___109_i_3__0/O
                         net (fo=1, routed)           0.000    57.871    u_enc0/i___109_i_3__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.421 r  u_enc0/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    58.421    u_enc0/rpm0_inferred__1/i___109_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.535 r  u_enc0/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.535    u_enc0/rpm0_inferred__1/i___110_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.649 r  u_enc0/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.649    u_enc0/rpm0_inferred__1/i___111_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.763 r  u_enc0/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.763    u_enc0/rpm0_inferred__1/i___112_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.920 r  u_enc0/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.787    59.707    u_enc0/rpm01_in[9]
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.492 r  u_enc0/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.492    u_enc0/rpm0_inferred__1/i___114_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.606 r  u_enc0/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.606    u_enc0/rpm0_inferred__1/i___115_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.720 r  u_enc0/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.720    u_enc0/rpm0_inferred__1/i___116_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.834 r  u_enc0/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.834    u_enc0/rpm0_inferred__1/i___117_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.991 r  u_enc0/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.861    61.852    u_enc0/rpm01_in[8]
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.329    62.181 r  u_enc0/i___119_i_3__0/O
                         net (fo=1, routed)           0.000    62.181    u_enc0/i___119_i_3__0_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.731 r  u_enc0/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.731    u_enc0/rpm0_inferred__1/i___119_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.845 r  u_enc0/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.845    u_enc0/rpm0_inferred__1/i___120_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.959 r  u_enc0/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.000    62.959    u_enc0/rpm0_inferred__1/i___121_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.073 r  u_enc0/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    63.073    u_enc0/rpm0_inferred__1/i___122_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.230 r  u_enc0/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.879    64.110    u_enc0/rpm01_in[7]
    SLICE_X28Y75         LUT3 (Prop_lut3_I0_O)        0.329    64.439 r  u_enc0/i___124_i_3__0/O
                         net (fo=1, routed)           0.000    64.439    u_enc0/i___124_i_3__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.989 r  u_enc0/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.989    u_enc0/rpm0_inferred__1/i___124_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.103 r  u_enc0/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.000    65.103    u_enc0/rpm0_inferred__1/i___125_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.217 r  u_enc0/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    65.217    u_enc0/rpm0_inferred__1/i___126_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.331 r  u_enc0/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    65.331    u_enc0/rpm0_inferred__1/i___127_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.488 r  u_enc0/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.570    66.058    u_enc0/rpm01_in[6]
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.329    66.387 r  u_enc0/i___129_i_3/O
                         net (fo=1, routed)           0.000    66.387    u_enc0/i___129_i_3_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.937 r  u_enc0/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.937    u_enc0/rpm0_inferred__1/i___129_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.051 r  u_enc0/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    67.051    u_enc0/rpm0_inferred__1/i___130_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.165 r  u_enc0/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    67.165    u_enc0/rpm0_inferred__1/i___131_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  u_enc0/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.279    u_enc0/rpm0_inferred__1/i___132_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.436 r  u_enc0/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.925    68.361    u_enc0/rpm01_in[5]
    SLICE_X30Y78         LUT3 (Prop_lut3_I0_O)        0.329    68.690 r  u_enc0/i___134_i_3/O
                         net (fo=1, routed)           0.000    68.690    u_enc0/i___134_i_3_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.223 r  u_enc0/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    69.223    u_enc0/rpm0_inferred__1/i___134_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.340 r  u_enc0/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.340    u_enc0/rpm0_inferred__1/i___135_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.457 r  u_enc0/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.457    u_enc0/rpm0_inferred__1/i___136_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.574 r  u_enc0/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.574    u_enc0/rpm0_inferred__1/i___137_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.731 r  u_enc0/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.409    70.140    u_enc0/rpm01_in[4]
    SLICE_X31Y82         LUT5 (Prop_lut5_I1_O)        0.332    70.472 r  u_enc0/rpm[4]_i_1__0/O
                         net (fo=1, routed)           0.000    70.472    u_enc0/rpm[4]_i_1__0_n_0
    SLICE_X31Y82         FDCE                                         r  u_enc0/rpm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.424    14.795    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  u_enc0/rpm_reg[4]/C
                         clock pessimism              0.180    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X31Y82         FDCE (Setup_fdce_C_D)        0.031    14.971    u_enc0/rpm_reg[4]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -70.472    
  -------------------------------------------------------------------
                         slack                                -55.501    

Slack (VIOLATED) :        -55.212ns  (required time - arrival time)
  Source:                 u_enc1/pulse_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/rpm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.059ns  (logic 40.753ns (62.640%)  route 24.306ns (37.360%))
  Logic Levels:           166  (CARRY4=143 LUT2=2 LUT3=20 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.563     5.115    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  u_enc1/pulse_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  u_enc1/pulse_counter_reg[2]/Q
                         net (fo=19, routed)          0.818     6.451    u_enc1/pulse_counter_reg__0[2]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.575 r  u_enc1/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     6.575    u_enc1/i__carry__0_i_4__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.107 r  u_enc1/rpm1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_enc1/rpm1_inferred__1/i__carry__0_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  u_enc1/rpm1_inferred__1/i__carry__1/O[2]
                         net (fo=3, routed)           0.903     8.249    u_enc1/rpm1_inferred__1/i__carry__1_n_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.302     8.551 r  u_enc1/i___72_carry__1_i_4__0/O
                         net (fo=1, routed)           0.329     8.879    u_enc1/i___72_carry__1_i_4__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.405 r  u_enc1/rpm1_inferred__1/i___72_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.405    u_enc1/rpm1_inferred__1/i___72_carry__1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.519 r  u_enc1/rpm1_inferred__1/i___72_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.519    u_enc1/rpm1_inferred__1/i___72_carry__2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.633 r  u_enc1/rpm1_inferred__1/i___72_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.633    u_enc1/rpm1_inferred__1/i___72_carry__3_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.747 r  u_enc1/rpm1_inferred__1/i___72_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_enc1/rpm1_inferred__1/i___72_carry__4_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.081 r  u_enc1/rpm1_inferred__1/i___72_carry__5/O[1]
                         net (fo=2, routed)           0.870    10.952    u_enc1/rpm1_inferred__1/i___72_carry__5_n_6
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.303    11.255 r  u_enc1/i__i_7__1/O
                         net (fo=1, routed)           0.000    11.255    u_enc1/i__i_7__1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.787 r  u_enc1/rpm0_inferred__1/i_/CO[3]
                         net (fo=1, routed)           0.000    11.787    u_enc1/rpm0_inferred__1/i__n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.901 r  u_enc1/rpm0_inferred__1/i___0/CO[3]
                         net (fo=1, routed)           0.000    11.901    u_enc1/rpm0_inferred__1/i___0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  u_enc1/rpm0_inferred__1/i___1/CO[3]
                         net (fo=1, routed)           0.000    12.015    u_enc1/rpm0_inferred__1/i___1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.129 r  u_enc1/rpm0_inferred__1/i___2/CO[3]
                         net (fo=1, routed)           0.000    12.129    u_enc1/rpm0_inferred__1/i___2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.400 r  u_enc1/rpm0_inferred__1/i___3/CO[0]
                         net (fo=19, routed)          0.917    13.317    u_enc1/rpm0_inferred__1/i___3_n_3
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.146 r  u_enc1/rpm0_inferred__1/i___4/CO[3]
                         net (fo=1, routed)           0.000    14.146    u_enc1/rpm0_inferred__1/i___4_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.260 r  u_enc1/rpm0_inferred__1/i___5/CO[3]
                         net (fo=1, routed)           0.000    14.260    u_enc1/rpm0_inferred__1/i___5_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.374 r  u_enc1/rpm0_inferred__1/i___6/CO[3]
                         net (fo=1, routed)           0.000    14.374    u_enc1/rpm0_inferred__1/i___6_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.488 r  u_enc1/rpm0_inferred__1/i___7/CO[3]
                         net (fo=1, routed)           0.000    14.488    u_enc1/rpm0_inferred__1/i___7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.645 r  u_enc1/rpm0_inferred__1/i___8/CO[1]
                         net (fo=19, routed)          0.725    15.369    u_enc1/rpm0_inferred__1/i___8_n_2
    SLICE_X30Y36         LUT3 (Prop_lut3_I0_O)        0.329    15.698 r  u_enc1/i___9_i_3__2/O
                         net (fo=1, routed)           0.000    15.698    u_enc1/i___9_i_3__2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.231 r  u_enc1/rpm0_inferred__1/i___9/CO[3]
                         net (fo=1, routed)           0.000    16.231    u_enc1/rpm0_inferred__1/i___9_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.348 r  u_enc1/rpm0_inferred__1/i___10/CO[3]
                         net (fo=1, routed)           0.000    16.348    u_enc1/rpm0_inferred__1/i___10_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.465 r  u_enc1/rpm0_inferred__1/i___11/CO[3]
                         net (fo=1, routed)           0.000    16.465    u_enc1/rpm0_inferred__1/i___11_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  u_enc1/rpm0_inferred__1/i___12/CO[3]
                         net (fo=1, routed)           0.000    16.582    u_enc1/rpm0_inferred__1/i___12_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.739 r  u_enc1/rpm0_inferred__1/i___13/CO[1]
                         net (fo=19, routed)          0.807    17.547    u_enc1/rpm0_inferred__1/i___13_n_2
    SLICE_X30Y42         LUT3 (Prop_lut3_I0_O)        0.332    17.879 r  u_enc1/i___15_i_4__0/O
                         net (fo=1, routed)           0.000    17.879    u_enc1/i___15_i_4__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.392 r  u_enc1/rpm0_inferred__1/i___15/CO[3]
                         net (fo=1, routed)           0.000    18.392    u_enc1/rpm0_inferred__1/i___15_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.509 r  u_enc1/rpm0_inferred__1/i___16/CO[3]
                         net (fo=1, routed)           0.000    18.509    u_enc1/rpm0_inferred__1/i___16_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.626 r  u_enc1/rpm0_inferred__1/i___17/CO[3]
                         net (fo=1, routed)           0.000    18.626    u_enc1/rpm0_inferred__1/i___17_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.783 r  u_enc1/rpm0_inferred__1/i___18/CO[1]
                         net (fo=19, routed)          0.711    19.494    u_enc1/rpm0_inferred__1/i___18_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    20.297 r  u_enc1/rpm0_inferred__1/i___19/CO[3]
                         net (fo=1, routed)           0.000    20.297    u_enc1/rpm0_inferred__1/i___19_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.414 r  u_enc1/rpm0_inferred__1/i___20/CO[3]
                         net (fo=1, routed)           0.000    20.414    u_enc1/rpm0_inferred__1/i___20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.531 r  u_enc1/rpm0_inferred__1/i___21/CO[3]
                         net (fo=1, routed)           0.000    20.531    u_enc1/rpm0_inferred__1/i___21_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  u_enc1/rpm0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.001    20.649    u_enc1/rpm0_inferred__1/i___22_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.806 r  u_enc1/rpm0_inferred__1/i___23/CO[1]
                         net (fo=19, routed)          0.613    21.418    u_enc1/rpm0_inferred__1/i___23_n_2
    SLICE_X34Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    22.221 r  u_enc1/rpm0_inferred__1/i___24/CO[3]
                         net (fo=1, routed)           0.000    22.221    u_enc1/rpm0_inferred__1/i___24_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.338 r  u_enc1/rpm0_inferred__1/i___25/CO[3]
                         net (fo=1, routed)           0.000    22.338    u_enc1/rpm0_inferred__1/i___25_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.455 r  u_enc1/rpm0_inferred__1/i___26/CO[3]
                         net (fo=1, routed)           0.000    22.455    u_enc1/rpm0_inferred__1/i___26_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.572 r  u_enc1/rpm0_inferred__1/i___27/CO[3]
                         net (fo=1, routed)           0.000    22.572    u_enc1/rpm0_inferred__1/i___27_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  u_enc1/rpm0_inferred__1/i___28/CO[1]
                         net (fo=19, routed)          0.844    23.573    u_enc1/rpm0_inferred__1/i___28_n_2
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.332    23.905 r  u_enc1/i___29_i_3__2/O
                         net (fo=1, routed)           0.000    23.905    u_enc1/i___29_i_3__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.455 r  u_enc1/rpm0_inferred__1/i___29/CO[3]
                         net (fo=1, routed)           0.000    24.455    u_enc1/rpm0_inferred__1/i___29_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.569 r  u_enc1/rpm0_inferred__1/i___30/CO[3]
                         net (fo=1, routed)           0.001    24.570    u_enc1/rpm0_inferred__1/i___30_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.684 r  u_enc1/rpm0_inferred__1/i___31/CO[3]
                         net (fo=1, routed)           0.000    24.684    u_enc1/rpm0_inferred__1/i___31_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.798 r  u_enc1/rpm0_inferred__1/i___32/CO[3]
                         net (fo=1, routed)           0.000    24.798    u_enc1/rpm0_inferred__1/i___32_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.955 r  u_enc1/rpm0_inferred__1/i___33/CO[1]
                         net (fo=19, routed)          0.929    25.883    u_enc1/rpm0_inferred__1/i___33_n_2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.668 r  u_enc1/rpm0_inferred__1/i___34/CO[3]
                         net (fo=1, routed)           0.000    26.668    u_enc1/rpm0_inferred__1/i___34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.782 r  u_enc1/rpm0_inferred__1/i___35/CO[3]
                         net (fo=1, routed)           0.000    26.782    u_enc1/rpm0_inferred__1/i___35_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.896 r  u_enc1/rpm0_inferred__1/i___36/CO[3]
                         net (fo=1, routed)           0.001    26.897    u_enc1/rpm0_inferred__1/i___36_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  u_enc1/rpm0_inferred__1/i___37/CO[3]
                         net (fo=1, routed)           0.000    27.011    u_enc1/rpm0_inferred__1/i___37_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.168 r  u_enc1/rpm0_inferred__1/i___38/CO[1]
                         net (fo=19, routed)          0.722    27.890    u_enc1/rpm0_inferred__1/i___38_n_2
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.329    28.219 r  u_enc1/i___39_i_3__2/O
                         net (fo=1, routed)           0.000    28.219    u_enc1/i___39_i_3__2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.769 r  u_enc1/rpm0_inferred__1/i___39/CO[3]
                         net (fo=1, routed)           0.000    28.769    u_enc1/rpm0_inferred__1/i___39_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.883 r  u_enc1/rpm0_inferred__1/i___40/CO[3]
                         net (fo=1, routed)           0.000    28.883    u_enc1/rpm0_inferred__1/i___40_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.997 r  u_enc1/rpm0_inferred__1/i___41/CO[3]
                         net (fo=1, routed)           0.001    28.997    u_enc1/rpm0_inferred__1/i___41_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.111 r  u_enc1/rpm0_inferred__1/i___42/CO[3]
                         net (fo=1, routed)           0.000    29.111    u_enc1/rpm0_inferred__1/i___42_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.268 r  u_enc1/rpm0_inferred__1/i___43/CO[1]
                         net (fo=19, routed)          0.841    30.110    u_enc1/rpm0_inferred__1/i___43_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.439 r  u_enc1/i___45_i_3__2/O
                         net (fo=1, routed)           0.000    30.439    u_enc1/i___45_i_3__2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.972 r  u_enc1/rpm0_inferred__1/i___45/CO[3]
                         net (fo=1, routed)           0.000    30.972    u_enc1/rpm0_inferred__1/i___45_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  u_enc1/rpm0_inferred__1/i___46/CO[3]
                         net (fo=1, routed)           0.000    31.089    u_enc1/rpm0_inferred__1/i___46_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  u_enc1/rpm0_inferred__1/i___47/CO[3]
                         net (fo=1, routed)           0.001    31.206    u_enc1/rpm0_inferred__1/i___47_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.363 r  u_enc1/rpm0_inferred__1/i___48/CO[1]
                         net (fo=19, routed)          0.763    32.126    u_enc1/rpm0_inferred__1/i___48_n_2
    SLICE_X39Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    32.914 r  u_enc1/rpm0_inferred__1/i___49/CO[3]
                         net (fo=1, routed)           0.001    32.915    u_enc1/rpm0_inferred__1/i___49_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.029 r  u_enc1/rpm0_inferred__1/i___50/CO[3]
                         net (fo=1, routed)           0.000    33.029    u_enc1/rpm0_inferred__1/i___50_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.143 r  u_enc1/rpm0_inferred__1/i___51/CO[3]
                         net (fo=1, routed)           0.000    33.143    u_enc1/rpm0_inferred__1/i___51_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.257 r  u_enc1/rpm0_inferred__1/i___52/CO[3]
                         net (fo=1, routed)           0.000    33.257    u_enc1/rpm0_inferred__1/i___52_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.414 r  u_enc1/rpm0_inferred__1/i___53/CO[1]
                         net (fo=19, routed)          0.615    34.029    u_enc1/rpm0_inferred__1/i___53_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.329    34.358 r  u_enc1/i___54_i_3__2/O
                         net (fo=1, routed)           0.000    34.358    u_enc1/i___54_i_3__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.891 r  u_enc1/rpm0_inferred__1/i___54/CO[3]
                         net (fo=1, routed)           0.000    34.891    u_enc1/rpm0_inferred__1/i___54_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.008 r  u_enc1/rpm0_inferred__1/i___55/CO[3]
                         net (fo=1, routed)           0.000    35.008    u_enc1/rpm0_inferred__1/i___55_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.125 r  u_enc1/rpm0_inferred__1/i___56/CO[3]
                         net (fo=1, routed)           0.000    35.125    u_enc1/rpm0_inferred__1/i___56_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.242 r  u_enc1/rpm0_inferred__1/i___57/CO[3]
                         net (fo=1, routed)           0.000    35.242    u_enc1/rpm0_inferred__1/i___57_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.399 r  u_enc1/rpm0_inferred__1/i___58/CO[1]
                         net (fo=19, routed)          0.691    36.090    u_enc1/rpm0_inferred__1/i___58_n_2
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.332    36.422 r  u_enc1/i___59_i_3__2/O
                         net (fo=1, routed)           0.000    36.422    u_enc1/i___59_i_3__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.972 r  u_enc1/rpm0_inferred__1/i___59/CO[3]
                         net (fo=1, routed)           0.000    36.972    u_enc1/rpm0_inferred__1/i___59_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  u_enc1/rpm0_inferred__1/i___60/CO[3]
                         net (fo=1, routed)           0.000    37.086    u_enc1/rpm0_inferred__1/i___60_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  u_enc1/rpm0_inferred__1/i___61/CO[3]
                         net (fo=1, routed)           0.000    37.200    u_enc1/rpm0_inferred__1/i___61_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.314 r  u_enc1/rpm0_inferred__1/i___62/CO[3]
                         net (fo=1, routed)           0.000    37.314    u_enc1/rpm0_inferred__1/i___62_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.471 r  u_enc1/rpm0_inferred__1/i___63/CO[1]
                         net (fo=19, routed)          0.771    38.242    u_enc1/rpm0_inferred__1/i___63_n_2
    SLICE_X36Y54         LUT3 (Prop_lut3_I0_O)        0.329    38.571 r  u_enc1/i___64_i_3__2/O
                         net (fo=1, routed)           0.000    38.571    u_enc1/i___64_i_3__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.121 r  u_enc1/rpm0_inferred__1/i___64/CO[3]
                         net (fo=1, routed)           0.000    39.121    u_enc1/rpm0_inferred__1/i___64_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.235 r  u_enc1/rpm0_inferred__1/i___65/CO[3]
                         net (fo=1, routed)           0.000    39.235    u_enc1/rpm0_inferred__1/i___65_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.349 r  u_enc1/rpm0_inferred__1/i___66/CO[3]
                         net (fo=1, routed)           0.000    39.349    u_enc1/rpm0_inferred__1/i___66_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.463 r  u_enc1/rpm0_inferred__1/i___67/CO[3]
                         net (fo=1, routed)           0.000    39.463    u_enc1/rpm0_inferred__1/i___67_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.620 r  u_enc1/rpm0_inferred__1/i___68/CO[1]
                         net (fo=19, routed)          0.968    40.588    u_enc1/rpm0_inferred__1/i___68_n_2
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.329    40.917 r  u_enc1/i___70_i_3__2/O
                         net (fo=1, routed)           0.000    40.917    u_enc1/i___70_i_3__2_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.467 r  u_enc1/rpm0_inferred__1/i___70/CO[3]
                         net (fo=1, routed)           0.000    41.467    u_enc1/rpm0_inferred__1/i___70_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.581 r  u_enc1/rpm0_inferred__1/i___71/CO[3]
                         net (fo=1, routed)           0.000    41.581    u_enc1/rpm0_inferred__1/i___71_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.695 r  u_enc1/rpm0_inferred__1/i___72/CO[3]
                         net (fo=1, routed)           0.000    41.695    u_enc1/rpm0_inferred__1/i___72_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.852 r  u_enc1/rpm0_inferred__1/i___73/CO[1]
                         net (fo=19, routed)          0.557    42.409    u_enc1/rpm0_inferred__1/i___73_n_2
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.329    42.738 r  u_enc1/i___74_i_3__2/O
                         net (fo=1, routed)           0.000    42.738    u_enc1/i___74_i_3__2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.271 r  u_enc1/rpm0_inferred__1/i___74/CO[3]
                         net (fo=1, routed)           0.000    43.271    u_enc1/rpm0_inferred__1/i___74_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.388 r  u_enc1/rpm0_inferred__1/i___75/CO[3]
                         net (fo=1, routed)           0.000    43.388    u_enc1/rpm0_inferred__1/i___75_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.505 r  u_enc1/rpm0_inferred__1/i___76/CO[3]
                         net (fo=1, routed)           0.000    43.505    u_enc1/rpm0_inferred__1/i___76_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.622 r  u_enc1/rpm0_inferred__1/i___77/CO[3]
                         net (fo=1, routed)           0.000    43.622    u_enc1/rpm0_inferred__1/i___77_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.779 r  u_enc1/rpm0_inferred__1/i___78/CO[1]
                         net (fo=19, routed)          0.606    44.385    u_enc1/rpm0_inferred__1/i___78_n_2
    SLICE_X34Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.188 r  u_enc1/rpm0_inferred__1/i___79/CO[3]
                         net (fo=1, routed)           0.000    45.188    u_enc1/rpm0_inferred__1/i___79_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.305 r  u_enc1/rpm0_inferred__1/i___80/CO[3]
                         net (fo=1, routed)           0.000    45.305    u_enc1/rpm0_inferred__1/i___80_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.422 r  u_enc1/rpm0_inferred__1/i___81/CO[3]
                         net (fo=1, routed)           0.000    45.422    u_enc1/rpm0_inferred__1/i___81_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.539 r  u_enc1/rpm0_inferred__1/i___82/CO[3]
                         net (fo=1, routed)           0.000    45.539    u_enc1/rpm0_inferred__1/i___82_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.696 r  u_enc1/rpm0_inferred__1/i___83/CO[1]
                         net (fo=20, routed)          0.682    46.378    u_enc1/rpm0_inferred__1/i___83_n_2
    SLICE_X35Y64         LUT3 (Prop_lut3_I0_O)        0.332    46.710 r  u_enc1/i___84_i_3__2/O
                         net (fo=1, routed)           0.000    46.710    u_enc1/i___84_i_3__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.260 r  u_enc1/rpm0_inferred__1/i___84/CO[3]
                         net (fo=1, routed)           0.000    47.260    u_enc1/rpm0_inferred__1/i___84_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.374 r  u_enc1/rpm0_inferred__1/i___85/CO[3]
                         net (fo=1, routed)           0.000    47.374    u_enc1/rpm0_inferred__1/i___85_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.488 r  u_enc1/rpm0_inferred__1/i___86/CO[3]
                         net (fo=1, routed)           0.000    47.488    u_enc1/rpm0_inferred__1/i___86_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.602 r  u_enc1/rpm0_inferred__1/i___87/CO[3]
                         net (fo=1, routed)           0.000    47.602    u_enc1/rpm0_inferred__1/i___87_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.759 r  u_enc1/rpm0_inferred__1/i___88/CO[1]
                         net (fo=20, routed)          0.930    48.689    u_enc1/rpm0_inferred__1/i___88_n_2
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.474 r  u_enc1/rpm0_inferred__1/i___89/CO[3]
                         net (fo=1, routed)           0.000    49.474    u_enc1/rpm0_inferred__1/i___89_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.588 r  u_enc1/rpm0_inferred__1/i___90/CO[3]
                         net (fo=1, routed)           0.000    49.588    u_enc1/rpm0_inferred__1/i___90_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.702 r  u_enc1/rpm0_inferred__1/i___91/CO[3]
                         net (fo=1, routed)           0.000    49.702    u_enc1/rpm0_inferred__1/i___91_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.816 r  u_enc1/rpm0_inferred__1/i___92/CO[3]
                         net (fo=1, routed)           0.000    49.816    u_enc1/rpm0_inferred__1/i___92_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.973 r  u_enc1/rpm0_inferred__1/i___93/CO[1]
                         net (fo=20, routed)          0.700    50.674    u_enc1/rpm0_inferred__1/i___93_n_2
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.329    51.003 r  u_enc1/i___94_i_3__2/O
                         net (fo=1, routed)           0.000    51.003    u_enc1/i___94_i_3__2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.553 r  u_enc1/rpm0_inferred__1/i___94/CO[3]
                         net (fo=1, routed)           0.000    51.553    u_enc1/rpm0_inferred__1/i___94_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  u_enc1/rpm0_inferred__1/i___95/CO[3]
                         net (fo=1, routed)           0.000    51.667    u_enc1/rpm0_inferred__1/i___95_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.781 r  u_enc1/rpm0_inferred__1/i___96/CO[3]
                         net (fo=1, routed)           0.000    51.781    u_enc1/rpm0_inferred__1/i___96_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.895 r  u_enc1/rpm0_inferred__1/i___97/CO[3]
                         net (fo=1, routed)           0.000    51.895    u_enc1/rpm0_inferred__1/i___97_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.052 r  u_enc1/rpm0_inferred__1/i___98/CO[1]
                         net (fo=20, routed)          0.729    52.781    u_enc1/rpm0_inferred__1/i___98_n_2
    SLICE_X37Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.566 r  u_enc1/rpm0_inferred__1/i___99/CO[3]
                         net (fo=1, routed)           0.000    53.566    u_enc1/rpm0_inferred__1/i___99_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  u_enc1/rpm0_inferred__1/i___100/CO[3]
                         net (fo=1, routed)           0.000    53.680    u_enc1/rpm0_inferred__1/i___100_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  u_enc1/rpm0_inferred__1/i___101/CO[3]
                         net (fo=1, routed)           0.000    53.794    u_enc1/rpm0_inferred__1/i___101_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  u_enc1/rpm0_inferred__1/i___102/CO[3]
                         net (fo=1, routed)           0.000    53.908    u_enc1/rpm0_inferred__1/i___102_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.065 r  u_enc1/rpm0_inferred__1/i___103/CO[1]
                         net (fo=20, routed)          0.880    54.945    u_enc1/rpm0_inferred__1/i___103_n_2
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.329    55.274 r  u_enc1/i___105_i_3__2/O
                         net (fo=1, routed)           0.000    55.274    u_enc1/i___105_i_3__2_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.807 r  u_enc1/rpm0_inferred__1/i___105/CO[3]
                         net (fo=1, routed)           0.000    55.807    u_enc1/rpm0_inferred__1/i___105_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.924 r  u_enc1/rpm0_inferred__1/i___106/CO[3]
                         net (fo=1, routed)           0.000    55.924    u_enc1/rpm0_inferred__1/i___106_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.041 r  u_enc1/rpm0_inferred__1/i___107/CO[3]
                         net (fo=1, routed)           0.000    56.041    u_enc1/rpm0_inferred__1/i___107_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.198 r  u_enc1/rpm0_inferred__1/i___108/CO[1]
                         net (fo=20, routed)          0.821    57.019    u_enc1/rpm0_inferred__1/i___108_n_2
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.332    57.351 r  u_enc1/i___109_i_3__2/O
                         net (fo=1, routed)           0.000    57.351    u_enc1/i___109_i_3__2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.901 r  u_enc1/rpm0_inferred__1/i___109/CO[3]
                         net (fo=1, routed)           0.000    57.901    u_enc1/rpm0_inferred__1/i___109_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.015 r  u_enc1/rpm0_inferred__1/i___110/CO[3]
                         net (fo=1, routed)           0.000    58.015    u_enc1/rpm0_inferred__1/i___110_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.129 r  u_enc1/rpm0_inferred__1/i___111/CO[3]
                         net (fo=1, routed)           0.000    58.129    u_enc1/rpm0_inferred__1/i___111_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.243 r  u_enc1/rpm0_inferred__1/i___112/CO[3]
                         net (fo=1, routed)           0.000    58.243    u_enc1/rpm0_inferred__1/i___112_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.400 r  u_enc1/rpm0_inferred__1/i___113/CO[1]
                         net (fo=20, routed)          0.797    59.197    u_enc1/rpm0_inferred__1/i___113_n_2
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.329    59.526 r  u_enc1/i___114_i_3__2/O
                         net (fo=1, routed)           0.000    59.526    u_enc1/i___114_i_3__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.076 r  u_enc1/rpm0_inferred__1/i___114/CO[3]
                         net (fo=1, routed)           0.000    60.076    u_enc1/rpm0_inferred__1/i___114_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.190 r  u_enc1/rpm0_inferred__1/i___115/CO[3]
                         net (fo=1, routed)           0.000    60.190    u_enc1/rpm0_inferred__1/i___115_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.304 r  u_enc1/rpm0_inferred__1/i___116/CO[3]
                         net (fo=1, routed)           0.000    60.304    u_enc1/rpm0_inferred__1/i___116_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.418 r  u_enc1/rpm0_inferred__1/i___117/CO[3]
                         net (fo=1, routed)           0.000    60.418    u_enc1/rpm0_inferred__1/i___117_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.575 r  u_enc1/rpm0_inferred__1/i___118/CO[1]
                         net (fo=20, routed)          0.682    61.257    u_enc1/rpm0_inferred__1/i___118_n_2
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.329    61.586 r  u_enc1/i___119_i_3__2/O
                         net (fo=1, routed)           0.000    61.586    u_enc1/i___119_i_3__2_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.136 r  u_enc1/rpm0_inferred__1/i___119/CO[3]
                         net (fo=1, routed)           0.000    62.136    u_enc1/rpm0_inferred__1/i___119_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.250 r  u_enc1/rpm0_inferred__1/i___120/CO[3]
                         net (fo=1, routed)           0.000    62.250    u_enc1/rpm0_inferred__1/i___120_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.364 r  u_enc1/rpm0_inferred__1/i___121/CO[3]
                         net (fo=1, routed)           0.009    62.373    u_enc1/rpm0_inferred__1/i___121_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.487 r  u_enc1/rpm0_inferred__1/i___122/CO[3]
                         net (fo=1, routed)           0.000    62.487    u_enc1/rpm0_inferred__1/i___122_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.644 r  u_enc1/rpm0_inferred__1/i___123/CO[1]
                         net (fo=20, routed)          0.899    63.543    u_enc1/rpm0_inferred__1/i___123_n_2
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.329    63.872 r  u_enc1/i___124_i_3__2/O
                         net (fo=1, routed)           0.000    63.872    u_enc1/i___124_i_3__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.422 r  u_enc1/rpm0_inferred__1/i___124/CO[3]
                         net (fo=1, routed)           0.000    64.422    u_enc1/rpm0_inferred__1/i___124_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  u_enc1/rpm0_inferred__1/i___125/CO[3]
                         net (fo=1, routed)           0.009    64.545    u_enc1/rpm0_inferred__1/i___125_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.659 r  u_enc1/rpm0_inferred__1/i___126/CO[3]
                         net (fo=1, routed)           0.000    64.659    u_enc1/rpm0_inferred__1/i___126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.773 r  u_enc1/rpm0_inferred__1/i___127/CO[3]
                         net (fo=1, routed)           0.000    64.773    u_enc1/rpm0_inferred__1/i___127_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.930 r  u_enc1/rpm0_inferred__1/i___128/CO[1]
                         net (fo=20, routed)          0.919    65.850    u_enc1/rpm0_inferred__1/i___128_n_2
    SLICE_X32Y68         LUT3 (Prop_lut3_I0_O)        0.329    66.179 r  u_enc1/i___129_i_3__0/O
                         net (fo=1, routed)           0.000    66.179    u_enc1/i___129_i_3__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.729 r  u_enc1/rpm0_inferred__1/i___129/CO[3]
                         net (fo=1, routed)           0.000    66.729    u_enc1/rpm0_inferred__1/i___129_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.843 r  u_enc1/rpm0_inferred__1/i___130/CO[3]
                         net (fo=1, routed)           0.000    66.843    u_enc1/rpm0_inferred__1/i___130_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.957 r  u_enc1/rpm0_inferred__1/i___131/CO[3]
                         net (fo=1, routed)           0.000    66.957    u_enc1/rpm0_inferred__1/i___131_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.071 r  u_enc1/rpm0_inferred__1/i___132/CO[3]
                         net (fo=1, routed)           0.000    67.071    u_enc1/rpm0_inferred__1/i___132_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.228 r  u_enc1/rpm0_inferred__1/i___133/CO[1]
                         net (fo=20, routed)          0.844    68.071    u_enc1/rpm0_inferred__1/i___133_n_2
    SLICE_X34Y70         LUT3 (Prop_lut3_I0_O)        0.329    68.400 r  u_enc1/i___134_i_3__0/O
                         net (fo=1, routed)           0.000    68.400    u_enc1/i___134_i_3__0_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.933 r  u_enc1/rpm0_inferred__1/i___134/CO[3]
                         net (fo=1, routed)           0.000    68.933    u_enc1/rpm0_inferred__1/i___134_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  u_enc1/rpm0_inferred__1/i___135/CO[3]
                         net (fo=1, routed)           0.000    69.050    u_enc1/rpm0_inferred__1/i___135_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  u_enc1/rpm0_inferred__1/i___136/CO[3]
                         net (fo=1, routed)           0.000    69.167    u_enc1/rpm0_inferred__1/i___136_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  u_enc1/rpm0_inferred__1/i___137/CO[3]
                         net (fo=1, routed)           0.000    69.284    u_enc1/rpm0_inferred__1/i___137_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.441 r  u_enc1/rpm0_inferred__1/i___138/CO[1]
                         net (fo=20, routed)          0.400    69.841    u_enc1/rpm0_inferred__1/i___138_n_2
    SLICE_X33Y74         LUT5 (Prop_lut5_I1_O)        0.332    70.173 r  u_enc1/rpm[4]_i_1/O
                         net (fo=1, routed)           0.000    70.173    u_enc1/rpm[4]_i_1_n_0
    SLICE_X33Y74         FDCE                                         r  u_enc1/rpm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.415    14.786    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y74         FDCE                                         r  u_enc1/rpm_reg[4]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X33Y74         FDCE (Setup_fdce_C_D)        0.031    14.962    u_enc1/rpm_reg[4]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -70.173    
  -------------------------------------------------------------------
                         slack                                -55.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pid_setpoint0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pid0/error_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.268ns (58.049%)  route 0.194ns (41.951%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  pid_setpoint0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  pid_setpoint0_reg[14]/Q
                         net (fo=3, routed)           0.194     1.808    u_enc0/error_reg[15][14]
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.935 r  u_enc0/error_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    u_pid0/error_reg[31]_0[15]
    SLICE_X28Y49         FDCE                                         r  u_pid0/error_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.836     1.994    u_pid0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDCE                                         r  u_pid0/error_reg[15]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.105     1.854    u_pid0/error_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_enc0/enc_a_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/idle_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.212ns (44.753%)  route 0.262ns (55.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.548     1.461    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDCE                                         r  u_enc0/enc_a_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  u_enc0/enc_a_prev_reg/Q
                         net (fo=28, routed)          0.262     1.887    u_enc0/enc_a_prev
    SLICE_X42Y73         LUT4 (Prop_lut4_I1_O)        0.048     1.935 r  u_enc0/idle_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.935    u_enc0/idle_counter[23]_i_1_n_0
    SLICE_X42Y73         FDCE                                         r  u_enc0/idle_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.814     1.972    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  u_enc0/idle_counter_reg[23]/C
                         clock pessimism             -0.250     1.722    
    SLICE_X42Y73         FDCE (Hold_fdce_C_D)         0.131     1.853    u_enc0/idle_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_enc0/enc_a_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/idle_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.401%)  route 0.262ns (55.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.548     1.461    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDCE                                         r  u_enc0/enc_a_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  u_enc0/enc_a_prev_reg/Q
                         net (fo=28, routed)          0.262     1.887    u_enc0/enc_a_prev
    SLICE_X42Y73         LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  u_enc0/idle_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.932    u_enc0/idle_counter[21]_i_1_n_0
    SLICE_X42Y73         FDCE                                         r  u_enc0/idle_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.814     1.972    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  u_enc0/idle_counter_reg[21]/C
                         clock pessimism             -0.250     1.722    
    SLICE_X42Y73         FDCE (Hold_fdce_C_D)         0.121     1.843    u_enc0/idle_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_enc_tx/tx_data_array_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc_tx/uart_tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.239%)  route 0.254ns (57.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.553     1.466    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  u_enc_tx/tx_data_array_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u_enc_tx/tx_data_array_reg[8][7]/Q
                         net (fo=1, routed)           0.254     1.862    u_enc_tx/tx_data_array_reg[8]_8[7]
    SLICE_X35Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.907 r  u_enc_tx/uart_tx_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.907    u_enc_tx/tx_data_array[7]
    SLICE_X35Y69         FDCE                                         r  u_enc_tx/uart_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.817     1.975    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDCE                                         r  u_enc_tx/uart_tx_data_reg[7]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X35Y69         FDCE (Hold_fdce_C_D)         0.092     1.817    u_enc_tx/uart_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_pid0/pid_sum_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pid0/pid_output_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.226ns (44.307%)  route 0.284ns (55.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.569     1.482    u_pid0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  u_pid0/pid_sum_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.128     1.610 r  u_pid0/pid_sum_reg[14]/Q
                         net (fo=5, routed)           0.284     1.894    u_pid0/pid_sum_reg_n_0_[14]
    SLICE_X6Y51          LUT6 (Prop_lut6_I1_O)        0.098     1.992 r  u_pid0/pid_output[14]_i_1/O
                         net (fo=1, routed)           0.000     1.992    u_pid0/pid_output[14]_i_1_n_0
    SLICE_X6Y51          FDCE                                         r  u_pid0/pid_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.861     2.019    u_pid0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  u_pid0/pid_output_reg[14]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.120     1.894    u_pid0/pid_output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pid_setpoint0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pid0/error_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.268ns (54.967%)  route 0.220ns (45.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.559     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y53         FDCE                                         r  pid_setpoint0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  pid_setpoint0_reg[2]/Q
                         net (fo=3, routed)           0.220     1.833    u_enc0/error_reg[15][2]
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.960 r  u_enc0/error_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    u_pid0/error_reg[31]_0[3]
    SLICE_X28Y46         FDCE                                         r  u_pid0/error_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.835     1.993    u_pid0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDCE                                         r  u_pid0/error_reg[3]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X28Y46         FDCE (Hold_fdce_C_D)         0.105     1.853    u_pid0/error_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pid_setpoint0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pid0/error_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.265ns (54.145%)  route 0.224ns (45.855%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.559     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y53         FDCE                                         r  pid_setpoint0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  pid_setpoint0_reg[0]/Q
                         net (fo=3, routed)           0.224     1.838    u_enc0/error_reg[15][0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.962 r  u_enc0/error_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    u_pid0/error_reg[31]_0[1]
    SLICE_X28Y46         FDCE                                         r  u_pid0/error_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.835     1.993    u_pid0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDCE                                         r  u_pid0/error_reg[1]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X28Y46         FDCE (Hold_fdce_C_D)         0.105     1.853    u_pid0/error_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_enc0/enc_a_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/idle_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.212ns (41.636%)  route 0.297ns (58.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.548     1.461    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDCE                                         r  u_enc0/enc_a_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  u_enc0/enc_a_prev_reg/Q
                         net (fo=28, routed)          0.297     1.923    u_enc0/enc_a_prev
    SLICE_X42Y70         LUT4 (Prop_lut4_I1_O)        0.048     1.971 r  u_enc0/idle_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.971    u_enc0/idle_counter[9]_i_1_n_0
    SLICE_X42Y70         FDCE                                         r  u_enc0/idle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.818     1.976    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  u_enc0/idle_counter_reg[9]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.131     1.857    u_enc0/idle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_enc_tx/tx_data_array_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc_tx/uart_tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.470%)  route 0.285ns (60.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.550     1.463    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y70         FDRE                                         r  u_enc_tx/tx_data_array_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  u_enc_tx/tx_data_array_reg[8][2]/Q
                         net (fo=1, routed)           0.285     1.890    u_enc_tx/tx_data_array_reg[8]_8[2]
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.935 r  u_enc_tx/uart_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    u_enc_tx/tx_data_array[2]
    SLICE_X35Y70         FDCE                                         r  u_enc_tx/uart_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  u_enc_tx/uart_tx_data_reg[2]/C
                         clock pessimism             -0.250     1.724    
    SLICE_X35Y70         FDCE (Hold_fdce_C_D)         0.091     1.815    u_enc_tx/uart_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_enc0/enc_a_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/idle_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.290%)  route 0.297ns (58.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.548     1.461    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDCE                                         r  u_enc0/enc_a_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  u_enc0/enc_a_prev_reg/Q
                         net (fo=28, routed)          0.297     1.923    u_enc0/enc_a_prev
    SLICE_X42Y70         LUT4 (Prop_lut4_I1_O)        0.045     1.968 r  u_enc0/idle_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.968    u_enc0/idle_counter[11]_i_1_n_0
    SLICE_X42Y70         FDCE                                         r  u_enc0/idle_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.818     1.976    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  u_enc0/idle_counter_reg[11]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.121     1.847    u_enc0/idle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y68     FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69     FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X7Y60     ccr_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     ccr_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     ccr_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61     ccr_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y61     ccr_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y60     ccr_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61     ccr_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     FSM_sequential_rx_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     FSM_sequential_rx_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69     FSM_sequential_rx_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69     FSM_sequential_rx_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60     ccr_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60     ccr_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     ccr_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     ccr_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     ccr_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     ccr_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69     FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69     FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60     ccr_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60     ccr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     ccr_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     ccr_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     ccr_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     ccr_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENC_A[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/enc_a_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 1.463ns (33.181%)  route 2.947ns (66.819%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    J2                                                0.000     5.000 r  ENC_A[1] (IN)
                         net (fo=0)                   0.000     5.000    ENC_A[1]
    J2                   IBUF (Prop_ibuf_I_O)         1.463     6.463 r  ENC_A_IBUF[1]_inst/O
                         net (fo=1, routed)           2.947     9.410    u_enc1/enc_a_sync_reg[0]_0[0]
    SLICE_X31Y75         FDCE                                         r  u_enc1/enc_a_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.415     4.786    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDCE                                         r  u_enc1/enc_a_sync_reg[0]/C

Slack:                    inf
  Source:                 ENC_B[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/enc_b_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.481ns (33.917%)  route 2.885ns (66.083%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    F6                                                0.000     5.000 r  ENC_B[0] (IN)
                         net (fo=0)                   0.000     5.000    ENC_B[0]
    F6                   IBUF (Prop_ibuf_I_O)         1.481     6.481 r  ENC_B_IBUF[0]_inst/O
                         net (fo=1, routed)           2.885     9.365    u_enc0/enc_b_sync_reg[0]_0[0]
    SLICE_X30Y78         FDCE                                         r  u_enc0/enc_b_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.420     4.791    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  u_enc0/enc_b_sync_reg[0]/C

Slack:                    inf
  Source:                 ENC_B[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/enc_b_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.484ns (36.269%)  route 2.607ns (63.731%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    G6                                                0.000     5.000 r  ENC_B[1] (IN)
                         net (fo=0)                   0.000     5.000    ENC_B[1]
    G6                   IBUF (Prop_ibuf_I_O)         1.484     6.484 r  ENC_B_IBUF[1]_inst/O
                         net (fo=1, routed)           2.607     9.091    u_enc1/enc_b_sync_reg[0]_0[0]
    SLICE_X37Y70         FDCE                                         r  u_enc1/enc_b_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.421     4.792    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y70         FDCE                                         r  u_enc1/enc_b_sync_reg[0]/C

Slack:                    inf
  Source:                 ENC_A[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/enc_a_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.471ns (36.448%)  route 2.565ns (63.552%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  ENC_A[0] (IN)
                         net (fo=0)                   0.000     5.000    ENC_A[0]
    K1                   IBUF (Prop_ibuf_I_O)         1.471     6.471 r  ENC_A_IBUF[0]_inst/O
                         net (fo=1, routed)           2.565     9.036    u_enc0/enc_a_sync_reg[0]_0[0]
    SLICE_X40Y72         FDCE                                         r  u_enc0/enc_a_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.420     4.791    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y72         FDCE                                         r  u_enc0/enc_a_sync_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/rx_d1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.364ns  (logic 1.491ns (44.308%)  route 1.874ns (55.692%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    D14                                               0.000     4.000 r  UART_RX (IN)
                         net (fo=0)                   0.000     4.000    UART_RX
    D14                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  UART_RX_IBUF_inst/O
                         net (fo=1, routed)           1.874     7.364    u_uart_rx/UART_RX_IBUF
    SLICE_X4Y76          FDPE                                         r  u_uart_rx/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.489     4.860    u_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y76          FDPE                                         r  u_uart_rx/rx_d1_reg/C

Slack:                    inf
  Source:                 u_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 4.428ns (68.536%)  route 2.033ns (31.464%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.535     5.086    u_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDPE                                         r  u_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDPE (Prop_fdpe_C_Q)         0.456     5.542 r  u_uart_tx/tx_reg/Q
                         net (fo=1, routed)           2.033     7.575    UART_TX_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.972    11.547 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    11.547    UART_TX
    F16                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENC_A[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/enc_a_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.239ns (17.737%)  route 1.108ns (82.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    K1                                                0.000     0.000 r  ENC_A[0] (IN)
                         net (fo=0)                   0.000     0.000    ENC_A[0]
    K1                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  ENC_A_IBUF[0]_inst/O
                         net (fo=1, routed)           1.108     1.347    u_enc0/enc_a_sync_reg[0]_0[0]
    SLICE_X40Y72         FDCE                                         r  u_enc0/enc_a_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y72         FDCE                                         r  u_enc0/enc_a_sync_reg[0]/C

Slack:                    inf
  Source:                 ENC_B[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/enc_b_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.252ns (18.663%)  route 1.096ns (81.337%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G6                                                0.000     0.000 r  ENC_B[1] (IN)
                         net (fo=0)                   0.000     0.000    ENC_B[1]
    G6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  ENC_B_IBUF[1]_inst/O
                         net (fo=1, routed)           1.096     1.348    u_enc1/enc_b_sync_reg[0]_0[0]
    SLICE_X37Y70         FDCE                                         r  u_enc1/enc_b_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.817     1.975    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y70         FDCE                                         r  u_enc1/enc_b_sync_reg[0]/C

Slack:                    inf
  Source:                 ENC_B[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc0/enc_b_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.248ns (16.679%)  route 1.241ns (83.321%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F6                                                0.000     0.000 r  ENC_B[0] (IN)
                         net (fo=0)                   0.000     0.000    ENC_B[0]
    F6                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  ENC_B_IBUF[0]_inst/O
                         net (fo=1, routed)           1.241     1.489    u_enc0/enc_b_sync_reg[0]_0[0]
    SLICE_X30Y78         FDCE                                         r  u_enc0/enc_b_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  u_enc0/enc_b_sync_reg[0]/C

Slack:                    inf
  Source:                 ENC_A[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_enc1/enc_a_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.231ns (14.529%)  route 1.361ns (85.471%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  ENC_A[1] (IN)
                         net (fo=0)                   0.000     0.000    ENC_A[1]
    J2                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  ENC_A_IBUF[1]_inst/O
                         net (fo=1, routed)           1.361     1.592    u_enc1/enc_a_sync_reg[0]_0[0]
    SLICE_X31Y75         FDCE                                         r  u_enc1/enc_a_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.811     1.970    u_enc1/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDCE                                         r  u_enc1/enc_a_sync_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/rx_d1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.258ns (25.968%)  route 0.737ns (74.032%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    D14                                               0.000     1.000 r  UART_RX (IN)
                         net (fo=0)                   0.000     1.000    UART_RX
    D14                  IBUF (Prop_ibuf_I_O)         0.258     1.258 r  UART_RX_IBUF_inst/O
                         net (fo=1, routed)           0.737     1.995    u_uart_rx/UART_RX_IBUF
    SLICE_X4Y76          FDPE                                         r  u_uart_rx/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.845     2.003    u_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y76          FDPE                                         r  u_uart_rx/rx_d1_reg/C

Slack:                    inf
  Source:                 u_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 2.116ns (78.928%)  route 0.565ns (21.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.549     1.462    u_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDPE                                         r  u_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDPE (Prop_fdpe_C_Q)         0.141     1.603 r  u_uart_tx/tx_reg/Q
                         net (fo=1, routed)           0.565     2.168    UART_TX_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.975     4.143 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.143    UART_TX
    F16                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pwm0/motor_dir_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR_IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 4.065ns (64.258%)  route 2.261ns (35.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.624     5.175    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  u_pwm0/motor_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.693 r  u_pwm0/motor_dir_reg[1]/Q
                         net (fo=1, routed)           2.261     7.955    LED_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.547    11.502 r  MOTOR_IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.502    MOTOR_IN[1]
    E17                                                               r  MOTOR_IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/motor_dir_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 3.982ns (63.054%)  route 2.333ns (36.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.623     5.174    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  u_pwm1/motor_dir_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.456     5.630 r  u_pwm1/motor_dir_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.333     7.964    lopt_6
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.490 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.490    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm0/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 4.023ns (68.288%)  route 1.868ns (31.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.624     5.175    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  u_pwm0/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  u_pwm0/pwm_out_reg/Q
                         net (fo=1, routed)           1.868     7.500    PWM_OUT_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         3.567    11.067 r  PWM_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.067    PWM_OUT[0]
    C17                                                               r  PWM_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/motor_dir_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR_IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.008ns (68.250%)  route 1.865ns (31.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.621     5.172    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  u_pwm1/motor_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.456     5.628 r  u_pwm1/motor_dir_reg[1]/Q
                         net (fo=1, routed)           1.865     7.493    LED_OBUF[3]
    G18                  OBUF (Prop_obuf_I_O)         3.552    11.046 r  MOTOR_IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.046    MOTOR_IN[3]
    G18                                                               r  MOTOR_IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 4.014ns (68.897%)  route 1.812ns (31.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.622     5.173    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  u_pwm1/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.456     5.629 r  u_pwm1/pwm_out_reg/Q
                         net (fo=1, routed)           1.812     7.441    PWM_OUT_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.558    10.999 r  PWM_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.999    PWM_OUT[1]
    D18                                                               r  PWM_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm0/motor_dir_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 4.061ns (70.774%)  route 1.677ns (29.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.625     5.176    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  u_pwm0/motor_dir_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.518     5.694 r  u_pwm0/motor_dir_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.677     7.371    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         3.543    10.914 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.914    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/motor_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR_IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.007ns (69.900%)  route 1.726ns (30.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.623     5.174    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  u_pwm1/motor_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.456     5.630 r  u_pwm1/motor_dir_reg[0]/Q
                         net (fo=1, routed)           1.726     7.356    LED_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         3.551    10.907 r  MOTOR_IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.907    MOTOR_IN[2]
    F18                                                               r  MOTOR_IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/motor_dir_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 3.989ns (69.949%)  route 1.714ns (30.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.621     5.172    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  u_pwm1/motor_dir_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.456     5.628 r  u_pwm1/motor_dir_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.714     7.342    lopt_4
    J13                  OBUF (Prop_obuf_I_O)         3.533    10.875 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.875    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm0/motor_dir_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.980ns (70.418%)  route 1.672ns (29.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.619     5.170    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  u_pwm0/motor_dir_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     5.626 r  u_pwm0/motor_dir_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.672     7.298    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.524    10.822 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.822    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm0/motor_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR_IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.536ns  (logic 4.006ns (72.369%)  route 1.530ns (27.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.615     5.166    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  u_pwm0/motor_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.622 r  u_pwm0/motor_dir_reg[0]/Q
                         net (fo=1, routed)           1.530     7.152    LED_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.550    10.702 r  MOTOR_IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.702    MOTOR_IN[0]
    D17                                                               r  MOTOR_IN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pwm0/motor_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR_IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.392ns (83.125%)  route 0.283ns (16.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.585     1.498    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  u_pwm0/motor_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  u_pwm0/motor_dir_reg[0]/Q
                         net (fo=1, routed)           0.283     1.922    LED_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.251     3.173 r  MOTOR_IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.173    MOTOR_IN[0]
    D17                                                               r  MOTOR_IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm0/motor_dir_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.366ns (80.877%)  route 0.323ns (19.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.587     1.500    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  u_pwm0/motor_dir_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  u_pwm0/motor_dir_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.964    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.189 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.189    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/motor_dir_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.375ns (79.445%)  route 0.356ns (20.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.589     1.502    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  u_pwm1/motor_dir_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_pwm1/motor_dir_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.356     1.999    lopt_4
    J13                  OBUF (Prop_obuf_I_O)         1.234     3.233 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.233    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm0/motor_dir_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.408ns (81.196%)  route 0.326ns (18.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.592     1.505    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  u_pwm0/motor_dir_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.669 r  u_pwm0/motor_dir_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.995    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         1.244     3.239 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.239    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/motor_dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR_IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.393ns (79.801%)  route 0.353ns (20.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.590     1.503    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  u_pwm1/motor_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_pwm1/motor_dir_reg[0]/Q
                         net (fo=1, routed)           0.353     1.997    LED_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         1.252     3.249 r  MOTOR_IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    MOTOR_IN[2]
    F18                                                               r  MOTOR_IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/motor_dir_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR_IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.394ns (77.542%)  route 0.404ns (22.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.589     1.502    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  u_pwm1/motor_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_pwm1/motor_dir_reg[1]/Q
                         net (fo=1, routed)           0.404     2.047    LED_OBUF[3]
    G18                  OBUF (Prop_obuf_I_O)         1.253     3.300 r  MOTOR_IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.300    MOTOR_IN[3]
    G18                                                               r  MOTOR_IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.399ns (77.859%)  route 0.398ns (22.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.590     1.503    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  u_pwm1/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_pwm1/pwm_out_reg/Q
                         net (fo=1, routed)           0.398     2.042    PWM_OUT_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.258     3.301 r  PWM_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.301    PWM_OUT[1]
    D18                                                               r  PWM_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm0/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.409ns (77.061%)  route 0.419ns (22.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.591     1.504    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  u_pwm0/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_pwm0/pwm_out_reg/Q
                         net (fo=1, routed)           0.419     2.065    PWM_OUT_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.268     3.332 r  PWM_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.332    PWM_OUT[0]
    C17                                                               r  PWM_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm0/motor_dir_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR_IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.412ns (71.379%)  route 0.566ns (28.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.591     1.504    u_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  u_pwm0/motor_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  u_pwm0/motor_dir_reg[1]/Q
                         net (fo=1, routed)           0.566     2.235    LED_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.248     3.483 r  MOTOR_IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.483    MOTOR_IN[1]
    E17                                                               r  MOTOR_IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm1/motor_dir_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.368ns (68.701%)  route 0.623ns (31.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.590     1.503    u_pwm1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  u_pwm1/motor_dir_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_pwm1/motor_dir_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.623     2.268    lopt_6
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.495 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.495    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1191 Endpoints
Min Delay          1191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[6]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.246ns  (logic 1.623ns (10.644%)  route 13.624ns (89.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.724    15.246    u_enc0/rpm_valid_reg_0
    SLICE_X32Y43         FDCE                                         f  u_enc0/pulse_counter_reg[6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  u_enc0/pulse_counter_reg[6]_replica/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.246ns  (logic 1.623ns (10.644%)  route 13.624ns (89.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.724    15.246    u_enc0/rpm_valid_reg_0
    SLICE_X32Y43         FDCE                                         f  u_enc0/pulse_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  u_enc0/pulse_counter_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.246ns  (logic 1.623ns (10.644%)  route 13.624ns (89.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.724    15.246    u_enc0/rpm_valid_reg_0
    SLICE_X32Y43         FDCE                                         f  u_enc0/pulse_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  u_enc0/pulse_counter_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.242ns  (logic 1.623ns (10.647%)  route 13.619ns (89.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.720    15.242    u_enc0/rpm_valid_reg_0
    SLICE_X33Y43         FDCE                                         f  u_enc0/pulse_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y43         FDCE                                         r  u_enc0/pulse_counter_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.242ns  (logic 1.623ns (10.647%)  route 13.619ns (89.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.720    15.242    u_enc0/rpm_valid_reg_0
    SLICE_X33Y43         FDCE                                         f  u_enc0/pulse_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y43         FDCE                                         r  u_enc0/pulse_counter_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/rpm_valid_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.143ns  (logic 1.623ns (10.717%)  route 13.520ns (89.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.621    15.143    u_enc0/rpm_valid_reg_0
    SLICE_X30Y52         FDCE                                         f  u_enc0/rpm_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.433     4.804    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  u_enc0/rpm_valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.105ns  (logic 1.623ns (10.744%)  route 13.482ns (89.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.583    15.105    u_enc0/rpm_valid_reg_0
    SLICE_X32Y45         FDCE                                         f  u_enc0/pulse_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  u_enc0/pulse_counter_reg[14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.105ns  (logic 1.623ns (10.744%)  route 13.482ns (89.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.583    15.105    u_enc0/rpm_valid_reg_0
    SLICE_X32Y45         FDCE                                         f  u_enc0/pulse_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  u_enc0/pulse_counter_reg[15]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.105ns  (logic 1.623ns (10.744%)  route 13.482ns (89.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.583    15.105    u_enc0/rpm_valid_reg_0
    SLICE_X32Y45         FDCE                                         f  u_enc0/pulse_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  u_enc0/pulse_counter_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc0/pulse_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.101ns  (logic 1.623ns (10.747%)  route 13.478ns (89.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.899     3.405    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.117     3.522 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)       11.579    15.101    u_enc0/rpm_valid_reg_0
    SLICE_X33Y45         FDCE                                         f  u_enc0/pulse_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        1.448     4.820    u_enc0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  u_enc0/pulse_counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_active_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.321ns (23.930%)  route 1.022ns (76.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.194     1.343    u_enc_tx/tx_timer_reg[24]_0
    SLICE_X12Y75         FDPE                                         f  u_enc_tx/tx_active_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y75         FDPE                                         r  u_enc_tx/tx_active_reg_inv/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.321ns (23.930%)  route 1.022ns (76.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.194     1.343    u_enc_tx/tx_timer_reg[24]_0
    SLICE_X12Y75         FDCE                                         f  u_enc_tx/tx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  u_enc_tx/tx_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.321ns (23.930%)  route 1.022ns (76.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.194     1.343    u_enc_tx/tx_timer_reg[24]_0
    SLICE_X12Y75         FDCE                                         f  u_enc_tx/tx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  u_enc_tx/tx_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.321ns (23.721%)  route 1.034ns (76.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.205     1.355    u_enc_tx/tx_timer_reg[24]_0
    SLICE_X12Y76         FDCE                                         f  u_enc_tx/tx_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.817     1.975    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y76         FDCE                                         r  u_enc_tx/tx_counter_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cmd_transmission_active_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.321ns (21.984%)  route 1.141ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.312     1.462    u_pid1_n_0
    SLICE_X12Y74         FDCE                                         f  cmd_transmission_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDCE                                         r  cmd_transmission_active_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.321ns (21.984%)  route 1.141ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.312     1.462    u_enc_tx/tx_timer_reg[24]_0
    SLICE_X13Y74         FDCE                                         f  u_enc_tx/tx_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y74         FDCE                                         r  u_enc_tx/tx_counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.321ns (21.984%)  route 1.141ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.312     1.462    u_enc_tx/tx_timer_reg[24]_0
    SLICE_X13Y74         FDCE                                         f  u_enc_tx/tx_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y74         FDCE                                         r  u_enc_tx/tx_counter_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.321ns (21.984%)  route 1.141ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.312     1.462    u_enc_tx/tx_timer_reg[24]_0
    SLICE_X13Y74         FDCE                                         f  u_enc_tx/tx_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y74         FDCE                                         r  u_enc_tx/tx_counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.321ns (21.984%)  route 1.141ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_pid1/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.150 f  u_pid1/FSM_sequential_state[1]_i_2/O
                         net (fo=1126, routed)        0.312     1.462    u_enc_tx/tx_timer_reg[24]_0
    SLICE_X13Y74         FDCE                                         f  u_enc_tx/tx_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.816     1.974    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y74         FDCE                                         r  u_enc_tx/tx_counter_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_enc_tx/tx_data_array_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.318ns (21.377%)  route 1.171ns (78.623%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           0.828     1.102    u_enc_tx/CPU_RESETN_IBUF
    SLICE_X12Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.147 r  u_enc_tx/tx_data_array[0][0]_i_1/O
                         net (fo=65, routed)          0.343     1.490    u_enc_tx/tx_data_array[0][0]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  u_enc_tx/tx_data_array_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1191, routed)        0.814     1.973    u_enc_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  u_enc_tx/tx_data_array_reg[1][2]/C





