// Seed: 3932665904
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri  id_2,
    input  tri1 id_3
);
  id_5 :
  assert property (@(posedge id_2) id_5 && id_5)
  else $display(1);
  tri1 id_6;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output supply0 id_2
);
  wire id_4;
  module_0(
      id_1, id_2, id_1, id_1
  );
endmodule
module module_2;
  assign id_1 = ~id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wor id_3 = 1'b0;
  assign id_2[1'h0] = 1'b0;
  module_2();
endmodule
