INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CompArch/FPGA_Lab/Test/project_2/project_2.srcs/sources_1/new/countfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CompArch/FPGA_Lab/Test/project_2/project_2.srcs/sim_1/new/testbench_countfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_countfsm
