
TEMP_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027ac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  080028b8  080028b8  000128b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029b0  080029b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080029b0  080029b0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029b0  080029b0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029b0  080029b0  000129b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029b4  080029b4  000129b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080029b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000070  08002a28  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08002a28  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c33  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001931  00000000  00000000  00029ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  0002b600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b68  00000000  00000000  0002c210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018637  00000000  00000000  0002cd78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c031  00000000  00000000  000453af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b623  00000000  00000000  000513e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dca03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038e0  00000000  00000000  000dca54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080028a0 	.word	0x080028a0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080028a0 	.word	0x080028a0

0800014c <delay>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay(uint32_t delay) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000154:	4b08      	ldr	r3, [pc, #32]	; (8000178 <delay+0x2c>)
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	2200      	movs	r2, #0
 800015a:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < delay)
 800015c:	bf00      	nop
 800015e:	4b06      	ldr	r3, [pc, #24]	; (8000178 <delay+0x2c>)
 8000160:	681b      	ldr	r3, [r3, #0]
 8000162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000164:	687a      	ldr	r2, [r7, #4]
 8000166:	429a      	cmp	r2, r3
 8000168:	d8f9      	bhi.n	800015e <delay+0x12>
		;
}
 800016a:	bf00      	nop
 800016c:	bf00      	nop
 800016e:	370c      	adds	r7, #12
 8000170:	46bd      	mov	sp, r7
 8000172:	bc80      	pop	{r7}
 8000174:	4770      	bx	lr
 8000176:	bf00      	nop
 8000178:	2000008c 	.word	0x2000008c

0800017c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000180:	f000 fae4 	bl	800074c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000184:	f000 f81c 	bl	80001c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000188:	f000 f8da 	bl	8000340 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800018c:	f000 f8ae 	bl	80002ec <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000190:	f000 f85c 	bl	800024c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim1);
 8000194:	4807      	ldr	r0, [pc, #28]	; (80001b4 <main+0x38>)
 8000196:	f001 fa3f 	bl	8001618 <HAL_TIM_Base_Start>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		printf("From TEMP Sensor Test\r\n");
 800019a:	4807      	ldr	r0, [pc, #28]	; (80001b8 <main+0x3c>)
 800019c:	f001 fef8 	bl	8001f90 <puts>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80001a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001a4:	4805      	ldr	r0, [pc, #20]	; (80001bc <main+0x40>)
 80001a6:	f000 fdb3 	bl	8000d10 <HAL_GPIO_TogglePin>
		delay(1000);  // 1s
 80001aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001ae:	f7ff ffcd 	bl	800014c <delay>
		printf("From TEMP Sensor Test\r\n");
 80001b2:	e7f2      	b.n	800019a <main+0x1e>
 80001b4:	2000008c 	.word	0x2000008c
 80001b8:	080028b8 	.word	0x080028b8
 80001bc:	40011000 	.word	0x40011000

080001c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b090      	sub	sp, #64	; 0x40
 80001c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c6:	f107 0318 	add.w	r3, r7, #24
 80001ca:	2228      	movs	r2, #40	; 0x28
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f001 fe68 	bl	8001ea4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d4:	1d3b      	adds	r3, r7, #4
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]
 80001da:	605a      	str	r2, [r3, #4]
 80001dc:	609a      	str	r2, [r3, #8]
 80001de:	60da      	str	r2, [r3, #12]
 80001e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001e2:	2301      	movs	r3, #1
 80001e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001ec:	2300      	movs	r3, #0
 80001ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f0:	2301      	movs	r3, #1
 80001f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f4:	2302      	movs	r3, #2
 80001f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001fe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000202:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000204:	f107 0318 	add.w	r3, r7, #24
 8000208:	4618      	mov	r0, r3
 800020a:	f000 fd9b 	bl	8000d44 <HAL_RCC_OscConfig>
 800020e:	4603      	mov	r3, r0
 8000210:	2b00      	cmp	r3, #0
 8000212:	d001      	beq.n	8000218 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000214:	f000 f8f2 	bl	80003fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000218:	230f      	movs	r3, #15
 800021a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800021c:	2302      	movs	r3, #2
 800021e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000220:	2300      	movs	r3, #0
 8000222:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000224:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000228:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800022a:	2300      	movs	r3, #0
 800022c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800022e:	1d3b      	adds	r3, r7, #4
 8000230:	2102      	movs	r1, #2
 8000232:	4618      	mov	r0, r3
 8000234:	f001 f808 	bl	8001248 <HAL_RCC_ClockConfig>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d001      	beq.n	8000242 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800023e:	f000 f8dd 	bl	80003fc <Error_Handler>
  }
}
 8000242:	bf00      	nop
 8000244:	3740      	adds	r7, #64	; 0x40
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
	...

0800024c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b086      	sub	sp, #24
 8000250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000252:	f107 0308 	add.w	r3, r7, #8
 8000256:	2200      	movs	r2, #0
 8000258:	601a      	str	r2, [r3, #0]
 800025a:	605a      	str	r2, [r3, #4]
 800025c:	609a      	str	r2, [r3, #8]
 800025e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000260:	463b      	mov	r3, r7
 8000262:	2200      	movs	r2, #0
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000268:	4b1e      	ldr	r3, [pc, #120]	; (80002e4 <MX_TIM1_Init+0x98>)
 800026a:	4a1f      	ldr	r2, [pc, #124]	; (80002e8 <MX_TIM1_Init+0x9c>)
 800026c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800026e:	4b1d      	ldr	r3, [pc, #116]	; (80002e4 <MX_TIM1_Init+0x98>)
 8000270:	2247      	movs	r2, #71	; 0x47
 8000272:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000274:	4b1b      	ldr	r3, [pc, #108]	; (80002e4 <MX_TIM1_Init+0x98>)
 8000276:	2200      	movs	r2, #0
 8000278:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800027a:	4b1a      	ldr	r3, [pc, #104]	; (80002e4 <MX_TIM1_Init+0x98>)
 800027c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000280:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000282:	4b18      	ldr	r3, [pc, #96]	; (80002e4 <MX_TIM1_Init+0x98>)
 8000284:	2200      	movs	r2, #0
 8000286:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000288:	4b16      	ldr	r3, [pc, #88]	; (80002e4 <MX_TIM1_Init+0x98>)
 800028a:	2200      	movs	r2, #0
 800028c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800028e:	4b15      	ldr	r3, [pc, #84]	; (80002e4 <MX_TIM1_Init+0x98>)
 8000290:	2200      	movs	r2, #0
 8000292:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000294:	4813      	ldr	r0, [pc, #76]	; (80002e4 <MX_TIM1_Init+0x98>)
 8000296:	f001 f96f 	bl	8001578 <HAL_TIM_Base_Init>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80002a0:	f000 f8ac 	bl	80003fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80002aa:	f107 0308 	add.w	r3, r7, #8
 80002ae:	4619      	mov	r1, r3
 80002b0:	480c      	ldr	r0, [pc, #48]	; (80002e4 <MX_TIM1_Init+0x98>)
 80002b2:	f001 f9fb 	bl	80016ac <HAL_TIM_ConfigClockSource>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80002bc:	f000 f89e 	bl	80003fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002c0:	2300      	movs	r3, #0
 80002c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002c4:	2300      	movs	r3, #0
 80002c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80002c8:	463b      	mov	r3, r7
 80002ca:	4619      	mov	r1, r3
 80002cc:	4805      	ldr	r0, [pc, #20]	; (80002e4 <MX_TIM1_Init+0x98>)
 80002ce:	f001 fba9 	bl	8001a24 <HAL_TIMEx_MasterConfigSynchronization>
 80002d2:	4603      	mov	r3, r0
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d001      	beq.n	80002dc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80002d8:	f000 f890 	bl	80003fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80002dc:	bf00      	nop
 80002de:	3718      	adds	r7, #24
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	2000008c 	.word	0x2000008c
 80002e8:	40012c00 	.word	0x40012c00

080002ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002f0:	4b11      	ldr	r3, [pc, #68]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 80002f2:	4a12      	ldr	r2, [pc, #72]	; (800033c <MX_USART1_UART_Init+0x50>)
 80002f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002f6:	4b10      	ldr	r3, [pc, #64]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 80002f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002fe:	4b0e      	ldr	r3, [pc, #56]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 8000300:	2200      	movs	r2, #0
 8000302:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000304:	4b0c      	ldr	r3, [pc, #48]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 8000306:	2200      	movs	r2, #0
 8000308:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800030a:	4b0b      	ldr	r3, [pc, #44]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 800030c:	2200      	movs	r2, #0
 800030e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000310:	4b09      	ldr	r3, [pc, #36]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 8000312:	220c      	movs	r2, #12
 8000314:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000316:	4b08      	ldr	r3, [pc, #32]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 8000318:	2200      	movs	r2, #0
 800031a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800031c:	4b06      	ldr	r3, [pc, #24]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 800031e:	2200      	movs	r2, #0
 8000320:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000322:	4805      	ldr	r0, [pc, #20]	; (8000338 <MX_USART1_UART_Init+0x4c>)
 8000324:	f001 fbdc 	bl	8001ae0 <HAL_UART_Init>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800032e:	f000 f865 	bl	80003fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	200000d4 	.word	0x200000d4
 800033c:	40013800 	.word	0x40013800

08000340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b088      	sub	sp, #32
 8000344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000346:	f107 0310 	add.w	r3, r7, #16
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	605a      	str	r2, [r3, #4]
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000354:	4b1e      	ldr	r3, [pc, #120]	; (80003d0 <MX_GPIO_Init+0x90>)
 8000356:	699b      	ldr	r3, [r3, #24]
 8000358:	4a1d      	ldr	r2, [pc, #116]	; (80003d0 <MX_GPIO_Init+0x90>)
 800035a:	f043 0310 	orr.w	r3, r3, #16
 800035e:	6193      	str	r3, [r2, #24]
 8000360:	4b1b      	ldr	r3, [pc, #108]	; (80003d0 <MX_GPIO_Init+0x90>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	f003 0310 	and.w	r3, r3, #16
 8000368:	60fb      	str	r3, [r7, #12]
 800036a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800036c:	4b18      	ldr	r3, [pc, #96]	; (80003d0 <MX_GPIO_Init+0x90>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a17      	ldr	r2, [pc, #92]	; (80003d0 <MX_GPIO_Init+0x90>)
 8000372:	f043 0320 	orr.w	r3, r3, #32
 8000376:	6193      	str	r3, [r2, #24]
 8000378:	4b15      	ldr	r3, [pc, #84]	; (80003d0 <MX_GPIO_Init+0x90>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	f003 0320 	and.w	r3, r3, #32
 8000380:	60bb      	str	r3, [r7, #8]
 8000382:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000384:	4b12      	ldr	r3, [pc, #72]	; (80003d0 <MX_GPIO_Init+0x90>)
 8000386:	699b      	ldr	r3, [r3, #24]
 8000388:	4a11      	ldr	r2, [pc, #68]	; (80003d0 <MX_GPIO_Init+0x90>)
 800038a:	f043 0304 	orr.w	r3, r3, #4
 800038e:	6193      	str	r3, [r2, #24]
 8000390:	4b0f      	ldr	r3, [pc, #60]	; (80003d0 <MX_GPIO_Init+0x90>)
 8000392:	699b      	ldr	r3, [r3, #24]
 8000394:	f003 0304 	and.w	r3, r3, #4
 8000398:	607b      	str	r3, [r7, #4]
 800039a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003a2:	480c      	ldr	r0, [pc, #48]	; (80003d4 <MX_GPIO_Init+0x94>)
 80003a4:	f000 fc9c 	bl	8000ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ae:	2301      	movs	r3, #1
 80003b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b2:	2300      	movs	r3, #0
 80003b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003b6:	2302      	movs	r3, #2
 80003b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003ba:	f107 0310 	add.w	r3, r7, #16
 80003be:	4619      	mov	r1, r3
 80003c0:	4804      	ldr	r0, [pc, #16]	; (80003d4 <MX_GPIO_Init+0x94>)
 80003c2:	f000 fb09 	bl	80009d8 <HAL_GPIO_Init>

}
 80003c6:	bf00      	nop
 80003c8:	3720      	adds	r7, #32
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	bf00      	nop
 80003d0:	40021000 	.word	0x40021000
 80003d4:	40011000 	.word	0x40011000

080003d8 <__io_putchar>:

int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b082      	sub	sp, #8
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 80003e0:	1d39      	adds	r1, r7, #4
 80003e2:	f04f 33ff 	mov.w	r3, #4294967295
 80003e6:	2201      	movs	r2, #1
 80003e8:	4803      	ldr	r0, [pc, #12]	; (80003f8 <__io_putchar+0x20>)
 80003ea:	f001 fbc6 	bl	8001b7a <HAL_UART_Transmit>
	return ch;
 80003ee:	687b      	ldr	r3, [r7, #4]
}
 80003f0:	4618      	mov	r0, r3
 80003f2:	3708      	adds	r7, #8
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	200000d4 	.word	0x200000d4

080003fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	printf("From the error handler\n");
 8000400:	4802      	ldr	r0, [pc, #8]	; (800040c <Error_Handler+0x10>)
 8000402:	f001 fdc5 	bl	8001f90 <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000406:	b672      	cpsid	i
}
 8000408:	bf00      	nop
	__disable_irq();
	while (1) {
 800040a:	e7fe      	b.n	800040a <Error_Handler+0xe>
 800040c:	080028d0 	.word	0x080028d0

08000410 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000410:	b480      	push	{r7}
 8000412:	b085      	sub	sp, #20
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000416:	4b15      	ldr	r3, [pc, #84]	; (800046c <HAL_MspInit+0x5c>)
 8000418:	699b      	ldr	r3, [r3, #24]
 800041a:	4a14      	ldr	r2, [pc, #80]	; (800046c <HAL_MspInit+0x5c>)
 800041c:	f043 0301 	orr.w	r3, r3, #1
 8000420:	6193      	str	r3, [r2, #24]
 8000422:	4b12      	ldr	r3, [pc, #72]	; (800046c <HAL_MspInit+0x5c>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	f003 0301 	and.w	r3, r3, #1
 800042a:	60bb      	str	r3, [r7, #8]
 800042c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800042e:	4b0f      	ldr	r3, [pc, #60]	; (800046c <HAL_MspInit+0x5c>)
 8000430:	69db      	ldr	r3, [r3, #28]
 8000432:	4a0e      	ldr	r2, [pc, #56]	; (800046c <HAL_MspInit+0x5c>)
 8000434:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000438:	61d3      	str	r3, [r2, #28]
 800043a:	4b0c      	ldr	r3, [pc, #48]	; (800046c <HAL_MspInit+0x5c>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000442:	607b      	str	r3, [r7, #4]
 8000444:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000446:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <HAL_MspInit+0x60>)
 8000448:	685b      	ldr	r3, [r3, #4]
 800044a:	60fb      	str	r3, [r7, #12]
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000452:	60fb      	str	r3, [r7, #12]
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800045a:	60fb      	str	r3, [r7, #12]
 800045c:	4a04      	ldr	r2, [pc, #16]	; (8000470 <HAL_MspInit+0x60>)
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000462:	bf00      	nop
 8000464:	3714      	adds	r7, #20
 8000466:	46bd      	mov	sp, r7
 8000468:	bc80      	pop	{r7}
 800046a:	4770      	bx	lr
 800046c:	40021000 	.word	0x40021000
 8000470:	40010000 	.word	0x40010000

08000474 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a09      	ldr	r2, [pc, #36]	; (80004a8 <HAL_TIM_Base_MspInit+0x34>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d10b      	bne.n	800049e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000486:	4b09      	ldr	r3, [pc, #36]	; (80004ac <HAL_TIM_Base_MspInit+0x38>)
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	4a08      	ldr	r2, [pc, #32]	; (80004ac <HAL_TIM_Base_MspInit+0x38>)
 800048c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000490:	6193      	str	r3, [r2, #24]
 8000492:	4b06      	ldr	r3, [pc, #24]	; (80004ac <HAL_TIM_Base_MspInit+0x38>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800049a:	60fb      	str	r3, [r7, #12]
 800049c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800049e:	bf00      	nop
 80004a0:	3714      	adds	r7, #20
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr
 80004a8:	40012c00 	.word	0x40012c00
 80004ac:	40021000 	.word	0x40021000

080004b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b088      	sub	sp, #32
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b8:	f107 0310 	add.w	r3, r7, #16
 80004bc:	2200      	movs	r2, #0
 80004be:	601a      	str	r2, [r3, #0]
 80004c0:	605a      	str	r2, [r3, #4]
 80004c2:	609a      	str	r2, [r3, #8]
 80004c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	4a1c      	ldr	r2, [pc, #112]	; (800053c <HAL_UART_MspInit+0x8c>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d131      	bne.n	8000534 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004d0:	4b1b      	ldr	r3, [pc, #108]	; (8000540 <HAL_UART_MspInit+0x90>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	4a1a      	ldr	r2, [pc, #104]	; (8000540 <HAL_UART_MspInit+0x90>)
 80004d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004da:	6193      	str	r3, [r2, #24]
 80004dc:	4b18      	ldr	r3, [pc, #96]	; (8000540 <HAL_UART_MspInit+0x90>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004e4:	60fb      	str	r3, [r7, #12]
 80004e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e8:	4b15      	ldr	r3, [pc, #84]	; (8000540 <HAL_UART_MspInit+0x90>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	4a14      	ldr	r2, [pc, #80]	; (8000540 <HAL_UART_MspInit+0x90>)
 80004ee:	f043 0304 	orr.w	r3, r3, #4
 80004f2:	6193      	str	r3, [r2, #24]
 80004f4:	4b12      	ldr	r3, [pc, #72]	; (8000540 <HAL_UART_MspInit+0x90>)
 80004f6:	699b      	ldr	r3, [r3, #24]
 80004f8:	f003 0304 	and.w	r3, r3, #4
 80004fc:	60bb      	str	r3, [r7, #8]
 80004fe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000500:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000504:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000506:	2302      	movs	r3, #2
 8000508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800050a:	2303      	movs	r3, #3
 800050c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800050e:	f107 0310 	add.w	r3, r7, #16
 8000512:	4619      	mov	r1, r3
 8000514:	480b      	ldr	r0, [pc, #44]	; (8000544 <HAL_UART_MspInit+0x94>)
 8000516:	f000 fa5f 	bl	80009d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800051a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800051e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000524:	2300      	movs	r3, #0
 8000526:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	4619      	mov	r1, r3
 800052e:	4805      	ldr	r0, [pc, #20]	; (8000544 <HAL_UART_MspInit+0x94>)
 8000530:	f000 fa52 	bl	80009d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000534:	bf00      	nop
 8000536:	3720      	adds	r7, #32
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40013800 	.word	0x40013800
 8000540:	40021000 	.word	0x40021000
 8000544:	40010800 	.word	0x40010800

08000548 <NMI_Handler>:
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	printf("From NMI Handler\n");
 800054c:	4801      	ldr	r0, [pc, #4]	; (8000554 <NMI_Handler+0xc>)
 800054e:	f001 fd1f 	bl	8001f90 <puts>
	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000552:	e7fe      	b.n	8000552 <NMI_Handler+0xa>
 8000554:	080028e8 	.word	0x080028e8

08000558 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */
	printf("Hard fault handler\n");
 800055c:	4801      	ldr	r0, [pc, #4]	; (8000564 <HardFault_Handler+0xc>)
 800055e:	f001 fd17 	bl	8001f90 <puts>
	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8000562:	e7fe      	b.n	8000562 <HardFault_Handler+0xa>
 8000564:	080028fc 	.word	0x080028fc

08000568 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */
	printf("MemMange Handler\n");
 800056c:	4801      	ldr	r0, [pc, #4]	; (8000574 <MemManage_Handler+0xc>)
 800056e:	f001 fd0f 	bl	8001f90 <puts>
	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8000572:	e7fe      	b.n	8000572 <MemManage_Handler+0xa>
 8000574:	08002910 	.word	0x08002910

08000578 <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 800057c:	e7fe      	b.n	800057c <BusFault_Handler+0x4>

0800057e <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8000582:	e7fe      	b.n	8000582 <UsageFault_Handler+0x4>

08000584 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8000588:	bf00      	nop
 800058a:	46bd      	mov	sp, r7
 800058c:	bc80      	pop	{r7}
 800058e:	4770      	bx	lr

08000590 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr

0800059c <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr

080005a8 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 80005ac:	f000 f914 	bl	80007d8 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]
 80005c4:	e00a      	b.n	80005dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80005c6:	f3af 8000 	nop.w
 80005ca:	4601      	mov	r1, r0
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	1c5a      	adds	r2, r3, #1
 80005d0:	60ba      	str	r2, [r7, #8]
 80005d2:	b2ca      	uxtb	r2, r1
 80005d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	3301      	adds	r3, #1
 80005da:	617b      	str	r3, [r7, #20]
 80005dc:	697a      	ldr	r2, [r7, #20]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	dbf0      	blt.n	80005c6 <_read+0x12>
	}

return len;
 80005e4:	687b      	ldr	r3, [r7, #4]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	3718      	adds	r7, #24
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}

080005ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b086      	sub	sp, #24
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	60f8      	str	r0, [r7, #12]
 80005f6:	60b9      	str	r1, [r7, #8]
 80005f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005fa:	2300      	movs	r3, #0
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	e009      	b.n	8000614 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	1c5a      	adds	r2, r3, #1
 8000604:	60ba      	str	r2, [r7, #8]
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff fee5 	bl	80003d8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	3301      	adds	r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	429a      	cmp	r2, r3
 800061a:	dbf1      	blt.n	8000600 <_write+0x12>
	}
	return len;
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3718      	adds	r7, #24
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}

08000626 <_close>:

int _close(int file)
{
 8000626:	b480      	push	{r7}
 8000628:	b083      	sub	sp, #12
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
	return -1;
 800062e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000632:	4618      	mov	r0, r3
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	bc80      	pop	{r7}
 800063a:	4770      	bx	lr

0800063c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800064c:	605a      	str	r2, [r3, #4]
	return 0;
 800064e:	2300      	movs	r3, #0
}
 8000650:	4618      	mov	r0, r3
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	bc80      	pop	{r7}
 8000658:	4770      	bx	lr

0800065a <_isatty>:

int _isatty(int file)
{
 800065a:	b480      	push	{r7}
 800065c:	b083      	sub	sp, #12
 800065e:	af00      	add	r7, sp, #0
 8000660:	6078      	str	r0, [r7, #4]
	return 1;
 8000662:	2301      	movs	r3, #1
}
 8000664:	4618      	mov	r0, r3
 8000666:	370c      	adds	r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr

0800066e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800066e:	b480      	push	{r7}
 8000670:	b085      	sub	sp, #20
 8000672:	af00      	add	r7, sp, #0
 8000674:	60f8      	str	r0, [r7, #12]
 8000676:	60b9      	str	r1, [r7, #8]
 8000678:	607a      	str	r2, [r7, #4]
	return 0;
 800067a:	2300      	movs	r3, #0
}
 800067c:	4618      	mov	r0, r3
 800067e:	3714      	adds	r7, #20
 8000680:	46bd      	mov	sp, r7
 8000682:	bc80      	pop	{r7}
 8000684:	4770      	bx	lr
	...

08000688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b086      	sub	sp, #24
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000690:	4a14      	ldr	r2, [pc, #80]	; (80006e4 <_sbrk+0x5c>)
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <_sbrk+0x60>)
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800069c:	4b13      	ldr	r3, [pc, #76]	; (80006ec <_sbrk+0x64>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d102      	bne.n	80006aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006a4:	4b11      	ldr	r3, [pc, #68]	; (80006ec <_sbrk+0x64>)
 80006a6:	4a12      	ldr	r2, [pc, #72]	; (80006f0 <_sbrk+0x68>)
 80006a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006aa:	4b10      	ldr	r3, [pc, #64]	; (80006ec <_sbrk+0x64>)
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4413      	add	r3, r2
 80006b2:	693a      	ldr	r2, [r7, #16]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d207      	bcs.n	80006c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006b8:	f001 fbca 	bl	8001e50 <__errno>
 80006bc:	4603      	mov	r3, r0
 80006be:	220c      	movs	r2, #12
 80006c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006c2:	f04f 33ff 	mov.w	r3, #4294967295
 80006c6:	e009      	b.n	80006dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006c8:	4b08      	ldr	r3, [pc, #32]	; (80006ec <_sbrk+0x64>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ce:	4b07      	ldr	r3, [pc, #28]	; (80006ec <_sbrk+0x64>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4413      	add	r3, r2
 80006d6:	4a05      	ldr	r2, [pc, #20]	; (80006ec <_sbrk+0x64>)
 80006d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006da:	68fb      	ldr	r3, [r7, #12]
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3718      	adds	r7, #24
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20005000 	.word	0x20005000
 80006e8:	00000400 	.word	0x00000400
 80006ec:	20000118 	.word	0x20000118
 80006f0:	20000130 	.word	0x20000130

080006f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006f8:	bf00      	nop
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bc80      	pop	{r7}
 80006fe:	4770      	bx	lr

08000700 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000700:	480c      	ldr	r0, [pc, #48]	; (8000734 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000702:	490d      	ldr	r1, [pc, #52]	; (8000738 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000704:	4a0d      	ldr	r2, [pc, #52]	; (800073c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000708:	e002      	b.n	8000710 <LoopCopyDataInit>

0800070a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800070a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800070c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800070e:	3304      	adds	r3, #4

08000710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000714:	d3f9      	bcc.n	800070a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000716:	4a0a      	ldr	r2, [pc, #40]	; (8000740 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000718:	4c0a      	ldr	r4, [pc, #40]	; (8000744 <LoopFillZerobss+0x22>)
  movs r3, #0
 800071a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800071c:	e001      	b.n	8000722 <LoopFillZerobss>

0800071e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800071e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000720:	3204      	adds	r2, #4

08000722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000724:	d3fb      	bcc.n	800071e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000726:	f7ff ffe5 	bl	80006f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800072a:	f001 fb97 	bl	8001e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800072e:	f7ff fd25 	bl	800017c <main>
  bx lr
 8000732:	4770      	bx	lr
  ldr r0, =_sdata
 8000734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000738:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800073c:	080029b8 	.word	0x080029b8
  ldr r2, =_sbss
 8000740:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000744:	20000130 	.word	0x20000130

08000748 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000748:	e7fe      	b.n	8000748 <ADC1_2_IRQHandler>
	...

0800074c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000750:	4b08      	ldr	r3, [pc, #32]	; (8000774 <HAL_Init+0x28>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a07      	ldr	r2, [pc, #28]	; (8000774 <HAL_Init+0x28>)
 8000756:	f043 0310 	orr.w	r3, r3, #16
 800075a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800075c:	2003      	movs	r0, #3
 800075e:	f000 f907 	bl	8000970 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000762:	2000      	movs	r0, #0
 8000764:	f000 f808 	bl	8000778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000768:	f7ff fe52 	bl	8000410 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800076c:	2300      	movs	r3, #0
}
 800076e:	4618      	mov	r0, r3
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	40022000 	.word	0x40022000

08000778 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000780:	4b12      	ldr	r3, [pc, #72]	; (80007cc <HAL_InitTick+0x54>)
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <HAL_InitTick+0x58>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	4619      	mov	r1, r3
 800078a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800078e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000792:	fbb2 f3f3 	udiv	r3, r2, r3
 8000796:	4618      	mov	r0, r3
 8000798:	f000 f911 	bl	80009be <HAL_SYSTICK_Config>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007a2:	2301      	movs	r3, #1
 80007a4:	e00e      	b.n	80007c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	2b0f      	cmp	r3, #15
 80007aa:	d80a      	bhi.n	80007c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ac:	2200      	movs	r2, #0
 80007ae:	6879      	ldr	r1, [r7, #4]
 80007b0:	f04f 30ff 	mov.w	r0, #4294967295
 80007b4:	f000 f8e7 	bl	8000986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007b8:	4a06      	ldr	r2, [pc, #24]	; (80007d4 <HAL_InitTick+0x5c>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007be:	2300      	movs	r3, #0
 80007c0:	e000      	b.n	80007c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007c2:	2301      	movs	r3, #1
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000000 	.word	0x20000000
 80007d0:	20000008 	.word	0x20000008
 80007d4:	20000004 	.word	0x20000004

080007d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <HAL_IncTick+0x1c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	461a      	mov	r2, r3
 80007e2:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <HAL_IncTick+0x20>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4413      	add	r3, r2
 80007e8:	4a03      	ldr	r2, [pc, #12]	; (80007f8 <HAL_IncTick+0x20>)
 80007ea:	6013      	str	r3, [r2, #0]
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr
 80007f4:	20000008 	.word	0x20000008
 80007f8:	2000011c 	.word	0x2000011c

080007fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000800:	4b02      	ldr	r3, [pc, #8]	; (800080c <HAL_GetTick+0x10>)
 8000802:	681b      	ldr	r3, [r3, #0]
}
 8000804:	4618      	mov	r0, r3
 8000806:	46bd      	mov	sp, r7
 8000808:	bc80      	pop	{r7}
 800080a:	4770      	bx	lr
 800080c:	2000011c 	.word	0x2000011c

08000810 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f003 0307 	and.w	r3, r3, #7
 800081e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000820:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <__NVIC_SetPriorityGrouping+0x44>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000826:	68ba      	ldr	r2, [r7, #8]
 8000828:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800082c:	4013      	ands	r3, r2
 800082e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000838:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800083c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000840:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000842:	4a04      	ldr	r2, [pc, #16]	; (8000854 <__NVIC_SetPriorityGrouping+0x44>)
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	60d3      	str	r3, [r2, #12]
}
 8000848:	bf00      	nop
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800085c:	4b04      	ldr	r3, [pc, #16]	; (8000870 <__NVIC_GetPriorityGrouping+0x18>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	0a1b      	lsrs	r3, r3, #8
 8000862:	f003 0307 	and.w	r3, r3, #7
}
 8000866:	4618      	mov	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	6039      	str	r1, [r7, #0]
 800087e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000884:	2b00      	cmp	r3, #0
 8000886:	db0a      	blt.n	800089e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	b2da      	uxtb	r2, r3
 800088c:	490c      	ldr	r1, [pc, #48]	; (80008c0 <__NVIC_SetPriority+0x4c>)
 800088e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000892:	0112      	lsls	r2, r2, #4
 8000894:	b2d2      	uxtb	r2, r2
 8000896:	440b      	add	r3, r1
 8000898:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800089c:	e00a      	b.n	80008b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4908      	ldr	r1, [pc, #32]	; (80008c4 <__NVIC_SetPriority+0x50>)
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	f003 030f 	and.w	r3, r3, #15
 80008aa:	3b04      	subs	r3, #4
 80008ac:	0112      	lsls	r2, r2, #4
 80008ae:	b2d2      	uxtb	r2, r2
 80008b0:	440b      	add	r3, r1
 80008b2:	761a      	strb	r2, [r3, #24]
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bc80      	pop	{r7}
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	e000e100 	.word	0xe000e100
 80008c4:	e000ed00 	.word	0xe000ed00

080008c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b089      	sub	sp, #36	; 0x24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	f003 0307 	and.w	r3, r3, #7
 80008da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	f1c3 0307 	rsb	r3, r3, #7
 80008e2:	2b04      	cmp	r3, #4
 80008e4:	bf28      	it	cs
 80008e6:	2304      	movcs	r3, #4
 80008e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ea:	69fb      	ldr	r3, [r7, #28]
 80008ec:	3304      	adds	r3, #4
 80008ee:	2b06      	cmp	r3, #6
 80008f0:	d902      	bls.n	80008f8 <NVIC_EncodePriority+0x30>
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	3b03      	subs	r3, #3
 80008f6:	e000      	b.n	80008fa <NVIC_EncodePriority+0x32>
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000900:	69bb      	ldr	r3, [r7, #24]
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	43da      	mvns	r2, r3
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	401a      	ands	r2, r3
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000910:	f04f 31ff 	mov.w	r1, #4294967295
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	fa01 f303 	lsl.w	r3, r1, r3
 800091a:	43d9      	mvns	r1, r3
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000920:	4313      	orrs	r3, r2
         );
}
 8000922:	4618      	mov	r0, r3
 8000924:	3724      	adds	r7, #36	; 0x24
 8000926:	46bd      	mov	sp, r7
 8000928:	bc80      	pop	{r7}
 800092a:	4770      	bx	lr

0800092c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	3b01      	subs	r3, #1
 8000938:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800093c:	d301      	bcc.n	8000942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800093e:	2301      	movs	r3, #1
 8000940:	e00f      	b.n	8000962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000942:	4a0a      	ldr	r2, [pc, #40]	; (800096c <SysTick_Config+0x40>)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3b01      	subs	r3, #1
 8000948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800094a:	210f      	movs	r1, #15
 800094c:	f04f 30ff 	mov.w	r0, #4294967295
 8000950:	f7ff ff90 	bl	8000874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000954:	4b05      	ldr	r3, [pc, #20]	; (800096c <SysTick_Config+0x40>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800095a:	4b04      	ldr	r3, [pc, #16]	; (800096c <SysTick_Config+0x40>)
 800095c:	2207      	movs	r2, #7
 800095e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000960:	2300      	movs	r3, #0
}
 8000962:	4618      	mov	r0, r3
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	e000e010 	.word	0xe000e010

08000970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f7ff ff49 	bl	8000810 <__NVIC_SetPriorityGrouping>
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000986:	b580      	push	{r7, lr}
 8000988:	b086      	sub	sp, #24
 800098a:	af00      	add	r7, sp, #0
 800098c:	4603      	mov	r3, r0
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
 8000992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000998:	f7ff ff5e 	bl	8000858 <__NVIC_GetPriorityGrouping>
 800099c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800099e:	687a      	ldr	r2, [r7, #4]
 80009a0:	68b9      	ldr	r1, [r7, #8]
 80009a2:	6978      	ldr	r0, [r7, #20]
 80009a4:	f7ff ff90 	bl	80008c8 <NVIC_EncodePriority>
 80009a8:	4602      	mov	r2, r0
 80009aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ae:	4611      	mov	r1, r2
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff ff5f 	bl	8000874 <__NVIC_SetPriority>
}
 80009b6:	bf00      	nop
 80009b8:	3718      	adds	r7, #24
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b082      	sub	sp, #8
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff ffb0 	bl	800092c <SysTick_Config>
 80009cc:	4603      	mov	r3, r0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
	...

080009d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009d8:	b480      	push	{r7}
 80009da:	b08b      	sub	sp, #44	; 0x2c
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009e2:	2300      	movs	r3, #0
 80009e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009e6:	2300      	movs	r3, #0
 80009e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ea:	e169      	b.n	8000cc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009ec:	2201      	movs	r2, #1
 80009ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f0:	fa02 f303 	lsl.w	r3, r2, r3
 80009f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	69fa      	ldr	r2, [r7, #28]
 80009fc:	4013      	ands	r3, r2
 80009fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a00:	69ba      	ldr	r2, [r7, #24]
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	f040 8158 	bne.w	8000cba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	4a9a      	ldr	r2, [pc, #616]	; (8000c78 <HAL_GPIO_Init+0x2a0>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d05e      	beq.n	8000ad2 <HAL_GPIO_Init+0xfa>
 8000a14:	4a98      	ldr	r2, [pc, #608]	; (8000c78 <HAL_GPIO_Init+0x2a0>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d875      	bhi.n	8000b06 <HAL_GPIO_Init+0x12e>
 8000a1a:	4a98      	ldr	r2, [pc, #608]	; (8000c7c <HAL_GPIO_Init+0x2a4>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d058      	beq.n	8000ad2 <HAL_GPIO_Init+0xfa>
 8000a20:	4a96      	ldr	r2, [pc, #600]	; (8000c7c <HAL_GPIO_Init+0x2a4>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d86f      	bhi.n	8000b06 <HAL_GPIO_Init+0x12e>
 8000a26:	4a96      	ldr	r2, [pc, #600]	; (8000c80 <HAL_GPIO_Init+0x2a8>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d052      	beq.n	8000ad2 <HAL_GPIO_Init+0xfa>
 8000a2c:	4a94      	ldr	r2, [pc, #592]	; (8000c80 <HAL_GPIO_Init+0x2a8>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d869      	bhi.n	8000b06 <HAL_GPIO_Init+0x12e>
 8000a32:	4a94      	ldr	r2, [pc, #592]	; (8000c84 <HAL_GPIO_Init+0x2ac>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d04c      	beq.n	8000ad2 <HAL_GPIO_Init+0xfa>
 8000a38:	4a92      	ldr	r2, [pc, #584]	; (8000c84 <HAL_GPIO_Init+0x2ac>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d863      	bhi.n	8000b06 <HAL_GPIO_Init+0x12e>
 8000a3e:	4a92      	ldr	r2, [pc, #584]	; (8000c88 <HAL_GPIO_Init+0x2b0>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d046      	beq.n	8000ad2 <HAL_GPIO_Init+0xfa>
 8000a44:	4a90      	ldr	r2, [pc, #576]	; (8000c88 <HAL_GPIO_Init+0x2b0>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d85d      	bhi.n	8000b06 <HAL_GPIO_Init+0x12e>
 8000a4a:	2b12      	cmp	r3, #18
 8000a4c:	d82a      	bhi.n	8000aa4 <HAL_GPIO_Init+0xcc>
 8000a4e:	2b12      	cmp	r3, #18
 8000a50:	d859      	bhi.n	8000b06 <HAL_GPIO_Init+0x12e>
 8000a52:	a201      	add	r2, pc, #4	; (adr r2, 8000a58 <HAL_GPIO_Init+0x80>)
 8000a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a58:	08000ad3 	.word	0x08000ad3
 8000a5c:	08000aad 	.word	0x08000aad
 8000a60:	08000abf 	.word	0x08000abf
 8000a64:	08000b01 	.word	0x08000b01
 8000a68:	08000b07 	.word	0x08000b07
 8000a6c:	08000b07 	.word	0x08000b07
 8000a70:	08000b07 	.word	0x08000b07
 8000a74:	08000b07 	.word	0x08000b07
 8000a78:	08000b07 	.word	0x08000b07
 8000a7c:	08000b07 	.word	0x08000b07
 8000a80:	08000b07 	.word	0x08000b07
 8000a84:	08000b07 	.word	0x08000b07
 8000a88:	08000b07 	.word	0x08000b07
 8000a8c:	08000b07 	.word	0x08000b07
 8000a90:	08000b07 	.word	0x08000b07
 8000a94:	08000b07 	.word	0x08000b07
 8000a98:	08000b07 	.word	0x08000b07
 8000a9c:	08000ab5 	.word	0x08000ab5
 8000aa0:	08000ac9 	.word	0x08000ac9
 8000aa4:	4a79      	ldr	r2, [pc, #484]	; (8000c8c <HAL_GPIO_Init+0x2b4>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d013      	beq.n	8000ad2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000aaa:	e02c      	b.n	8000b06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	623b      	str	r3, [r7, #32]
          break;
 8000ab2:	e029      	b.n	8000b08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	68db      	ldr	r3, [r3, #12]
 8000ab8:	3304      	adds	r3, #4
 8000aba:	623b      	str	r3, [r7, #32]
          break;
 8000abc:	e024      	b.n	8000b08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	68db      	ldr	r3, [r3, #12]
 8000ac2:	3308      	adds	r3, #8
 8000ac4:	623b      	str	r3, [r7, #32]
          break;
 8000ac6:	e01f      	b.n	8000b08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	330c      	adds	r3, #12
 8000ace:	623b      	str	r3, [r7, #32]
          break;
 8000ad0:	e01a      	b.n	8000b08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	689b      	ldr	r3, [r3, #8]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d102      	bne.n	8000ae0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ada:	2304      	movs	r3, #4
 8000adc:	623b      	str	r3, [r7, #32]
          break;
 8000ade:	e013      	b.n	8000b08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d105      	bne.n	8000af4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ae8:	2308      	movs	r3, #8
 8000aea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	69fa      	ldr	r2, [r7, #28]
 8000af0:	611a      	str	r2, [r3, #16]
          break;
 8000af2:	e009      	b.n	8000b08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000af4:	2308      	movs	r3, #8
 8000af6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	69fa      	ldr	r2, [r7, #28]
 8000afc:	615a      	str	r2, [r3, #20]
          break;
 8000afe:	e003      	b.n	8000b08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b00:	2300      	movs	r3, #0
 8000b02:	623b      	str	r3, [r7, #32]
          break;
 8000b04:	e000      	b.n	8000b08 <HAL_GPIO_Init+0x130>
          break;
 8000b06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	2bff      	cmp	r3, #255	; 0xff
 8000b0c:	d801      	bhi.n	8000b12 <HAL_GPIO_Init+0x13a>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	e001      	b.n	8000b16 <HAL_GPIO_Init+0x13e>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	3304      	adds	r3, #4
 8000b16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b18:	69bb      	ldr	r3, [r7, #24]
 8000b1a:	2bff      	cmp	r3, #255	; 0xff
 8000b1c:	d802      	bhi.n	8000b24 <HAL_GPIO_Init+0x14c>
 8000b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	e002      	b.n	8000b2a <HAL_GPIO_Init+0x152>
 8000b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b26:	3b08      	subs	r3, #8
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	210f      	movs	r1, #15
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	fa01 f303 	lsl.w	r3, r1, r3
 8000b38:	43db      	mvns	r3, r3
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	6a39      	ldr	r1, [r7, #32]
 8000b3e:	693b      	ldr	r3, [r7, #16]
 8000b40:	fa01 f303 	lsl.w	r3, r1, r3
 8000b44:	431a      	orrs	r2, r3
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	f000 80b1 	beq.w	8000cba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b58:	4b4d      	ldr	r3, [pc, #308]	; (8000c90 <HAL_GPIO_Init+0x2b8>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	4a4c      	ldr	r2, [pc, #304]	; (8000c90 <HAL_GPIO_Init+0x2b8>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	6193      	str	r3, [r2, #24]
 8000b64:	4b4a      	ldr	r3, [pc, #296]	; (8000c90 <HAL_GPIO_Init+0x2b8>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b70:	4a48      	ldr	r2, [pc, #288]	; (8000c94 <HAL_GPIO_Init+0x2bc>)
 8000b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b74:	089b      	lsrs	r3, r3, #2
 8000b76:	3302      	adds	r3, #2
 8000b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b80:	f003 0303 	and.w	r3, r3, #3
 8000b84:	009b      	lsls	r3, r3, #2
 8000b86:	220f      	movs	r2, #15
 8000b88:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	68fa      	ldr	r2, [r7, #12]
 8000b90:	4013      	ands	r3, r2
 8000b92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a40      	ldr	r2, [pc, #256]	; (8000c98 <HAL_GPIO_Init+0x2c0>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d013      	beq.n	8000bc4 <HAL_GPIO_Init+0x1ec>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a3f      	ldr	r2, [pc, #252]	; (8000c9c <HAL_GPIO_Init+0x2c4>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d00d      	beq.n	8000bc0 <HAL_GPIO_Init+0x1e8>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4a3e      	ldr	r2, [pc, #248]	; (8000ca0 <HAL_GPIO_Init+0x2c8>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d007      	beq.n	8000bbc <HAL_GPIO_Init+0x1e4>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4a3d      	ldr	r2, [pc, #244]	; (8000ca4 <HAL_GPIO_Init+0x2cc>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d101      	bne.n	8000bb8 <HAL_GPIO_Init+0x1e0>
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	e006      	b.n	8000bc6 <HAL_GPIO_Init+0x1ee>
 8000bb8:	2304      	movs	r3, #4
 8000bba:	e004      	b.n	8000bc6 <HAL_GPIO_Init+0x1ee>
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	e002      	b.n	8000bc6 <HAL_GPIO_Init+0x1ee>
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	e000      	b.n	8000bc6 <HAL_GPIO_Init+0x1ee>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bc8:	f002 0203 	and.w	r2, r2, #3
 8000bcc:	0092      	lsls	r2, r2, #2
 8000bce:	4093      	lsls	r3, r2
 8000bd0:	68fa      	ldr	r2, [r7, #12]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bd6:	492f      	ldr	r1, [pc, #188]	; (8000c94 <HAL_GPIO_Init+0x2bc>)
 8000bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bda:	089b      	lsrs	r3, r3, #2
 8000bdc:	3302      	adds	r3, #2
 8000bde:	68fa      	ldr	r2, [r7, #12]
 8000be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d006      	beq.n	8000bfe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bf0:	4b2d      	ldr	r3, [pc, #180]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	492c      	ldr	r1, [pc, #176]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	600b      	str	r3, [r1, #0]
 8000bfc:	e006      	b.n	8000c0c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	43db      	mvns	r3, r3
 8000c06:	4928      	ldr	r1, [pc, #160]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c08:	4013      	ands	r3, r2
 8000c0a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d006      	beq.n	8000c26 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c18:	4b23      	ldr	r3, [pc, #140]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c1a:	685a      	ldr	r2, [r3, #4]
 8000c1c:	4922      	ldr	r1, [pc, #136]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	604b      	str	r3, [r1, #4]
 8000c24:	e006      	b.n	8000c34 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c26:	4b20      	ldr	r3, [pc, #128]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c28:	685a      	ldr	r2, [r3, #4]
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	491e      	ldr	r1, [pc, #120]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c30:	4013      	ands	r3, r2
 8000c32:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d006      	beq.n	8000c4e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c40:	4b19      	ldr	r3, [pc, #100]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c42:	689a      	ldr	r2, [r3, #8]
 8000c44:	4918      	ldr	r1, [pc, #96]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c46:	69bb      	ldr	r3, [r7, #24]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	608b      	str	r3, [r1, #8]
 8000c4c:	e006      	b.n	8000c5c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c4e:	4b16      	ldr	r3, [pc, #88]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c50:	689a      	ldr	r2, [r3, #8]
 8000c52:	69bb      	ldr	r3, [r7, #24]
 8000c54:	43db      	mvns	r3, r3
 8000c56:	4914      	ldr	r1, [pc, #80]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c58:	4013      	ands	r3, r2
 8000c5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d021      	beq.n	8000cac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c68:	4b0f      	ldr	r3, [pc, #60]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c6a:	68da      	ldr	r2, [r3, #12]
 8000c6c:	490e      	ldr	r1, [pc, #56]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000c6e:	69bb      	ldr	r3, [r7, #24]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	60cb      	str	r3, [r1, #12]
 8000c74:	e021      	b.n	8000cba <HAL_GPIO_Init+0x2e2>
 8000c76:	bf00      	nop
 8000c78:	10320000 	.word	0x10320000
 8000c7c:	10310000 	.word	0x10310000
 8000c80:	10220000 	.word	0x10220000
 8000c84:	10210000 	.word	0x10210000
 8000c88:	10120000 	.word	0x10120000
 8000c8c:	10110000 	.word	0x10110000
 8000c90:	40021000 	.word	0x40021000
 8000c94:	40010000 	.word	0x40010000
 8000c98:	40010800 	.word	0x40010800
 8000c9c:	40010c00 	.word	0x40010c00
 8000ca0:	40011000 	.word	0x40011000
 8000ca4:	40011400 	.word	0x40011400
 8000ca8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cac:	4b0b      	ldr	r3, [pc, #44]	; (8000cdc <HAL_GPIO_Init+0x304>)
 8000cae:	68da      	ldr	r2, [r3, #12]
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	43db      	mvns	r3, r3
 8000cb4:	4909      	ldr	r1, [pc, #36]	; (8000cdc <HAL_GPIO_Init+0x304>)
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	f47f ae8e 	bne.w	80009ec <HAL_GPIO_Init+0x14>
  }
}
 8000cd0:	bf00      	nop
 8000cd2:	bf00      	nop
 8000cd4:	372c      	adds	r7, #44	; 0x2c
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bc80      	pop	{r7}
 8000cda:	4770      	bx	lr
 8000cdc:	40010400 	.word	0x40010400

08000ce0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	460b      	mov	r3, r1
 8000cea:	807b      	strh	r3, [r7, #2]
 8000cec:	4613      	mov	r3, r2
 8000cee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cf0:	787b      	ldrb	r3, [r7, #1]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d003      	beq.n	8000cfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cf6:	887a      	ldrh	r2, [r7, #2]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cfc:	e003      	b.n	8000d06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cfe:	887b      	ldrh	r3, [r7, #2]
 8000d00:	041a      	lsls	r2, r3, #16
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	611a      	str	r2, [r3, #16]
}
 8000d06:	bf00      	nop
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr

08000d10 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d22:	887a      	ldrh	r2, [r7, #2]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4013      	ands	r3, r2
 8000d28:	041a      	lsls	r2, r3, #16
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	43d9      	mvns	r1, r3
 8000d2e:	887b      	ldrh	r3, [r7, #2]
 8000d30:	400b      	ands	r3, r1
 8000d32:	431a      	orrs	r2, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	611a      	str	r2, [r3, #16]
}
 8000d38:	bf00      	nop
 8000d3a:	3714      	adds	r7, #20
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr
	...

08000d44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d101      	bne.n	8000d56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	e272      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f000 8087 	beq.w	8000e72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d64:	4b92      	ldr	r3, [pc, #584]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f003 030c 	and.w	r3, r3, #12
 8000d6c:	2b04      	cmp	r3, #4
 8000d6e:	d00c      	beq.n	8000d8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d70:	4b8f      	ldr	r3, [pc, #572]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f003 030c 	and.w	r3, r3, #12
 8000d78:	2b08      	cmp	r3, #8
 8000d7a:	d112      	bne.n	8000da2 <HAL_RCC_OscConfig+0x5e>
 8000d7c:	4b8c      	ldr	r3, [pc, #560]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d88:	d10b      	bne.n	8000da2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d8a:	4b89      	ldr	r3, [pc, #548]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d06c      	beq.n	8000e70 <HAL_RCC_OscConfig+0x12c>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d168      	bne.n	8000e70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e24c      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000daa:	d106      	bne.n	8000dba <HAL_RCC_OscConfig+0x76>
 8000dac:	4b80      	ldr	r3, [pc, #512]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a7f      	ldr	r2, [pc, #508]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000db2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000db6:	6013      	str	r3, [r2, #0]
 8000db8:	e02e      	b.n	8000e18 <HAL_RCC_OscConfig+0xd4>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d10c      	bne.n	8000ddc <HAL_RCC_OscConfig+0x98>
 8000dc2:	4b7b      	ldr	r3, [pc, #492]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a7a      	ldr	r2, [pc, #488]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	4b78      	ldr	r3, [pc, #480]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a77      	ldr	r2, [pc, #476]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000dd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dd8:	6013      	str	r3, [r2, #0]
 8000dda:	e01d      	b.n	8000e18 <HAL_RCC_OscConfig+0xd4>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000de4:	d10c      	bne.n	8000e00 <HAL_RCC_OscConfig+0xbc>
 8000de6:	4b72      	ldr	r3, [pc, #456]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a71      	ldr	r2, [pc, #452]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000df0:	6013      	str	r3, [r2, #0]
 8000df2:	4b6f      	ldr	r3, [pc, #444]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a6e      	ldr	r2, [pc, #440]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dfc:	6013      	str	r3, [r2, #0]
 8000dfe:	e00b      	b.n	8000e18 <HAL_RCC_OscConfig+0xd4>
 8000e00:	4b6b      	ldr	r3, [pc, #428]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a6a      	ldr	r2, [pc, #424]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e0a:	6013      	str	r3, [r2, #0]
 8000e0c:	4b68      	ldr	r3, [pc, #416]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a67      	ldr	r2, [pc, #412]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d013      	beq.n	8000e48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e20:	f7ff fcec 	bl	80007fc <HAL_GetTick>
 8000e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e26:	e008      	b.n	8000e3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e28:	f7ff fce8 	bl	80007fc <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b64      	cmp	r3, #100	; 0x64
 8000e34:	d901      	bls.n	8000e3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e200      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e3a:	4b5d      	ldr	r3, [pc, #372]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0f0      	beq.n	8000e28 <HAL_RCC_OscConfig+0xe4>
 8000e46:	e014      	b.n	8000e72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e48:	f7ff fcd8 	bl	80007fc <HAL_GetTick>
 8000e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e4e:	e008      	b.n	8000e62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e50:	f7ff fcd4 	bl	80007fc <HAL_GetTick>
 8000e54:	4602      	mov	r2, r0
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	2b64      	cmp	r3, #100	; 0x64
 8000e5c:	d901      	bls.n	8000e62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	e1ec      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e62:	4b53      	ldr	r3, [pc, #332]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d1f0      	bne.n	8000e50 <HAL_RCC_OscConfig+0x10c>
 8000e6e:	e000      	b.n	8000e72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d063      	beq.n	8000f46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e7e:	4b4c      	ldr	r3, [pc, #304]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 030c 	and.w	r3, r3, #12
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d00b      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e8a:	4b49      	ldr	r3, [pc, #292]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f003 030c 	and.w	r3, r3, #12
 8000e92:	2b08      	cmp	r3, #8
 8000e94:	d11c      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x18c>
 8000e96:	4b46      	ldr	r3, [pc, #280]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d116      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea2:	4b43      	ldr	r3, [pc, #268]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f003 0302 	and.w	r3, r3, #2
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d005      	beq.n	8000eba <HAL_RCC_OscConfig+0x176>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	691b      	ldr	r3, [r3, #16]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d001      	beq.n	8000eba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e1c0      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eba:	4b3d      	ldr	r3, [pc, #244]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	00db      	lsls	r3, r3, #3
 8000ec8:	4939      	ldr	r1, [pc, #228]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ece:	e03a      	b.n	8000f46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	691b      	ldr	r3, [r3, #16]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d020      	beq.n	8000f1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ed8:	4b36      	ldr	r3, [pc, #216]	; (8000fb4 <HAL_RCC_OscConfig+0x270>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ede:	f7ff fc8d 	bl	80007fc <HAL_GetTick>
 8000ee2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee4:	e008      	b.n	8000ef8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ee6:	f7ff fc89 	bl	80007fc <HAL_GetTick>
 8000eea:	4602      	mov	r2, r0
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d901      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	e1a1      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef8:	4b2d      	ldr	r3, [pc, #180]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 0302 	and.w	r3, r3, #2
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0f0      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f04:	4b2a      	ldr	r3, [pc, #168]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	695b      	ldr	r3, [r3, #20]
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	4927      	ldr	r1, [pc, #156]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000f14:	4313      	orrs	r3, r2
 8000f16:	600b      	str	r3, [r1, #0]
 8000f18:	e015      	b.n	8000f46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f1a:	4b26      	ldr	r3, [pc, #152]	; (8000fb4 <HAL_RCC_OscConfig+0x270>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f20:	f7ff fc6c 	bl	80007fc <HAL_GetTick>
 8000f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f26:	e008      	b.n	8000f3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f28:	f7ff fc68 	bl	80007fc <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e180      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f3a:	4b1d      	ldr	r3, [pc, #116]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1f0      	bne.n	8000f28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f003 0308 	and.w	r3, r3, #8
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d03a      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d019      	beq.n	8000f8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f5a:	4b17      	ldr	r3, [pc, #92]	; (8000fb8 <HAL_RCC_OscConfig+0x274>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f60:	f7ff fc4c 	bl	80007fc <HAL_GetTick>
 8000f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f66:	e008      	b.n	8000f7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f68:	f7ff fc48 	bl	80007fc <HAL_GetTick>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d901      	bls.n	8000f7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f76:	2303      	movs	r3, #3
 8000f78:	e160      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f7a:	4b0d      	ldr	r3, [pc, #52]	; (8000fb0 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0f0      	beq.n	8000f68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f86:	2001      	movs	r0, #1
 8000f88:	f000 fad8 	bl	800153c <RCC_Delay>
 8000f8c:	e01c      	b.n	8000fc8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <HAL_RCC_OscConfig+0x274>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f94:	f7ff fc32 	bl	80007fc <HAL_GetTick>
 8000f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f9a:	e00f      	b.n	8000fbc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f9c:	f7ff fc2e 	bl	80007fc <HAL_GetTick>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d908      	bls.n	8000fbc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000faa:	2303      	movs	r3, #3
 8000fac:	e146      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	42420000 	.word	0x42420000
 8000fb8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fbc:	4b92      	ldr	r3, [pc, #584]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8000fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d1e9      	bne.n	8000f9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0304 	and.w	r3, r3, #4
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	f000 80a6 	beq.w	8001122 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fda:	4b8b      	ldr	r3, [pc, #556]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d10d      	bne.n	8001002 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fe6:	4b88      	ldr	r3, [pc, #544]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8000fe8:	69db      	ldr	r3, [r3, #28]
 8000fea:	4a87      	ldr	r2, [pc, #540]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff0:	61d3      	str	r3, [r2, #28]
 8000ff2:	4b85      	ldr	r3, [pc, #532]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ffe:	2301      	movs	r3, #1
 8001000:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001002:	4b82      	ldr	r3, [pc, #520]	; (800120c <HAL_RCC_OscConfig+0x4c8>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800100a:	2b00      	cmp	r3, #0
 800100c:	d118      	bne.n	8001040 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800100e:	4b7f      	ldr	r3, [pc, #508]	; (800120c <HAL_RCC_OscConfig+0x4c8>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a7e      	ldr	r2, [pc, #504]	; (800120c <HAL_RCC_OscConfig+0x4c8>)
 8001014:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001018:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800101a:	f7ff fbef 	bl	80007fc <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001022:	f7ff fbeb 	bl	80007fc <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b64      	cmp	r3, #100	; 0x64
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e103      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001034:	4b75      	ldr	r3, [pc, #468]	; (800120c <HAL_RCC_OscConfig+0x4c8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800103c:	2b00      	cmp	r3, #0
 800103e:	d0f0      	beq.n	8001022 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d106      	bne.n	8001056 <HAL_RCC_OscConfig+0x312>
 8001048:	4b6f      	ldr	r3, [pc, #444]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800104a:	6a1b      	ldr	r3, [r3, #32]
 800104c:	4a6e      	ldr	r2, [pc, #440]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800104e:	f043 0301 	orr.w	r3, r3, #1
 8001052:	6213      	str	r3, [r2, #32]
 8001054:	e02d      	b.n	80010b2 <HAL_RCC_OscConfig+0x36e>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d10c      	bne.n	8001078 <HAL_RCC_OscConfig+0x334>
 800105e:	4b6a      	ldr	r3, [pc, #424]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001060:	6a1b      	ldr	r3, [r3, #32]
 8001062:	4a69      	ldr	r2, [pc, #420]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001064:	f023 0301 	bic.w	r3, r3, #1
 8001068:	6213      	str	r3, [r2, #32]
 800106a:	4b67      	ldr	r3, [pc, #412]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800106c:	6a1b      	ldr	r3, [r3, #32]
 800106e:	4a66      	ldr	r2, [pc, #408]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001070:	f023 0304 	bic.w	r3, r3, #4
 8001074:	6213      	str	r3, [r2, #32]
 8001076:	e01c      	b.n	80010b2 <HAL_RCC_OscConfig+0x36e>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	2b05      	cmp	r3, #5
 800107e:	d10c      	bne.n	800109a <HAL_RCC_OscConfig+0x356>
 8001080:	4b61      	ldr	r3, [pc, #388]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001082:	6a1b      	ldr	r3, [r3, #32]
 8001084:	4a60      	ldr	r2, [pc, #384]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001086:	f043 0304 	orr.w	r3, r3, #4
 800108a:	6213      	str	r3, [r2, #32]
 800108c:	4b5e      	ldr	r3, [pc, #376]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800108e:	6a1b      	ldr	r3, [r3, #32]
 8001090:	4a5d      	ldr	r2, [pc, #372]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6213      	str	r3, [r2, #32]
 8001098:	e00b      	b.n	80010b2 <HAL_RCC_OscConfig+0x36e>
 800109a:	4b5b      	ldr	r3, [pc, #364]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800109c:	6a1b      	ldr	r3, [r3, #32]
 800109e:	4a5a      	ldr	r2, [pc, #360]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 80010a0:	f023 0301 	bic.w	r3, r3, #1
 80010a4:	6213      	str	r3, [r2, #32]
 80010a6:	4b58      	ldr	r3, [pc, #352]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	6a1b      	ldr	r3, [r3, #32]
 80010aa:	4a57      	ldr	r2, [pc, #348]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 80010ac:	f023 0304 	bic.w	r3, r3, #4
 80010b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d015      	beq.n	80010e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ba:	f7ff fb9f 	bl	80007fc <HAL_GetTick>
 80010be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010c0:	e00a      	b.n	80010d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010c2:	f7ff fb9b 	bl	80007fc <HAL_GetTick>
 80010c6:	4602      	mov	r2, r0
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d901      	bls.n	80010d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	e0b1      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010d8:	4b4b      	ldr	r3, [pc, #300]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 80010da:	6a1b      	ldr	r3, [r3, #32]
 80010dc:	f003 0302 	and.w	r3, r3, #2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d0ee      	beq.n	80010c2 <HAL_RCC_OscConfig+0x37e>
 80010e4:	e014      	b.n	8001110 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e6:	f7ff fb89 	bl	80007fc <HAL_GetTick>
 80010ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010ec:	e00a      	b.n	8001104 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ee:	f7ff fb85 	bl	80007fc <HAL_GetTick>
 80010f2:	4602      	mov	r2, r0
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d901      	bls.n	8001104 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e09b      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001104:	4b40      	ldr	r3, [pc, #256]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	f003 0302 	and.w	r3, r3, #2
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1ee      	bne.n	80010ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001110:	7dfb      	ldrb	r3, [r7, #23]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d105      	bne.n	8001122 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001116:	4b3c      	ldr	r3, [pc, #240]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	4a3b      	ldr	r2, [pc, #236]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800111c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001120:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	2b00      	cmp	r3, #0
 8001128:	f000 8087 	beq.w	800123a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800112c:	4b36      	ldr	r3, [pc, #216]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f003 030c 	and.w	r3, r3, #12
 8001134:	2b08      	cmp	r3, #8
 8001136:	d061      	beq.n	80011fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	69db      	ldr	r3, [r3, #28]
 800113c:	2b02      	cmp	r3, #2
 800113e:	d146      	bne.n	80011ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001140:	4b33      	ldr	r3, [pc, #204]	; (8001210 <HAL_RCC_OscConfig+0x4cc>)
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001146:	f7ff fb59 	bl	80007fc <HAL_GetTick>
 800114a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800114c:	e008      	b.n	8001160 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800114e:	f7ff fb55 	bl	80007fc <HAL_GetTick>
 8001152:	4602      	mov	r2, r0
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e06d      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001160:	4b29      	ldr	r3, [pc, #164]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1f0      	bne.n	800114e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6a1b      	ldr	r3, [r3, #32]
 8001170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001174:	d108      	bne.n	8001188 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001176:	4b24      	ldr	r3, [pc, #144]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	4921      	ldr	r1, [pc, #132]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 8001184:	4313      	orrs	r3, r2
 8001186:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001188:	4b1f      	ldr	r3, [pc, #124]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6a19      	ldr	r1, [r3, #32]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001198:	430b      	orrs	r3, r1
 800119a:	491b      	ldr	r1, [pc, #108]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 800119c:	4313      	orrs	r3, r2
 800119e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011a0:	4b1b      	ldr	r3, [pc, #108]	; (8001210 <HAL_RCC_OscConfig+0x4cc>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a6:	f7ff fb29 	bl	80007fc <HAL_GetTick>
 80011aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011ac:	e008      	b.n	80011c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011ae:	f7ff fb25 	bl	80007fc <HAL_GetTick>
 80011b2:	4602      	mov	r2, r0
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e03d      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0f0      	beq.n	80011ae <HAL_RCC_OscConfig+0x46a>
 80011cc:	e035      	b.n	800123a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <HAL_RCC_OscConfig+0x4cc>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d4:	f7ff fb12 	bl	80007fc <HAL_GetTick>
 80011d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011da:	e008      	b.n	80011ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011dc:	f7ff fb0e 	bl	80007fc <HAL_GetTick>
 80011e0:	4602      	mov	r2, r0
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d901      	bls.n	80011ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e026      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ee:	4b06      	ldr	r3, [pc, #24]	; (8001208 <HAL_RCC_OscConfig+0x4c4>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d1f0      	bne.n	80011dc <HAL_RCC_OscConfig+0x498>
 80011fa:	e01e      	b.n	800123a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	69db      	ldr	r3, [r3, #28]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d107      	bne.n	8001214 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e019      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
 8001208:	40021000 	.word	0x40021000
 800120c:	40007000 	.word	0x40007000
 8001210:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <HAL_RCC_OscConfig+0x500>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	429a      	cmp	r2, r3
 8001226:	d106      	bne.n	8001236 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001232:	429a      	cmp	r2, r3
 8001234:	d001      	beq.n	800123a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e000      	b.n	800123c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40021000 	.word	0x40021000

08001248 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e0d0      	b.n	80013fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800125c:	4b6a      	ldr	r3, [pc, #424]	; (8001408 <HAL_RCC_ClockConfig+0x1c0>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0307 	and.w	r3, r3, #7
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	429a      	cmp	r2, r3
 8001268:	d910      	bls.n	800128c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800126a:	4b67      	ldr	r3, [pc, #412]	; (8001408 <HAL_RCC_ClockConfig+0x1c0>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f023 0207 	bic.w	r2, r3, #7
 8001272:	4965      	ldr	r1, [pc, #404]	; (8001408 <HAL_RCC_ClockConfig+0x1c0>)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	4313      	orrs	r3, r2
 8001278:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800127a:	4b63      	ldr	r3, [pc, #396]	; (8001408 <HAL_RCC_ClockConfig+0x1c0>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0307 	and.w	r3, r3, #7
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	429a      	cmp	r2, r3
 8001286:	d001      	beq.n	800128c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e0b8      	b.n	80013fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0302 	and.w	r3, r3, #2
 8001294:	2b00      	cmp	r3, #0
 8001296:	d020      	beq.n	80012da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0304 	and.w	r3, r3, #4
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d005      	beq.n	80012b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012a4:	4b59      	ldr	r3, [pc, #356]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	4a58      	ldr	r2, [pc, #352]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80012aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80012ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 0308 	and.w	r3, r3, #8
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d005      	beq.n	80012c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012bc:	4b53      	ldr	r3, [pc, #332]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	4a52      	ldr	r2, [pc, #328]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80012c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c8:	4b50      	ldr	r3, [pc, #320]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	494d      	ldr	r1, [pc, #308]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80012d6:	4313      	orrs	r3, r2
 80012d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d040      	beq.n	8001368 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d107      	bne.n	80012fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ee:	4b47      	ldr	r3, [pc, #284]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d115      	bne.n	8001326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e07f      	b.n	80013fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	2b02      	cmp	r3, #2
 8001304:	d107      	bne.n	8001316 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001306:	4b41      	ldr	r3, [pc, #260]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d109      	bne.n	8001326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e073      	b.n	80013fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001316:	4b3d      	ldr	r3, [pc, #244]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0302 	and.w	r3, r3, #2
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e06b      	b.n	80013fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001326:	4b39      	ldr	r3, [pc, #228]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f023 0203 	bic.w	r2, r3, #3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	4936      	ldr	r1, [pc, #216]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001338:	f7ff fa60 	bl	80007fc <HAL_GetTick>
 800133c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800133e:	e00a      	b.n	8001356 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001340:	f7ff fa5c 	bl	80007fc <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	f241 3288 	movw	r2, #5000	; 0x1388
 800134e:	4293      	cmp	r3, r2
 8001350:	d901      	bls.n	8001356 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e053      	b.n	80013fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001356:	4b2d      	ldr	r3, [pc, #180]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f003 020c 	and.w	r2, r3, #12
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	429a      	cmp	r2, r3
 8001366:	d1eb      	bne.n	8001340 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001368:	4b27      	ldr	r3, [pc, #156]	; (8001408 <HAL_RCC_ClockConfig+0x1c0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0307 	and.w	r3, r3, #7
 8001370:	683a      	ldr	r2, [r7, #0]
 8001372:	429a      	cmp	r2, r3
 8001374:	d210      	bcs.n	8001398 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001376:	4b24      	ldr	r3, [pc, #144]	; (8001408 <HAL_RCC_ClockConfig+0x1c0>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f023 0207 	bic.w	r2, r3, #7
 800137e:	4922      	ldr	r1, [pc, #136]	; (8001408 <HAL_RCC_ClockConfig+0x1c0>)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	4313      	orrs	r3, r2
 8001384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001386:	4b20      	ldr	r3, [pc, #128]	; (8001408 <HAL_RCC_ClockConfig+0x1c0>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0307 	and.w	r3, r3, #7
 800138e:	683a      	ldr	r2, [r7, #0]
 8001390:	429a      	cmp	r2, r3
 8001392:	d001      	beq.n	8001398 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e032      	b.n	80013fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d008      	beq.n	80013b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	4916      	ldr	r1, [pc, #88]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80013b2:	4313      	orrs	r3, r2
 80013b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0308 	and.w	r3, r3, #8
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d009      	beq.n	80013d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013c2:	4b12      	ldr	r3, [pc, #72]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691b      	ldr	r3, [r3, #16]
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	490e      	ldr	r1, [pc, #56]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80013d2:	4313      	orrs	r3, r2
 80013d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013d6:	f000 f821 	bl	800141c <HAL_RCC_GetSysClockFreq>
 80013da:	4602      	mov	r2, r0
 80013dc:	4b0b      	ldr	r3, [pc, #44]	; (800140c <HAL_RCC_ClockConfig+0x1c4>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	091b      	lsrs	r3, r3, #4
 80013e2:	f003 030f 	and.w	r3, r3, #15
 80013e6:	490a      	ldr	r1, [pc, #40]	; (8001410 <HAL_RCC_ClockConfig+0x1c8>)
 80013e8:	5ccb      	ldrb	r3, [r1, r3]
 80013ea:	fa22 f303 	lsr.w	r3, r2, r3
 80013ee:	4a09      	ldr	r2, [pc, #36]	; (8001414 <HAL_RCC_ClockConfig+0x1cc>)
 80013f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <HAL_RCC_ClockConfig+0x1d0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff f9be 	bl	8000778 <HAL_InitTick>

  return HAL_OK;
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40022000 	.word	0x40022000
 800140c:	40021000 	.word	0x40021000
 8001410:	08002934 	.word	0x08002934
 8001414:	20000000 	.word	0x20000000
 8001418:	20000004 	.word	0x20000004

0800141c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800141c:	b490      	push	{r4, r7}
 800141e:	b08a      	sub	sp, #40	; 0x28
 8001420:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001422:	4b29      	ldr	r3, [pc, #164]	; (80014c8 <HAL_RCC_GetSysClockFreq+0xac>)
 8001424:	1d3c      	adds	r4, r7, #4
 8001426:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001428:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800142c:	f240 2301 	movw	r3, #513	; 0x201
 8001430:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
 8001436:	2300      	movs	r3, #0
 8001438:	61bb      	str	r3, [r7, #24]
 800143a:	2300      	movs	r3, #0
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001442:	2300      	movs	r3, #0
 8001444:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001446:	4b21      	ldr	r3, [pc, #132]	; (80014cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	f003 030c 	and.w	r3, r3, #12
 8001452:	2b04      	cmp	r3, #4
 8001454:	d002      	beq.n	800145c <HAL_RCC_GetSysClockFreq+0x40>
 8001456:	2b08      	cmp	r3, #8
 8001458:	d003      	beq.n	8001462 <HAL_RCC_GetSysClockFreq+0x46>
 800145a:	e02b      	b.n	80014b4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800145c:	4b1c      	ldr	r3, [pc, #112]	; (80014d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800145e:	623b      	str	r3, [r7, #32]
      break;
 8001460:	e02b      	b.n	80014ba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	0c9b      	lsrs	r3, r3, #18
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	3328      	adds	r3, #40	; 0x28
 800146c:	443b      	add	r3, r7
 800146e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001472:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d012      	beq.n	80014a4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800147e:	4b13      	ldr	r3, [pc, #76]	; (80014cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	0c5b      	lsrs	r3, r3, #17
 8001484:	f003 0301 	and.w	r3, r3, #1
 8001488:	3328      	adds	r3, #40	; 0x28
 800148a:	443b      	add	r3, r7
 800148c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001490:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	4a0e      	ldr	r2, [pc, #56]	; (80014d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001496:	fb03 f202 	mul.w	r2, r3, r2
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	fbb2 f3f3 	udiv	r3, r2, r3
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
 80014a2:	e004      	b.n	80014ae <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	4a0b      	ldr	r2, [pc, #44]	; (80014d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014a8:	fb02 f303 	mul.w	r3, r2, r3
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80014ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b0:	623b      	str	r3, [r7, #32]
      break;
 80014b2:	e002      	b.n	80014ba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014b4:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014b6:	623b      	str	r3, [r7, #32]
      break;
 80014b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014ba:	6a3b      	ldr	r3, [r7, #32]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3728      	adds	r7, #40	; 0x28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc90      	pop	{r4, r7}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	08002924 	.word	0x08002924
 80014cc:	40021000 	.word	0x40021000
 80014d0:	007a1200 	.word	0x007a1200
 80014d4:	003d0900 	.word	0x003d0900

080014d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014dc:	4b02      	ldr	r3, [pc, #8]	; (80014e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80014de:	681b      	ldr	r3, [r3, #0]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	20000000 	.word	0x20000000

080014ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014f0:	f7ff fff2 	bl	80014d8 <HAL_RCC_GetHCLKFreq>
 80014f4:	4602      	mov	r2, r0
 80014f6:	4b05      	ldr	r3, [pc, #20]	; (800150c <HAL_RCC_GetPCLK1Freq+0x20>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	0a1b      	lsrs	r3, r3, #8
 80014fc:	f003 0307 	and.w	r3, r3, #7
 8001500:	4903      	ldr	r1, [pc, #12]	; (8001510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001502:	5ccb      	ldrb	r3, [r1, r3]
 8001504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001508:	4618      	mov	r0, r3
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40021000 	.word	0x40021000
 8001510:	08002944 	.word	0x08002944

08001514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001518:	f7ff ffde 	bl	80014d8 <HAL_RCC_GetHCLKFreq>
 800151c:	4602      	mov	r2, r0
 800151e:	4b05      	ldr	r3, [pc, #20]	; (8001534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	0adb      	lsrs	r3, r3, #11
 8001524:	f003 0307 	and.w	r3, r3, #7
 8001528:	4903      	ldr	r1, [pc, #12]	; (8001538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800152a:	5ccb      	ldrb	r3, [r1, r3]
 800152c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001530:	4618      	mov	r0, r3
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40021000 	.word	0x40021000
 8001538:	08002944 	.word	0x08002944

0800153c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001544:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <RCC_Delay+0x34>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a0a      	ldr	r2, [pc, #40]	; (8001574 <RCC_Delay+0x38>)
 800154a:	fba2 2303 	umull	r2, r3, r2, r3
 800154e:	0a5b      	lsrs	r3, r3, #9
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	fb02 f303 	mul.w	r3, r2, r3
 8001556:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001558:	bf00      	nop
  }
  while (Delay --);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	1e5a      	subs	r2, r3, #1
 800155e:	60fa      	str	r2, [r7, #12]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f9      	bne.n	8001558 <RCC_Delay+0x1c>
}
 8001564:	bf00      	nop
 8001566:	bf00      	nop
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	20000000 	.word	0x20000000
 8001574:	10624dd3 	.word	0x10624dd3

08001578 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e041      	b.n	800160e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d106      	bne.n	80015a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f7fe ff68 	bl	8000474 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2202      	movs	r2, #2
 80015a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3304      	adds	r3, #4
 80015b4:	4619      	mov	r1, r3
 80015b6:	4610      	mov	r0, r2
 80015b8:	f000 f93c 	bl	8001834 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2201      	movs	r2, #1
 80015d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2201      	movs	r2, #1
 80015d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2201      	movs	r2, #1
 80015e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2201      	movs	r2, #1
 80015e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2201      	movs	r2, #1
 80015f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2201      	movs	r2, #1
 8001608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b01      	cmp	r3, #1
 800162a:	d001      	beq.n	8001630 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e032      	b.n	8001696 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2202      	movs	r2, #2
 8001634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a18      	ldr	r2, [pc, #96]	; (80016a0 <HAL_TIM_Base_Start+0x88>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d00e      	beq.n	8001660 <HAL_TIM_Base_Start+0x48>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800164a:	d009      	beq.n	8001660 <HAL_TIM_Base_Start+0x48>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a14      	ldr	r2, [pc, #80]	; (80016a4 <HAL_TIM_Base_Start+0x8c>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d004      	beq.n	8001660 <HAL_TIM_Base_Start+0x48>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a13      	ldr	r2, [pc, #76]	; (80016a8 <HAL_TIM_Base_Start+0x90>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d111      	bne.n	8001684 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2b06      	cmp	r3, #6
 8001670:	d010      	beq.n	8001694 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f042 0201 	orr.w	r2, r2, #1
 8001680:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001682:	e007      	b.n	8001694 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f042 0201 	orr.w	r2, r2, #1
 8001692:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001694:	2300      	movs	r3, #0
}
 8001696:	4618      	mov	r0, r3
 8001698:	3714      	adds	r7, #20
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	40012c00 	.word	0x40012c00
 80016a4:	40000400 	.word	0x40000400
 80016a8:	40000800 	.word	0x40000800

080016ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d101      	bne.n	80016c4 <HAL_TIM_ConfigClockSource+0x18>
 80016c0:	2302      	movs	r3, #2
 80016c2:	e0b3      	b.n	800182c <HAL_TIM_ConfigClockSource+0x180>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2201      	movs	r2, #1
 80016c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2202      	movs	r2, #2
 80016d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80016e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80016ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016fc:	d03e      	beq.n	800177c <HAL_TIM_ConfigClockSource+0xd0>
 80016fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001702:	f200 8087 	bhi.w	8001814 <HAL_TIM_ConfigClockSource+0x168>
 8001706:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800170a:	f000 8085 	beq.w	8001818 <HAL_TIM_ConfigClockSource+0x16c>
 800170e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001712:	d87f      	bhi.n	8001814 <HAL_TIM_ConfigClockSource+0x168>
 8001714:	2b70      	cmp	r3, #112	; 0x70
 8001716:	d01a      	beq.n	800174e <HAL_TIM_ConfigClockSource+0xa2>
 8001718:	2b70      	cmp	r3, #112	; 0x70
 800171a:	d87b      	bhi.n	8001814 <HAL_TIM_ConfigClockSource+0x168>
 800171c:	2b60      	cmp	r3, #96	; 0x60
 800171e:	d050      	beq.n	80017c2 <HAL_TIM_ConfigClockSource+0x116>
 8001720:	2b60      	cmp	r3, #96	; 0x60
 8001722:	d877      	bhi.n	8001814 <HAL_TIM_ConfigClockSource+0x168>
 8001724:	2b50      	cmp	r3, #80	; 0x50
 8001726:	d03c      	beq.n	80017a2 <HAL_TIM_ConfigClockSource+0xf6>
 8001728:	2b50      	cmp	r3, #80	; 0x50
 800172a:	d873      	bhi.n	8001814 <HAL_TIM_ConfigClockSource+0x168>
 800172c:	2b40      	cmp	r3, #64	; 0x40
 800172e:	d058      	beq.n	80017e2 <HAL_TIM_ConfigClockSource+0x136>
 8001730:	2b40      	cmp	r3, #64	; 0x40
 8001732:	d86f      	bhi.n	8001814 <HAL_TIM_ConfigClockSource+0x168>
 8001734:	2b30      	cmp	r3, #48	; 0x30
 8001736:	d064      	beq.n	8001802 <HAL_TIM_ConfigClockSource+0x156>
 8001738:	2b30      	cmp	r3, #48	; 0x30
 800173a:	d86b      	bhi.n	8001814 <HAL_TIM_ConfigClockSource+0x168>
 800173c:	2b20      	cmp	r3, #32
 800173e:	d060      	beq.n	8001802 <HAL_TIM_ConfigClockSource+0x156>
 8001740:	2b20      	cmp	r3, #32
 8001742:	d867      	bhi.n	8001814 <HAL_TIM_ConfigClockSource+0x168>
 8001744:	2b00      	cmp	r3, #0
 8001746:	d05c      	beq.n	8001802 <HAL_TIM_ConfigClockSource+0x156>
 8001748:	2b10      	cmp	r3, #16
 800174a:	d05a      	beq.n	8001802 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800174c:	e062      	b.n	8001814 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6818      	ldr	r0, [r3, #0]
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	6899      	ldr	r1, [r3, #8]
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	f000 f942 	bl	80019e6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001770:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	609a      	str	r2, [r3, #8]
      break;
 800177a:	e04e      	b.n	800181a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6818      	ldr	r0, [r3, #0]
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	6899      	ldr	r1, [r3, #8]
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685a      	ldr	r2, [r3, #4]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	f000 f92b 	bl	80019e6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800179e:	609a      	str	r2, [r3, #8]
      break;
 80017a0:	e03b      	b.n	800181a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6818      	ldr	r0, [r3, #0]
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	6859      	ldr	r1, [r3, #4]
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	461a      	mov	r2, r3
 80017b0:	f000 f8a2 	bl	80018f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2150      	movs	r1, #80	; 0x50
 80017ba:	4618      	mov	r0, r3
 80017bc:	f000 f8f9 	bl	80019b2 <TIM_ITRx_SetConfig>
      break;
 80017c0:	e02b      	b.n	800181a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6818      	ldr	r0, [r3, #0]
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	6859      	ldr	r1, [r3, #4]
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	461a      	mov	r2, r3
 80017d0:	f000 f8c0 	bl	8001954 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2160      	movs	r1, #96	; 0x60
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 f8e9 	bl	80019b2 <TIM_ITRx_SetConfig>
      break;
 80017e0:	e01b      	b.n	800181a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6818      	ldr	r0, [r3, #0]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	6859      	ldr	r1, [r3, #4]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	461a      	mov	r2, r3
 80017f0:	f000 f882 	bl	80018f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2140      	movs	r1, #64	; 0x40
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f8d9 	bl	80019b2 <TIM_ITRx_SetConfig>
      break;
 8001800:	e00b      	b.n	800181a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4619      	mov	r1, r3
 800180c:	4610      	mov	r0, r2
 800180e:	f000 f8d0 	bl	80019b2 <TIM_ITRx_SetConfig>
        break;
 8001812:	e002      	b.n	800181a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001814:	bf00      	nop
 8001816:	e000      	b.n	800181a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001818:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2201      	movs	r2, #1
 800181e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800182a:	2300      	movs	r3, #0
}
 800182c:	4618      	mov	r0, r3
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a29      	ldr	r2, [pc, #164]	; (80018ec <TIM_Base_SetConfig+0xb8>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d00b      	beq.n	8001864 <TIM_Base_SetConfig+0x30>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001852:	d007      	beq.n	8001864 <TIM_Base_SetConfig+0x30>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a26      	ldr	r2, [pc, #152]	; (80018f0 <TIM_Base_SetConfig+0xbc>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d003      	beq.n	8001864 <TIM_Base_SetConfig+0x30>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a25      	ldr	r2, [pc, #148]	; (80018f4 <TIM_Base_SetConfig+0xc0>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d108      	bne.n	8001876 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800186a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	4313      	orrs	r3, r2
 8001874:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a1c      	ldr	r2, [pc, #112]	; (80018ec <TIM_Base_SetConfig+0xb8>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d00b      	beq.n	8001896 <TIM_Base_SetConfig+0x62>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001884:	d007      	beq.n	8001896 <TIM_Base_SetConfig+0x62>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a19      	ldr	r2, [pc, #100]	; (80018f0 <TIM_Base_SetConfig+0xbc>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d003      	beq.n	8001896 <TIM_Base_SetConfig+0x62>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a18      	ldr	r2, [pc, #96]	; (80018f4 <TIM_Base_SetConfig+0xc0>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d108      	bne.n	80018a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800189c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	689a      	ldr	r2, [r3, #8]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a07      	ldr	r2, [pc, #28]	; (80018ec <TIM_Base_SetConfig+0xb8>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d103      	bne.n	80018dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	691a      	ldr	r2, [r3, #16]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2201      	movs	r2, #1
 80018e0:	615a      	str	r2, [r3, #20]
}
 80018e2:	bf00      	nop
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr
 80018ec:	40012c00 	.word	0x40012c00
 80018f0:	40000400 	.word	0x40000400
 80018f4:	40000800 	.word	0x40000800

080018f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	6a1b      	ldr	r3, [r3, #32]
 8001908:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6a1b      	ldr	r3, [r3, #32]
 800190e:	f023 0201 	bic.w	r2, r3, #1
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	011b      	lsls	r3, r3, #4
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	4313      	orrs	r3, r2
 800192c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	f023 030a 	bic.w	r3, r3, #10
 8001934:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	4313      	orrs	r3, r2
 800193c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	621a      	str	r2, [r3, #32]
}
 800194a:	bf00      	nop
 800194c:	371c      	adds	r7, #28
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001954:	b480      	push	{r7}
 8001956:	b087      	sub	sp, #28
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6a1b      	ldr	r3, [r3, #32]
 8001964:	f023 0210 	bic.w	r2, r3, #16
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800197e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	031b      	lsls	r3, r3, #12
 8001984:	697a      	ldr	r2, [r7, #20]
 8001986:	4313      	orrs	r3, r2
 8001988:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001990:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	4313      	orrs	r3, r2
 800199a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	697a      	ldr	r2, [r7, #20]
 80019a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	621a      	str	r2, [r3, #32]
}
 80019a8:	bf00      	nop
 80019aa:	371c      	adds	r7, #28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr

080019b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b085      	sub	sp, #20
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	f043 0307 	orr.w	r3, r3, #7
 80019d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	609a      	str	r2, [r3, #8]
}
 80019dc:	bf00      	nop
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr

080019e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b087      	sub	sp, #28
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
 80019f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a00:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	021a      	lsls	r2, r3, #8
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	431a      	orrs	r2, r3
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	697a      	ldr	r2, [r7, #20]
 8001a18:	609a      	str	r2, [r3, #8]
}
 8001a1a:	bf00      	nop
 8001a1c:	371c      	adds	r7, #28
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr

08001a24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d101      	bne.n	8001a3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001a38:	2302      	movs	r3, #2
 8001a3a:	e046      	b.n	8001aca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2201      	movs	r2, #1
 8001a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2202      	movs	r2, #2
 8001a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68fa      	ldr	r2, [r7, #12]
 8001a74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a16      	ldr	r2, [pc, #88]	; (8001ad4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d00e      	beq.n	8001a9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a88:	d009      	beq.n	8001a9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a12      	ldr	r2, [pc, #72]	; (8001ad8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d004      	beq.n	8001a9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a10      	ldr	r2, [pc, #64]	; (8001adc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d10c      	bne.n	8001ab8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001aa4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	68ba      	ldr	r2, [r7, #8]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	68ba      	ldr	r2, [r7, #8]
 8001ab6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr
 8001ad4:	40012c00 	.word	0x40012c00
 8001ad8:	40000400 	.word	0x40000400
 8001adc:	40000800 	.word	0x40000800

08001ae0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d101      	bne.n	8001af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e03f      	b.n	8001b72 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d106      	bne.n	8001b0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7fe fcd2 	bl	80004b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2224      	movs	r2, #36	; 0x24
 8001b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f000 f905 	bl	8001d34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	691a      	ldr	r2, [r3, #16]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	695a      	ldr	r2, [r3, #20]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	68da      	ldr	r2, [r3, #12]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2220      	movs	r2, #32
 8001b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b08a      	sub	sp, #40	; 0x28
 8001b7e:	af02      	add	r7, sp, #8
 8001b80:	60f8      	str	r0, [r7, #12]
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	603b      	str	r3, [r7, #0]
 8001b86:	4613      	mov	r3, r2
 8001b88:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b20      	cmp	r3, #32
 8001b98:	d17c      	bne.n	8001c94 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <HAL_UART_Transmit+0x2c>
 8001ba0:	88fb      	ldrh	r3, [r7, #6]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e075      	b.n	8001c96 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d101      	bne.n	8001bb8 <HAL_UART_Transmit+0x3e>
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	e06e      	b.n	8001c96 <HAL_UART_Transmit+0x11c>
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2221      	movs	r2, #33	; 0x21
 8001bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001bce:	f7fe fe15 	bl	80007fc <HAL_GetTick>
 8001bd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	88fa      	ldrh	r2, [r7, #6]
 8001bd8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	88fa      	ldrh	r2, [r7, #6]
 8001bde:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001be8:	d108      	bne.n	8001bfc <HAL_UART_Transmit+0x82>
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d104      	bne.n	8001bfc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	61bb      	str	r3, [r7, #24]
 8001bfa:	e003      	b.n	8001c04 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001c0c:	e02a      	b.n	8001c64 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	2200      	movs	r2, #0
 8001c16:	2180      	movs	r1, #128	; 0x80
 8001c18:	68f8      	ldr	r0, [r7, #12]
 8001c1a:	f000 f840 	bl	8001c9e <UART_WaitOnFlagUntilTimeout>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e036      	b.n	8001c96 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d10b      	bne.n	8001c46 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	881b      	ldrh	r3, [r3, #0]
 8001c32:	461a      	mov	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	3302      	adds	r3, #2
 8001c42:	61bb      	str	r3, [r7, #24]
 8001c44:	e007      	b.n	8001c56 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	781a      	ldrb	r2, [r3, #0]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	3301      	adds	r3, #1
 8001c54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1cf      	bne.n	8001c0e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	2200      	movs	r2, #0
 8001c76:	2140      	movs	r1, #64	; 0x40
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f000 f810 	bl	8001c9e <UART_WaitOnFlagUntilTimeout>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e006      	b.n	8001c96 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2220      	movs	r2, #32
 8001c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001c90:	2300      	movs	r3, #0
 8001c92:	e000      	b.n	8001c96 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001c94:	2302      	movs	r3, #2
  }
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3720      	adds	r7, #32
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b084      	sub	sp, #16
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	60f8      	str	r0, [r7, #12]
 8001ca6:	60b9      	str	r1, [r7, #8]
 8001ca8:	603b      	str	r3, [r7, #0]
 8001caa:	4613      	mov	r3, r2
 8001cac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cae:	e02c      	b.n	8001d0a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb6:	d028      	beq.n	8001d0a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d007      	beq.n	8001cce <UART_WaitOnFlagUntilTimeout+0x30>
 8001cbe:	f7fe fd9d 	bl	80007fc <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d21d      	bcs.n	8001d0a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68da      	ldr	r2, [r3, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001cdc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	695a      	ldr	r2, [r3, #20]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f022 0201 	bic.w	r2, r2, #1
 8001cec:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2220      	movs	r2, #32
 8001cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2220      	movs	r2, #32
 8001cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e00f      	b.n	8001d2a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	4013      	ands	r3, r2
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	bf0c      	ite	eq
 8001d1a:	2301      	moveq	r3, #1
 8001d1c:	2300      	movne	r3, #0
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	461a      	mov	r2, r3
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d0c3      	beq.n	8001cb0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68da      	ldr	r2, [r3, #12]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689a      	ldr	r2, [r3, #8]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	695b      	ldr	r3, [r3, #20]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001d6e:	f023 030c 	bic.w	r3, r3, #12
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	6812      	ldr	r2, [r2, #0]
 8001d76:	68b9      	ldr	r1, [r7, #8]
 8001d78:	430b      	orrs	r3, r1
 8001d7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699a      	ldr	r2, [r3, #24]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a2c      	ldr	r2, [pc, #176]	; (8001e48 <UART_SetConfig+0x114>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d103      	bne.n	8001da4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d9c:	f7ff fbba 	bl	8001514 <HAL_RCC_GetPCLK2Freq>
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	e002      	b.n	8001daa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001da4:	f7ff fba2 	bl	80014ec <HAL_RCC_GetPCLK1Freq>
 8001da8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	009a      	lsls	r2, r3, #2
 8001db4:	441a      	add	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc0:	4a22      	ldr	r2, [pc, #136]	; (8001e4c <UART_SetConfig+0x118>)
 8001dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc6:	095b      	lsrs	r3, r3, #5
 8001dc8:	0119      	lsls	r1, r3, #4
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	009a      	lsls	r2, r3, #2
 8001dd4:	441a      	add	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001de0:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <UART_SetConfig+0x118>)
 8001de2:	fba3 0302 	umull	r0, r3, r3, r2
 8001de6:	095b      	lsrs	r3, r3, #5
 8001de8:	2064      	movs	r0, #100	; 0x64
 8001dea:	fb00 f303 	mul.w	r3, r0, r3
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	011b      	lsls	r3, r3, #4
 8001df2:	3332      	adds	r3, #50	; 0x32
 8001df4:	4a15      	ldr	r2, [pc, #84]	; (8001e4c <UART_SetConfig+0x118>)
 8001df6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfa:	095b      	lsrs	r3, r3, #5
 8001dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e00:	4419      	add	r1, r3
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	4613      	mov	r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	009a      	lsls	r2, r3, #2
 8001e0c:	441a      	add	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e18:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <UART_SetConfig+0x118>)
 8001e1a:	fba3 0302 	umull	r0, r3, r3, r2
 8001e1e:	095b      	lsrs	r3, r3, #5
 8001e20:	2064      	movs	r0, #100	; 0x64
 8001e22:	fb00 f303 	mul.w	r3, r0, r3
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	011b      	lsls	r3, r3, #4
 8001e2a:	3332      	adds	r3, #50	; 0x32
 8001e2c:	4a07      	ldr	r2, [pc, #28]	; (8001e4c <UART_SetConfig+0x118>)
 8001e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e32:	095b      	lsrs	r3, r3, #5
 8001e34:	f003 020f 	and.w	r2, r3, #15
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	440a      	add	r2, r1
 8001e3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001e40:	bf00      	nop
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40013800 	.word	0x40013800
 8001e4c:	51eb851f 	.word	0x51eb851f

08001e50 <__errno>:
 8001e50:	4b01      	ldr	r3, [pc, #4]	; (8001e58 <__errno+0x8>)
 8001e52:	6818      	ldr	r0, [r3, #0]
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	2000000c 	.word	0x2000000c

08001e5c <__libc_init_array>:
 8001e5c:	b570      	push	{r4, r5, r6, lr}
 8001e5e:	2600      	movs	r6, #0
 8001e60:	4d0c      	ldr	r5, [pc, #48]	; (8001e94 <__libc_init_array+0x38>)
 8001e62:	4c0d      	ldr	r4, [pc, #52]	; (8001e98 <__libc_init_array+0x3c>)
 8001e64:	1b64      	subs	r4, r4, r5
 8001e66:	10a4      	asrs	r4, r4, #2
 8001e68:	42a6      	cmp	r6, r4
 8001e6a:	d109      	bne.n	8001e80 <__libc_init_array+0x24>
 8001e6c:	f000 fd18 	bl	80028a0 <_init>
 8001e70:	2600      	movs	r6, #0
 8001e72:	4d0a      	ldr	r5, [pc, #40]	; (8001e9c <__libc_init_array+0x40>)
 8001e74:	4c0a      	ldr	r4, [pc, #40]	; (8001ea0 <__libc_init_array+0x44>)
 8001e76:	1b64      	subs	r4, r4, r5
 8001e78:	10a4      	asrs	r4, r4, #2
 8001e7a:	42a6      	cmp	r6, r4
 8001e7c:	d105      	bne.n	8001e8a <__libc_init_array+0x2e>
 8001e7e:	bd70      	pop	{r4, r5, r6, pc}
 8001e80:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e84:	4798      	blx	r3
 8001e86:	3601      	adds	r6, #1
 8001e88:	e7ee      	b.n	8001e68 <__libc_init_array+0xc>
 8001e8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e8e:	4798      	blx	r3
 8001e90:	3601      	adds	r6, #1
 8001e92:	e7f2      	b.n	8001e7a <__libc_init_array+0x1e>
 8001e94:	080029b0 	.word	0x080029b0
 8001e98:	080029b0 	.word	0x080029b0
 8001e9c:	080029b0 	.word	0x080029b0
 8001ea0:	080029b4 	.word	0x080029b4

08001ea4 <memset>:
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	4402      	add	r2, r0
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d100      	bne.n	8001eae <memset+0xa>
 8001eac:	4770      	bx	lr
 8001eae:	f803 1b01 	strb.w	r1, [r3], #1
 8001eb2:	e7f9      	b.n	8001ea8 <memset+0x4>

08001eb4 <_puts_r>:
 8001eb4:	b570      	push	{r4, r5, r6, lr}
 8001eb6:	460e      	mov	r6, r1
 8001eb8:	4605      	mov	r5, r0
 8001eba:	b118      	cbz	r0, 8001ec4 <_puts_r+0x10>
 8001ebc:	6983      	ldr	r3, [r0, #24]
 8001ebe:	b90b      	cbnz	r3, 8001ec4 <_puts_r+0x10>
 8001ec0:	f000 fa44 	bl	800234c <__sinit>
 8001ec4:	69ab      	ldr	r3, [r5, #24]
 8001ec6:	68ac      	ldr	r4, [r5, #8]
 8001ec8:	b913      	cbnz	r3, 8001ed0 <_puts_r+0x1c>
 8001eca:	4628      	mov	r0, r5
 8001ecc:	f000 fa3e 	bl	800234c <__sinit>
 8001ed0:	4b2c      	ldr	r3, [pc, #176]	; (8001f84 <_puts_r+0xd0>)
 8001ed2:	429c      	cmp	r4, r3
 8001ed4:	d120      	bne.n	8001f18 <_puts_r+0x64>
 8001ed6:	686c      	ldr	r4, [r5, #4]
 8001ed8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001eda:	07db      	lsls	r3, r3, #31
 8001edc:	d405      	bmi.n	8001eea <_puts_r+0x36>
 8001ede:	89a3      	ldrh	r3, [r4, #12]
 8001ee0:	0598      	lsls	r0, r3, #22
 8001ee2:	d402      	bmi.n	8001eea <_puts_r+0x36>
 8001ee4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001ee6:	f000 facf 	bl	8002488 <__retarget_lock_acquire_recursive>
 8001eea:	89a3      	ldrh	r3, [r4, #12]
 8001eec:	0719      	lsls	r1, r3, #28
 8001eee:	d51d      	bpl.n	8001f2c <_puts_r+0x78>
 8001ef0:	6923      	ldr	r3, [r4, #16]
 8001ef2:	b1db      	cbz	r3, 8001f2c <_puts_r+0x78>
 8001ef4:	3e01      	subs	r6, #1
 8001ef6:	68a3      	ldr	r3, [r4, #8]
 8001ef8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001efc:	3b01      	subs	r3, #1
 8001efe:	60a3      	str	r3, [r4, #8]
 8001f00:	bb39      	cbnz	r1, 8001f52 <_puts_r+0x9e>
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	da38      	bge.n	8001f78 <_puts_r+0xc4>
 8001f06:	4622      	mov	r2, r4
 8001f08:	210a      	movs	r1, #10
 8001f0a:	4628      	mov	r0, r5
 8001f0c:	f000 f848 	bl	8001fa0 <__swbuf_r>
 8001f10:	3001      	adds	r0, #1
 8001f12:	d011      	beq.n	8001f38 <_puts_r+0x84>
 8001f14:	250a      	movs	r5, #10
 8001f16:	e011      	b.n	8001f3c <_puts_r+0x88>
 8001f18:	4b1b      	ldr	r3, [pc, #108]	; (8001f88 <_puts_r+0xd4>)
 8001f1a:	429c      	cmp	r4, r3
 8001f1c:	d101      	bne.n	8001f22 <_puts_r+0x6e>
 8001f1e:	68ac      	ldr	r4, [r5, #8]
 8001f20:	e7da      	b.n	8001ed8 <_puts_r+0x24>
 8001f22:	4b1a      	ldr	r3, [pc, #104]	; (8001f8c <_puts_r+0xd8>)
 8001f24:	429c      	cmp	r4, r3
 8001f26:	bf08      	it	eq
 8001f28:	68ec      	ldreq	r4, [r5, #12]
 8001f2a:	e7d5      	b.n	8001ed8 <_puts_r+0x24>
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	4628      	mov	r0, r5
 8001f30:	f000 f888 	bl	8002044 <__swsetup_r>
 8001f34:	2800      	cmp	r0, #0
 8001f36:	d0dd      	beq.n	8001ef4 <_puts_r+0x40>
 8001f38:	f04f 35ff 	mov.w	r5, #4294967295
 8001f3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001f3e:	07da      	lsls	r2, r3, #31
 8001f40:	d405      	bmi.n	8001f4e <_puts_r+0x9a>
 8001f42:	89a3      	ldrh	r3, [r4, #12]
 8001f44:	059b      	lsls	r3, r3, #22
 8001f46:	d402      	bmi.n	8001f4e <_puts_r+0x9a>
 8001f48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f4a:	f000 fa9e 	bl	800248a <__retarget_lock_release_recursive>
 8001f4e:	4628      	mov	r0, r5
 8001f50:	bd70      	pop	{r4, r5, r6, pc}
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	da04      	bge.n	8001f60 <_puts_r+0xac>
 8001f56:	69a2      	ldr	r2, [r4, #24]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	dc06      	bgt.n	8001f6a <_puts_r+0xb6>
 8001f5c:	290a      	cmp	r1, #10
 8001f5e:	d004      	beq.n	8001f6a <_puts_r+0xb6>
 8001f60:	6823      	ldr	r3, [r4, #0]
 8001f62:	1c5a      	adds	r2, r3, #1
 8001f64:	6022      	str	r2, [r4, #0]
 8001f66:	7019      	strb	r1, [r3, #0]
 8001f68:	e7c5      	b.n	8001ef6 <_puts_r+0x42>
 8001f6a:	4622      	mov	r2, r4
 8001f6c:	4628      	mov	r0, r5
 8001f6e:	f000 f817 	bl	8001fa0 <__swbuf_r>
 8001f72:	3001      	adds	r0, #1
 8001f74:	d1bf      	bne.n	8001ef6 <_puts_r+0x42>
 8001f76:	e7df      	b.n	8001f38 <_puts_r+0x84>
 8001f78:	250a      	movs	r5, #10
 8001f7a:	6823      	ldr	r3, [r4, #0]
 8001f7c:	1c5a      	adds	r2, r3, #1
 8001f7e:	6022      	str	r2, [r4, #0]
 8001f80:	701d      	strb	r5, [r3, #0]
 8001f82:	e7db      	b.n	8001f3c <_puts_r+0x88>
 8001f84:	08002970 	.word	0x08002970
 8001f88:	08002990 	.word	0x08002990
 8001f8c:	08002950 	.word	0x08002950

08001f90 <puts>:
 8001f90:	4b02      	ldr	r3, [pc, #8]	; (8001f9c <puts+0xc>)
 8001f92:	4601      	mov	r1, r0
 8001f94:	6818      	ldr	r0, [r3, #0]
 8001f96:	f7ff bf8d 	b.w	8001eb4 <_puts_r>
 8001f9a:	bf00      	nop
 8001f9c:	2000000c 	.word	0x2000000c

08001fa0 <__swbuf_r>:
 8001fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fa2:	460e      	mov	r6, r1
 8001fa4:	4614      	mov	r4, r2
 8001fa6:	4605      	mov	r5, r0
 8001fa8:	b118      	cbz	r0, 8001fb2 <__swbuf_r+0x12>
 8001faa:	6983      	ldr	r3, [r0, #24]
 8001fac:	b90b      	cbnz	r3, 8001fb2 <__swbuf_r+0x12>
 8001fae:	f000 f9cd 	bl	800234c <__sinit>
 8001fb2:	4b21      	ldr	r3, [pc, #132]	; (8002038 <__swbuf_r+0x98>)
 8001fb4:	429c      	cmp	r4, r3
 8001fb6:	d12b      	bne.n	8002010 <__swbuf_r+0x70>
 8001fb8:	686c      	ldr	r4, [r5, #4]
 8001fba:	69a3      	ldr	r3, [r4, #24]
 8001fbc:	60a3      	str	r3, [r4, #8]
 8001fbe:	89a3      	ldrh	r3, [r4, #12]
 8001fc0:	071a      	lsls	r2, r3, #28
 8001fc2:	d52f      	bpl.n	8002024 <__swbuf_r+0x84>
 8001fc4:	6923      	ldr	r3, [r4, #16]
 8001fc6:	b36b      	cbz	r3, 8002024 <__swbuf_r+0x84>
 8001fc8:	6923      	ldr	r3, [r4, #16]
 8001fca:	6820      	ldr	r0, [r4, #0]
 8001fcc:	b2f6      	uxtb	r6, r6
 8001fce:	1ac0      	subs	r0, r0, r3
 8001fd0:	6963      	ldr	r3, [r4, #20]
 8001fd2:	4637      	mov	r7, r6
 8001fd4:	4283      	cmp	r3, r0
 8001fd6:	dc04      	bgt.n	8001fe2 <__swbuf_r+0x42>
 8001fd8:	4621      	mov	r1, r4
 8001fda:	4628      	mov	r0, r5
 8001fdc:	f000 f922 	bl	8002224 <_fflush_r>
 8001fe0:	bb30      	cbnz	r0, 8002030 <__swbuf_r+0x90>
 8001fe2:	68a3      	ldr	r3, [r4, #8]
 8001fe4:	3001      	adds	r0, #1
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	60a3      	str	r3, [r4, #8]
 8001fea:	6823      	ldr	r3, [r4, #0]
 8001fec:	1c5a      	adds	r2, r3, #1
 8001fee:	6022      	str	r2, [r4, #0]
 8001ff0:	701e      	strb	r6, [r3, #0]
 8001ff2:	6963      	ldr	r3, [r4, #20]
 8001ff4:	4283      	cmp	r3, r0
 8001ff6:	d004      	beq.n	8002002 <__swbuf_r+0x62>
 8001ff8:	89a3      	ldrh	r3, [r4, #12]
 8001ffa:	07db      	lsls	r3, r3, #31
 8001ffc:	d506      	bpl.n	800200c <__swbuf_r+0x6c>
 8001ffe:	2e0a      	cmp	r6, #10
 8002000:	d104      	bne.n	800200c <__swbuf_r+0x6c>
 8002002:	4621      	mov	r1, r4
 8002004:	4628      	mov	r0, r5
 8002006:	f000 f90d 	bl	8002224 <_fflush_r>
 800200a:	b988      	cbnz	r0, 8002030 <__swbuf_r+0x90>
 800200c:	4638      	mov	r0, r7
 800200e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002010:	4b0a      	ldr	r3, [pc, #40]	; (800203c <__swbuf_r+0x9c>)
 8002012:	429c      	cmp	r4, r3
 8002014:	d101      	bne.n	800201a <__swbuf_r+0x7a>
 8002016:	68ac      	ldr	r4, [r5, #8]
 8002018:	e7cf      	b.n	8001fba <__swbuf_r+0x1a>
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <__swbuf_r+0xa0>)
 800201c:	429c      	cmp	r4, r3
 800201e:	bf08      	it	eq
 8002020:	68ec      	ldreq	r4, [r5, #12]
 8002022:	e7ca      	b.n	8001fba <__swbuf_r+0x1a>
 8002024:	4621      	mov	r1, r4
 8002026:	4628      	mov	r0, r5
 8002028:	f000 f80c 	bl	8002044 <__swsetup_r>
 800202c:	2800      	cmp	r0, #0
 800202e:	d0cb      	beq.n	8001fc8 <__swbuf_r+0x28>
 8002030:	f04f 37ff 	mov.w	r7, #4294967295
 8002034:	e7ea      	b.n	800200c <__swbuf_r+0x6c>
 8002036:	bf00      	nop
 8002038:	08002970 	.word	0x08002970
 800203c:	08002990 	.word	0x08002990
 8002040:	08002950 	.word	0x08002950

08002044 <__swsetup_r>:
 8002044:	4b32      	ldr	r3, [pc, #200]	; (8002110 <__swsetup_r+0xcc>)
 8002046:	b570      	push	{r4, r5, r6, lr}
 8002048:	681d      	ldr	r5, [r3, #0]
 800204a:	4606      	mov	r6, r0
 800204c:	460c      	mov	r4, r1
 800204e:	b125      	cbz	r5, 800205a <__swsetup_r+0x16>
 8002050:	69ab      	ldr	r3, [r5, #24]
 8002052:	b913      	cbnz	r3, 800205a <__swsetup_r+0x16>
 8002054:	4628      	mov	r0, r5
 8002056:	f000 f979 	bl	800234c <__sinit>
 800205a:	4b2e      	ldr	r3, [pc, #184]	; (8002114 <__swsetup_r+0xd0>)
 800205c:	429c      	cmp	r4, r3
 800205e:	d10f      	bne.n	8002080 <__swsetup_r+0x3c>
 8002060:	686c      	ldr	r4, [r5, #4]
 8002062:	89a3      	ldrh	r3, [r4, #12]
 8002064:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002068:	0719      	lsls	r1, r3, #28
 800206a:	d42c      	bmi.n	80020c6 <__swsetup_r+0x82>
 800206c:	06dd      	lsls	r5, r3, #27
 800206e:	d411      	bmi.n	8002094 <__swsetup_r+0x50>
 8002070:	2309      	movs	r3, #9
 8002072:	6033      	str	r3, [r6, #0]
 8002074:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002078:	f04f 30ff 	mov.w	r0, #4294967295
 800207c:	81a3      	strh	r3, [r4, #12]
 800207e:	e03e      	b.n	80020fe <__swsetup_r+0xba>
 8002080:	4b25      	ldr	r3, [pc, #148]	; (8002118 <__swsetup_r+0xd4>)
 8002082:	429c      	cmp	r4, r3
 8002084:	d101      	bne.n	800208a <__swsetup_r+0x46>
 8002086:	68ac      	ldr	r4, [r5, #8]
 8002088:	e7eb      	b.n	8002062 <__swsetup_r+0x1e>
 800208a:	4b24      	ldr	r3, [pc, #144]	; (800211c <__swsetup_r+0xd8>)
 800208c:	429c      	cmp	r4, r3
 800208e:	bf08      	it	eq
 8002090:	68ec      	ldreq	r4, [r5, #12]
 8002092:	e7e6      	b.n	8002062 <__swsetup_r+0x1e>
 8002094:	0758      	lsls	r0, r3, #29
 8002096:	d512      	bpl.n	80020be <__swsetup_r+0x7a>
 8002098:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800209a:	b141      	cbz	r1, 80020ae <__swsetup_r+0x6a>
 800209c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020a0:	4299      	cmp	r1, r3
 80020a2:	d002      	beq.n	80020aa <__swsetup_r+0x66>
 80020a4:	4630      	mov	r0, r6
 80020a6:	f000 fa57 	bl	8002558 <_free_r>
 80020aa:	2300      	movs	r3, #0
 80020ac:	6363      	str	r3, [r4, #52]	; 0x34
 80020ae:	89a3      	ldrh	r3, [r4, #12]
 80020b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80020b4:	81a3      	strh	r3, [r4, #12]
 80020b6:	2300      	movs	r3, #0
 80020b8:	6063      	str	r3, [r4, #4]
 80020ba:	6923      	ldr	r3, [r4, #16]
 80020bc:	6023      	str	r3, [r4, #0]
 80020be:	89a3      	ldrh	r3, [r4, #12]
 80020c0:	f043 0308 	orr.w	r3, r3, #8
 80020c4:	81a3      	strh	r3, [r4, #12]
 80020c6:	6923      	ldr	r3, [r4, #16]
 80020c8:	b94b      	cbnz	r3, 80020de <__swsetup_r+0x9a>
 80020ca:	89a3      	ldrh	r3, [r4, #12]
 80020cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80020d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d4:	d003      	beq.n	80020de <__swsetup_r+0x9a>
 80020d6:	4621      	mov	r1, r4
 80020d8:	4630      	mov	r0, r6
 80020da:	f000 f9fd 	bl	80024d8 <__smakebuf_r>
 80020de:	89a0      	ldrh	r0, [r4, #12]
 80020e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80020e4:	f010 0301 	ands.w	r3, r0, #1
 80020e8:	d00a      	beq.n	8002100 <__swsetup_r+0xbc>
 80020ea:	2300      	movs	r3, #0
 80020ec:	60a3      	str	r3, [r4, #8]
 80020ee:	6963      	ldr	r3, [r4, #20]
 80020f0:	425b      	negs	r3, r3
 80020f2:	61a3      	str	r3, [r4, #24]
 80020f4:	6923      	ldr	r3, [r4, #16]
 80020f6:	b943      	cbnz	r3, 800210a <__swsetup_r+0xc6>
 80020f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80020fc:	d1ba      	bne.n	8002074 <__swsetup_r+0x30>
 80020fe:	bd70      	pop	{r4, r5, r6, pc}
 8002100:	0781      	lsls	r1, r0, #30
 8002102:	bf58      	it	pl
 8002104:	6963      	ldrpl	r3, [r4, #20]
 8002106:	60a3      	str	r3, [r4, #8]
 8002108:	e7f4      	b.n	80020f4 <__swsetup_r+0xb0>
 800210a:	2000      	movs	r0, #0
 800210c:	e7f7      	b.n	80020fe <__swsetup_r+0xba>
 800210e:	bf00      	nop
 8002110:	2000000c 	.word	0x2000000c
 8002114:	08002970 	.word	0x08002970
 8002118:	08002990 	.word	0x08002990
 800211c:	08002950 	.word	0x08002950

08002120 <__sflush_r>:
 8002120:	898a      	ldrh	r2, [r1, #12]
 8002122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002124:	4605      	mov	r5, r0
 8002126:	0710      	lsls	r0, r2, #28
 8002128:	460c      	mov	r4, r1
 800212a:	d457      	bmi.n	80021dc <__sflush_r+0xbc>
 800212c:	684b      	ldr	r3, [r1, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	dc04      	bgt.n	800213c <__sflush_r+0x1c>
 8002132:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002134:	2b00      	cmp	r3, #0
 8002136:	dc01      	bgt.n	800213c <__sflush_r+0x1c>
 8002138:	2000      	movs	r0, #0
 800213a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800213c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800213e:	2e00      	cmp	r6, #0
 8002140:	d0fa      	beq.n	8002138 <__sflush_r+0x18>
 8002142:	2300      	movs	r3, #0
 8002144:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002148:	682f      	ldr	r7, [r5, #0]
 800214a:	602b      	str	r3, [r5, #0]
 800214c:	d032      	beq.n	80021b4 <__sflush_r+0x94>
 800214e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002150:	89a3      	ldrh	r3, [r4, #12]
 8002152:	075a      	lsls	r2, r3, #29
 8002154:	d505      	bpl.n	8002162 <__sflush_r+0x42>
 8002156:	6863      	ldr	r3, [r4, #4]
 8002158:	1ac0      	subs	r0, r0, r3
 800215a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800215c:	b10b      	cbz	r3, 8002162 <__sflush_r+0x42>
 800215e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002160:	1ac0      	subs	r0, r0, r3
 8002162:	2300      	movs	r3, #0
 8002164:	4602      	mov	r2, r0
 8002166:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002168:	4628      	mov	r0, r5
 800216a:	6a21      	ldr	r1, [r4, #32]
 800216c:	47b0      	blx	r6
 800216e:	1c43      	adds	r3, r0, #1
 8002170:	89a3      	ldrh	r3, [r4, #12]
 8002172:	d106      	bne.n	8002182 <__sflush_r+0x62>
 8002174:	6829      	ldr	r1, [r5, #0]
 8002176:	291d      	cmp	r1, #29
 8002178:	d82c      	bhi.n	80021d4 <__sflush_r+0xb4>
 800217a:	4a29      	ldr	r2, [pc, #164]	; (8002220 <__sflush_r+0x100>)
 800217c:	40ca      	lsrs	r2, r1
 800217e:	07d6      	lsls	r6, r2, #31
 8002180:	d528      	bpl.n	80021d4 <__sflush_r+0xb4>
 8002182:	2200      	movs	r2, #0
 8002184:	6062      	str	r2, [r4, #4]
 8002186:	6922      	ldr	r2, [r4, #16]
 8002188:	04d9      	lsls	r1, r3, #19
 800218a:	6022      	str	r2, [r4, #0]
 800218c:	d504      	bpl.n	8002198 <__sflush_r+0x78>
 800218e:	1c42      	adds	r2, r0, #1
 8002190:	d101      	bne.n	8002196 <__sflush_r+0x76>
 8002192:	682b      	ldr	r3, [r5, #0]
 8002194:	b903      	cbnz	r3, 8002198 <__sflush_r+0x78>
 8002196:	6560      	str	r0, [r4, #84]	; 0x54
 8002198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800219a:	602f      	str	r7, [r5, #0]
 800219c:	2900      	cmp	r1, #0
 800219e:	d0cb      	beq.n	8002138 <__sflush_r+0x18>
 80021a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80021a4:	4299      	cmp	r1, r3
 80021a6:	d002      	beq.n	80021ae <__sflush_r+0x8e>
 80021a8:	4628      	mov	r0, r5
 80021aa:	f000 f9d5 	bl	8002558 <_free_r>
 80021ae:	2000      	movs	r0, #0
 80021b0:	6360      	str	r0, [r4, #52]	; 0x34
 80021b2:	e7c2      	b.n	800213a <__sflush_r+0x1a>
 80021b4:	6a21      	ldr	r1, [r4, #32]
 80021b6:	2301      	movs	r3, #1
 80021b8:	4628      	mov	r0, r5
 80021ba:	47b0      	blx	r6
 80021bc:	1c41      	adds	r1, r0, #1
 80021be:	d1c7      	bne.n	8002150 <__sflush_r+0x30>
 80021c0:	682b      	ldr	r3, [r5, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d0c4      	beq.n	8002150 <__sflush_r+0x30>
 80021c6:	2b1d      	cmp	r3, #29
 80021c8:	d001      	beq.n	80021ce <__sflush_r+0xae>
 80021ca:	2b16      	cmp	r3, #22
 80021cc:	d101      	bne.n	80021d2 <__sflush_r+0xb2>
 80021ce:	602f      	str	r7, [r5, #0]
 80021d0:	e7b2      	b.n	8002138 <__sflush_r+0x18>
 80021d2:	89a3      	ldrh	r3, [r4, #12]
 80021d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021d8:	81a3      	strh	r3, [r4, #12]
 80021da:	e7ae      	b.n	800213a <__sflush_r+0x1a>
 80021dc:	690f      	ldr	r7, [r1, #16]
 80021de:	2f00      	cmp	r7, #0
 80021e0:	d0aa      	beq.n	8002138 <__sflush_r+0x18>
 80021e2:	0793      	lsls	r3, r2, #30
 80021e4:	bf18      	it	ne
 80021e6:	2300      	movne	r3, #0
 80021e8:	680e      	ldr	r6, [r1, #0]
 80021ea:	bf08      	it	eq
 80021ec:	694b      	ldreq	r3, [r1, #20]
 80021ee:	1bf6      	subs	r6, r6, r7
 80021f0:	600f      	str	r7, [r1, #0]
 80021f2:	608b      	str	r3, [r1, #8]
 80021f4:	2e00      	cmp	r6, #0
 80021f6:	dd9f      	ble.n	8002138 <__sflush_r+0x18>
 80021f8:	4633      	mov	r3, r6
 80021fa:	463a      	mov	r2, r7
 80021fc:	4628      	mov	r0, r5
 80021fe:	6a21      	ldr	r1, [r4, #32]
 8002200:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002204:	47e0      	blx	ip
 8002206:	2800      	cmp	r0, #0
 8002208:	dc06      	bgt.n	8002218 <__sflush_r+0xf8>
 800220a:	89a3      	ldrh	r3, [r4, #12]
 800220c:	f04f 30ff 	mov.w	r0, #4294967295
 8002210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002214:	81a3      	strh	r3, [r4, #12]
 8002216:	e790      	b.n	800213a <__sflush_r+0x1a>
 8002218:	4407      	add	r7, r0
 800221a:	1a36      	subs	r6, r6, r0
 800221c:	e7ea      	b.n	80021f4 <__sflush_r+0xd4>
 800221e:	bf00      	nop
 8002220:	20400001 	.word	0x20400001

08002224 <_fflush_r>:
 8002224:	b538      	push	{r3, r4, r5, lr}
 8002226:	690b      	ldr	r3, [r1, #16]
 8002228:	4605      	mov	r5, r0
 800222a:	460c      	mov	r4, r1
 800222c:	b913      	cbnz	r3, 8002234 <_fflush_r+0x10>
 800222e:	2500      	movs	r5, #0
 8002230:	4628      	mov	r0, r5
 8002232:	bd38      	pop	{r3, r4, r5, pc}
 8002234:	b118      	cbz	r0, 800223e <_fflush_r+0x1a>
 8002236:	6983      	ldr	r3, [r0, #24]
 8002238:	b90b      	cbnz	r3, 800223e <_fflush_r+0x1a>
 800223a:	f000 f887 	bl	800234c <__sinit>
 800223e:	4b14      	ldr	r3, [pc, #80]	; (8002290 <_fflush_r+0x6c>)
 8002240:	429c      	cmp	r4, r3
 8002242:	d11b      	bne.n	800227c <_fflush_r+0x58>
 8002244:	686c      	ldr	r4, [r5, #4]
 8002246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0ef      	beq.n	800222e <_fflush_r+0xa>
 800224e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002250:	07d0      	lsls	r0, r2, #31
 8002252:	d404      	bmi.n	800225e <_fflush_r+0x3a>
 8002254:	0599      	lsls	r1, r3, #22
 8002256:	d402      	bmi.n	800225e <_fflush_r+0x3a>
 8002258:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800225a:	f000 f915 	bl	8002488 <__retarget_lock_acquire_recursive>
 800225e:	4628      	mov	r0, r5
 8002260:	4621      	mov	r1, r4
 8002262:	f7ff ff5d 	bl	8002120 <__sflush_r>
 8002266:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002268:	4605      	mov	r5, r0
 800226a:	07da      	lsls	r2, r3, #31
 800226c:	d4e0      	bmi.n	8002230 <_fflush_r+0xc>
 800226e:	89a3      	ldrh	r3, [r4, #12]
 8002270:	059b      	lsls	r3, r3, #22
 8002272:	d4dd      	bmi.n	8002230 <_fflush_r+0xc>
 8002274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002276:	f000 f908 	bl	800248a <__retarget_lock_release_recursive>
 800227a:	e7d9      	b.n	8002230 <_fflush_r+0xc>
 800227c:	4b05      	ldr	r3, [pc, #20]	; (8002294 <_fflush_r+0x70>)
 800227e:	429c      	cmp	r4, r3
 8002280:	d101      	bne.n	8002286 <_fflush_r+0x62>
 8002282:	68ac      	ldr	r4, [r5, #8]
 8002284:	e7df      	b.n	8002246 <_fflush_r+0x22>
 8002286:	4b04      	ldr	r3, [pc, #16]	; (8002298 <_fflush_r+0x74>)
 8002288:	429c      	cmp	r4, r3
 800228a:	bf08      	it	eq
 800228c:	68ec      	ldreq	r4, [r5, #12]
 800228e:	e7da      	b.n	8002246 <_fflush_r+0x22>
 8002290:	08002970 	.word	0x08002970
 8002294:	08002990 	.word	0x08002990
 8002298:	08002950 	.word	0x08002950

0800229c <std>:
 800229c:	2300      	movs	r3, #0
 800229e:	b510      	push	{r4, lr}
 80022a0:	4604      	mov	r4, r0
 80022a2:	e9c0 3300 	strd	r3, r3, [r0]
 80022a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80022aa:	6083      	str	r3, [r0, #8]
 80022ac:	8181      	strh	r1, [r0, #12]
 80022ae:	6643      	str	r3, [r0, #100]	; 0x64
 80022b0:	81c2      	strh	r2, [r0, #14]
 80022b2:	6183      	str	r3, [r0, #24]
 80022b4:	4619      	mov	r1, r3
 80022b6:	2208      	movs	r2, #8
 80022b8:	305c      	adds	r0, #92	; 0x5c
 80022ba:	f7ff fdf3 	bl	8001ea4 <memset>
 80022be:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <std+0x38>)
 80022c0:	6224      	str	r4, [r4, #32]
 80022c2:	6263      	str	r3, [r4, #36]	; 0x24
 80022c4:	4b04      	ldr	r3, [pc, #16]	; (80022d8 <std+0x3c>)
 80022c6:	62a3      	str	r3, [r4, #40]	; 0x28
 80022c8:	4b04      	ldr	r3, [pc, #16]	; (80022dc <std+0x40>)
 80022ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 80022cc:	4b04      	ldr	r3, [pc, #16]	; (80022e0 <std+0x44>)
 80022ce:	6323      	str	r3, [r4, #48]	; 0x30
 80022d0:	bd10      	pop	{r4, pc}
 80022d2:	bf00      	nop
 80022d4:	08002731 	.word	0x08002731
 80022d8:	08002753 	.word	0x08002753
 80022dc:	0800278b 	.word	0x0800278b
 80022e0:	080027af 	.word	0x080027af

080022e4 <_cleanup_r>:
 80022e4:	4901      	ldr	r1, [pc, #4]	; (80022ec <_cleanup_r+0x8>)
 80022e6:	f000 b8af 	b.w	8002448 <_fwalk_reent>
 80022ea:	bf00      	nop
 80022ec:	08002225 	.word	0x08002225

080022f0 <__sfmoreglue>:
 80022f0:	2268      	movs	r2, #104	; 0x68
 80022f2:	b570      	push	{r4, r5, r6, lr}
 80022f4:	1e4d      	subs	r5, r1, #1
 80022f6:	4355      	muls	r5, r2
 80022f8:	460e      	mov	r6, r1
 80022fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80022fe:	f000 f993 	bl	8002628 <_malloc_r>
 8002302:	4604      	mov	r4, r0
 8002304:	b140      	cbz	r0, 8002318 <__sfmoreglue+0x28>
 8002306:	2100      	movs	r1, #0
 8002308:	e9c0 1600 	strd	r1, r6, [r0]
 800230c:	300c      	adds	r0, #12
 800230e:	60a0      	str	r0, [r4, #8]
 8002310:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002314:	f7ff fdc6 	bl	8001ea4 <memset>
 8002318:	4620      	mov	r0, r4
 800231a:	bd70      	pop	{r4, r5, r6, pc}

0800231c <__sfp_lock_acquire>:
 800231c:	4801      	ldr	r0, [pc, #4]	; (8002324 <__sfp_lock_acquire+0x8>)
 800231e:	f000 b8b3 	b.w	8002488 <__retarget_lock_acquire_recursive>
 8002322:	bf00      	nop
 8002324:	20000121 	.word	0x20000121

08002328 <__sfp_lock_release>:
 8002328:	4801      	ldr	r0, [pc, #4]	; (8002330 <__sfp_lock_release+0x8>)
 800232a:	f000 b8ae 	b.w	800248a <__retarget_lock_release_recursive>
 800232e:	bf00      	nop
 8002330:	20000121 	.word	0x20000121

08002334 <__sinit_lock_acquire>:
 8002334:	4801      	ldr	r0, [pc, #4]	; (800233c <__sinit_lock_acquire+0x8>)
 8002336:	f000 b8a7 	b.w	8002488 <__retarget_lock_acquire_recursive>
 800233a:	bf00      	nop
 800233c:	20000122 	.word	0x20000122

08002340 <__sinit_lock_release>:
 8002340:	4801      	ldr	r0, [pc, #4]	; (8002348 <__sinit_lock_release+0x8>)
 8002342:	f000 b8a2 	b.w	800248a <__retarget_lock_release_recursive>
 8002346:	bf00      	nop
 8002348:	20000122 	.word	0x20000122

0800234c <__sinit>:
 800234c:	b510      	push	{r4, lr}
 800234e:	4604      	mov	r4, r0
 8002350:	f7ff fff0 	bl	8002334 <__sinit_lock_acquire>
 8002354:	69a3      	ldr	r3, [r4, #24]
 8002356:	b11b      	cbz	r3, 8002360 <__sinit+0x14>
 8002358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800235c:	f7ff bff0 	b.w	8002340 <__sinit_lock_release>
 8002360:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002364:	6523      	str	r3, [r4, #80]	; 0x50
 8002366:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <__sinit+0x68>)
 8002368:	4a13      	ldr	r2, [pc, #76]	; (80023b8 <__sinit+0x6c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	62a2      	str	r2, [r4, #40]	; 0x28
 800236e:	42a3      	cmp	r3, r4
 8002370:	bf08      	it	eq
 8002372:	2301      	moveq	r3, #1
 8002374:	4620      	mov	r0, r4
 8002376:	bf08      	it	eq
 8002378:	61a3      	streq	r3, [r4, #24]
 800237a:	f000 f81f 	bl	80023bc <__sfp>
 800237e:	6060      	str	r0, [r4, #4]
 8002380:	4620      	mov	r0, r4
 8002382:	f000 f81b 	bl	80023bc <__sfp>
 8002386:	60a0      	str	r0, [r4, #8]
 8002388:	4620      	mov	r0, r4
 800238a:	f000 f817 	bl	80023bc <__sfp>
 800238e:	2200      	movs	r2, #0
 8002390:	2104      	movs	r1, #4
 8002392:	60e0      	str	r0, [r4, #12]
 8002394:	6860      	ldr	r0, [r4, #4]
 8002396:	f7ff ff81 	bl	800229c <std>
 800239a:	2201      	movs	r2, #1
 800239c:	2109      	movs	r1, #9
 800239e:	68a0      	ldr	r0, [r4, #8]
 80023a0:	f7ff ff7c 	bl	800229c <std>
 80023a4:	2202      	movs	r2, #2
 80023a6:	2112      	movs	r1, #18
 80023a8:	68e0      	ldr	r0, [r4, #12]
 80023aa:	f7ff ff77 	bl	800229c <std>
 80023ae:	2301      	movs	r3, #1
 80023b0:	61a3      	str	r3, [r4, #24]
 80023b2:	e7d1      	b.n	8002358 <__sinit+0xc>
 80023b4:	0800294c 	.word	0x0800294c
 80023b8:	080022e5 	.word	0x080022e5

080023bc <__sfp>:
 80023bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023be:	4607      	mov	r7, r0
 80023c0:	f7ff ffac 	bl	800231c <__sfp_lock_acquire>
 80023c4:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <__sfp+0x84>)
 80023c6:	681e      	ldr	r6, [r3, #0]
 80023c8:	69b3      	ldr	r3, [r6, #24]
 80023ca:	b913      	cbnz	r3, 80023d2 <__sfp+0x16>
 80023cc:	4630      	mov	r0, r6
 80023ce:	f7ff ffbd 	bl	800234c <__sinit>
 80023d2:	3648      	adds	r6, #72	; 0x48
 80023d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80023d8:	3b01      	subs	r3, #1
 80023da:	d503      	bpl.n	80023e4 <__sfp+0x28>
 80023dc:	6833      	ldr	r3, [r6, #0]
 80023de:	b30b      	cbz	r3, 8002424 <__sfp+0x68>
 80023e0:	6836      	ldr	r6, [r6, #0]
 80023e2:	e7f7      	b.n	80023d4 <__sfp+0x18>
 80023e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80023e8:	b9d5      	cbnz	r5, 8002420 <__sfp+0x64>
 80023ea:	4b16      	ldr	r3, [pc, #88]	; (8002444 <__sfp+0x88>)
 80023ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80023f0:	60e3      	str	r3, [r4, #12]
 80023f2:	6665      	str	r5, [r4, #100]	; 0x64
 80023f4:	f000 f847 	bl	8002486 <__retarget_lock_init_recursive>
 80023f8:	f7ff ff96 	bl	8002328 <__sfp_lock_release>
 80023fc:	2208      	movs	r2, #8
 80023fe:	4629      	mov	r1, r5
 8002400:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002404:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002408:	6025      	str	r5, [r4, #0]
 800240a:	61a5      	str	r5, [r4, #24]
 800240c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002410:	f7ff fd48 	bl	8001ea4 <memset>
 8002414:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002418:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800241c:	4620      	mov	r0, r4
 800241e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002420:	3468      	adds	r4, #104	; 0x68
 8002422:	e7d9      	b.n	80023d8 <__sfp+0x1c>
 8002424:	2104      	movs	r1, #4
 8002426:	4638      	mov	r0, r7
 8002428:	f7ff ff62 	bl	80022f0 <__sfmoreglue>
 800242c:	4604      	mov	r4, r0
 800242e:	6030      	str	r0, [r6, #0]
 8002430:	2800      	cmp	r0, #0
 8002432:	d1d5      	bne.n	80023e0 <__sfp+0x24>
 8002434:	f7ff ff78 	bl	8002328 <__sfp_lock_release>
 8002438:	230c      	movs	r3, #12
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	e7ee      	b.n	800241c <__sfp+0x60>
 800243e:	bf00      	nop
 8002440:	0800294c 	.word	0x0800294c
 8002444:	ffff0001 	.word	0xffff0001

08002448 <_fwalk_reent>:
 8002448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800244c:	4606      	mov	r6, r0
 800244e:	4688      	mov	r8, r1
 8002450:	2700      	movs	r7, #0
 8002452:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002456:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800245a:	f1b9 0901 	subs.w	r9, r9, #1
 800245e:	d505      	bpl.n	800246c <_fwalk_reent+0x24>
 8002460:	6824      	ldr	r4, [r4, #0]
 8002462:	2c00      	cmp	r4, #0
 8002464:	d1f7      	bne.n	8002456 <_fwalk_reent+0xe>
 8002466:	4638      	mov	r0, r7
 8002468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800246c:	89ab      	ldrh	r3, [r5, #12]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d907      	bls.n	8002482 <_fwalk_reent+0x3a>
 8002472:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002476:	3301      	adds	r3, #1
 8002478:	d003      	beq.n	8002482 <_fwalk_reent+0x3a>
 800247a:	4629      	mov	r1, r5
 800247c:	4630      	mov	r0, r6
 800247e:	47c0      	blx	r8
 8002480:	4307      	orrs	r7, r0
 8002482:	3568      	adds	r5, #104	; 0x68
 8002484:	e7e9      	b.n	800245a <_fwalk_reent+0x12>

08002486 <__retarget_lock_init_recursive>:
 8002486:	4770      	bx	lr

08002488 <__retarget_lock_acquire_recursive>:
 8002488:	4770      	bx	lr

0800248a <__retarget_lock_release_recursive>:
 800248a:	4770      	bx	lr

0800248c <__swhatbuf_r>:
 800248c:	b570      	push	{r4, r5, r6, lr}
 800248e:	460e      	mov	r6, r1
 8002490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002494:	4614      	mov	r4, r2
 8002496:	2900      	cmp	r1, #0
 8002498:	461d      	mov	r5, r3
 800249a:	b096      	sub	sp, #88	; 0x58
 800249c:	da08      	bge.n	80024b0 <__swhatbuf_r+0x24>
 800249e:	2200      	movs	r2, #0
 80024a0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80024a4:	602a      	str	r2, [r5, #0]
 80024a6:	061a      	lsls	r2, r3, #24
 80024a8:	d410      	bmi.n	80024cc <__swhatbuf_r+0x40>
 80024aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024ae:	e00e      	b.n	80024ce <__swhatbuf_r+0x42>
 80024b0:	466a      	mov	r2, sp
 80024b2:	f000 f9a3 	bl	80027fc <_fstat_r>
 80024b6:	2800      	cmp	r0, #0
 80024b8:	dbf1      	blt.n	800249e <__swhatbuf_r+0x12>
 80024ba:	9a01      	ldr	r2, [sp, #4]
 80024bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80024c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80024c4:	425a      	negs	r2, r3
 80024c6:	415a      	adcs	r2, r3
 80024c8:	602a      	str	r2, [r5, #0]
 80024ca:	e7ee      	b.n	80024aa <__swhatbuf_r+0x1e>
 80024cc:	2340      	movs	r3, #64	; 0x40
 80024ce:	2000      	movs	r0, #0
 80024d0:	6023      	str	r3, [r4, #0]
 80024d2:	b016      	add	sp, #88	; 0x58
 80024d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080024d8 <__smakebuf_r>:
 80024d8:	898b      	ldrh	r3, [r1, #12]
 80024da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80024dc:	079d      	lsls	r5, r3, #30
 80024de:	4606      	mov	r6, r0
 80024e0:	460c      	mov	r4, r1
 80024e2:	d507      	bpl.n	80024f4 <__smakebuf_r+0x1c>
 80024e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80024e8:	6023      	str	r3, [r4, #0]
 80024ea:	6123      	str	r3, [r4, #16]
 80024ec:	2301      	movs	r3, #1
 80024ee:	6163      	str	r3, [r4, #20]
 80024f0:	b002      	add	sp, #8
 80024f2:	bd70      	pop	{r4, r5, r6, pc}
 80024f4:	466a      	mov	r2, sp
 80024f6:	ab01      	add	r3, sp, #4
 80024f8:	f7ff ffc8 	bl	800248c <__swhatbuf_r>
 80024fc:	9900      	ldr	r1, [sp, #0]
 80024fe:	4605      	mov	r5, r0
 8002500:	4630      	mov	r0, r6
 8002502:	f000 f891 	bl	8002628 <_malloc_r>
 8002506:	b948      	cbnz	r0, 800251c <__smakebuf_r+0x44>
 8002508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800250c:	059a      	lsls	r2, r3, #22
 800250e:	d4ef      	bmi.n	80024f0 <__smakebuf_r+0x18>
 8002510:	f023 0303 	bic.w	r3, r3, #3
 8002514:	f043 0302 	orr.w	r3, r3, #2
 8002518:	81a3      	strh	r3, [r4, #12]
 800251a:	e7e3      	b.n	80024e4 <__smakebuf_r+0xc>
 800251c:	4b0d      	ldr	r3, [pc, #52]	; (8002554 <__smakebuf_r+0x7c>)
 800251e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002520:	89a3      	ldrh	r3, [r4, #12]
 8002522:	6020      	str	r0, [r4, #0]
 8002524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002528:	81a3      	strh	r3, [r4, #12]
 800252a:	9b00      	ldr	r3, [sp, #0]
 800252c:	6120      	str	r0, [r4, #16]
 800252e:	6163      	str	r3, [r4, #20]
 8002530:	9b01      	ldr	r3, [sp, #4]
 8002532:	b15b      	cbz	r3, 800254c <__smakebuf_r+0x74>
 8002534:	4630      	mov	r0, r6
 8002536:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800253a:	f000 f971 	bl	8002820 <_isatty_r>
 800253e:	b128      	cbz	r0, 800254c <__smakebuf_r+0x74>
 8002540:	89a3      	ldrh	r3, [r4, #12]
 8002542:	f023 0303 	bic.w	r3, r3, #3
 8002546:	f043 0301 	orr.w	r3, r3, #1
 800254a:	81a3      	strh	r3, [r4, #12]
 800254c:	89a0      	ldrh	r0, [r4, #12]
 800254e:	4305      	orrs	r5, r0
 8002550:	81a5      	strh	r5, [r4, #12]
 8002552:	e7cd      	b.n	80024f0 <__smakebuf_r+0x18>
 8002554:	080022e5 	.word	0x080022e5

08002558 <_free_r>:
 8002558:	b538      	push	{r3, r4, r5, lr}
 800255a:	4605      	mov	r5, r0
 800255c:	2900      	cmp	r1, #0
 800255e:	d040      	beq.n	80025e2 <_free_r+0x8a>
 8002560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002564:	1f0c      	subs	r4, r1, #4
 8002566:	2b00      	cmp	r3, #0
 8002568:	bfb8      	it	lt
 800256a:	18e4      	addlt	r4, r4, r3
 800256c:	f000 f97a 	bl	8002864 <__malloc_lock>
 8002570:	4a1c      	ldr	r2, [pc, #112]	; (80025e4 <_free_r+0x8c>)
 8002572:	6813      	ldr	r3, [r2, #0]
 8002574:	b933      	cbnz	r3, 8002584 <_free_r+0x2c>
 8002576:	6063      	str	r3, [r4, #4]
 8002578:	6014      	str	r4, [r2, #0]
 800257a:	4628      	mov	r0, r5
 800257c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002580:	f000 b976 	b.w	8002870 <__malloc_unlock>
 8002584:	42a3      	cmp	r3, r4
 8002586:	d908      	bls.n	800259a <_free_r+0x42>
 8002588:	6820      	ldr	r0, [r4, #0]
 800258a:	1821      	adds	r1, r4, r0
 800258c:	428b      	cmp	r3, r1
 800258e:	bf01      	itttt	eq
 8002590:	6819      	ldreq	r1, [r3, #0]
 8002592:	685b      	ldreq	r3, [r3, #4]
 8002594:	1809      	addeq	r1, r1, r0
 8002596:	6021      	streq	r1, [r4, #0]
 8002598:	e7ed      	b.n	8002576 <_free_r+0x1e>
 800259a:	461a      	mov	r2, r3
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	b10b      	cbz	r3, 80025a4 <_free_r+0x4c>
 80025a0:	42a3      	cmp	r3, r4
 80025a2:	d9fa      	bls.n	800259a <_free_r+0x42>
 80025a4:	6811      	ldr	r1, [r2, #0]
 80025a6:	1850      	adds	r0, r2, r1
 80025a8:	42a0      	cmp	r0, r4
 80025aa:	d10b      	bne.n	80025c4 <_free_r+0x6c>
 80025ac:	6820      	ldr	r0, [r4, #0]
 80025ae:	4401      	add	r1, r0
 80025b0:	1850      	adds	r0, r2, r1
 80025b2:	4283      	cmp	r3, r0
 80025b4:	6011      	str	r1, [r2, #0]
 80025b6:	d1e0      	bne.n	800257a <_free_r+0x22>
 80025b8:	6818      	ldr	r0, [r3, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	4401      	add	r1, r0
 80025be:	6011      	str	r1, [r2, #0]
 80025c0:	6053      	str	r3, [r2, #4]
 80025c2:	e7da      	b.n	800257a <_free_r+0x22>
 80025c4:	d902      	bls.n	80025cc <_free_r+0x74>
 80025c6:	230c      	movs	r3, #12
 80025c8:	602b      	str	r3, [r5, #0]
 80025ca:	e7d6      	b.n	800257a <_free_r+0x22>
 80025cc:	6820      	ldr	r0, [r4, #0]
 80025ce:	1821      	adds	r1, r4, r0
 80025d0:	428b      	cmp	r3, r1
 80025d2:	bf01      	itttt	eq
 80025d4:	6819      	ldreq	r1, [r3, #0]
 80025d6:	685b      	ldreq	r3, [r3, #4]
 80025d8:	1809      	addeq	r1, r1, r0
 80025da:	6021      	streq	r1, [r4, #0]
 80025dc:	6063      	str	r3, [r4, #4]
 80025de:	6054      	str	r4, [r2, #4]
 80025e0:	e7cb      	b.n	800257a <_free_r+0x22>
 80025e2:	bd38      	pop	{r3, r4, r5, pc}
 80025e4:	20000124 	.word	0x20000124

080025e8 <sbrk_aligned>:
 80025e8:	b570      	push	{r4, r5, r6, lr}
 80025ea:	4e0e      	ldr	r6, [pc, #56]	; (8002624 <sbrk_aligned+0x3c>)
 80025ec:	460c      	mov	r4, r1
 80025ee:	6831      	ldr	r1, [r6, #0]
 80025f0:	4605      	mov	r5, r0
 80025f2:	b911      	cbnz	r1, 80025fa <sbrk_aligned+0x12>
 80025f4:	f000 f88c 	bl	8002710 <_sbrk_r>
 80025f8:	6030      	str	r0, [r6, #0]
 80025fa:	4621      	mov	r1, r4
 80025fc:	4628      	mov	r0, r5
 80025fe:	f000 f887 	bl	8002710 <_sbrk_r>
 8002602:	1c43      	adds	r3, r0, #1
 8002604:	d00a      	beq.n	800261c <sbrk_aligned+0x34>
 8002606:	1cc4      	adds	r4, r0, #3
 8002608:	f024 0403 	bic.w	r4, r4, #3
 800260c:	42a0      	cmp	r0, r4
 800260e:	d007      	beq.n	8002620 <sbrk_aligned+0x38>
 8002610:	1a21      	subs	r1, r4, r0
 8002612:	4628      	mov	r0, r5
 8002614:	f000 f87c 	bl	8002710 <_sbrk_r>
 8002618:	3001      	adds	r0, #1
 800261a:	d101      	bne.n	8002620 <sbrk_aligned+0x38>
 800261c:	f04f 34ff 	mov.w	r4, #4294967295
 8002620:	4620      	mov	r0, r4
 8002622:	bd70      	pop	{r4, r5, r6, pc}
 8002624:	20000128 	.word	0x20000128

08002628 <_malloc_r>:
 8002628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800262c:	1ccd      	adds	r5, r1, #3
 800262e:	f025 0503 	bic.w	r5, r5, #3
 8002632:	3508      	adds	r5, #8
 8002634:	2d0c      	cmp	r5, #12
 8002636:	bf38      	it	cc
 8002638:	250c      	movcc	r5, #12
 800263a:	2d00      	cmp	r5, #0
 800263c:	4607      	mov	r7, r0
 800263e:	db01      	blt.n	8002644 <_malloc_r+0x1c>
 8002640:	42a9      	cmp	r1, r5
 8002642:	d905      	bls.n	8002650 <_malloc_r+0x28>
 8002644:	230c      	movs	r3, #12
 8002646:	2600      	movs	r6, #0
 8002648:	603b      	str	r3, [r7, #0]
 800264a:	4630      	mov	r0, r6
 800264c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002650:	4e2e      	ldr	r6, [pc, #184]	; (800270c <_malloc_r+0xe4>)
 8002652:	f000 f907 	bl	8002864 <__malloc_lock>
 8002656:	6833      	ldr	r3, [r6, #0]
 8002658:	461c      	mov	r4, r3
 800265a:	bb34      	cbnz	r4, 80026aa <_malloc_r+0x82>
 800265c:	4629      	mov	r1, r5
 800265e:	4638      	mov	r0, r7
 8002660:	f7ff ffc2 	bl	80025e8 <sbrk_aligned>
 8002664:	1c43      	adds	r3, r0, #1
 8002666:	4604      	mov	r4, r0
 8002668:	d14d      	bne.n	8002706 <_malloc_r+0xde>
 800266a:	6834      	ldr	r4, [r6, #0]
 800266c:	4626      	mov	r6, r4
 800266e:	2e00      	cmp	r6, #0
 8002670:	d140      	bne.n	80026f4 <_malloc_r+0xcc>
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	4631      	mov	r1, r6
 8002676:	4638      	mov	r0, r7
 8002678:	eb04 0803 	add.w	r8, r4, r3
 800267c:	f000 f848 	bl	8002710 <_sbrk_r>
 8002680:	4580      	cmp	r8, r0
 8002682:	d13a      	bne.n	80026fa <_malloc_r+0xd2>
 8002684:	6821      	ldr	r1, [r4, #0]
 8002686:	3503      	adds	r5, #3
 8002688:	1a6d      	subs	r5, r5, r1
 800268a:	f025 0503 	bic.w	r5, r5, #3
 800268e:	3508      	adds	r5, #8
 8002690:	2d0c      	cmp	r5, #12
 8002692:	bf38      	it	cc
 8002694:	250c      	movcc	r5, #12
 8002696:	4638      	mov	r0, r7
 8002698:	4629      	mov	r1, r5
 800269a:	f7ff ffa5 	bl	80025e8 <sbrk_aligned>
 800269e:	3001      	adds	r0, #1
 80026a0:	d02b      	beq.n	80026fa <_malloc_r+0xd2>
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	442b      	add	r3, r5
 80026a6:	6023      	str	r3, [r4, #0]
 80026a8:	e00e      	b.n	80026c8 <_malloc_r+0xa0>
 80026aa:	6822      	ldr	r2, [r4, #0]
 80026ac:	1b52      	subs	r2, r2, r5
 80026ae:	d41e      	bmi.n	80026ee <_malloc_r+0xc6>
 80026b0:	2a0b      	cmp	r2, #11
 80026b2:	d916      	bls.n	80026e2 <_malloc_r+0xba>
 80026b4:	1961      	adds	r1, r4, r5
 80026b6:	42a3      	cmp	r3, r4
 80026b8:	6025      	str	r5, [r4, #0]
 80026ba:	bf18      	it	ne
 80026bc:	6059      	strne	r1, [r3, #4]
 80026be:	6863      	ldr	r3, [r4, #4]
 80026c0:	bf08      	it	eq
 80026c2:	6031      	streq	r1, [r6, #0]
 80026c4:	5162      	str	r2, [r4, r5]
 80026c6:	604b      	str	r3, [r1, #4]
 80026c8:	4638      	mov	r0, r7
 80026ca:	f104 060b 	add.w	r6, r4, #11
 80026ce:	f000 f8cf 	bl	8002870 <__malloc_unlock>
 80026d2:	f026 0607 	bic.w	r6, r6, #7
 80026d6:	1d23      	adds	r3, r4, #4
 80026d8:	1af2      	subs	r2, r6, r3
 80026da:	d0b6      	beq.n	800264a <_malloc_r+0x22>
 80026dc:	1b9b      	subs	r3, r3, r6
 80026de:	50a3      	str	r3, [r4, r2]
 80026e0:	e7b3      	b.n	800264a <_malloc_r+0x22>
 80026e2:	6862      	ldr	r2, [r4, #4]
 80026e4:	42a3      	cmp	r3, r4
 80026e6:	bf0c      	ite	eq
 80026e8:	6032      	streq	r2, [r6, #0]
 80026ea:	605a      	strne	r2, [r3, #4]
 80026ec:	e7ec      	b.n	80026c8 <_malloc_r+0xa0>
 80026ee:	4623      	mov	r3, r4
 80026f0:	6864      	ldr	r4, [r4, #4]
 80026f2:	e7b2      	b.n	800265a <_malloc_r+0x32>
 80026f4:	4634      	mov	r4, r6
 80026f6:	6876      	ldr	r6, [r6, #4]
 80026f8:	e7b9      	b.n	800266e <_malloc_r+0x46>
 80026fa:	230c      	movs	r3, #12
 80026fc:	4638      	mov	r0, r7
 80026fe:	603b      	str	r3, [r7, #0]
 8002700:	f000 f8b6 	bl	8002870 <__malloc_unlock>
 8002704:	e7a1      	b.n	800264a <_malloc_r+0x22>
 8002706:	6025      	str	r5, [r4, #0]
 8002708:	e7de      	b.n	80026c8 <_malloc_r+0xa0>
 800270a:	bf00      	nop
 800270c:	20000124 	.word	0x20000124

08002710 <_sbrk_r>:
 8002710:	b538      	push	{r3, r4, r5, lr}
 8002712:	2300      	movs	r3, #0
 8002714:	4d05      	ldr	r5, [pc, #20]	; (800272c <_sbrk_r+0x1c>)
 8002716:	4604      	mov	r4, r0
 8002718:	4608      	mov	r0, r1
 800271a:	602b      	str	r3, [r5, #0]
 800271c:	f7fd ffb4 	bl	8000688 <_sbrk>
 8002720:	1c43      	adds	r3, r0, #1
 8002722:	d102      	bne.n	800272a <_sbrk_r+0x1a>
 8002724:	682b      	ldr	r3, [r5, #0]
 8002726:	b103      	cbz	r3, 800272a <_sbrk_r+0x1a>
 8002728:	6023      	str	r3, [r4, #0]
 800272a:	bd38      	pop	{r3, r4, r5, pc}
 800272c:	2000012c 	.word	0x2000012c

08002730 <__sread>:
 8002730:	b510      	push	{r4, lr}
 8002732:	460c      	mov	r4, r1
 8002734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002738:	f000 f8a0 	bl	800287c <_read_r>
 800273c:	2800      	cmp	r0, #0
 800273e:	bfab      	itete	ge
 8002740:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002742:	89a3      	ldrhlt	r3, [r4, #12]
 8002744:	181b      	addge	r3, r3, r0
 8002746:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800274a:	bfac      	ite	ge
 800274c:	6563      	strge	r3, [r4, #84]	; 0x54
 800274e:	81a3      	strhlt	r3, [r4, #12]
 8002750:	bd10      	pop	{r4, pc}

08002752 <__swrite>:
 8002752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002756:	461f      	mov	r7, r3
 8002758:	898b      	ldrh	r3, [r1, #12]
 800275a:	4605      	mov	r5, r0
 800275c:	05db      	lsls	r3, r3, #23
 800275e:	460c      	mov	r4, r1
 8002760:	4616      	mov	r6, r2
 8002762:	d505      	bpl.n	8002770 <__swrite+0x1e>
 8002764:	2302      	movs	r3, #2
 8002766:	2200      	movs	r2, #0
 8002768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800276c:	f000 f868 	bl	8002840 <_lseek_r>
 8002770:	89a3      	ldrh	r3, [r4, #12]
 8002772:	4632      	mov	r2, r6
 8002774:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002778:	81a3      	strh	r3, [r4, #12]
 800277a:	4628      	mov	r0, r5
 800277c:	463b      	mov	r3, r7
 800277e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002786:	f000 b817 	b.w	80027b8 <_write_r>

0800278a <__sseek>:
 800278a:	b510      	push	{r4, lr}
 800278c:	460c      	mov	r4, r1
 800278e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002792:	f000 f855 	bl	8002840 <_lseek_r>
 8002796:	1c43      	adds	r3, r0, #1
 8002798:	89a3      	ldrh	r3, [r4, #12]
 800279a:	bf15      	itete	ne
 800279c:	6560      	strne	r0, [r4, #84]	; 0x54
 800279e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80027a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80027a6:	81a3      	strheq	r3, [r4, #12]
 80027a8:	bf18      	it	ne
 80027aa:	81a3      	strhne	r3, [r4, #12]
 80027ac:	bd10      	pop	{r4, pc}

080027ae <__sclose>:
 80027ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027b2:	f000 b813 	b.w	80027dc <_close_r>
	...

080027b8 <_write_r>:
 80027b8:	b538      	push	{r3, r4, r5, lr}
 80027ba:	4604      	mov	r4, r0
 80027bc:	4608      	mov	r0, r1
 80027be:	4611      	mov	r1, r2
 80027c0:	2200      	movs	r2, #0
 80027c2:	4d05      	ldr	r5, [pc, #20]	; (80027d8 <_write_r+0x20>)
 80027c4:	602a      	str	r2, [r5, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	f7fd ff11 	bl	80005ee <_write>
 80027cc:	1c43      	adds	r3, r0, #1
 80027ce:	d102      	bne.n	80027d6 <_write_r+0x1e>
 80027d0:	682b      	ldr	r3, [r5, #0]
 80027d2:	b103      	cbz	r3, 80027d6 <_write_r+0x1e>
 80027d4:	6023      	str	r3, [r4, #0]
 80027d6:	bd38      	pop	{r3, r4, r5, pc}
 80027d8:	2000012c 	.word	0x2000012c

080027dc <_close_r>:
 80027dc:	b538      	push	{r3, r4, r5, lr}
 80027de:	2300      	movs	r3, #0
 80027e0:	4d05      	ldr	r5, [pc, #20]	; (80027f8 <_close_r+0x1c>)
 80027e2:	4604      	mov	r4, r0
 80027e4:	4608      	mov	r0, r1
 80027e6:	602b      	str	r3, [r5, #0]
 80027e8:	f7fd ff1d 	bl	8000626 <_close>
 80027ec:	1c43      	adds	r3, r0, #1
 80027ee:	d102      	bne.n	80027f6 <_close_r+0x1a>
 80027f0:	682b      	ldr	r3, [r5, #0]
 80027f2:	b103      	cbz	r3, 80027f6 <_close_r+0x1a>
 80027f4:	6023      	str	r3, [r4, #0]
 80027f6:	bd38      	pop	{r3, r4, r5, pc}
 80027f8:	2000012c 	.word	0x2000012c

080027fc <_fstat_r>:
 80027fc:	b538      	push	{r3, r4, r5, lr}
 80027fe:	2300      	movs	r3, #0
 8002800:	4d06      	ldr	r5, [pc, #24]	; (800281c <_fstat_r+0x20>)
 8002802:	4604      	mov	r4, r0
 8002804:	4608      	mov	r0, r1
 8002806:	4611      	mov	r1, r2
 8002808:	602b      	str	r3, [r5, #0]
 800280a:	f7fd ff17 	bl	800063c <_fstat>
 800280e:	1c43      	adds	r3, r0, #1
 8002810:	d102      	bne.n	8002818 <_fstat_r+0x1c>
 8002812:	682b      	ldr	r3, [r5, #0]
 8002814:	b103      	cbz	r3, 8002818 <_fstat_r+0x1c>
 8002816:	6023      	str	r3, [r4, #0]
 8002818:	bd38      	pop	{r3, r4, r5, pc}
 800281a:	bf00      	nop
 800281c:	2000012c 	.word	0x2000012c

08002820 <_isatty_r>:
 8002820:	b538      	push	{r3, r4, r5, lr}
 8002822:	2300      	movs	r3, #0
 8002824:	4d05      	ldr	r5, [pc, #20]	; (800283c <_isatty_r+0x1c>)
 8002826:	4604      	mov	r4, r0
 8002828:	4608      	mov	r0, r1
 800282a:	602b      	str	r3, [r5, #0]
 800282c:	f7fd ff15 	bl	800065a <_isatty>
 8002830:	1c43      	adds	r3, r0, #1
 8002832:	d102      	bne.n	800283a <_isatty_r+0x1a>
 8002834:	682b      	ldr	r3, [r5, #0]
 8002836:	b103      	cbz	r3, 800283a <_isatty_r+0x1a>
 8002838:	6023      	str	r3, [r4, #0]
 800283a:	bd38      	pop	{r3, r4, r5, pc}
 800283c:	2000012c 	.word	0x2000012c

08002840 <_lseek_r>:
 8002840:	b538      	push	{r3, r4, r5, lr}
 8002842:	4604      	mov	r4, r0
 8002844:	4608      	mov	r0, r1
 8002846:	4611      	mov	r1, r2
 8002848:	2200      	movs	r2, #0
 800284a:	4d05      	ldr	r5, [pc, #20]	; (8002860 <_lseek_r+0x20>)
 800284c:	602a      	str	r2, [r5, #0]
 800284e:	461a      	mov	r2, r3
 8002850:	f7fd ff0d 	bl	800066e <_lseek>
 8002854:	1c43      	adds	r3, r0, #1
 8002856:	d102      	bne.n	800285e <_lseek_r+0x1e>
 8002858:	682b      	ldr	r3, [r5, #0]
 800285a:	b103      	cbz	r3, 800285e <_lseek_r+0x1e>
 800285c:	6023      	str	r3, [r4, #0]
 800285e:	bd38      	pop	{r3, r4, r5, pc}
 8002860:	2000012c 	.word	0x2000012c

08002864 <__malloc_lock>:
 8002864:	4801      	ldr	r0, [pc, #4]	; (800286c <__malloc_lock+0x8>)
 8002866:	f7ff be0f 	b.w	8002488 <__retarget_lock_acquire_recursive>
 800286a:	bf00      	nop
 800286c:	20000120 	.word	0x20000120

08002870 <__malloc_unlock>:
 8002870:	4801      	ldr	r0, [pc, #4]	; (8002878 <__malloc_unlock+0x8>)
 8002872:	f7ff be0a 	b.w	800248a <__retarget_lock_release_recursive>
 8002876:	bf00      	nop
 8002878:	20000120 	.word	0x20000120

0800287c <_read_r>:
 800287c:	b538      	push	{r3, r4, r5, lr}
 800287e:	4604      	mov	r4, r0
 8002880:	4608      	mov	r0, r1
 8002882:	4611      	mov	r1, r2
 8002884:	2200      	movs	r2, #0
 8002886:	4d05      	ldr	r5, [pc, #20]	; (800289c <_read_r+0x20>)
 8002888:	602a      	str	r2, [r5, #0]
 800288a:	461a      	mov	r2, r3
 800288c:	f7fd fe92 	bl	80005b4 <_read>
 8002890:	1c43      	adds	r3, r0, #1
 8002892:	d102      	bne.n	800289a <_read_r+0x1e>
 8002894:	682b      	ldr	r3, [r5, #0]
 8002896:	b103      	cbz	r3, 800289a <_read_r+0x1e>
 8002898:	6023      	str	r3, [r4, #0]
 800289a:	bd38      	pop	{r3, r4, r5, pc}
 800289c:	2000012c 	.word	0x2000012c

080028a0 <_init>:
 80028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028a2:	bf00      	nop
 80028a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a6:	bc08      	pop	{r3}
 80028a8:	469e      	mov	lr, r3
 80028aa:	4770      	bx	lr

080028ac <_fini>:
 80028ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ae:	bf00      	nop
 80028b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028b2:	bc08      	pop	{r3}
 80028b4:	469e      	mov	lr, r3
 80028b6:	4770      	bx	lr
