# Copyright 2025 ETH Zurich and University of Bologna.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0

name: picobello
description: "picobello NoC configuration"
network_type: "narrow-wide"

routing:
  route_algo: "XY"
  use_id_table: true
  en_multicast: true

protocols:
  - name: "narrow_in"
    type: "narrow"
    protocol: "AXI4"
    data_width: 64
    addr_width: 48
    id_width: 5
    user_width: 3
  - name: "narrow_out"
    type: "narrow"
    protocol: "AXI4"
    data_width: 64
    addr_width: 48
    id_width: 2
    user_width: 3
  - name: "wide_in"
    type: "wide"
    protocol: "AXI4"
    data_width: 512
    addr_width: 48
    id_width: 3
    user_width: 1
  - name: "wide_out"
    type: "wide"
    protocol: "AXI4"
    data_width: 512
    addr_width: 48
    id_width: 1
    user_width: 1

endpoints:
  - name: "cluster"
    array: [4, 4]
    addr_range:
      base: 0x2000_0000
      size: 0x0004_0000
      rdl_name: "snitch_tile"
    mgr_port_protocol:
      - "narrow_in"
      - "wide_in"
    sbr_port_protocol:
      - "narrow_out"
      - "wide_out"
  - name: "cheshire"
    addr_range:
      - start: 0x0000_0000
        end: 0x2000_0000
        desc: "internal"
        rdl_name: "cheshire_tile"
      - start: 0x8000_0000
        end: 0x200_0000_0000
        desc: "external"
        rdl_name: "cheshire_external"
    mgr_port_protocol:
      - "narrow_in"
    sbr_port_protocol:
      - "narrow_out"
      - "wide_out"
  - name: "fhg_spu"
    addr_range:
      - start: 0x4000_0000
        size: 0x0004_0000
        rdl_name: "fhg_spu_tile"
    mgr_port_protocol:
      - "narrow_in"
      - "wide_in"
    sbr_port_protocol:
      - "narrow_out"
      - "wide_out"
  - name: "l2_spm"
    array: [8]
    addr_range:
      base: 0x7000_0000
      size: 0x0010_0000
    sbr_port_protocol:
      - "narrow_out"
      - "wide_out"

routers:
  - name: "router_left"
    array: [1, 4]
    degree: 5
  - name: "router_center"
    array: [4, 4]
    degree: 5
    xy_id_offset:
      y: 0
      x: 4
  - name: "router_right"
    array: [2, 4]
    degree: 5
    xy_id_offset:
      y: 0
      x: 8

connections:
  - src: "cluster"
    dst: "router_center"
    src_range:
    - [0, 3]
    - [0, 3]
    dst_range:
    - [0, 3]
    - [0, 3]
    dst_dir: "Eject"
  - src: "cheshire"
    dst: "router_right"
    dst_idx: [1, 3]
    dst_dir: "Eject"
  - src: "fhg_spu"
    dst: "router_right"
    dst_idx: [1, 0]
    dst_dir: "Eject"
  - src: "l2_spm"
    dst: "router_left"
    src_range:
      - [0, 3]
    dst_range:
      - [0, 0]
      - [0, 3]
    dst_dir: "Eject"
  - src: "l2_spm"
    dst: "router_right"
    src_range:
      - [4, 7]
    dst_range:
      - [0, 0]
      - [0, 3]
    dst_dir: "Eject"
