<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN">

<html>

<head>
	<meta http-equiv="Content-Type" content="text/html;charset=utf-8">
	<link rel="StyleSheet" href="styles.css" type="text/css">
	<title>International Conference on Supercomputing, ICS 2008</title>
</head>

<body>

<div id="header">

    <h2 style="text-align:right;">22nd ACM International Conference on Supercomputing</h2>
	<h3 style="text-align:right;">June  7-12, 2008<br> Island of Kos - Aegean Sea - Greece</h3>

</div>

<div id="logo">

	<br>
	<span style="float:left"><img src="images/ics08_left.jpg" alt="ics08" ></span>
	
</div>

<div id="links">

<p>
	<a href="index.html">Home</a>
</p>

<p style="color: #5580AC">
	<a href="call.html">Call for Papers</a>
</p>

<p>
	<a href="committees.html">Conference Committees</a>
</p>

<p>
	<a href="program.html">Conference Program</a>
</p>

<p>
	<a href="registration.html">Conference Registration</a>
</p>

<p>
    <a href="reservations.html">Hotel Reservations</a>
</p>

<p>
	<a href="paper.html">Paper Submission</a>
</p>

<p>
	<a href="workshops.html">Workshops and Tutorials</a>
</p>

<p>
	<a href="hotel.html">Travel/Hotel Information</a>
</p>

</div>

<div id="left_footer">

<br>
<br>

<p>
	<a href="http://portal.acm.org/browse_dl.cfm?linked=1&amp;part=series&amp;idx=SERIES383&amp;coll=portal&amp;dl=ACM&amp;CFID=40510658&amp;CFTOKEN=46842549"><img style="border:0" src="images/acm.jpg" alt="ACM"></a>
	<a href="http://www.ics-conference.org/"><img style="border:0" src="images/newicslogosmall.jpg" alt="ICS"></a><br>
	<a href="http://validator.w3.org/check?uri=referer"><img style="border:0;height:25px" src="http://www.w3.org/Icons/valid-html401" alt="Valid HTML 4.01"></a>
	<a href="http://jigsaw.w3.org/css-validator/check/referer"><img style="border:0;height:25px" src="http://jigsaw.w3.org/css-validator/images/vcss" alt="Valid CSS!"></a>  
</p>

</div>

<div id="main">

<h2>Technical Program</h2>

<br>
<br>

<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>Saturday, 7 June 2008</TD>
</TR>
<TR STYLE="background-color: #CCFFFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Full day</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><a href="http://itolab.is.ocha.ac.jp/IWSV2008/program.html" target="_blank">1st International Workshop on Super Visualization</a><br>Meeting Room: Acesso</TD>
</TR>
<TR STYLE="background-color: #CCFFFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Full day</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><a href="http://www.lrr.in.tum.de/~gerndt/home/Research/ScalableToolsWorkshop/scalableTools.htm" target="_blank">International Workshop on Scalable Tools for High-End Computing</a><br>Meeting Room: Melambus</TD>
</TR>
</TBODY>
</TABLE>

<br>
<br>

<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>Sunday, 8 June 2008</TD>
</TR>
<!--
<TR STYLE="background-color: #CCFFFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Full day</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Tutorial: Parallel Performance Evaluation Tools for HPC Systems</TD>
</TR>
-->
<TR STYLE="background-color: #CCFFFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Full day</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><a href="tutorial_program.html" target="_blank">Tutorial: Programming emerging architectures: GPUs and multicores</a><br>Meeting Room: Melambus</TD>
</TR>
<!--
<TR STYLE="background-color: #CCFFFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Full day</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Tutorial: An Advanced Introduction to OpenMP 3.0</TD>
</TR>
-->
</TBODY>
</TABLE>

<br>
<br>

<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>Monday, 9 June 2008</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>08:30-08:45</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Opening </TD>
</TR>
<TR STYLE="background-color: #FFCC00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>08:45-09:45</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Keynote 1: <a href="#keynote1">Many-core GPU Computing with NVIDIA CUDA</a><br>
Mark Harris, NVIDIA
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>10:45-11:00</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>10:00-11:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 1: Algorithms and Applications I</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #13 ->
Implementing Wilson-Dirac Operator on the Cell Broadband Engine.<br>
Khaled Z. Ibrahim (IRISA/INRIA, Rennes, France) <br>
F. Bodin (IRISA/INRIA, Rennes, France) 
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #151 ->
Biomedical Image Analysis on a Cooperative Cluster of GPUs and Multicores. <br>
Timothy D.R. Hartley (Department of Biomedical Informatics and Electrical and Computer Engineering, Ohio State University, USA)<br>
Umit Catalyurek (Department of Biomedical Informatics and Electrical and Computer Engineering, Ohio State University, USA)<br>
Antonio Ruiz (Computer Architecture Department, University of Malaga, Spain)<br>
Manuel Ujaldon (Computer Architecture Department, University of Malaga, Spain)<br>
Francisco Igual (Department of Computer Engineering and Computer Science, University Jaume I, Spain)<br>
Rafael Mayo (Department of Computer Engineering and Computer Science, University Jaume I, Spain)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!-  Paper #199 ->
Data Mining on the Cell Broadband Engine <br>
Gregory Buehrer (Ohio State University)<br>
Srinivasan Parthasarathy (Ohio State University)<br>
Matthew Goyder (Ohio State University)
</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>11:30-12:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 2: Performance Evaluation I</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #5 ->
Accurate Memory Signatures and Synthetic Address Traces for HPC Applications <br>
Jonathan Weinberg (University of California, San Diego)<br>
Allan Snavely (San Diego Supercomputer Center)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #11 ->
Preserving Time in Large-Scale Communication Traces<br>
Prasun Ratn (North Carolina State University)<br>
Frank Mueller (North Carolina State University)<br>
Bronis R. de Supinski (Lawrence Livermore National Laboratory)<br>
Martin Schulz (Lawrence Livermore National Laboratory)
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>12:30-14:00</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>14:00-15:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 3: Architecture I</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #62 ->
A Vacuum Microelectronic Freespace Crossbar<br>
Michel Victor (Exaconnect Inc)<br>
Aris Silzars (Exaconnect Inc)<br>
Edward Davidson (University of Michigan)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #201 ->
Adaptive DRAM Temperature and Power Management
<br>
Song Liu (Northwestern University)<br>
Seda Memik (Northwestern University)<br>
Yu Zhang (Northwestern University)<br>
Gokhan Memik (Northwestern University)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #224 ->
The Shared-Thread Multiprocessor<br>
Jeffery A. Brown (UC San Diego)<br>
Dean M. Tullsen (UC San Diego)
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>15:30-15:45</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>15:45-17:15</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 4: Communication and Synchronization I</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #42 ->
Advanced Collective Communication in Aspen<br>
Qasim Ali (Purdue University, West Lafayette)<br>
Sam Midkiff (Purdue University, West Lafayette)<br>
Vijay Pai (Purdue University, West Lafayette)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #94 ->
The Deep Computing Messaging Framework: Generalized Scalable Message Passing on the Blue Gene/P Supercomputer<br>
Sameer Kumar (IBM Research)<br>
Gabor Dozsa (IBM Research)<br>
Gheorghe Almasi (IBM Research)<br>
Dong Chen (IBM Research)<br>
Mark E. Giampapa (IBM Research)<br>
Philip Heidelberger (IBM Research)<br>
Michael Blocksome (IBM Rochester)<br>
Ahmad Faraj (IBM Rochester)<br>
Jeff Parker (IBM Rochester)<br>
Joseph Ratterman (IBM Rochester)<br>
Brian Smith (IBM Rochester)<br>
Charles Archer (IBM Rochester)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #10 ->
A Projection-Based Optimization Framework for Abstractions with Application to the Unstructured Mesh Domain<br>
Brian S. White (Cornell University)<br>
Sally A. McKee (Cornell University)<br>
Daniel Quinlan (Lawrence Livermore National Laboratory)
</TD>
</TR>
</TBODY>
</TABLE>

<br>
<br>

<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>Tuesday, 10 June 2008</TD>
</TR>
<TR STYLE="background-color: #FFCC00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>08:30-09:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Keynote 2: <a href="#keynote2">Challenges on the Road to Exascale Computing</a><br>
Tilak Agerwala, IBM Research
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>09:30-09:45</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>09:45-11:15</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 5: File Systems</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #9 ->
CprFS: A User-level File System to Support Consistent File State for Checkpoint and Restart<br>
Ruini Xue (Department of Computer Science and Techonology, Tsinghua University)<br>
Wenguang Chen (Department of Computer Science and Techonology, Tsinghua University)<br>
Weimin Zheng (Department of Computer Science and Techonology, Tsinghua University)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #212. AUTHOR (affil) ->
Timely Offloading of Result-Data in HPC Centers<br>
Henry Monti (Virginia Tech.)<br>
Ali R. Butt (Virginia Tech.)<br>
Sudharshan S. Vazhkudai (Oak Ridge National Laboratory)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #215 ->
Shifted Declustering: An Ideal-placement Layout Scheme for Multi-way Replication Storage Architecture<br>
Huijun Zhu (University of Central Florida)<br>
Peng Gu (University of Central Florida)<br>
Jun Wang (University of Central Florida
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>11:15-11:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>11:30-12:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 6: Fault Tolerance  </TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #137 ->
Can Software Reliability Outperform Hardware Reliability on High Performance Interconnects? : A Case Study with MPI over InfiniBand<br>
Matthew J. Koop (The Ohio State University)<br>
Rahul Kumar (The Ohio State University)<br>
Dhabaleswar K. Panda (The Ohio State University)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #140 ->
Soft Error Vulnerability of Iterative Linear Algebra Methods<br>
Greg Bronevetsky (Lawrence Livermore National Laboratory)<br>
Bronis deSupinski (Lawrence Livermore National Laboratory)
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>12:30-14:00</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>14:00-15:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 7: Operating Systems</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #58 ->
Evaluating the Effect of Replacing CNK with Linux on the Compute-Nodes of Blue Gene/L<br>
Edi Shmueli (IBM)<br>
George Almasi (IBM)<br>
Jose Brunheroto (IBM)<br>
Jose Castanos (IBM)<br>
Gabor Dozsa (IBM)<br>
Sameer Kumar (IBM)<br>
Derek Lieber (IBM) 
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #87 ->
Power-aware Dynamic Placement of HPC Applications<br>
Puneet Ahuja (IIT Delhi)<br>
Anindya Neogi (IBM India Research Lab)<br>
Akshat Verma (IBM India Research Lab)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #185 ->
Autonomous Learning for Efficient Resource Utilization of Dynamic VM Migration<br>
Hyung Won Choi (New Jersey Institute of Technology)<br>
Hukeun Kwak (Soongsil University)<br>
Andrew Sohn (New Jersey Institute of Technology)<br>
Kyusik Chung (Soongsil University)
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>15:30-15:45</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>15:45-17:15</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 8: Algorithms and Applications II</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #54 ->
Adaptive Runtime Tuning of Parallel Sparse-Vector Multiplication on Distributed Memory Systems<br>
Seyong Lee  (School of ECE, Purdue University, West Lafayette, IN 47907, USA)<br>
Rudolf Eigenmann (School of ECE, Purdue University, West Lafayette, IN 47907, USA)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #164 ->
Fast Scan Algorithms on Graphics Processors<br>
Yuri Dotsenko (Microsoft Corporation)<br>
Naga Govindaraju (Microsoft Corporation)<br>
Peter-Pike Sloan (Microsoft Corporation)<br>
Charles Boyd (Microsoft Corporation)<br>
John Manferdelli (Microsoft Corporation)<br>
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #171 ->
Three-Dimensional Delaunay Refinement for Multi-Core Processors<br>
Andrey N. Chernikov (College of William and Mary)<br>
Nikos P. Chrisochoides (College of William and Mary)
</TD>
</TR>
</TBODY>
</TABLE>

<br>
<br>

<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>Wednesday, 11 June 2008</TD>
</TR>
<TR STYLE="background-color: #FFCC00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>08:30-09:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
Keynote 3: <a href="#keynote3">Petaflop&#47;s, Seriously</a><br>
David E. Keyes, Columbia University
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>09:30-09:45</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>09:45-11:15</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 9: Code Performance Tuning</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #105 ->
A Compiler Framework for Optimization of Affine Loop Nests for GPGPUs<br>
Muthu Manikandan Baskaran (Department of CSE, The Ohio State University)<br>
Uday Bondhugula (Department of CSE, The Ohio State University)<br>
J Ramanujam (Department of ECE, Louisiana State University)<br>
Atanas Rountev (Department of CSE, The Ohio State University)<br>
P Sadayappan (Department of CSE, The Ohio State University)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #106 ->
Rotating Register Allocation with Multiple Rotating Branches<br>
Suhyun Kim (KIST)<br>
Soo-Mook Moon (SNU)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #139 ->
Automatic SIMD Vectorization of Chains of Recurrences<br>
Yixin Shou (Department of Computer Science, Florida State University, Tallahassee, FL 32306-4530)<br>
Robert A. van Engelen (School of Computational Science, Florida State University, Tallahassee, FL 32306-4530)<br>
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>11:15-11:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>11:30-13:00</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 10: Communication and Synchronization II  </TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #72 ->
Optimizing Irregular Shared-Memory Applications for Clusters<br>
Seung-Jai Min (Purdue University, USA)<br>
Rudolf Eigenmann (Purdue University, USA)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #147 ->
Performance Portable Optimizations for Loops Containing Communication Operations<br>
Costin Iancu (Lawrence Berkeley National Laboratory)<br>
Wei Chen (Intel)<br>
Kathy Yelick (Lawrence Berkeley National Laboratory)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #183 ->
Phasers: a Unified Deadlock-Free Construct for Collective and Point-to-point Synchronization<br>
Jun Shirako (Waseda University)<br>
David Peixotto (Rice University)<br>
Vivek Sarkar (Rice University)<br>
William Scherer (Rice University)<br>
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>13:00-21:00</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Excursion</TD>
</TR>
</TBODY>
</TABLE>

<br>
<br>

<TABLE FRAME=VOID CELLSPACING=0 RULES=NONE BORDER=0 WIDTH="100%">
<TBODY>
<TR STYLE="background-color: #FFFF00">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" COLSPAN=2 ALIGN=LEFT>Thursday, 12 June 2008</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>08:30-10:00</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 11: Memory Management</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #45 ->
Orchestrating Data Transfer for the Cell/B.E. Processor
<br>
Tong Chen (IBM T.J. Waston Research Lab)<br>
Haibo Lin (IBM China Research Lab)<br>
Tao Zhang (IBM T. J. Waston Research Lab)<br>
Kathryn O&#39;Brien (IBM T. J. Watson Research Lab)<br>
Kevin O&#39;Brien (IBM T. J. Waston Research Lab)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #48  ->
CUBA: An Architecture for Efficient CPU/Co-processor Data Communication
<br>
Isaac Gelado (Universitat Politecnica de Catalunya)<br>
John Kelm (University of Illinois at Urbana-Champaign)<br>
Shane Ryoo (University of Illinois at Urbana-Champaign)<br>
Steve Lumetta (University of Illinois at Urbana-Champaign)<br>
Nacho Navarro (Univesitat Politecnica de Catalunya)<br>
Wen-mei Hwu (University of Illinois at Urbana-Champaign)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #49 ->
Efficient computation of sum-products on GPUs through software-managed cache
<br>
Mark Silberstein (Technion - Israel Institute of Technology, Israel)<br>
Dan Geiger (Technion - Israel Institute of Technology, Israel)<br>
Assaf Schuster (Technion - Israel Institute of Technology, Israel)<br>
Anjul Patney (University of California in Davis, USA)<br>
John D. Owens (University of California in Davis, USA)
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>10:00-10:15</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>10:15-11:45</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 12: Architecture II  </TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #6 ->
Exploiting Idle Register Classes for Fast Spill Destination
<br>
Fang Lu (Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences,China)<br>
Lei Wang (Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences,China)<br>
Xiaobing Feng (Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences,China)<br>
Zhiyuan Li (Department of Computer Sciences,Purdue University,U.S.A)<br>
Zhaoqing Zhang (Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences,China)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #34 ->
Analysis of Dynamic Power Management on Multi-Core Processors
<br>
W. Lloyd Bircher (Advanced Micro Devices)<br>
Lizy John (University of Texas at Austin)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #112 ->
Focused Prefetching: Performance Oriented Prefetching Based On Commit Stalls<br>
R. Manikantan (Dept of Computer Science and Automation, Indian Institute of Science)<br>
R. Govindarajan (Dept of Computer Science and Automation, Indian Institute of Science)
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>11:45-13:00</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Break</TD>
</TR>
<TR STYLE="background-color: #99CCFF">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>13:00-14:30</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=CENTER>Session 13: Performance Evaluation II</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #18 ->
Automatic Analysis of Speedup of MPI Applications
<br>
Marc Casas (Universitat Polit&#232;cnica de Catalunya)<br>
Rosa M. Badia (Universitat Polit&#232;cnica de Catalunya)<br>
Jes&#250;s Labarta (Universitat Polit&#232;cnica de Catalunya)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #69 ->
Analyzing Memory Access Intensity in Parallel Programs on Multicore 
<br>
Lixia Liu (Department of Computer Science, Purdue University, USA)<br>
Zhiyuan Li (Department of Computer Science, Purdue University, USA)<br>
Ahmed Sameh (Department of Computer Science, Purdue University, USA)
</TD>
</TR>
<TR STYLE="background-color: #FFCC99">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT><BR></TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>
<!- Paper #144 ->
A Regression-Based Approach to Scalability Prediction
<br>
Brad Barnes (University of Georgia)<br>
Barry Rountree (University of Georgia)<br>
David Lowenthal (University of Georgia)<br>
Jaxk Reeves (University of Georgia)<br>
Bronis de Supinski (Lawrence Livermore National Laboratory)<br>
Martin Schulz(Lawrence Livermore National Laboratory)<br>
</TD>
</TR>
<TR STYLE="background-color: #CCFFCC">
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>14:30-14:45</TD>
<TD STYLE="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 1px solid #000000; border-right: 1px solid #000000" ALIGN=LEFT>Closing</TD>
</TR>
</TBODY>
</TABLE>

<br>
<br>
<br>

<hr>

<a name=keynote1></a>

<br>

<h2>Keynote Talks</h2>

<br>

<hr>

<br>
<br>

<h3>Many-core GPU Computing with NVIDIA CUDA</h3>

<b>Mark Harris</b> - NVIDIA
<p>
In the past, graphics processors were special-purpose hardwired application accelerators, suitable only for conventional graphics applications. Modern GPUs are fully programmable, massively parallel floating point processors. In this talk I will describe NVIDIA's scalable, highly parallel many-core GPU architecture and how CUDA software for GPU computing delivers high throughput for data-intensive processing. I will discuss how CUDA is reinvigorating research on data-parallel algorithms, reducing time to scientific discovery, and enabling a variety of compute-intensive industrial applications of GPUs beyond computer graphics.

<a name=keynote2></a>

<br>
<br>
<br>

<hr>

<br>
<br>

<h3>Challenges on the Road to Exascale Computing</h3>

<b>Tilak Agerwala</b> - Vice President of Systems, IBM Research 

<p>
Supercomputing systems have made great strides in recent years as the extensive computing needs of cutting-edge engineering work and scientific discovery have driven the development of more powerful systems.  The first teraflop computer, ASCI Red, came on the scene in late 1996, and now a machine must achieve 5.9 teraflops to gain entry to the very bottom of the Top500 supercomputing list.  

<p>
With the emergence of petascale supercomputers expected in 2008 or 2009, we have set our sights on the increased capacity and expected muscle of exascale computing.  This has also been the focus of organizations such as the Institute for Advanced Architectures jointly launched at Sandia and Oak Ridge National Laboratories.  However, the challenges of exascale computing will not be solved by the technologies of today.  
<p>
If today&#39;s most power and energy efficient supercomputer was linearly scaled to the exascale level, it would consume around 200MWatts of power, contain over 60 million cores, and require over 400M dollars of memory.  Such a system will present significant problems in management and programmability as current bounds of parallelism are tested.  Data accessibility will also be a significant issue as our ability to sense, generate and calculate on data is growing faster than our ability to access, manage and even &#34;store&#34; that data.  These problems only get worse as the systems computational power scales up.  In this talk, I will discuss exascale computing challenges to be overcome in the areas of power, architecture, programmability, management, and data accessibility.  

<a name=keynote3></a>

<br>
<br>
<br>

<hr>

<br>
<br>

<h3>Petaflop&#47;s, Seriously</h3>

<b>David E. Keyes</b> - Fu Foundation Professor of Applied Mathematics,
Columbia University, and Acting Director of Institute for Scientific Computing
Research (ISCR) at Lawrence Livermore National Laboratory.

<p>
Sustained floating-point rates on real applications, as tracked by the
Gordon Bell Prize, have increased by over five orders of magnitude from
1988, when 1 Gigaflop/s was reported on a structural simulation, to 2006,
when 200 Teraflop/s were reported on a molecular dynamics simulation.
Various versions of Moore's Law over the same interval provide only two to
three orders of magnitude of improvement for an individual processor; the
remaining factor comes from concurrency, which is of order 100,000 for the
BlueGene/L computer, the platform of choice for the majority of recent Bell
Prize finalists. As the semiconductor industry begins to slip relative to
its own roadmap for silicon-based logic and memory, concurrency will play an
increasing role in attaining the next order of magnitude, to arrive at the
long-awaited milepost of 1 Petaflop/s sustained on a practical application,
which should occur around 2009. Simulations based on Eulerian formulations
of partial differential equations can be among the first applications to
take advantage of petascale capabilities, but not the way most are presently
being pursued. Only weak scaling can get around the fundamental limitation
expressed in Amdahl's Law and only optimal implicit formulations can get
around another limitation on scaling that is an immediate consequence of
Courant-Friedrichs-Lewy stability theory under weak scaling of a PDE. Many
PDE-based applications and other lattice-based applications with petascale
roadmaps, such as quantum chromodynamics, will likely be forced to adopt
optimal implicit solvers. However, even this narrow path to petascale
simulation is made treacherous by the imperative of dynamic adaptivity,
which drives us to consider algorithms and queueing policies that are less
synchronous than those in common use today. Drawing on the SCaLeS report
(2003-04), the latest ITRS roadmap, some back-of-the-envelope estimates, and
numerical experiences with PDE-based codes on recently available platforms,
we will attempt to project the pathway to Petaflop/s for representative
applications.

<br>
<br>

</div>

<!-- 
<div id="footer">
| <a href="index.html">Home</a> | <a href="ics08-cfp.pdf">Call for papers (PDF)</a> | <a href="committees.html">Conference Committees</a> |
</div>
-->

</body>

</html>
