$comment
	File created using the following command:
		vcd file ffulladd8bit.msim.vcd -direction
$end
$date
	Fri Jun 20 11:49:51 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ffulladd8bit_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s [7] $end
$var wire 1 & s [6] $end
$var wire 1 ' s [5] $end
$var wire 1 ( s [4] $end
$var wire 1 ) s [3] $end
$var wire 1 * s [2] $end
$var wire 1 + s [1] $end
$var wire 1 , s [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 s[0]~output_o $end
$var wire 1 5 s[1]~output_o $end
$var wire 1 6 s[2]~output_o $end
$var wire 1 7 s[3]~output_o $end
$var wire 1 8 s[4]~output_o $end
$var wire 1 9 s[5]~output_o $end
$var wire 1 : s[6]~output_o $end
$var wire 1 ; s[7]~output_o $end
$var wire 1 < cout~output_o $end
$var wire 1 = b[0]~input_o $end
$var wire 1 > a[0]~input_o $end
$var wire 1 ? cin~input_o $end
$var wire 1 @ f0|f0|s~0_combout $end
$var wire 1 A f0|c0|cout[0]~0_combout $end
$var wire 1 B f0|c0|cout~1_combout $end
$var wire 1 C a[1]~input_o $end
$var wire 1 D b[1]~input_o $end
$var wire 1 E f0|f1|s~combout $end
$var wire 1 F a[2]~input_o $end
$var wire 1 G b[2]~input_o $end
$var wire 1 H f0|c0|cout~2_combout $end
$var wire 1 I f0|c0|cout[1]~3_combout $end
$var wire 1 J f0|f2|s~combout $end
$var wire 1 K b[3]~input_o $end
$var wire 1 L a[3]~input_o $end
$var wire 1 M f0|f3|s~0_combout $end
$var wire 1 N f0|f3|s~1_combout $end
$var wire 1 O f0|f3|s~2_combout $end
$var wire 1 P b[4]~input_o $end
$var wire 1 Q f0|c0|cout~4_combout $end
$var wire 1 R f0|c0|cout~5_combout $end
$var wire 1 S a[4]~input_o $end
$var wire 1 T f0|c0|cout~7_combout $end
$var wire 1 U f0|c0|cout~6_combout $end
$var wire 1 V f0|c0|cout~8_combout $end
$var wire 1 W f1|f0|s~combout $end
$var wire 1 X a[5]~input_o $end
$var wire 1 Y f1|c0|cout[0]~0_combout $end
$var wire 1 Z b[5]~input_o $end
$var wire 1 [ f1|f1|s~0_combout $end
$var wire 1 \ f1|c0|cout~1_combout $end
$var wire 1 ] f1|f0|p~combout $end
$var wire 1 ^ f1|c0|cout~2_combout $end
$var wire 1 _ f1|c0|cout[1]~3_combout $end
$var wire 1 ` a[6]~input_o $end
$var wire 1 a b[6]~input_o $end
$var wire 1 b f1|f2|s~combout $end
$var wire 1 c a[7]~input_o $end
$var wire 1 d b[7]~input_o $end
$var wire 1 e f1|f3|s~0_combout $end
$var wire 1 f f1|c0|cout~4_combout $end
$var wire 1 g f1|f3|s~1_combout $end
$var wire 1 h f1|f3|s~2_combout $end
$var wire 1 i f1|c0|cout[3]~5_combout $end
$var wire 1 j f1|c0|cout[3]~6_combout $end
$var wire 1 k f1|c0|cout[3]~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
$end
#10000
b100000 !
b110000 !
b1000 "
1K
1S
1X
0-
1M
1]
1W
1[
18
19
1(
1'
1O
17
1)
#20000
b10000 !
b0 !
b0 "
0K
0S
0X
1-
0M
0]
0W
0[
08
09
0(
0'
0O
07
0)
#160000
