\t (00:01:19) allegro 16.5 P003 (v16-5-13C) i86
\t (00:01:19)     Journal start - Tue Jun 12 09:30:46 2018
\t (00:01:19)         Host=SIHWAN_LAB-PC User=Sihwan_lab Pid=436 CPUs=4
\t (00:01:19) 
\t (00:01:21) Opening existing design...
\d (00:01:21) Database opened: D:/Users/Sihwan_lab/Desktop/Workspace/PCBdesign_sk/Artificiall_eye_ver00/allegro/tssop16.dra
\i (00:01:21) trapsize 737
\i (00:01:21) trapsize 721
\i (00:01:21) trapsize 740
\i (00:01:21) trapsize 740
\i (00:01:22) generaledit 
\i (00:01:45) open 
\i (00:02:06) fillin "F:\PCB_Designs\RASP30_prototype\allegro\rasp30_prototype_routed1.brd"
\i (00:02:06) cd "F:\PCB_Designs\RASP30_prototype\allegro"
\t (00:02:15) Opening existing design...
\i (00:02:15) trapsize 276
\i (00:02:15) trapsize 268
\i (00:02:15) trapsize 276
\i (00:02:15) trapsize 276
\t (00:02:16)     Journal end - Tue Jun 12 09:31:42 2018
