F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1   -part GW2AR_18  -package eLQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synlog\report\04_ov5640_vga_premap.xml -merge_inferred_clocks 0  -top_level_module  ov5640_rgb565_1024x768_vga_top  -implementation  rev_1  -ovm  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga.vm  -conchk_prepass  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga_cck.rpt   -autoconstraint  -freq 150.000   E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_mult.srs  -flow prepass  -gcc_prepass  -osrd  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srd  -qsap  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\04_ov5640_vga.sap  -devicelib  F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\syntmp\04_ov5640_vga.plg  -osyn  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synwork\04_ov5640_vga_prem.srd  -prjdir  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\  -prjname  04_ov5640_vga  -log  E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\synlog\04_ov5640_vga_premap.srr  -sn  2019.03  -jobname  "premap" 
relcom:F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package eLQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\04_ov5640_vga_premap.xml -merge_inferred_clocks 0 -top_level_module ov5640_rgb565_1024x768_vga_top -implementation rev_1 -ovm ..\04_ov5640_vga.vm -conchk_prepass ..\04_ov5640_vga_cck.rpt -autoconstraint -freq 150.000 ..\synwork\04_ov5640_vga_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\04_ov5640_vga_prem.srd -qsap ..\04_ov5640_vga.sap -devicelib F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v -ologparam 04_ov5640_vga.plg -osyn ..\synwork\04_ov5640_vga_prem.srd -prjdir ..\..\ -prjname 04_ov5640_vga -log ..\synlog\04_ov5640_vga_premap.srr -sn 2019.03 -jobname "premap"
rc:1 success:1 runtime:3
file:..\04_ov5640_vga.vm|io:o|time:1574577949|size:1015245|exec:0|csum:
file:..\04_ov5640_vga_cck.rpt|io:o|time:1574578140|size:10905|exec:0|csum:
file:..\synwork\04_ov5640_vga_mult.srs|io:i|time:1574578137|size:10117|exec:0|csum:0E6A7EB69990667AF0AE2631CF86AC0C
file:..\synwork\04_ov5640_vga_prem.srd|io:o|time:1574578139|size:2030190|exec:0|csum:
file:..\04_ov5640_vga.sap|io:o|time:1574578140|size:4167|exec:0|csum:
file:F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1564767964|size:120730|exec:0|csum:E2B897C94FCEA96C10FD3386E2E04249
file:04_ov5640_vga.plg|io:o|time:1574578137|size:0|exec:0|csum:
file:..\synwork\04_ov5640_vga_prem.srd|io:o|time:1574578139|size:2030190|exec:0|csum:
file:..\synlog\04_ov5640_vga_premap.srr|io:o|time:1574578140|size:21433|exec:0|csum:
file:F:\FPGA\GAOYUN\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
