// Seed: 2026711599
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  ;
  logic id_5;
  reg id_6, id_7;
  wire id_8;
  id_9(
      id_8 + ""
  );
  initial begin : LABEL_0
    $unsigned(86);
    ;
    #id_10 @(*) id_6 = (-1);
  end
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd90,
    parameter id_14 = 32'd23,
    parameter id_15 = 32'd50,
    parameter id_19 = 32'd0,
    parameter id_6  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  input wire _id_12;
  input wire id_11;
  output logic [7:0] id_10;
  inout logic [7:0] id_9;
  output wire id_8;
  input wire id_7;
  output wire _id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13, _id_14, _id_15;
  module_0 modCall_1 (
      id_13,
      id_2,
      id_7
  );
  assign modCall_1.id_10 = 0;
  logic [7:0] id_16, id_17[-1 'd0 : 1], id_18, _id_19;
  logic id_20;
  ;
endmodule
