
---------- Begin Simulation Statistics ----------
simSeconds                                   0.284409                       # Number of seconds simulated (Second)
simTicks                                 284408670000                       # Number of ticks simulated (Tick)
finalTick                                284408670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   9478.87                       # Real time elapsed on the host (Second)
hostTickRate                                 30004496                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8740716                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000002                       # Number of instructions simulated (Count)
simOps                                     2053629097                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   105498                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     216653                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        568817341                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      2137479671                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1009                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     2114979494                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 577705                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             83851579                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         132275182                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 793                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           568415139                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.720836                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.335985                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  66950065     11.78%     11.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  57195156     10.06%     21.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  67655417     11.90%     33.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  74541835     13.11%     46.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  62965569     11.08%     57.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  77024590     13.55%     71.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  94077784     16.55%     88.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  46641715      8.21%     96.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  21363008      3.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             568415139                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                30525638     91.21%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     2      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     25      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  47858      0.14%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    7      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     91.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1803988      5.39%     96.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                271165      0.81%     97.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            590813      1.77%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           229296      0.69%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      5495881      0.26%      0.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1647645788     77.90%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1015136      0.05%     78.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv      11061321      0.52%     78.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      3309678      0.16%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          444      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       287550      0.01%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2064609      0.10%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      2987609      0.14%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      4069718      0.19%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        65355      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      2530392      0.12%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      1087793      0.05%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      1515004      0.07%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt       503279      0.02%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    268371953     12.69%     92.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    151555262      7.17%     99.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      8637980      0.41%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2774742      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     2114979494                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.718205                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            33468794                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015825                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4771483504                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2188918543                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      2077831846                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  60937122                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 32421707                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         29310360                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  2112063262                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     30889145                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        2109075831                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     276107443                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   5903663                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          430014040                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      256941310                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    153906597                       # Number of stores executed (Count)
system.cpu.numRate                           3.707826                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            5759                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          402202                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    2053629097                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.568817                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.568817                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.758034                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.758034                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 2609653158                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                1513018070                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    38051165                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   22763243                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                  1363591120                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  634083632                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 943217279                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      216                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      277756682                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     155883948                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     31127756                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     21744779                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               268156386                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         209593976                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           3407907                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            107883668                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits               106810190                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.990050                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                15459373                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 35                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         8593664                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            8588459                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5205                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          890                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        83664001                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             216                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2457957                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    556822139                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.688124                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.935964                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        78997815     14.19%     14.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       104099247     18.70%     32.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        52485584      9.43%     42.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        83822854     15.05%     57.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        38146187      6.85%     64.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        34595358      6.21%     70.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        19493323      3.50%     73.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        10885524      1.95%     75.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       134296247     24.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    556822139                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             2053629097                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   421009559                       # Number of memory references committed (Count)
system.cpu.commit.loads                     269877070                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  252022250                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   28621585                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  2027942889                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls              14550267                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      5248449      0.26%      0.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1597849885     77.81%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1011753      0.05%     78.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv     10616267      0.52%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2946155      0.14%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          384      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       287498      0.01%     78.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2016987      0.10%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      2980328      0.15%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      4062271      0.20%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        65276      0.00%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      2515565      0.12%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      1006268      0.05%     79.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      1509339      0.07%     79.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt       503113      0.02%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    261959758     12.76%     92.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    148508273      7.23%     99.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      7917312      0.39%     99.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2624216      0.13%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   2053629097                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     134296247                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      356785935                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         356785935                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     356785935                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        356785935                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       627879                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          627879                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       627879                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         627879                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  37856978485                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  37856978485                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  37856978485                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  37856978485                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    357413814                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     357413814                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    357413814                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    357413814                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001757                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001757                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001757                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001757                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60293.429920                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60293.429920                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60293.429920                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60293.429920                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        42416                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1000                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          745                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           13                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      56.934228                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    76.923077                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       259143                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            259143                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       294962                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        294962                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       294962                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       294962                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       332917                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       332917                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       332917                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       332917                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  19838679985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  19838679985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  19838679985                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  19838679985                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59590.468450                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59590.468450                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59590.468450                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59590.468450                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 332405                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    205855712                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       205855712                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       369343                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        369343                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  22354808000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  22354808000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    206225055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    206225055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001791                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001791                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60525.874323                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60525.874323                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       294663                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       294663                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        74680                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        74680                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4610756500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4610756500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000362                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000362                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 61740.178093                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 61740.178093                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    150930223                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      150930223                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       258536                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       258536                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  15502170485                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  15502170485                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    151188759                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    151188759                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001710                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001710                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59961.361222                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59961.361222                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          299                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          299                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       258237                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       258237                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  15227923485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  15227923485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001708                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001708                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58968.790239                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58968.790239                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.951388                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            357118852                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             332917                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1072.696354                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.951388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          293                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          171                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2859643429                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2859643429                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                161935034                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              51431346                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 346863053                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               5714368                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2471338                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            106190117                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                960252                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             2167690704                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               4509017                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          162865638                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1069606717                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   268156386                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          130858022                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     402008589                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 6850332                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 3947                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        111784                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 161270667                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1296623                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          568415139                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.847655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.493242                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                209071908     36.78%     36.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 12112948      2.13%     38.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 31618373      5.56%     44.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 36288526      6.38%     50.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 19774402      3.48%     54.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 37312524      6.56%     60.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 12149522      2.14%     63.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 16402598      2.89%     65.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                193684338     34.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            568415139                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.471428                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.880405                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      161260855                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         161260855                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     161260855                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        161260855                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         9812                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            9812                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         9812                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           9812                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    510396000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    510396000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    510396000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    510396000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    161270667                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     161270667                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    161270667                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    161270667                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000061                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000061                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 52017.529556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 52017.529556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 52017.529556                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 52017.529556                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          152                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             76                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         8033                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              8033                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1267                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1267                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1267                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1267                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         8545                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         8545                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         8545                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         8545                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    439001500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    439001500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    439001500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    439001500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 51375.248683                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 51375.248683                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 51375.248683                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 51375.248683                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   8033                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    161260855                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       161260855                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         9812                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          9812                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    510396000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    510396000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    161270667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    161270667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 52017.529556                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 52017.529556                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1267                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1267                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         8545                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         8545                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    439001500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    439001500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 51375.248683                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 51375.248683                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.962551                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            161269400                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               8545                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           18872.954944                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.962551                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          475                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1290173881                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1290173881                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2471338                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   14042251                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   508815                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             2137480680                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               173840                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                277756682                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               155883948                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   403                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     67499                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   352439                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           8124                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1053638                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1688306                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2741944                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               2107947496                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              2107142206                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1514149480                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                2459748967                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.704427                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.615571                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    69587892                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7879611                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                11551                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                8124                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                4751459                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               268326                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    703                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          269877070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.098839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.105028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              269267859     99.77%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               241359      0.09%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2197      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 3352      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                26526      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1268      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1313      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 4408      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                29121      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                11643      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              70996      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             137626      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2002      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              38194      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              13494      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2248      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               9242      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                457      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                504      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                263      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                275      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                255      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                264      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                291      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                378      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                368      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                387      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                319      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                236      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                315      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             9910      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1052                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            269877070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               276145379                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               153974347                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     64495                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     16753                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               161278193                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      7752                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2471338                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                165747585                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                15940467                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4617                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 348283325                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              35967807                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             2158623022                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 37298                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1900457                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  39384                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               32757636                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          3415345935                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  7163867847                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2687669736                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  40683913                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            3235684739                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                179661166                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     247                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 233                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21779680                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2559740015                       # The number of ROB reads (Count)
system.cpu.rob.writes                      4286229458                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 2053629097                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1951                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    266919.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      5169.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    332426.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.095978918750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        15988                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        15988                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1002353                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             251196                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      341461                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     267176                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    341461                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   267176                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   3866                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   257                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                341461                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               267176                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  331194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    4728                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1092                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     435                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   5238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   5538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  15711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  15974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  16033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  16030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  16056                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  16056                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  16084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  16012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  16024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  16037                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  16017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  16063                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  16045                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  15998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  15993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  15989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        15988                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.114836                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.707243                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      8.821270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          15880     99.32%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            90      0.56%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            12      0.08%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            3      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::800-831            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         15988                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        15988                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.693332                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.666057                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.968039                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            10409     65.11%     65.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              316      1.98%     67.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             5046     31.56%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              202      1.26%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                8      0.05%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                4      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         15988                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  247424                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                21853504                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             17099264                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              76838388.92815751                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              60122161.53607413                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  284406456000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     467284.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       330816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     21275264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     17081152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1163171.291508096503                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 74805258.222261652350                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 60058478.526691898704                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         8544                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       332917                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       267176                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    199419000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   9347886500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 6600631966500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     23340.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28078.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  24705182.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       546816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     21306688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       21853504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       546816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       546816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     16585152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     16585152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         8544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       332917                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          341461                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       259143                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         259143                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1922642                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       74915747                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          76838389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1922642                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1922642                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     58314509                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         58314509                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     58314509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1922642                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      74915747                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        135152898                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               337595                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              266893                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        17708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        17749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        16149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        16451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        16775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        83993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        16174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        15826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        16506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        16246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        16477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        16195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        16986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        16353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        17325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        20682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        17386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        16905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        15944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        16546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        17524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        16491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        15948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        15666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        16094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        16041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        16760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        15907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        16836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        15923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        17037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        19885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3217399250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1687975000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         9547305500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9530.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28280.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              278734                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             232779                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.56                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        92975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   416.103598                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   255.321636                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   374.744306                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        21146     22.74%     22.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        23596     25.38%     48.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11655     12.54%     60.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         6031      6.49%     67.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3256      3.50%     70.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2660      2.86%     73.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2577      2.77%     76.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2379      2.56%     78.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        19675     21.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        92975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              21606080                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           17081152                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               75.968430                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               60.058479                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       392685720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       208717410                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1433890500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     691180200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 22450955280.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  69233837610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  50910750240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  145322016960                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   510.961979                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 131733512250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9497020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 143178137750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       271155780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       144122715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      976537800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     702001260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 22450955280.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  38233303470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  77016463200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  139794539505                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   491.526997                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 199824776000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9497020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  75086874000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               83224                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        259143                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          8033                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             73262                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             258238                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            258238                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            8545                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          74679                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port        25122                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total        25122                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       998239                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       998239                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1023361                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      1060928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total      1060928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     37891840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     37891840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 38952768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             341462                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000032                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.005676                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   341451    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       11      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               341462                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 284408670000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1815637000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           44845750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1762684500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         681900                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       340438                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
