// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _lstm_n5_16s_16b_HH_
#define _lstm_n5_16s_16b_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lstm_n5_16s_16b_mjbC.h"
#include "lstm_n5_16s_16b_mkbM.h"
#include "lstm_n5_16s_16b_mlbW.h"
#include "lstm_n5_16s_16b_mmb6.h"
#include "lstm_n5_16s_16b_hbkb.h"
#include "lstm_n5_16s_16b_lcud.h"
#include "lstm_n5_16s_16b_ldEe.h"
#include "lstm_n5_16s_16b_ceOg.h"
#include "lstm_n5_16s_16b_ifYi.h"

namespace ap_rtl {

struct lstm_n5_16s_16b : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<4> > ch_ena;
    sc_in< sc_lv<24> > sampleinput;
    sc_out< sc_lv<32> > weight_Addr_A;
    sc_out< sc_logic > weight_EN_A;
    sc_out< sc_lv<4> > weight_WEN_A;
    sc_out< sc_lv<32> > weight_Din_A;
    sc_in< sc_lv<32> > weight_Dout_A;
    sc_out< sc_logic > weight_Clk_A;
    sc_out< sc_logic > weight_Rst_A;
    sc_out< sc_lv<16> > lstm_out;
    sc_out< sc_logic > lstm_out_ap_vld;


    // Module declarations
    lstm_n5_16s_16b(sc_module_name name);
    SC_HAS_PROCESS(lstm_n5_16s_16b);

    ~lstm_n5_16s_16b();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lstm_n5_16s_16b_hbkb* h_state_U;
    lstm_n5_16s_16b_lcud* lut_sigmoid_U;
    lstm_n5_16s_16b_ldEe* lut_tanh_U;
    lstm_n5_16s_16b_ceOg* c_state_U;
    lstm_n5_16s_16b_ifYi* i_state_U;
    lstm_n5_16s_16b_ifYi* f_state_U;
    lstm_n5_16s_16b_ifYi* o_state_U;
    lstm_n5_16s_16b_ifYi* g_state_U;
    lstm_n5_16s_16b_mjbC<1,1,16,16,31>* lstm_n5_16s_16b_mjbC_U1;
    lstm_n5_16s_16b_mjbC<1,1,16,16,31>* lstm_n5_16s_16b_mjbC_U2;
    lstm_n5_16s_16b_mjbC<1,1,16,16,31>* lstm_n5_16s_16b_mjbC_U3;
    lstm_n5_16s_16b_mjbC<1,1,16,16,31>* lstm_n5_16s_16b_mjbC_U4;
    lstm_n5_16s_16b_mkbM<1,1,16,16,28>* lstm_n5_16s_16b_mkbM_U5;
    lstm_n5_16s_16b_mkbM<1,1,16,16,28>* lstm_n5_16s_16b_mkbM_U6;
    lstm_n5_16s_16b_mkbM<1,1,16,16,28>* lstm_n5_16s_16b_mkbM_U7;
    lstm_n5_16s_16b_mkbM<1,1,16,16,28>* lstm_n5_16s_16b_mkbM_U8;
    lstm_n5_16s_16b_mkbM<1,1,16,16,28>* lstm_n5_16s_16b_mkbM_U9;
    lstm_n5_16s_16b_mlbW<1,1,16,16,32>* lstm_n5_16s_16b_mlbW_U10;
    lstm_n5_16s_16b_mmb6<1,1,16,14,28>* lstm_n5_16s_16b_mmb6_U11;
    lstm_n5_16s_16b_mlbW<1,1,16,16,32>* lstm_n5_16s_16b_mlbW_U12;
    sc_signal< sc_lv<25> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > h_state_address0;
    sc_signal< sc_logic > h_state_ce0;
    sc_signal< sc_logic > h_state_we0;
    sc_signal< sc_lv<16> > h_state_d0;
    sc_signal< sc_lv<16> > h_state_q0;
    sc_signal< sc_lv<10> > lut_sigmoid_address0;
    sc_signal< sc_logic > lut_sigmoid_ce0;
    sc_signal< sc_lv<12> > lut_sigmoid_q0;
    sc_signal< sc_lv<10> > lut_sigmoid_address1;
    sc_signal< sc_logic > lut_sigmoid_ce1;
    sc_signal< sc_lv<12> > lut_sigmoid_q1;
    sc_signal< sc_lv<10> > lut_tanh_address0;
    sc_signal< sc_logic > lut_tanh_ce0;
    sc_signal< sc_lv<13> > lut_tanh_q0;
    sc_signal< sc_lv<10> > lut_tanh_address1;
    sc_signal< sc_logic > lut_tanh_ce1;
    sc_signal< sc_lv<13> > lut_tanh_q1;
    sc_signal< sc_lv<7> > c_state_address0;
    sc_signal< sc_logic > c_state_ce0;
    sc_signal< sc_lv<16> > c_state_q0;
    sc_signal< sc_logic > c_state_ce1;
    sc_signal< sc_logic > c_state_we1;
    sc_signal< sc_lv<16> > c_state_d1;
    sc_signal< sc_lv<3> > j_reg_679;
    sc_signal< sc_lv<5> > indvar_flatten_reg_691;
    sc_signal< sc_lv<3> > j_1_reg_702;
    sc_signal< sc_lv<3> > i_reg_713;
    sc_signal< sc_lv<3> > j_2_reg_724;
    sc_signal< sc_lv<3> > j_3_reg_736;
    sc_signal< sc_lv<3> > j_4_reg_747;
    sc_signal< sc_lv<32> > lstm_output_0_in_reg_758;
    sc_signal< sc_lv<3> > indvarinc_fu_773_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<3> > indvarinc1_fu_790_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > indvarinc2_fu_807_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > indvarinc3_fu_824_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_7_fu_835_p2;
    sc_signal< sc_lv<31> > tmp_10_cast_fu_860_p1;
    sc_signal< sc_lv<31> > tmp_10_cast_reg_2162;
    sc_signal< sc_lv<1> > exitcond5_fu_864_p2;
    sc_signal< sc_lv<1> > exitcond5_reg_2170;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > j_5_fu_870_p2;
    sc_signal< sc_lv<3> > j_5_reg_2174;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > tmp_10_fu_876_p1;
    sc_signal< sc_lv<64> > tmp_10_reg_2179;
    sc_signal< sc_lv<4> > j_cast_fu_885_p1;
    sc_signal< sc_lv<4> > j_cast_reg_2192;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<5> > tmp_26_fu_918_p2;
    sc_signal< sc_lv<5> > tmp_26_reg_2202;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<7> > tmp_14_fu_1006_p2;
    sc_signal< sc_lv<7> > tmp_14_reg_2217;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1030_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2224;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_1036_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_2228;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<3> > i_mid2_fu_1054_p3;
    sc_signal< sc_lv<3> > i_mid2_reg_2233;
    sc_signal< sc_lv<5> > tmp_39_cast1_mid2_v_fu_1080_p3;
    sc_signal< sc_lv<5> > tmp_39_cast1_mid2_v_reg_2239;
    sc_signal< sc_lv<3> > tmp_35_mid2_v_fu_1092_p3;
    sc_signal< sc_lv<3> > tmp_35_mid2_v_reg_2244;
    sc_signal< sc_lv<7> > i_cast_fu_1108_p1;
    sc_signal< sc_lv<7> > i_cast_reg_2249;
    sc_signal< sc_lv<3> > i_state_addr_2_reg_2265;
    sc_signal< sc_lv<3> > f_state_addr_2_reg_2270;
    sc_signal< sc_lv<3> > o_state_addr_2_reg_2275;
    sc_signal< sc_lv<3> > g_state_addr_2_reg_2280;
    sc_signal< sc_lv<7> > tmp_39_cast1_mid2_fu_1147_p1;
    sc_signal< sc_lv<7> > tmp_39_cast1_mid2_reg_2285;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state13_pp1_stage1_iter0;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<28> > tmp_51_cast_fu_1153_p1;
    sc_signal< sc_lv<28> > tmp_51_cast_reg_2291;
    sc_signal< sc_lv<3> > i_1_fu_1202_p2;
    sc_signal< sc_lv<3> > i_1_reg_2303;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state14_pp1_stage2_iter0;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<7> > tmp_67_fu_1251_p2;
    sc_signal< sc_lv<7> > tmp_67_reg_2313;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_state15_pp1_stage3_iter0;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_lv<1> > exitcond2_fu_1308_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_2323;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state18_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp2_iter1_exitcond2_reg_2323;
    sc_signal< sc_lv<3> > j_9_fu_1314_p2;
    sc_signal< sc_lv<3> > j_9_reg_2327;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > j_2_cast_fu_1320_p1;
    sc_signal< sc_lv<8> > j_2_cast_reg_2332;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state19_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state23_pp2_stage1_iter1;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<4> > tmp_37_fu_1324_p3;
    sc_signal< sc_lv<4> > tmp_37_reg_2338;
    sc_signal< sc_lv<3> > i_state_addr_3_reg_2343;
    sc_signal< sc_lv<3> > ap_reg_pp2_iter1_i_state_addr_3_reg_2343;
    sc_signal< sc_lv<3> > f_state_addr_4_reg_2353;
    sc_signal< sc_lv<3> > o_state_addr_4_reg_2358;
    sc_signal< sc_lv<3> > g_state_addr_4_reg_2363;
    sc_signal< sc_lv<3> > ap_reg_pp2_iter1_g_state_addr_4_reg_2363;
    sc_signal< sc_lv<1> > tmp_78_reg_2368;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< bool > ap_block_state20_pp2_stage2_iter0;
    sc_signal< bool > ap_block_state24_pp2_stage2_iter1;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< sc_lv<1> > tmp_80_fu_1388_p2;
    sc_signal< sc_lv<1> > tmp_80_reg_2379;
    sc_signal< sc_lv<1> > tmp_91_reg_2394;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage3;
    sc_signal< bool > ap_block_state21_pp2_stage3_iter0;
    sc_signal< bool > ap_block_pp2_stage3_11001;
    sc_signal< sc_lv<1> > tmp_97_fu_1484_p2;
    sc_signal< sc_lv<1> > tmp_97_reg_2405;
    sc_signal< sc_lv<11> > tmp_109_fu_1561_p4;
    sc_signal< sc_lv<11> > tmp_109_reg_2425;
    sc_signal< sc_lv<1> > tmp_111_reg_2431;
    sc_signal< sc_lv<1> > tmp_75_reg_2442;
    sc_signal< sc_lv<1> > tmp_47_fu_1625_p2;
    sc_signal< sc_lv<1> > tmp_47_reg_2453;
    sc_signal< sc_lv<13> > lut_tanh_load_2_reg_2463;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > tmp_113_fu_1650_p2;
    sc_signal< sc_lv<1> > tmp_113_reg_2468;
    sc_signal< sc_lv<1> > exitcond1_fu_1734_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_2478;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state26_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state27_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state28_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp3_iter1_exitcond1_reg_2478;
    sc_signal< sc_lv<3> > j_8_fu_1740_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<64> > tmp_128_cast1_fu_1763_p1;
    sc_signal< sc_lv<64> > tmp_128_cast1_reg_2487;
    sc_signal< sc_lv<64> > ap_reg_pp3_iter1_tmp_128_cast1_reg_2487;
    sc_signal< sc_lv<7> > c_state_addr_reg_2492;
    sc_signal< sc_lv<1> > icmp_fu_1843_p2;
    sc_signal< sc_lv<1> > icmp_reg_2518;
    sc_signal< sc_lv<1> > tmp_120_reg_2524;
    sc_signal< sc_lv<1> > tmp_127_fu_1862_p2;
    sc_signal< sc_lv<1> > tmp_127_reg_2535;
    sc_signal< sc_lv<16> > o_state_q0;
    sc_signal< sc_lv<16> > o_state_load_1_reg_2545;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<1> > exitcond_fu_1957_p2;
    sc_signal< sc_lv<1> > exitcond_reg_2560;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state31_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state32_pp4_stage0_iter1;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<3> > j_7_fu_1963_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<16> > lstm_output_fu_1998_p1;
    sc_signal< sc_lv<16> > lstm_output_reg_2579;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<32> > tmp_129_cast_fu_2037_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state18;
    sc_signal< bool > ap_block_pp2_stage3_subdone;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state26;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_lv<3> > i_state_address0;
    sc_signal< sc_logic > i_state_ce0;
    sc_signal< sc_logic > i_state_we0;
    sc_signal< sc_lv<16> > i_state_d0;
    sc_signal< sc_lv<16> > i_state_q0;
    sc_signal< sc_lv<3> > f_state_address0;
    sc_signal< sc_logic > f_state_ce0;
    sc_signal< sc_logic > f_state_we0;
    sc_signal< sc_lv<16> > f_state_d0;
    sc_signal< sc_lv<16> > f_state_q0;
    sc_signal< sc_lv<3> > o_state_address0;
    sc_signal< sc_logic > o_state_ce0;
    sc_signal< sc_logic > o_state_we0;
    sc_signal< sc_lv<16> > o_state_d0;
    sc_signal< sc_lv<3> > g_state_address0;
    sc_signal< sc_logic > g_state_ce0;
    sc_signal< sc_logic > g_state_we0;
    sc_signal< sc_lv<16> > g_state_d0;
    sc_signal< sc_lv<16> > g_state_q0;
    sc_signal< sc_lv<3> > invdar_reg_635;
    sc_signal< sc_lv<1> > tmp_1_fu_784_p2;
    sc_signal< sc_lv<3> > invdar1_reg_646;
    sc_signal< sc_lv<1> > tmp_3_fu_801_p2;
    sc_signal< sc_lv<3> > invdar2_reg_657;
    sc_signal< sc_lv<1> > tmp_5_fu_818_p2;
    sc_signal< sc_lv<3> > invdar3_reg_668;
    sc_signal< sc_lv<3> > ap_phi_mux_j_phi_fu_683_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_indvar_flatten_phi_fu_695_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_j_1_phi_fu_706_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_i_phi_fu_717_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_j_2_phi_fu_728_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > tmp_fu_779_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_796_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_813_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_830_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_16_fu_913_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_22_fu_947_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > tmp_27_fu_970_p1;
    sc_signal< sc_lv<64> > tmp_34_cast_fu_1121_p1;
    sc_signal< sc_lv<64> > tmp_35_fu_1142_p1;
    sc_signal< sc_lv<64> > tmp_35_mid2_fu_1100_p1;
    sc_signal< sc_lv<64> > tmp_54_fu_1197_p1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<64> > tmp_61_fu_1241_p1;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_lv<64> > tmp_68_fu_1280_p1;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_lv<64> > tmp_40_fu_1332_p1;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<64> > tmp_56_fu_1346_p1;
    sc_signal< sc_lv<64> > tmp_79_fu_1383_p1;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< sc_lv<64> > tmp_82_fu_1408_p1;
    sc_signal< sc_lv<64> > tmp_85_fu_1418_p1;
    sc_signal< sc_lv<64> > tmp_93_fu_1479_p1;
    sc_signal< bool > ap_block_pp2_stage3;
    sc_signal< sc_lv<64> > tmp_101_fu_1504_p1;
    sc_signal< sc_lv<64> > tmp_106_fu_1514_p1;
    sc_signal< sc_lv<64> > tmp_38_fu_1522_p1;
    sc_signal< sc_lv<64> > tmp_112_fu_1583_p1;
    sc_signal< sc_lv<64> > tmp_46_fu_1620_p1;
    sc_signal< sc_lv<64> > tmp_49_fu_1645_p1;
    sc_signal< sc_lv<64> > tmp_115_fu_1668_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<64> > tmp_89_fu_1746_p1;
    sc_signal< sc_lv<64> > tmp_124_fu_1857_p1;
    sc_signal< sc_lv<64> > tmp_130_fu_1878_p1;
    sc_signal< sc_lv<64> > tmp_138_cast1_fu_1982_p1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<64> > tmp_123_fu_1993_p1;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<16> > tmp_50_fu_1174_p2;
    sc_signal< sc_lv<16> > storemerge_cast_fu_1692_p1;
    sc_signal< sc_lv<16> > tmp_59_fu_1224_p2;
    sc_signal< sc_lv<16> > storemerge2_cast_fu_1442_p1;
    sc_signal< sc_lv<16> > tmp_66_fu_1273_p2;
    sc_signal< sc_lv<16> > storemerge3_cast_fu_1546_p1;
    sc_signal< sc_lv<16> > tmp_72_fu_1301_p2;
    sc_signal< sc_lv<16> > storemerge4_cast_fu_1729_p1;
    sc_signal< sc_lv<32> > weight_Addr_A_orig;
    sc_signal< sc_lv<19> > tmp_8_fu_841_p1;
    sc_signal< sc_lv<19> > tmp_9_fu_844_p2;
    sc_signal< sc_lv<16> > sampleinput_16b_fu_850_p4;
    sc_signal< sc_lv<16> > tmp_17_fu_889_p1;
    sc_signal< sc_lv<31> > tmp_12_fu_2041_p2;
    sc_signal< sc_lv<4> > tmp_15_fu_907_p2;
    sc_signal< sc_lv<5> > j_cast1_fu_881_p1;
    sc_signal< sc_lv<16> > tmp_20_fu_924_p1;
    sc_signal< sc_lv<31> > tmp_18_fu_2047_p2;
    sc_signal< sc_lv<4> > tmp_21_fu_942_p2;
    sc_signal< sc_lv<16> > tmp_23_fu_952_p1;
    sc_signal< sc_lv<31> > tmp_24_fu_2053_p2;
    sc_signal< sc_lv<16> > tmp_28_fu_974_p1;
    sc_signal< sc_lv<31> > tmp_29_fu_2059_p2;
    sc_signal< sc_lv<6> > tmp_11_fu_995_p3;
    sc_signal< sc_lv<7> > tmp_8_cast_fu_992_p1;
    sc_signal< sc_lv<7> > p_shl1_cast_fu_1002_p1;
    sc_signal< sc_lv<5> > j_1_cast_fu_1012_p1;
    sc_signal< sc_lv<5> > p_shl_fu_1016_p3;
    sc_signal< sc_lv<1> > exitcond3_fu_1048_p2;
    sc_signal< sc_lv<3> > j_6_fu_1042_p2;
    sc_signal< sc_lv<5> > j_1_cast_mid1_fu_1062_p1;
    sc_signal< sc_lv<5> > p_shl_mid1_fu_1066_p3;
    sc_signal< sc_lv<5> > tmp_34_mid1_fu_1074_p2;
    sc_signal< sc_lv<5> > tmp_31_fu_1024_p2;
    sc_signal< sc_lv<7> > tmp_33_fu_1116_p2;
    sc_signal< sc_lv<5> > i_cast2_fu_1112_p1;
    sc_signal< sc_lv<5> > tmp1_fu_1126_p2;
    sc_signal< sc_lv<6> > tmp_39_cast_mid2_fu_1088_p1;
    sc_signal< sc_lv<6> > tmp26_cast_fu_1132_p1;
    sc_signal< sc_lv<6> > tmp_34_fu_1136_p2;
    sc_signal< sc_lv<16> > tmp_39_fu_1157_p1;
    sc_signal< sc_lv<28> > tmp_42_fu_2065_p2;
    sc_signal< sc_lv<16> > tmp_45_fu_1165_p4;
    sc_signal< sc_lv<6> > i_cast1_fu_1150_p1;
    sc_signal< sc_lv<6> > tmp2_fu_1181_p2;
    sc_signal< sc_lv<7> > tmp27_cast_fu_1187_p1;
    sc_signal< sc_lv<7> > tmp_53_fu_1191_p2;
    sc_signal< sc_lv<16> > tmp_55_fu_1207_p1;
    sc_signal< sc_lv<28> > tmp_57_fu_2072_p2;
    sc_signal< sc_lv<16> > tmp_58_fu_1215_p4;
    sc_signal< sc_lv<7> > tmp3_fu_1231_p2;
    sc_signal< sc_lv<7> > tmp_60_fu_1236_p2;
    sc_signal< sc_lv<7> > tmp4_fu_1246_p2;
    sc_signal< sc_lv<16> > tmp_62_fu_1256_p1;
    sc_signal< sc_lv<28> > tmp_63_fu_2078_p2;
    sc_signal< sc_lv<16> > tmp_64_fu_1264_p4;
    sc_signal< sc_lv<16> > tmp_69_fu_1284_p1;
    sc_signal< sc_lv<28> > tmp_70_fu_2084_p2;
    sc_signal< sc_lv<16> > tmp_71_fu_1292_p4;
    sc_signal< sc_lv<8> > tmp_52_fu_1340_p2;
    sc_signal< sc_lv<16> > tmp_76_fu_1351_p1;
    sc_signal< sc_lv<16> > tmp_65_fu_1355_p2;
    sc_signal< sc_lv<11> > tmp_74_fu_1361_p4;
    sc_signal< sc_lv<16> > tmp_77_fu_1371_p1;
    sc_signal< sc_lv<12> > tmp_144_cast_fu_1394_p1;
    sc_signal< sc_lv<12> > tmp_81_fu_1398_p2;
    sc_signal< sc_lv<32> > tmp_145_cast_fu_1404_p1;
    sc_signal< sc_lv<8> > tmp_84_fu_1413_p2;
    sc_signal< sc_lv<12> > grp_fu_767_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1430_p2;
    sc_signal< sc_lv<12> > sel_tmp4_fu_1423_p3;
    sc_signal< sc_lv<12> > storemerge2_fu_1434_p3;
    sc_signal< sc_lv<16> > tmp_86_fu_1447_p1;
    sc_signal< sc_lv<16> > tmp_87_fu_1451_p2;
    sc_signal< sc_lv<11> > tmp_88_fu_1457_p4;
    sc_signal< sc_lv<16> > tmp_90_fu_1467_p1;
    sc_signal< sc_lv<12> > tmp_159_cast_fu_1490_p1;
    sc_signal< sc_lv<12> > tmp_99_fu_1494_p2;
    sc_signal< sc_lv<32> > tmp_160_cast_fu_1500_p1;
    sc_signal< sc_lv<8> > tmp_105_fu_1509_p2;
    sc_signal< sc_lv<7> > tmp_41_cast_fu_1519_p1;
    sc_signal< sc_lv<1> > sel_tmp3_fu_1534_p2;
    sc_signal< sc_lv<12> > sel_tmp8_fu_1527_p3;
    sc_signal< sc_lv<12> > storemerge3_fu_1538_p3;
    sc_signal< sc_lv<16> > tmp_107_fu_1551_p1;
    sc_signal< sc_lv<16> > tmp_108_fu_1555_p2;
    sc_signal< sc_lv<16> > tmp_110_fu_1571_p1;
    sc_signal< sc_lv<16> > tmp_73_fu_1588_p1;
    sc_signal< sc_lv<16> > tmp_41_fu_1592_p2;
    sc_signal< sc_lv<11> > tmp_43_fu_1598_p4;
    sc_signal< sc_lv<16> > tmp_44_fu_1608_p1;
    sc_signal< sc_lv<12> > tmp_108_cast_fu_1631_p1;
    sc_signal< sc_lv<12> > tmp_48_fu_1635_p2;
    sc_signal< sc_lv<32> > tmp_109_cast_fu_1641_p1;
    sc_signal< sc_lv<12> > tmp_174_cast_fu_1655_p1;
    sc_signal< sc_lv<12> > tmp_114_fu_1658_p2;
    sc_signal< sc_lv<32> > tmp_175_cast_fu_1664_p1;
    sc_signal< sc_lv<1> > sel_tmp2_fu_1680_p2;
    sc_signal< sc_lv<12> > sel_tmp_fu_1673_p3;
    sc_signal< sc_lv<12> > storemerge_fu_1684_p3;
    sc_signal< sc_lv<13> > tmp_116_fu_1700_p2;
    sc_signal< sc_lv<14> > tmp_177_cast_fu_1706_p1;
    sc_signal< sc_lv<14> > lut_tanh_load_2_cast_fu_1697_p1;
    sc_signal< sc_lv<1> > sel_tmp1_fu_1717_p2;
    sc_signal< sc_lv<14> > sel_tmp7_fu_1710_p3;
    sc_signal< sc_lv<14> > storemerge4_fu_1721_p3;
    sc_signal< sc_lv<7> > tmp_89_cast_fu_1754_p1;
    sc_signal< sc_lv<7> > tmp_118_fu_1758_p2;
    sc_signal< sc_lv<28> > tmp_92_fu_2090_p2;
    sc_signal< sc_lv<32> > tmp_96_fu_2097_p2;
    sc_signal< sc_lv<20> > tmp_93_cast_fu_1776_p4;
    sc_signal< sc_lv<20> > tmp_97_cast_fu_1793_p4;
    sc_signal< sc_lv<20> > tmp_98_fu_1802_p2;
    sc_signal< sc_lv<15> > tmp_117_fu_1819_p4;
    sc_signal< sc_lv<5> > tmp_119_fu_1833_p4;
    sc_signal< sc_lv<16> > tmp_103_fu_1829_p1;
    sc_signal< sc_lv<16> > tmp_128_fu_1868_p2;
    sc_signal< sc_lv<32> > tmp_134_cast_fu_1874_p1;
    sc_signal< sc_lv<13> > tmp_131_fu_1887_p2;
    sc_signal< sc_lv<1> > sel_tmp13_demorgan_fu_1897_p2;
    sc_signal< sc_lv<1> > sel_tmp9_fu_1907_p2;
    sc_signal< sc_lv<14> > tmp_136_cast_fu_1893_p1;
    sc_signal< sc_lv<14> > lut_tanh_load_cast_fu_1883_p1;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1901_p2;
    sc_signal< sc_lv<1> > or_cond_fu_1919_p2;
    sc_signal< sc_lv<14> > newSel_fu_1911_p3;
    sc_signal< sc_lv<14> > newSel1_fu_1925_p3;
    sc_signal< sc_lv<14> > newSel2_fu_1932_p3;
    sc_signal< sc_lv<28> > tmp_132_fu_2104_p2;
    sc_signal< sc_lv<7> > tmp_120_cast_fu_1973_p1;
    sc_signal< sc_lv<7> > tmp_135_fu_1977_p2;
    sc_signal< sc_lv<8> > j_4_cast_fu_1969_p1;
    sc_signal< sc_lv<8> > tmp_122_fu_1987_p2;
    sc_signal< sc_lv<16> > tmp_136_fu_2006_p1;
    sc_signal< sc_lv<32> > tmp_126_fu_2111_p2;
    sc_signal< sc_lv<20> > tmp_137_fu_2014_p4;
    sc_signal< sc_lv<21> > tmp_127_cast_fu_2023_p1;
    sc_signal< sc_lv<21> > tmp_128_cast_fu_2027_p1;
    sc_signal< sc_lv<21> > tmp_129_fu_2031_p2;
    sc_signal< sc_lv<16> > tmp_12_fu_2041_p1;
    sc_signal< sc_lv<16> > tmp_18_fu_2047_p1;
    sc_signal< sc_lv<16> > tmp_24_fu_2053_p1;
    sc_signal< sc_lv<16> > tmp_29_fu_2059_p1;
    sc_signal< sc_lv<16> > tmp_57_fu_2072_p1;
    sc_signal< sc_lv<16> > tmp_63_fu_2078_p1;
    sc_signal< sc_lv<16> > tmp_70_fu_2084_p1;
    sc_signal< sc_lv<25> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<25> ap_ST_fsm_state1;
    static const sc_lv<25> ap_ST_fsm_state2;
    static const sc_lv<25> ap_ST_fsm_state3;
    static const sc_lv<25> ap_ST_fsm_state4;
    static const sc_lv<25> ap_ST_fsm_state5;
    static const sc_lv<25> ap_ST_fsm_pp0_stage0;
    static const sc_lv<25> ap_ST_fsm_pp0_stage1;
    static const sc_lv<25> ap_ST_fsm_pp0_stage2;
    static const sc_lv<25> ap_ST_fsm_pp0_stage3;
    static const sc_lv<25> ap_ST_fsm_state11;
    static const sc_lv<25> ap_ST_fsm_pp1_stage0;
    static const sc_lv<25> ap_ST_fsm_pp1_stage1;
    static const sc_lv<25> ap_ST_fsm_pp1_stage2;
    static const sc_lv<25> ap_ST_fsm_pp1_stage3;
    static const sc_lv<25> ap_ST_fsm_state17;
    static const sc_lv<25> ap_ST_fsm_pp2_stage0;
    static const sc_lv<25> ap_ST_fsm_pp2_stage1;
    static const sc_lv<25> ap_ST_fsm_pp2_stage2;
    static const sc_lv<25> ap_ST_fsm_pp2_stage3;
    static const sc_lv<25> ap_ST_fsm_state25;
    static const sc_lv<25> ap_ST_fsm_pp3_stage0;
    static const sc_lv<25> ap_ST_fsm_state29;
    static const sc_lv<25> ap_ST_fsm_state30;
    static const sc_lv<25> ap_ST_fsm_pp4_stage0;
    static const sc_lv<25> ap_ST_fsm_state33;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<64> ap_const_lv64_91;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<19> ap_const_lv19_1D4C0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<7> ap_const_lv7_5F;
    static const sc_lv<8> ap_const_lv8_7D;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<8> ap_const_lv8_82;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<8> ap_const_lv8_87;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<14> ap_const_lv14_3000;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<15> ap_const_lv15_7C00;
    static const sc_lv<14> ap_const_lv14_1000;
    static const sc_lv<8> ap_const_lv8_8C;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp2_stage3();
    void thread_ap_block_pp2_stage3_11001();
    void thread_ap_block_pp2_stage3_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state12_pp1_stage0_iter0();
    void thread_ap_block_state13_pp1_stage1_iter0();
    void thread_ap_block_state14_pp1_stage2_iter0();
    void thread_ap_block_state15_pp1_stage3_iter0();
    void thread_ap_block_state16_pp1_stage0_iter1();
    void thread_ap_block_state18_pp2_stage0_iter0();
    void thread_ap_block_state19_pp2_stage1_iter0();
    void thread_ap_block_state20_pp2_stage2_iter0();
    void thread_ap_block_state21_pp2_stage3_iter0();
    void thread_ap_block_state22_pp2_stage0_iter1();
    void thread_ap_block_state23_pp2_stage1_iter1();
    void thread_ap_block_state24_pp2_stage2_iter1();
    void thread_ap_block_state26_pp3_stage0_iter0();
    void thread_ap_block_state27_pp3_stage0_iter1();
    void thread_ap_block_state28_pp3_stage0_iter2();
    void thread_ap_block_state31_pp4_stage0_iter0();
    void thread_ap_block_state32_pp4_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter0();
    void thread_ap_block_state7_pp0_stage1_iter0();
    void thread_ap_block_state8_pp0_stage2_iter0();
    void thread_ap_block_state9_pp0_stage3_iter0();
    void thread_ap_condition_pp0_exit_iter0_state6();
    void thread_ap_condition_pp1_exit_iter0_state12();
    void thread_ap_condition_pp2_exit_iter0_state18();
    void thread_ap_condition_pp3_exit_iter0_state26();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_i_phi_fu_717_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_695_p4();
    void thread_ap_phi_mux_j_1_phi_fu_706_p4();
    void thread_ap_phi_mux_j_2_phi_fu_728_p4();
    void thread_ap_phi_mux_j_phi_fu_683_p4();
    void thread_ap_ready();
    void thread_c_state_address0();
    void thread_c_state_ce0();
    void thread_c_state_ce1();
    void thread_c_state_d1();
    void thread_c_state_we1();
    void thread_exitcond1_fu_1734_p2();
    void thread_exitcond2_fu_1308_p2();
    void thread_exitcond3_fu_1048_p2();
    void thread_exitcond5_fu_864_p2();
    void thread_exitcond_flatten_fu_1030_p2();
    void thread_exitcond_fu_1957_p2();
    void thread_f_state_address0();
    void thread_f_state_ce0();
    void thread_f_state_d0();
    void thread_f_state_we0();
    void thread_g_state_address0();
    void thread_g_state_ce0();
    void thread_g_state_d0();
    void thread_g_state_we0();
    void thread_grp_fu_767_p2();
    void thread_h_state_address0();
    void thread_h_state_ce0();
    void thread_h_state_d0();
    void thread_h_state_we0();
    void thread_i_1_fu_1202_p2();
    void thread_i_cast1_fu_1150_p1();
    void thread_i_cast2_fu_1112_p1();
    void thread_i_cast_fu_1108_p1();
    void thread_i_mid2_fu_1054_p3();
    void thread_i_state_address0();
    void thread_i_state_ce0();
    void thread_i_state_d0();
    void thread_i_state_we0();
    void thread_icmp_fu_1843_p2();
    void thread_indvar_flatten_next_fu_1036_p2();
    void thread_indvarinc1_fu_790_p2();
    void thread_indvarinc2_fu_807_p2();
    void thread_indvarinc3_fu_824_p2();
    void thread_indvarinc_fu_773_p2();
    void thread_j_1_cast_fu_1012_p1();
    void thread_j_1_cast_mid1_fu_1062_p1();
    void thread_j_2_cast_fu_1320_p1();
    void thread_j_4_cast_fu_1969_p1();
    void thread_j_5_fu_870_p2();
    void thread_j_6_fu_1042_p2();
    void thread_j_7_fu_1963_p2();
    void thread_j_8_fu_1740_p2();
    void thread_j_9_fu_1314_p2();
    void thread_j_cast1_fu_881_p1();
    void thread_j_cast_fu_885_p1();
    void thread_lstm_out();
    void thread_lstm_out_ap_vld();
    void thread_lstm_output_fu_1998_p1();
    void thread_lut_sigmoid_address0();
    void thread_lut_sigmoid_address1();
    void thread_lut_sigmoid_ce0();
    void thread_lut_sigmoid_ce1();
    void thread_lut_tanh_address0();
    void thread_lut_tanh_address1();
    void thread_lut_tanh_ce0();
    void thread_lut_tanh_ce1();
    void thread_lut_tanh_load_2_cast_fu_1697_p1();
    void thread_lut_tanh_load_cast_fu_1883_p1();
    void thread_newSel1_fu_1925_p3();
    void thread_newSel2_fu_1932_p3();
    void thread_newSel_fu_1911_p3();
    void thread_o_state_address0();
    void thread_o_state_ce0();
    void thread_o_state_d0();
    void thread_o_state_we0();
    void thread_or_cond_fu_1919_p2();
    void thread_p_shl1_cast_fu_1002_p1();
    void thread_p_shl_fu_1016_p3();
    void thread_p_shl_mid1_fu_1066_p3();
    void thread_sampleinput_16b_fu_850_p4();
    void thread_sel_tmp13_demorgan_fu_1897_p2();
    void thread_sel_tmp1_fu_1717_p2();
    void thread_sel_tmp2_fu_1680_p2();
    void thread_sel_tmp3_fu_1534_p2();
    void thread_sel_tmp4_fu_1423_p3();
    void thread_sel_tmp5_fu_1901_p2();
    void thread_sel_tmp6_fu_1430_p2();
    void thread_sel_tmp7_fu_1710_p3();
    void thread_sel_tmp8_fu_1527_p3();
    void thread_sel_tmp9_fu_1907_p2();
    void thread_sel_tmp_fu_1673_p3();
    void thread_storemerge2_cast_fu_1442_p1();
    void thread_storemerge2_fu_1434_p3();
    void thread_storemerge3_cast_fu_1546_p1();
    void thread_storemerge3_fu_1538_p3();
    void thread_storemerge4_cast_fu_1729_p1();
    void thread_storemerge4_fu_1721_p3();
    void thread_storemerge_cast_fu_1692_p1();
    void thread_storemerge_fu_1684_p3();
    void thread_tmp1_fu_1126_p2();
    void thread_tmp26_cast_fu_1132_p1();
    void thread_tmp27_cast_fu_1187_p1();
    void thread_tmp2_fu_1181_p2();
    void thread_tmp3_fu_1231_p2();
    void thread_tmp4_fu_1246_p2();
    void thread_tmp_101_fu_1504_p1();
    void thread_tmp_103_fu_1829_p1();
    void thread_tmp_105_fu_1509_p2();
    void thread_tmp_106_fu_1514_p1();
    void thread_tmp_107_fu_1551_p1();
    void thread_tmp_108_cast_fu_1631_p1();
    void thread_tmp_108_fu_1555_p2();
    void thread_tmp_109_cast_fu_1641_p1();
    void thread_tmp_109_fu_1561_p4();
    void thread_tmp_10_cast_fu_860_p1();
    void thread_tmp_10_fu_876_p1();
    void thread_tmp_110_fu_1571_p1();
    void thread_tmp_112_fu_1583_p1();
    void thread_tmp_113_fu_1650_p2();
    void thread_tmp_114_fu_1658_p2();
    void thread_tmp_115_fu_1668_p1();
    void thread_tmp_116_fu_1700_p2();
    void thread_tmp_117_fu_1819_p4();
    void thread_tmp_118_fu_1758_p2();
    void thread_tmp_119_fu_1833_p4();
    void thread_tmp_11_fu_995_p3();
    void thread_tmp_120_cast_fu_1973_p1();
    void thread_tmp_122_fu_1987_p2();
    void thread_tmp_123_fu_1993_p1();
    void thread_tmp_124_fu_1857_p1();
    void thread_tmp_127_cast_fu_2023_p1();
    void thread_tmp_127_fu_1862_p2();
    void thread_tmp_128_cast1_fu_1763_p1();
    void thread_tmp_128_cast_fu_2027_p1();
    void thread_tmp_128_fu_1868_p2();
    void thread_tmp_129_cast_fu_2037_p1();
    void thread_tmp_129_fu_2031_p2();
    void thread_tmp_12_fu_2041_p1();
    void thread_tmp_130_fu_1878_p1();
    void thread_tmp_131_fu_1887_p2();
    void thread_tmp_134_cast_fu_1874_p1();
    void thread_tmp_135_fu_1977_p2();
    void thread_tmp_136_cast_fu_1893_p1();
    void thread_tmp_136_fu_2006_p1();
    void thread_tmp_137_fu_2014_p4();
    void thread_tmp_138_cast1_fu_1982_p1();
    void thread_tmp_144_cast_fu_1394_p1();
    void thread_tmp_145_cast_fu_1404_p1();
    void thread_tmp_14_fu_1006_p2();
    void thread_tmp_159_cast_fu_1490_p1();
    void thread_tmp_15_fu_907_p2();
    void thread_tmp_160_cast_fu_1500_p1();
    void thread_tmp_16_fu_913_p1();
    void thread_tmp_174_cast_fu_1655_p1();
    void thread_tmp_175_cast_fu_1664_p1();
    void thread_tmp_177_cast_fu_1706_p1();
    void thread_tmp_17_fu_889_p1();
    void thread_tmp_18_fu_2047_p1();
    void thread_tmp_1_fu_784_p2();
    void thread_tmp_20_fu_924_p1();
    void thread_tmp_21_fu_942_p2();
    void thread_tmp_22_fu_947_p1();
    void thread_tmp_23_fu_952_p1();
    void thread_tmp_24_fu_2053_p1();
    void thread_tmp_26_fu_918_p2();
    void thread_tmp_27_fu_970_p1();
    void thread_tmp_28_fu_974_p1();
    void thread_tmp_29_fu_2059_p1();
    void thread_tmp_2_fu_796_p1();
    void thread_tmp_31_fu_1024_p2();
    void thread_tmp_33_fu_1116_p2();
    void thread_tmp_34_cast_fu_1121_p1();
    void thread_tmp_34_fu_1136_p2();
    void thread_tmp_34_mid1_fu_1074_p2();
    void thread_tmp_35_fu_1142_p1();
    void thread_tmp_35_mid2_fu_1100_p1();
    void thread_tmp_35_mid2_v_fu_1092_p3();
    void thread_tmp_37_fu_1324_p3();
    void thread_tmp_38_fu_1522_p1();
    void thread_tmp_39_cast1_mid2_fu_1147_p1();
    void thread_tmp_39_cast1_mid2_v_fu_1080_p3();
    void thread_tmp_39_cast_mid2_fu_1088_p1();
    void thread_tmp_39_fu_1157_p1();
    void thread_tmp_3_fu_801_p2();
    void thread_tmp_40_fu_1332_p1();
    void thread_tmp_41_cast_fu_1519_p1();
    void thread_tmp_41_fu_1592_p2();
    void thread_tmp_43_fu_1598_p4();
    void thread_tmp_44_fu_1608_p1();
    void thread_tmp_45_fu_1165_p4();
    void thread_tmp_46_fu_1620_p1();
    void thread_tmp_47_fu_1625_p2();
    void thread_tmp_48_fu_1635_p2();
    void thread_tmp_49_fu_1645_p1();
    void thread_tmp_4_fu_813_p1();
    void thread_tmp_50_fu_1174_p2();
    void thread_tmp_51_cast_fu_1153_p1();
    void thread_tmp_52_fu_1340_p2();
    void thread_tmp_53_fu_1191_p2();
    void thread_tmp_54_fu_1197_p1();
    void thread_tmp_55_fu_1207_p1();
    void thread_tmp_56_fu_1346_p1();
    void thread_tmp_57_fu_2072_p1();
    void thread_tmp_58_fu_1215_p4();
    void thread_tmp_59_fu_1224_p2();
    void thread_tmp_5_fu_818_p2();
    void thread_tmp_60_fu_1236_p2();
    void thread_tmp_61_fu_1241_p1();
    void thread_tmp_62_fu_1256_p1();
    void thread_tmp_63_fu_2078_p1();
    void thread_tmp_64_fu_1264_p4();
    void thread_tmp_65_fu_1355_p2();
    void thread_tmp_66_fu_1273_p2();
    void thread_tmp_67_fu_1251_p2();
    void thread_tmp_68_fu_1280_p1();
    void thread_tmp_69_fu_1284_p1();
    void thread_tmp_6_fu_830_p1();
    void thread_tmp_70_fu_2084_p1();
    void thread_tmp_71_fu_1292_p4();
    void thread_tmp_72_fu_1301_p2();
    void thread_tmp_73_fu_1588_p1();
    void thread_tmp_74_fu_1361_p4();
    void thread_tmp_76_fu_1351_p1();
    void thread_tmp_77_fu_1371_p1();
    void thread_tmp_79_fu_1383_p1();
    void thread_tmp_7_fu_835_p2();
    void thread_tmp_80_fu_1388_p2();
    void thread_tmp_81_fu_1398_p2();
    void thread_tmp_82_fu_1408_p1();
    void thread_tmp_84_fu_1413_p2();
    void thread_tmp_85_fu_1418_p1();
    void thread_tmp_86_fu_1447_p1();
    void thread_tmp_87_fu_1451_p2();
    void thread_tmp_88_fu_1457_p4();
    void thread_tmp_89_cast_fu_1754_p1();
    void thread_tmp_89_fu_1746_p1();
    void thread_tmp_8_cast_fu_992_p1();
    void thread_tmp_8_fu_841_p1();
    void thread_tmp_90_fu_1467_p1();
    void thread_tmp_93_cast_fu_1776_p4();
    void thread_tmp_93_fu_1479_p1();
    void thread_tmp_97_cast_fu_1793_p4();
    void thread_tmp_97_fu_1484_p2();
    void thread_tmp_98_fu_1802_p2();
    void thread_tmp_99_fu_1494_p2();
    void thread_tmp_9_fu_844_p2();
    void thread_tmp_fu_779_p1();
    void thread_weight_Addr_A();
    void thread_weight_Addr_A_orig();
    void thread_weight_Clk_A();
    void thread_weight_Din_A();
    void thread_weight_EN_A();
    void thread_weight_Rst_A();
    void thread_weight_WEN_A();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
