Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 20 17:55:28 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.593        0.000                      0                   75        0.190        0.000                      0                   75        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.593        0.000                      0                   75        0.190        0.000                      0                   75        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.087ns (31.796%)  route 2.332ns (68.204%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.159    U_UART/U_Receiver/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.863     6.478    U_UART/U_Receiver/state_0[1]
    SLICE_X5Y43          LUT2 (Prop_lut2_I1_O)        0.149     6.627 f  U_UART/U_Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.810     7.437    U_UART/U_Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.332     7.769 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.659     8.428    U_UART/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I2_O)        0.150     8.578 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.578    U_UART/U_Receiver/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X3Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.860    U_UART/U_Receiver/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.047    15.171    U_UART/U_Receiver/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 1.061ns (32.069%)  route 2.247ns (67.931%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.159    U_UART/U_Receiver/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.863     6.478    U_UART/U_Receiver/state_0[1]
    SLICE_X5Y43          LUT2 (Prop_lut2_I1_O)        0.149     6.627 f  U_UART/U_Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.810     7.437    U_UART/U_Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.332     7.769 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.575     8.344    U_UART/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124     8.468 r  U_UART/U_Receiver/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.468    U_UART/U_Receiver/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.517    14.858    U_UART/U_Receiver/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.031    15.114    U_UART/U_Receiver/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.733ns (25.649%)  route 2.125ns (74.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.156    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.899     6.512    U_UART/U_Receiver/w_br_tick
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.636 r  U_UART/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.680     7.316    U_UART/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.153     7.469 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.546     8.014    U_UART/U_Receiver/rx_data_next
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.518    14.859    U_UART/U_Receiver/CLK
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.408    14.676    U_UART/U_Receiver/rx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.733ns (25.649%)  route 2.125ns (74.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.156    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.899     6.512    U_UART/U_Receiver/w_br_tick
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.636 r  U_UART/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.680     7.316    U_UART/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.153     7.469 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.546     8.014    U_UART/U_Receiver/rx_data_next
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.518    14.859    U_UART/U_Receiver/CLK
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.408    14.676    U_UART/U_Receiver/rx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.733ns (25.649%)  route 2.125ns (74.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.156    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.899     6.512    U_UART/U_Receiver/w_br_tick
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.636 r  U_UART/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.680     7.316    U_UART/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.153     7.469 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.546     8.014    U_UART/U_Receiver/rx_data_next
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.518    14.859    U_UART/U_Receiver/CLK
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.408    14.676    U_UART/U_Receiver/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.733ns (25.649%)  route 2.125ns (74.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.156    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.899     6.512    U_UART/U_Receiver/w_br_tick
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.636 r  U_UART/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.680     7.316    U_UART/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.153     7.469 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.546     8.014    U_UART/U_Receiver/rx_data_next
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.518    14.859    U_UART/U_Receiver/CLK
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.408    14.676    U_UART/U_Receiver/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.733ns (25.649%)  route 2.125ns (74.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.156    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.899     6.512    U_UART/U_Receiver/w_br_tick
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.636 r  U_UART/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.680     7.316    U_UART/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.153     7.469 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.546     8.014    U_UART/U_Receiver/rx_data_next
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.518    14.859    U_UART/U_Receiver/CLK
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.408    14.676    U_UART/U_Receiver/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.733ns (25.649%)  route 2.125ns (74.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.156    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.899     6.512    U_UART/U_Receiver/w_br_tick
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.636 r  U_UART/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.680     7.316    U_UART/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.153     7.469 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.546     8.014    U_UART/U_Receiver/rx_data_next
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.518    14.859    U_UART/U_Receiver/CLK
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.408    14.676    U_UART/U_Receiver/rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.733ns (25.649%)  route 2.125ns (74.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.156    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.899     6.512    U_UART/U_Receiver/w_br_tick
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.636 r  U_UART/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.680     7.316    U_UART/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.153     7.469 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.546     8.014    U_UART/U_Receiver/rx_data_next
    SLICE_X0Y43          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.860    U_UART/U_Receiver/CLK
    SLICE_X0Y43          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y43          FDCE (Setup_fdce_C_CE)      -0.408    14.677    U_UART/U_Receiver/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.733ns (25.649%)  route 2.125ns (74.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.635     5.156    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.899     6.512    U_UART/U_Receiver/w_br_tick
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.636 r  U_UART/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.680     7.316    U_UART/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.153     7.469 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.546     8.014    U_UART/U_Receiver/rx_data_next
    SLICE_X0Y43          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.860    U_UART/U_Receiver/CLK
    SLICE_X0Y43          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y43          FDCE (Setup_fdce_C_CE)      -0.408    14.677    U_UART/U_Receiver/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.478    U_UART/U_Receiver/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.138     1.757    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  U_UART/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_UART/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  U_UART/U_Receiver/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     1.993    U_UART/U_Receiver/CLK
    SLICE_X2Y43          FDCE                                         r  U_UART/U_Receiver/data_bit_cnt_reg_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121     1.612    U_UART/U_Receiver/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/br_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/br_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.594     1.477    U_UART/U_Transmitter/CLK
    SLICE_X2Y41          FDCE                                         r  U_UART/U_Transmitter/br_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_UART/U_Transmitter/br_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           0.126     1.767    U_UART/U_Transmitter/br_cnt_reg[3]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  U_UART/U_Transmitter/br_cnt_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.812    U_UART/U_Transmitter/br_cnt_next[3]
    SLICE_X2Y41          FDCE                                         r  U_UART/U_Transmitter/br_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     1.992    U_UART/U_Transmitter/CLK
    SLICE_X2Y41          FDCE                                         r  U_UART/U_Transmitter/br_cnt_reg_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.121     1.598    U_UART/U_Transmitter/br_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_UART/U_Baudrate_gen/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Baudrate_gen/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.475    U_UART/U_Baudrate_gen/CLK
    SLICE_X4Y41          FDCE                                         r  U_UART/U_Baudrate_gen/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  U_UART/U_Baudrate_gen/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.091     1.694    U_UART/U_Baudrate_gen/counter_reg[3]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.099     1.793 r  U_UART/U_Baudrate_gen/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_UART/U_Baudrate_gen/counter_next[4]
    SLICE_X4Y41          FDCE                                         r  U_UART/U_Baudrate_gen/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     1.990    U_UART/U_Baudrate_gen/CLK
    SLICE_X4Y41          FDCE                                         r  U_UART/U_Baudrate_gen/counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.092     1.567    U_UART/U_Baudrate_gen/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/data_tmp_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/tx_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.259%)  route 0.187ns (49.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.594     1.477    U_UART/U_Transmitter/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_Transmitter/data_tmp_reg_reg[0]/Q
                         net (fo=1, routed)           0.187     1.805    U_UART/U_Transmitter/data_tmp_reg_reg_n_0_[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.048     1.853 r  U_UART/U_Transmitter/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_UART/U_Transmitter/tx_next
    SLICE_X2Y42          FDCE                                         r  U_UART/U_Transmitter/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     1.992    U_UART/U_Transmitter/CLK
    SLICE_X2Y42          FDCE                                         r  U_UART/U_Transmitter/tx_reg_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.131     1.624    U_UART/U_Transmitter/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_UART/U_Receiver/rx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/data_tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.204%)  route 0.164ns (46.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.594     1.477    U_UART/U_Receiver/CLK
    SLICE_X0Y42          FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_Receiver/rx_data_reg_reg[6]/Q
                         net (fo=3, routed)           0.164     1.782    U_UART/U_Transmitter/Q[6]
    SLICE_X1Y42          LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  U_UART/U_Transmitter/data_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.827    U_UART/U_Transmitter/data_tmp_next[6]
    SLICE_X1Y42          FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     1.992    U_UART/U_Transmitter/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.107     1.597    U_UART/U_Transmitter/data_tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_UART/U_Receiver/br_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/br_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.284%)  route 0.105ns (31.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    U_UART/U_Receiver/CLK
    SLICE_X4Y43          FDCE                                         r  U_UART/U_Receiver/br_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  U_UART/U_Receiver/br_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.105     1.710    U_UART/U_Receiver/sel0__0[4]
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.099     1.809 r  U_UART/U_Receiver/br_cnt_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    U_UART/U_Receiver/br_cnt_reg[2]_i_1__0_n_0
    SLICE_X4Y43          FDCE                                         r  U_UART/U_Receiver/br_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    U_UART/U_Receiver/CLK
    SLICE_X4Y43          FDCE                                         r  U_UART/U_Receiver/br_cnt_reg_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.092     1.568    U_UART/U_Receiver/br_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_UART/U_Baudrate_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.130%)  route 0.196ns (50.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_UART/U_Baudrate_gen/tick_reg_reg/Q
                         net (fo=10, routed)          0.196     1.813    U_UART/U_Receiver/w_br_tick
    SLICE_X3Y43          LUT4 (Prop_lut4_I1_O)        0.048     1.861 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    U_UART/U_Receiver/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X3Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     1.993    U_UART/U_Receiver/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.105     1.620    U_UART/U_Receiver/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/br_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.993%)  route 0.218ns (54.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.475    U_UART/U_Transmitter/CLK
    SLICE_X4Y41          FDCE                                         r  U_UART/U_Transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_UART/U_Transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.218     1.835    U_UART/U_Transmitter/state[0]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  U_UART/U_Transmitter/br_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    U_UART/U_Transmitter/br_cnt_next[0]
    SLICE_X2Y41          FDCE                                         r  U_UART/U_Transmitter/br_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     1.992    U_UART/U_Transmitter/CLK
    SLICE_X2Y41          FDCE                                         r  U_UART/U_Transmitter/br_cnt_reg_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.121     1.635    U_UART/U_Transmitter/br_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.594     1.477    U_UART/U_Transmitter/CLK
    SLICE_X3Y41          FDCE                                         r  U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_Transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.170     1.788    U_UART/U_Transmitter/sel0[0]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.043     1.831 r  U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_2__0/O
                         net (fo=1, routed)           0.000     1.831    U_UART/U_Transmitter/data_bit_cnt_next[2]
    SLICE_X3Y41          FDCE                                         r  U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     1.992    U_UART/U_Transmitter/CLK
    SLICE_X3Y41          FDCE                                         r  U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.107     1.584    U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_UART/U_Baudrate_gen/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Baudrate_gen/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_Baudrate_gen/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_UART/U_Baudrate_gen/counter_reg_reg[9]/Q
                         net (fo=4, routed)           0.167     1.785    U_UART/U_Baudrate_gen/counter_reg[9]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  U_UART/U_Baudrate_gen/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_UART/U_Baudrate_gen/counter_next[0]
    SLICE_X5Y42          FDCE                                         r  U_UART/U_Baudrate_gen/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     1.990    U_UART/U_Baudrate_gen/CLK
    SLICE_X5Y42          FDCE                                         r  U_UART/U_Baudrate_gen/counter_reg_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.091     1.582    U_UART/U_Baudrate_gen/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    U_FSM/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    U_FSM/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42    U_UART/U_Baudrate_gen/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    U_UART/U_Baudrate_gen/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    U_UART/U_Baudrate_gen/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    U_FSM/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    U_FSM/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    U_UART/U_Baudrate_gen/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_UART/U_Baudrate_gen/counter_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_UART/U_Baudrate_gen/counter_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y42    U_UART/U_Baudrate_gen/counter_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_Receiver/data_bit_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_Receiver/data_bit_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_Receiver/data_bit_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_Receiver/rx_data_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_Receiver/rx_data_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    U_FSM/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    U_FSM/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    U_UART/U_Baudrate_gen/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_UART/U_Baudrate_gen/counter_reg_reg[1]/C



