#ifndef DEVICE_H
#define DEVICE_H

#include <stdint.h>

#define IRQ_NUMBER_MAX 149
enum IRQ_NUMBER {
  WWDG1_IRQ = 0, /* Window Watchdog interrupt */
  PVD_PVM_IRQ = 1, /* PVD through EXTI line */
  RTC_TAMP_STAMP_CSS_LSE_IRQ = 2, /* RTC tamper, timestamp */
  RTC_WKUP_IRQ = 3, /* RTC Wakeup interrupt */
  FLASH_IRQ = 4, /* Flash memory */
  RCC_IRQ = 5, /* RCC global interrupt */
  EXTI0_IRQ = 6, /* EXTI Line 0 interrupt */
  EXTI1_IRQ = 7, /* EXTI Line 1 interrupt */
  EXTI2_IRQ = 8, /* EXTI Line 2 interrupt */
  EXTI3_IRQ = 9, /* EXTI Line 3interrupt */
  EXTI4_IRQ = 10, /* EXTI Line 4interrupt */
  DMA_STR0_IRQ = 11, /* DMA1 Stream0 */
  DMA_STR1_IRQ = 12, /* DMA1 Stream1 */
  DMA_STR2_IRQ = 13, /* DMA1 Stream2 */
  DMA_STR3_IRQ = 14, /* DMA1 Stream3 */
  DMA_STR4_IRQ = 15, /* DMA1 Stream4 */
  DMA_STR5_IRQ = 16, /* DMA1 Stream5 */
  DMA_STR6_IRQ = 17, /* DMA1 Stream6 */
  ADC1_2_IRQ = 18, /* ADC1 and ADC2 */
  FDCAN1_IT0_IRQ = 19, /* FDCAN1 Interrupt 0 */
  FDCAN2_IT0_IRQ = 20, /* FDCAN2 Interrupt 0 */
  FDCAN1_IT1_IRQ = 21, /* FDCAN1 Interrupt 1 */
  FDCAN2_IT1_IRQ = 22, /* FDCAN2 Interrupt 1 */
  EXTI9_5_IRQ = 23, /* EXTI Line[9:5] interrupts */
  TIM1_BRK_IRQ = 24, /* TIM1 break interrupt */
  TIM1_UP_IRQ = 25, /* TIM1 update interrupt */
  TIM1_TRG_COM_IRQ = 26, /* TIM1 trigger and commutation */
  TIM_CC_IRQ = 27, /* TIM1 capture / compare */
  TIM2_IRQ = 28, /* TIM2 global interrupt */
  TIM3_IRQ = 29, /* TIM3 global interrupt */
  TIM4_IRQ = 30, /* TIM4 global interrupt */
  I2C1_EV_IRQ = 31, /* I2C1 event interrupt */
  I2C1_ER_IRQ = 32, /* I2C1 error interrupt */
  I2C2_EV_IRQ = 33, /* I2C2 event interrupt */
  I2C2_ER_IRQ = 34, /* I2C2 error interrupt */
  SPI1_IRQ = 35, /* SPI1 global interrupt */
  SPI2_IRQ = 36, /* SPI2 global interrupt */
  USART1_IRQ = 37, /* USART1 global interrupt */
  USART2_IRQ = 38, /* USART2 global interrupt */
  USART3_IRQ = 39, /* USART3 global interrupt */
  EXTI15_10_IRQ = 40, /* EXTI Line[15:10] interrupts */
  RTC_ALARM_IRQ = 41, /* RTC alarms (A and B) */
  TIM8_BRK_TIM12_IRQ = 43, /* TIM8 and 12 break global */
  TIM8_UP_TIM13_IRQ = 44, /* TIM8 and 13 update global */
  TIM8_TRG_COM_TIM14_IRQ = 45, /* TIM8 and 14 trigger /commutation and
        global */
  TIM8_CC_IRQ = 46, /* TIM8 capture / compare */
  DMA1_STR7_IRQ = 47, /* DMA1 Stream7 */
  FMC_IRQ = 48, /* FMC global interrupt */
  SDMMC1_IRQ = 49, /* SDMMC global interrupt */
  TIM5_IRQ = 50, /* TIM5 global interrupt */
  SPI3_IRQ = 51, /* SPI3 global interrupt */
  UART4_IRQ = 52, /* UART4 global interrupt */
  UART5_IRQ = 53, /* UART5 global interrupt */
  TIM6_DAC_IRQ = 54, /* TIM6 global interrupt */
  TIM7_IRQ = 55, /* TIM7 global interrupt */
  DMA2_STR0_IRQ = 56, /* DMA2 Stream0 interrupt */
  DMA2_STR1_IRQ = 57, /* DMA2 Stream1 interrupt */
  DMA2_STR2_IRQ = 58, /* DMA2 Stream2 interrupt */
  DMA2_STR3_IRQ = 59, /* DMA2 Stream3 interrupt */
  DMA2_STR4_IRQ = 60, /* DMA2 Stream4 interrupt */
  ETH_IRQ = 61, /* Ethernet global interrupt */
  ETH_WKUP_IRQ = 62, /* Ethernet wakeup through EXTI */
  FDCAN_CAL_IRQ = 63, /* CAN2TX interrupts */
  DMA2_STR5_IRQ = 68, /* DMA2 Stream5 interrupt */
  DMA2_STR6_IRQ = 69, /* DMA2 Stream6 interrupt */
  DMA2_STR7_IRQ = 70, /* DMA2 Stream7 interrupt */
  USART6_IRQ = 71, /* USART6 global interrupt */
  I2C3_EV_IRQ = 72, /* I2C3 event interrupt */
  I2C3_ER_IRQ = 73, /* I2C3 error interrupt */
  OTG_HS_EP1_OUT_IRQ = 74, /* OTG_HS out global interrupt */
  OTG_HS_EP1_IN_IRQ = 75, /* OTG_HS in global interrupt */
  OTG_HS_WKUP_IRQ = 76, /* OTG_HS wakeup interrupt */
  OTG_HS_IRQ = 77, /* OTG_HS global interrupt */
  DCMI_IRQ = 78, /* DCMI global interrupt */
  FPU_IRQ = 81, /* Floating point unit interrupt */
  UART7_IRQ = 82, /* UART7 global interrupt */
  UART8_IRQ = 83, /* UART8 global interrupt */
  SPI4_IRQ = 84, /* SPI4 global interrupt */
  SPI5_IRQ = 85, /* SPI5 global interrupt */
  SPI6_IRQ = 86, /* SPI6 global interrupt */
  SAI1_IRQ = 87, /* SAI1 global interrupt */
  LTDC_IRQ = 88, /* LCD-TFT global interrupt */
  LTDC_ER_IRQ = 89, /* LCD-TFT error interrupt */
  DMA2D_IRQ = 90, /* DMA2D global interrupt */
  SAI2_IRQ = 91, /* SAI2 global interrupt */
  QUADSPI_IRQ = 92, /* QuadSPI global interrupt */
  LPTIM1_IRQ = 93, /* LPTIM1 global interrupt */
  CEC_IRQ = 94, /* HDMI-CEC global interrupt */
  I2C4_EV_IRQ = 95, /* I2C4 event interrupt */
  I2C4_ER_IRQ = 96, /* I2C4 error interrupt */
  SPDIF_IRQ = 97, /* SPDIFRX global interrupt */
  OTG_FS_EP1_OUT_IRQ = 98, /* OTG_FS out global interrupt */
  OTG_FS_EP1_IN_IRQ = 99, /* OTG_FS in global interrupt */
  OTG_FS_WKUP_IRQ = 100, /* OTG_FS wakeup */
  OTG_FS_IRQ = 101, /* OTG_FS global interrupt */
  DMAMUX1_OV_IRQ = 102, /* DMAMUX1 overrun interrupt */
  HRTIM1_MST_IRQ = 103, /* HRTIM1 master timer interrupt */
  HRTIM1_TIMA_IRQ = 104, /* HRTIM1 timer A interrupt */
  HRTIM_TIMB_IRQ = 105, /* HRTIM1 timer B interrupt */
  HRTIM1_TIMC_IRQ = 106, /* HRTIM1 timer C interrupt */
  HRTIM1_TIMD_IRQ = 107, /* HRTIM1 timer D interrupt */
  HRTIM_TIME_IRQ = 108, /* HRTIM1 timer E interrupt */
  HRTIM1_FLT_IRQ = 109, /* HRTIM1 fault interrupt */
  DFSDM1_FLT0_IRQ = 110, /* DFSDM1 filter 0 interrupt */
  DFSDM1_FLT1_IRQ = 111, /* DFSDM1 filter 1 interrupt */
  DFSDM1_FLT2_IRQ = 112, /* DFSDM1 filter 2 interrupt */
  DFSDM1_FLT3_IRQ = 113, /* DFSDM1 filter 3 interrupt */
  SAI3_IRQ = 114, /* SAI3 global interrupt */
  SWPMI1_IRQ = 115, /* SWPMI global interrupt */
  TIM15_IRQ = 116, /* TIM15 global interrupt */
  TIM16_IRQ = 117, /* TIM16 global interrupt */
  TIM17_IRQ = 118, /* TIM17 global interrupt */
  MDIOS_WKUP_IRQ = 119, /* MDIOS wakeup */
  MDIOS_IRQ = 120, /* MDIOS global interrupt */
  JPEG_IRQ = 121, /* JPEG global interrupt */
  MDMA_IRQ = 122, /* MDMA */
  SDMMC_IRQ = 124, /* SDMMC global interrupt */
  HSEM0_IRQ = 125, /* HSEM global interrupt 1 */
  ADC3_IRQ = 127, /* ADC3 global interrupt */
  DMAMUX2_OVR_IRQ = 128, /* DMAMUX2 overrun interrupt */
  BDMA_CH1_IRQ = 129, /* BDMA channel 1 interrupt */
  BDMA_CH2_IRQ = 130, /* BDMA channel 2 interrupt */
  BDMA_CH3_IRQ = 131, /* BDMA channel 3 interrupt */
  BDMA_CH4_IRQ = 132, /* BDMA channel 4 interrupt */
  BDMA_CH5_IRQ = 133, /* BDMA channel 5 interrupt */
  BDMA_CH6_IRQ = 134, /* BDMA channel 6 interrupt */
  BDMA_CH7_IRQ = 135, /* BDMA channel 7 interrupt */
  BDMA_CH8_IRQ = 136, /* BDMA channel 8 interrupt */
  COMP_IRQ = 137, /* COMP1 and COMP2 */
  LPTIM2_IRQ = 138, /* LPTIM2 timer interrupt */
  LPTIM3_IRQ = 139, /* LPTIM2 timer interrupt */
  LPTIM4_IRQ = 140, /* LPTIM2 timer interrupt */
  LPTIM5_IRQ = 141, /* LPTIM2 timer interrupt */
  LPUART_IRQ = 142, /* LPUART global interrupt */
  WWDG1_RST_IRQ = 143, /* Window Watchdog interrupt */
  CRS_IRQ = 144, /* Clock Recovery System globa */
  SAI4_IRQ = 146, /* SAI4 global interrupt */
  WKUP_IRQ = 149, /* WKUP1 to WKUP6 pins */
};
struct COMP1 {
  volatile const uint32_t SR;
  volatile uint32_t ICFR;
  volatile uint32_t OR;
  volatile uint32_t CFGR1;
  volatile uint32_t CFGR2;
};
#define COMP1_SR_C1VAL          (0x1UL << 0) 
#define COMP1_SR_C1VAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define COMP1_SR_C2VAL          (0x1UL << 1) 
#define COMP1_SR_C2VAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define COMP1_SR_C1IF          (0x1UL << 16) 
#define COMP1_SR_C1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define COMP1_SR_C2IF          (0x1UL << 17) 
#define COMP1_SR_C2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define COMP1_ICFR_CC1IF          (0x1UL << 16) 
#define COMP1_ICFR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define COMP1_ICFR_CC2IF          (0x1UL << 17) 
#define COMP1_ICFR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define COMP1_OR_AFOP          (0x7FFUL << 0) 
#define COMP1_OR_AFOP_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define COMP1_OR_OR          (0x1FFFFFUL << 11) 
#define COMP1_OR_OR_VAL(X) (((uint32_t)(X) & 0x1FFFFFUL) << 11)
#define COMP1_CFGR1_EN          (0x1UL << 0) 
#define COMP1_CFGR1_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define COMP1_CFGR1_BRGEN          (0x1UL << 1) 
#define COMP1_CFGR1_BRGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define COMP1_CFGR1_SCALEN          (0x1UL << 2) 
#define COMP1_CFGR1_SCALEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define COMP1_CFGR1_POLARITY          (0x1UL << 3) 
#define COMP1_CFGR1_POLARITY_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define COMP1_CFGR1_ITEN          (0x1UL << 6) 
#define COMP1_CFGR1_ITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define COMP1_CFGR1_HYST          (0x3UL << 8) 
#define COMP1_CFGR1_HYST_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define COMP1_CFGR1_PWRMODE          (0x3UL << 12) 
#define COMP1_CFGR1_PWRMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define COMP1_CFGR1_INMSEL          (0x7UL << 16) 
#define COMP1_CFGR1_INMSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define COMP1_CFGR1_INPSEL          (0x1UL << 20) 
#define COMP1_CFGR1_INPSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define COMP1_CFGR1_BLANKING          (0xFUL << 24) 
#define COMP1_CFGR1_BLANKING_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define COMP1_CFGR1_LOCK          (0x1UL << 31) 
#define COMP1_CFGR1_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define COMP1_CFGR2_EN          (0x1UL << 0) 
#define COMP1_CFGR2_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define COMP1_CFGR2_BRGEN          (0x1UL << 1) 
#define COMP1_CFGR2_BRGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define COMP1_CFGR2_SCALEN          (0x1UL << 2) 
#define COMP1_CFGR2_SCALEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define COMP1_CFGR2_POLARITY          (0x1UL << 3) 
#define COMP1_CFGR2_POLARITY_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define COMP1_CFGR2_WINMODE          (0x1UL << 4) 
#define COMP1_CFGR2_WINMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define COMP1_CFGR2_ITEN          (0x1UL << 6) 
#define COMP1_CFGR2_ITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define COMP1_CFGR2_HYST          (0x3UL << 8) 
#define COMP1_CFGR2_HYST_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define COMP1_CFGR2_PWRMODE          (0x3UL << 12) 
#define COMP1_CFGR2_PWRMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define COMP1_CFGR2_INMSEL          (0x7UL << 16) 
#define COMP1_CFGR2_INMSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define COMP1_CFGR2_INPSEL          (0x1UL << 20) 
#define COMP1_CFGR2_INPSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define COMP1_CFGR2_BLANKING          (0xFUL << 24) 
#define COMP1_CFGR2_BLANKING_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define COMP1_CFGR2_LOCK          (0x1UL << 31) 
#define COMP1_CFGR2_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)

#define COMP1  ((struct COMP1*)(0x58003800UL))



struct CRS {
  volatile uint32_t CR;
  volatile uint32_t CFGR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
};
#define CRS_CR_SYNCOKIE          (0x1UL << 0) 
#define CRS_CR_SYNCOKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CRS_CR_SYNCWARNIE          (0x1UL << 1) 
#define CRS_CR_SYNCWARNIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define CRS_CR_ERRIE          (0x1UL << 2) 
#define CRS_CR_ERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define CRS_CR_ESYNCIE          (0x1UL << 3) 
#define CRS_CR_ESYNCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define CRS_CR_CEN          (0x1UL << 5) 
#define CRS_CR_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define CRS_CR_AUTOTRIMEN          (0x1UL << 6) 
#define CRS_CR_AUTOTRIMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define CRS_CR_SWSYNC          (0x1UL << 7) 
#define CRS_CR_SWSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define CRS_CR_TRIM          (0x3FUL << 8) 
#define CRS_CR_TRIM_VAL(X) (((uint32_t)(X) & 0x3FUL) << 8)
#define CRS_CFGR_RELOAD          (0xFFFFUL << 0) 
#define CRS_CFGR_RELOAD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define CRS_CFGR_FELIM          (0xFFUL << 16) 
#define CRS_CFGR_FELIM_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define CRS_CFGR_SYNCDIV          (0x7UL << 24) 
#define CRS_CFGR_SYNCDIV_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define CRS_CFGR_SYNCSRC          (0x3UL << 28) 
#define CRS_CFGR_SYNCSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define CRS_CFGR_SYNCPOL          (0x1UL << 31) 
#define CRS_CFGR_SYNCPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define CRS_ISR_SYNCOKF          (0x1UL << 0) 
#define CRS_ISR_SYNCOKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CRS_ISR_SYNCWARNF          (0x1UL << 1) 
#define CRS_ISR_SYNCWARNF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define CRS_ISR_ERRF          (0x1UL << 2) 
#define CRS_ISR_ERRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define CRS_ISR_ESYNCF          (0x1UL << 3) 
#define CRS_ISR_ESYNCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define CRS_ISR_SYNCERR          (0x1UL << 8) 
#define CRS_ISR_SYNCERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define CRS_ISR_SYNCMISS          (0x1UL << 9) 
#define CRS_ISR_SYNCMISS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define CRS_ISR_TRIMOVF          (0x1UL << 10) 
#define CRS_ISR_TRIMOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define CRS_ISR_FEDIR          (0x1UL << 15) 
#define CRS_ISR_FEDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define CRS_ISR_FECAP          (0xFFFFUL << 16) 
#define CRS_ISR_FECAP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define CRS_ICR_SYNCOKC          (0x1UL << 0) 
#define CRS_ICR_SYNCOKC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CRS_ICR_SYNCWARNC          (0x1UL << 1) 
#define CRS_ICR_SYNCWARNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define CRS_ICR_ERRC          (0x1UL << 2) 
#define CRS_ICR_ERRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define CRS_ICR_ESYNCC          (0x1UL << 3) 
#define CRS_ICR_ESYNCC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)

#define CRS  ((struct CRS*)(0x40008400UL))



struct DAC {
  volatile uint32_t CR;
  volatile uint32_t SWTRGR;
  volatile uint32_t DHR12R1;
  volatile uint32_t DHR12L1;
  volatile uint32_t DHR8R1;
  volatile uint32_t DHR12R2;
  volatile uint32_t DHR12L2;
  volatile uint32_t DHR8R2;
  volatile uint32_t DHR12RD;
  volatile uint32_t DHR12LD;
  volatile uint32_t DHR8RD;
  volatile const uint32_t DOR1;
  volatile const uint32_t DOR2;
  volatile uint32_t SR;
  volatile uint32_t CCR;
  volatile uint32_t MCR;
  volatile uint32_t SHSR1;
  volatile uint32_t SHSR2;
  volatile uint32_t SHHR;
  volatile uint32_t SHRR;
};
#define DAC_CR_EN1          (0x1UL << 0) 
#define DAC_CR_EN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DAC_CR_TEN1          (0x1UL << 1) 
#define DAC_CR_TEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DAC_CR_TSEL1          (0x7UL << 2) 
#define DAC_CR_TSEL1_VAL(X) (((uint32_t)(X) & 0x7UL) << 2)
#define DAC_CR_WAVE1          (0x3UL << 6) 
#define DAC_CR_WAVE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DAC_CR_MAMP1          (0xFUL << 8) 
#define DAC_CR_MAMP1_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define DAC_CR_DMAEN1          (0x1UL << 12) 
#define DAC_CR_DMAEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define DAC_CR_DMAUDRIE1          (0x1UL << 13) 
#define DAC_CR_DMAUDRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define DAC_CR_CEN1          (0x1UL << 14) 
#define DAC_CR_CEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define DAC_CR_EN2          (0x1UL << 16) 
#define DAC_CR_EN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DAC_CR_TEN2          (0x1UL << 17) 
#define DAC_CR_TEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define DAC_CR_TSEL2          (0x7UL << 18) 
#define DAC_CR_TSEL2_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define DAC_CR_WAVE2          (0x3UL << 22) 
#define DAC_CR_WAVE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DAC_CR_MAMP2          (0xFUL << 24) 
#define DAC_CR_MAMP2_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define DAC_CR_DMAEN2          (0x1UL << 28) 
#define DAC_CR_DMAEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define DAC_CR_DMAUDRIE2          (0x1UL << 29) 
#define DAC_CR_DMAUDRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define DAC_CR_CEN2          (0x1UL << 30) 
#define DAC_CR_CEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DAC_SWTRGR_SWTRIG1          (0x1UL << 0) 
#define DAC_SWTRGR_SWTRIG1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DAC_SWTRGR_SWTRIG2          (0x1UL << 1) 
#define DAC_SWTRGR_SWTRIG2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DAC_DHR12R1_DACC1DHR          (0xFFFUL << 0) 
#define DAC_DHR12R1_DACC1DHR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define DAC_DHR12L1_DACC1DHR          (0xFFFUL << 4) 
#define DAC_DHR12L1_DACC1DHR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define DAC_DHR8R1_DACC1DHR          (0xFFUL << 0) 
#define DAC_DHR8R1_DACC1DHR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DAC_DHR12R2_DACC2DHR          (0xFFFUL << 0) 
#define DAC_DHR12R2_DACC2DHR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define DAC_DHR12L2_DACC2DHR          (0xFFFUL << 4) 
#define DAC_DHR12L2_DACC2DHR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define DAC_DHR8R2_DACC2DHR          (0xFFUL << 0) 
#define DAC_DHR8R2_DACC2DHR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DAC_DHR12RD_DACC1DHR          (0xFFFUL << 0) 
#define DAC_DHR12RD_DACC1DHR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define DAC_DHR12RD_DACC2DHR          (0xFFFUL << 16) 
#define DAC_DHR12RD_DACC2DHR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define DAC_DHR12LD_DACC1DHR          (0xFFFUL << 4) 
#define DAC_DHR12LD_DACC1DHR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define DAC_DHR12LD_DACC2DHR          (0xFFFUL << 20) 
#define DAC_DHR12LD_DACC2DHR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define DAC_DHR8RD_DACC1DHR          (0xFFUL << 0) 
#define DAC_DHR8RD_DACC1DHR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DAC_DHR8RD_DACC2DHR          (0xFFUL << 8) 
#define DAC_DHR8RD_DACC2DHR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DAC_DOR1_DACC1DOR          (0xFFFUL << 0) 
#define DAC_DOR1_DACC1DOR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define DAC_DOR2_DACC2DOR          (0xFFFUL << 0) 
#define DAC_DOR2_DACC2DOR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define DAC_SR_DMAUDR1          (0x1UL << 13) 
#define DAC_SR_DMAUDR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define DAC_SR_CAL_FLAG1          (0x1UL << 14) 
#define DAC_SR_CAL_FLAG1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define DAC_SR_BWST1          (0x1UL << 15) 
#define DAC_SR_BWST1_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DAC_SR_DMAUDR2          (0x1UL << 29) 
#define DAC_SR_DMAUDR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define DAC_SR_CAL_FLAG2          (0x1UL << 30) 
#define DAC_SR_CAL_FLAG2_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DAC_SR_BWST2          (0x1UL << 31) 
#define DAC_SR_BWST2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DAC_CCR_OTRIM1          (0x1FUL << 0) 
#define DAC_CCR_OTRIM1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DAC_CCR_OTRIM2          (0x1FUL << 16) 
#define DAC_CCR_OTRIM2_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DAC_MCR_MODE1          (0x7UL << 0) 
#define DAC_MCR_MODE1_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DAC_MCR_MODE2          (0x7UL << 16) 
#define DAC_MCR_MODE2_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define DAC_SHSR1_TSAMPLE1          (0x3FFUL << 0) 
#define DAC_SHSR1_TSAMPLE1_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define DAC_SHSR2_TSAMPLE2          (0x3FFUL << 0) 
#define DAC_SHSR2_TSAMPLE2_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define DAC_SHHR_THOLD1          (0x3FFUL << 0) 
#define DAC_SHHR_THOLD1_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define DAC_SHHR_THOLD2          (0x3FFUL << 16) 
#define DAC_SHHR_THOLD2_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define DAC_SHRR_TREFRESH1          (0xFFUL << 0) 
#define DAC_SHRR_TREFRESH1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DAC_SHRR_TREFRESH2          (0xFFUL << 16) 
#define DAC_SHRR_TREFRESH2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)

#define DAC  ((struct DAC*)(0x40007400UL))



struct BDMA {
  volatile const uint32_t ISR;
  volatile uint32_t IFCR;
  volatile uint32_t CCR1;
  volatile uint32_t CNDTR1;
  volatile uint32_t CPAR1;
  volatile uint32_t CMAR1;
  volatile const uint32_t RESERVED_24;
  volatile uint32_t CCR2;
  volatile uint32_t CNDTR2;
  volatile uint32_t CPAR2;
  volatile uint32_t CMAR2;
  volatile const uint32_t RESERVED_44;
  volatile uint32_t CCR3;
  volatile uint32_t CNDTR3;
  volatile uint32_t CPAR3;
  volatile uint32_t CMAR3;
  volatile const uint32_t RESERVED_64;
  volatile uint32_t CCR4;
  volatile uint32_t CNDTR4;
  volatile uint32_t CPAR4;
  volatile uint32_t CMAR4;
  volatile const uint32_t RESERVED_84;
  volatile uint32_t CCR5;
  volatile uint32_t CNDTR5;
  volatile uint32_t CPAR5;
  volatile uint32_t CMAR5;
  volatile const uint32_t RESERVED_104;
  volatile uint32_t CCR6;
  volatile uint32_t CNDTR6;
  volatile uint32_t CPAR6;
  volatile uint32_t CMAR6;
  volatile const uint32_t RESERVED_124;
  volatile uint32_t CCR7;
  volatile uint32_t CNDTR7;
  volatile uint32_t CPAR7;
  volatile uint32_t CMAR7;
  volatile const uint32_t RESERVED_144;
  volatile uint32_t CCR8;
  volatile uint32_t CNDTR8;
  volatile uint32_t CPAR8;
  volatile uint32_t CMAR8;
};
#define BDMA_ISR_GIF1          (0x1UL << 0) 
#define BDMA_ISR_GIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_ISR_TCIF1          (0x1UL << 1) 
#define BDMA_ISR_TCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_ISR_HTIF1          (0x1UL << 2) 
#define BDMA_ISR_HTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_ISR_TEIF1          (0x1UL << 3) 
#define BDMA_ISR_TEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_ISR_GIF2          (0x1UL << 4) 
#define BDMA_ISR_GIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_ISR_TCIF2          (0x1UL << 5) 
#define BDMA_ISR_TCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_ISR_HTIF2          (0x1UL << 6) 
#define BDMA_ISR_HTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_ISR_TEIF2          (0x1UL << 7) 
#define BDMA_ISR_TEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_ISR_GIF3          (0x1UL << 8) 
#define BDMA_ISR_GIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define BDMA_ISR_TCIF3          (0x1UL << 9) 
#define BDMA_ISR_TCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define BDMA_ISR_HTIF3          (0x1UL << 10) 
#define BDMA_ISR_HTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define BDMA_ISR_TEIF3          (0x1UL << 11) 
#define BDMA_ISR_TEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define BDMA_ISR_GIF4          (0x1UL << 12) 
#define BDMA_ISR_GIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define BDMA_ISR_TCIF4          (0x1UL << 13) 
#define BDMA_ISR_TCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define BDMA_ISR_HTIF4          (0x1UL << 14) 
#define BDMA_ISR_HTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_ISR_TEIF4          (0x1UL << 15) 
#define BDMA_ISR_TEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define BDMA_ISR_GIF5          (0x1UL << 16) 
#define BDMA_ISR_GIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define BDMA_ISR_TCIF5          (0x1UL << 17) 
#define BDMA_ISR_TCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define BDMA_ISR_HTIF5          (0x1UL << 18) 
#define BDMA_ISR_HTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define BDMA_ISR_TEIF5          (0x1UL << 19) 
#define BDMA_ISR_TEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define BDMA_ISR_GIF6          (0x1UL << 20) 
#define BDMA_ISR_GIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define BDMA_ISR_TCIF6          (0x1UL << 21) 
#define BDMA_ISR_TCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define BDMA_ISR_HTIF6          (0x1UL << 22) 
#define BDMA_ISR_HTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define BDMA_ISR_TEIF6          (0x1UL << 23) 
#define BDMA_ISR_TEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define BDMA_ISR_GIF7          (0x1UL << 24) 
#define BDMA_ISR_GIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define BDMA_ISR_TCIF7          (0x1UL << 25) 
#define BDMA_ISR_TCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define BDMA_ISR_HTIF7          (0x1UL << 26) 
#define BDMA_ISR_HTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define BDMA_ISR_TEIF7          (0x1UL << 27) 
#define BDMA_ISR_TEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define BDMA_ISR_GIF8          (0x1UL << 28) 
#define BDMA_ISR_GIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define BDMA_ISR_TCIF8          (0x1UL << 29) 
#define BDMA_ISR_TCIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define BDMA_ISR_HTIF8          (0x1UL << 30) 
#define BDMA_ISR_HTIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define BDMA_ISR_TEIF8          (0x1UL << 31) 
#define BDMA_ISR_TEIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define BDMA_IFCR_CGIF1          (0x1UL << 0) 
#define BDMA_IFCR_CGIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_IFCR_CTCIF1          (0x1UL << 1) 
#define BDMA_IFCR_CTCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_IFCR_CHTIF1          (0x1UL << 2) 
#define BDMA_IFCR_CHTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_IFCR_CTEIF1          (0x1UL << 3) 
#define BDMA_IFCR_CTEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_IFCR_CGIF2          (0x1UL << 4) 
#define BDMA_IFCR_CGIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_IFCR_CTCIF2          (0x1UL << 5) 
#define BDMA_IFCR_CTCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_IFCR_CHTIF2          (0x1UL << 6) 
#define BDMA_IFCR_CHTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_IFCR_CTEIF2          (0x1UL << 7) 
#define BDMA_IFCR_CTEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_IFCR_CGIF3          (0x1UL << 8) 
#define BDMA_IFCR_CGIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define BDMA_IFCR_CTCIF3          (0x1UL << 9) 
#define BDMA_IFCR_CTCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define BDMA_IFCR_CHTIF3          (0x1UL << 10) 
#define BDMA_IFCR_CHTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define BDMA_IFCR_CTEIF3          (0x1UL << 11) 
#define BDMA_IFCR_CTEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define BDMA_IFCR_CGIF4          (0x1UL << 12) 
#define BDMA_IFCR_CGIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define BDMA_IFCR_CTCIF4          (0x1UL << 13) 
#define BDMA_IFCR_CTCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define BDMA_IFCR_CHTIF4          (0x1UL << 14) 
#define BDMA_IFCR_CHTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_IFCR_CTEIF4          (0x1UL << 15) 
#define BDMA_IFCR_CTEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define BDMA_IFCR_CGIF5          (0x1UL << 16) 
#define BDMA_IFCR_CGIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define BDMA_IFCR_CTCIF5          (0x1UL << 17) 
#define BDMA_IFCR_CTCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define BDMA_IFCR_CHTIF5          (0x1UL << 18) 
#define BDMA_IFCR_CHTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define BDMA_IFCR_CTEIF5          (0x1UL << 19) 
#define BDMA_IFCR_CTEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define BDMA_IFCR_CGIF6          (0x1UL << 20) 
#define BDMA_IFCR_CGIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define BDMA_IFCR_CTCIF6          (0x1UL << 21) 
#define BDMA_IFCR_CTCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define BDMA_IFCR_CHTIF6          (0x1UL << 22) 
#define BDMA_IFCR_CHTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define BDMA_IFCR_CTEIF6          (0x1UL << 23) 
#define BDMA_IFCR_CTEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define BDMA_IFCR_CGIF7          (0x1UL << 24) 
#define BDMA_IFCR_CGIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define BDMA_IFCR_CTCIF7          (0x1UL << 25) 
#define BDMA_IFCR_CTCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define BDMA_IFCR_CHTIF7          (0x1UL << 26) 
#define BDMA_IFCR_CHTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define BDMA_IFCR_CTEIF7          (0x1UL << 27) 
#define BDMA_IFCR_CTEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define BDMA_IFCR_CGIF8          (0x1UL << 28) 
#define BDMA_IFCR_CGIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define BDMA_IFCR_CTCIF8          (0x1UL << 29) 
#define BDMA_IFCR_CTCIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define BDMA_IFCR_CHTIF8          (0x1UL << 30) 
#define BDMA_IFCR_CHTIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define BDMA_IFCR_CTEIF8          (0x1UL << 31) 
#define BDMA_IFCR_CTEIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define BDMA_CCR1_EN          (0x1UL << 0) 
#define BDMA_CCR1_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_CCR1_TCIE          (0x1UL << 1) 
#define BDMA_CCR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_CCR1_HTIE          (0x1UL << 2) 
#define BDMA_CCR1_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_CCR1_TEIE          (0x1UL << 3) 
#define BDMA_CCR1_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_CCR1_DIR          (0x1UL << 4) 
#define BDMA_CCR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_CCR1_CIRC          (0x1UL << 5) 
#define BDMA_CCR1_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_CCR1_PINC          (0x1UL << 6) 
#define BDMA_CCR1_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_CCR1_MINC          (0x1UL << 7) 
#define BDMA_CCR1_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_CCR1_PSIZE          (0x3UL << 8) 
#define BDMA_CCR1_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define BDMA_CCR1_MSIZE          (0x3UL << 10) 
#define BDMA_CCR1_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define BDMA_CCR1_PL          (0x3UL << 12) 
#define BDMA_CCR1_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define BDMA_CCR1_MEM2MEM          (0x1UL << 14) 
#define BDMA_CCR1_MEM2MEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_CNDTR1_NDT          (0xFFFFUL << 0) 
#define BDMA_CNDTR1_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define BDMA_CPAR1_PA          (0xFFFFFFFFUL << 0) 
#define BDMA_CPAR1_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CMAR1_MA          (0xFFFFFFFFUL << 0) 
#define BDMA_CMAR1_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CCR2_EN          (0x1UL << 0) 
#define BDMA_CCR2_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_CCR2_TCIE          (0x1UL << 1) 
#define BDMA_CCR2_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_CCR2_HTIE          (0x1UL << 2) 
#define BDMA_CCR2_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_CCR2_TEIE          (0x1UL << 3) 
#define BDMA_CCR2_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_CCR2_DIR          (0x1UL << 4) 
#define BDMA_CCR2_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_CCR2_CIRC          (0x1UL << 5) 
#define BDMA_CCR2_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_CCR2_PINC          (0x1UL << 6) 
#define BDMA_CCR2_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_CCR2_MINC          (0x1UL << 7) 
#define BDMA_CCR2_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_CCR2_PSIZE          (0x3UL << 8) 
#define BDMA_CCR2_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define BDMA_CCR2_MSIZE          (0x3UL << 10) 
#define BDMA_CCR2_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define BDMA_CCR2_PL          (0x3UL << 12) 
#define BDMA_CCR2_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define BDMA_CCR2_MEM2MEM          (0x1UL << 14) 
#define BDMA_CCR2_MEM2MEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_CNDTR2_NDT          (0xFFFFUL << 0) 
#define BDMA_CNDTR2_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define BDMA_CPAR2_PA          (0xFFFFFFFFUL << 0) 
#define BDMA_CPAR2_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CMAR2_MA          (0xFFFFFFFFUL << 0) 
#define BDMA_CMAR2_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CCR3_EN          (0x1UL << 0) 
#define BDMA_CCR3_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_CCR3_TCIE          (0x1UL << 1) 
#define BDMA_CCR3_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_CCR3_HTIE          (0x1UL << 2) 
#define BDMA_CCR3_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_CCR3_TEIE          (0x1UL << 3) 
#define BDMA_CCR3_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_CCR3_DIR          (0x1UL << 4) 
#define BDMA_CCR3_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_CCR3_CIRC          (0x1UL << 5) 
#define BDMA_CCR3_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_CCR3_PINC          (0x1UL << 6) 
#define BDMA_CCR3_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_CCR3_MINC          (0x1UL << 7) 
#define BDMA_CCR3_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_CCR3_PSIZE          (0x3UL << 8) 
#define BDMA_CCR3_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define BDMA_CCR3_MSIZE          (0x3UL << 10) 
#define BDMA_CCR3_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define BDMA_CCR3_PL          (0x3UL << 12) 
#define BDMA_CCR3_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define BDMA_CCR3_MEM2MEM          (0x1UL << 14) 
#define BDMA_CCR3_MEM2MEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_CNDTR3_NDT          (0xFFFFUL << 0) 
#define BDMA_CNDTR3_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define BDMA_CPAR3_PA          (0xFFFFFFFFUL << 0) 
#define BDMA_CPAR3_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CMAR3_MA          (0xFFFFFFFFUL << 0) 
#define BDMA_CMAR3_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CCR4_EN          (0x1UL << 0) 
#define BDMA_CCR4_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_CCR4_TCIE          (0x1UL << 1) 
#define BDMA_CCR4_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_CCR4_HTIE          (0x1UL << 2) 
#define BDMA_CCR4_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_CCR4_TEIE          (0x1UL << 3) 
#define BDMA_CCR4_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_CCR4_DIR          (0x1UL << 4) 
#define BDMA_CCR4_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_CCR4_CIRC          (0x1UL << 5) 
#define BDMA_CCR4_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_CCR4_PINC          (0x1UL << 6) 
#define BDMA_CCR4_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_CCR4_MINC          (0x1UL << 7) 
#define BDMA_CCR4_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_CCR4_PSIZE          (0x3UL << 8) 
#define BDMA_CCR4_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define BDMA_CCR4_MSIZE          (0x3UL << 10) 
#define BDMA_CCR4_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define BDMA_CCR4_PL          (0x3UL << 12) 
#define BDMA_CCR4_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define BDMA_CCR4_MEM2MEM          (0x1UL << 14) 
#define BDMA_CCR4_MEM2MEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_CNDTR4_NDT          (0xFFFFUL << 0) 
#define BDMA_CNDTR4_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define BDMA_CPAR4_PA          (0xFFFFFFFFUL << 0) 
#define BDMA_CPAR4_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CMAR4_MA          (0xFFFFFFFFUL << 0) 
#define BDMA_CMAR4_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CCR5_EN          (0x1UL << 0) 
#define BDMA_CCR5_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_CCR5_TCIE          (0x1UL << 1) 
#define BDMA_CCR5_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_CCR5_HTIE          (0x1UL << 2) 
#define BDMA_CCR5_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_CCR5_TEIE          (0x1UL << 3) 
#define BDMA_CCR5_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_CCR5_DIR          (0x1UL << 4) 
#define BDMA_CCR5_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_CCR5_CIRC          (0x1UL << 5) 
#define BDMA_CCR5_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_CCR5_PINC          (0x1UL << 6) 
#define BDMA_CCR5_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_CCR5_MINC          (0x1UL << 7) 
#define BDMA_CCR5_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_CCR5_PSIZE          (0x3UL << 8) 
#define BDMA_CCR5_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define BDMA_CCR5_MSIZE          (0x3UL << 10) 
#define BDMA_CCR5_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define BDMA_CCR5_PL          (0x3UL << 12) 
#define BDMA_CCR5_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define BDMA_CCR5_MEM2MEM          (0x1UL << 14) 
#define BDMA_CCR5_MEM2MEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_CNDTR5_NDT          (0xFFFFUL << 0) 
#define BDMA_CNDTR5_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define BDMA_CPAR5_PA          (0xFFFFFFFFUL << 0) 
#define BDMA_CPAR5_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CMAR5_MA          (0xFFFFFFFFUL << 0) 
#define BDMA_CMAR5_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CCR6_EN          (0x1UL << 0) 
#define BDMA_CCR6_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_CCR6_TCIE          (0x1UL << 1) 
#define BDMA_CCR6_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_CCR6_HTIE          (0x1UL << 2) 
#define BDMA_CCR6_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_CCR6_TEIE          (0x1UL << 3) 
#define BDMA_CCR6_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_CCR6_DIR          (0x1UL << 4) 
#define BDMA_CCR6_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_CCR6_CIRC          (0x1UL << 5) 
#define BDMA_CCR6_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_CCR6_PINC          (0x1UL << 6) 
#define BDMA_CCR6_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_CCR6_MINC          (0x1UL << 7) 
#define BDMA_CCR6_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_CCR6_PSIZE          (0x3UL << 8) 
#define BDMA_CCR6_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define BDMA_CCR6_MSIZE          (0x3UL << 10) 
#define BDMA_CCR6_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define BDMA_CCR6_PL          (0x3UL << 12) 
#define BDMA_CCR6_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define BDMA_CCR6_MEM2MEM          (0x1UL << 14) 
#define BDMA_CCR6_MEM2MEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_CNDTR6_NDT          (0xFFFFUL << 0) 
#define BDMA_CNDTR6_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define BDMA_CPAR6_PA          (0xFFFFFFFFUL << 0) 
#define BDMA_CPAR6_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CMAR6_MA          (0xFFFFFFFFUL << 0) 
#define BDMA_CMAR6_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CCR7_EN          (0x1UL << 0) 
#define BDMA_CCR7_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_CCR7_TCIE          (0x1UL << 1) 
#define BDMA_CCR7_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_CCR7_HTIE          (0x1UL << 2) 
#define BDMA_CCR7_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_CCR7_TEIE          (0x1UL << 3) 
#define BDMA_CCR7_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_CCR7_DIR          (0x1UL << 4) 
#define BDMA_CCR7_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_CCR7_CIRC          (0x1UL << 5) 
#define BDMA_CCR7_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_CCR7_PINC          (0x1UL << 6) 
#define BDMA_CCR7_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_CCR7_MINC          (0x1UL << 7) 
#define BDMA_CCR7_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_CCR7_PSIZE          (0x3UL << 8) 
#define BDMA_CCR7_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define BDMA_CCR7_MSIZE          (0x3UL << 10) 
#define BDMA_CCR7_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define BDMA_CCR7_PL          (0x3UL << 12) 
#define BDMA_CCR7_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define BDMA_CCR7_MEM2MEM          (0x1UL << 14) 
#define BDMA_CCR7_MEM2MEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_CNDTR7_NDT          (0xFFFFUL << 0) 
#define BDMA_CNDTR7_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define BDMA_CPAR7_PA          (0xFFFFFFFFUL << 0) 
#define BDMA_CPAR7_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CMAR7_MA          (0xFFFFFFFFUL << 0) 
#define BDMA_CMAR7_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CCR8_EN          (0x1UL << 0) 
#define BDMA_CCR8_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define BDMA_CCR8_TCIE          (0x1UL << 1) 
#define BDMA_CCR8_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define BDMA_CCR8_HTIE          (0x1UL << 2) 
#define BDMA_CCR8_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define BDMA_CCR8_TEIE          (0x1UL << 3) 
#define BDMA_CCR8_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define BDMA_CCR8_DIR          (0x1UL << 4) 
#define BDMA_CCR8_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define BDMA_CCR8_CIRC          (0x1UL << 5) 
#define BDMA_CCR8_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define BDMA_CCR8_PINC          (0x1UL << 6) 
#define BDMA_CCR8_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define BDMA_CCR8_MINC          (0x1UL << 7) 
#define BDMA_CCR8_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define BDMA_CCR8_PSIZE          (0x3UL << 8) 
#define BDMA_CCR8_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define BDMA_CCR8_MSIZE          (0x3UL << 10) 
#define BDMA_CCR8_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define BDMA_CCR8_PL          (0x3UL << 12) 
#define BDMA_CCR8_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define BDMA_CCR8_MEM2MEM          (0x1UL << 14) 
#define BDMA_CCR8_MEM2MEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define BDMA_CNDTR8_NDT          (0xFFFFUL << 0) 
#define BDMA_CNDTR8_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define BDMA_CPAR8_PA          (0xFFFFFFFFUL << 0) 
#define BDMA_CPAR8_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define BDMA_CMAR8_MA          (0xFFFFFFFFUL << 0) 
#define BDMA_CMAR8_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define BDMA  ((struct BDMA*)(0x58025400UL))



struct DMA2D {
  volatile uint32_t CR;
  volatile const uint32_t ISR;
  volatile uint32_t IFCR;
  volatile uint32_t FGMAR;
  volatile uint32_t FGOR;
  volatile uint32_t BGMAR;
  volatile uint32_t BGOR;
  volatile uint32_t FGPFCCR;
  volatile uint32_t FGCOLR;
  volatile uint32_t BGPFCCR;
  volatile uint32_t BGCOLR;
  volatile uint32_t FGCMAR;
  volatile uint32_t BGCMAR;
  volatile uint32_t OPFCCR;
  volatile uint32_t OCOLR;
  volatile uint32_t OMAR;
  volatile uint32_t OOR;
  volatile uint32_t NLR;
  volatile uint32_t LWR;
  volatile uint32_t AMTCR;
};
#define DMA2D_CR_START          (0x1UL << 0) 
#define DMA2D_CR_START_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2D_CR_SUSP          (0x1UL << 1) 
#define DMA2D_CR_SUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2D_CR_ABORT          (0x1UL << 2) 
#define DMA2D_CR_ABORT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2D_CR_TEIE          (0x1UL << 8) 
#define DMA2D_CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2D_CR_TCIE          (0x1UL << 9) 
#define DMA2D_CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2D_CR_TWIE          (0x1UL << 10) 
#define DMA2D_CR_TWIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2D_CR_CAEIE          (0x1UL << 11) 
#define DMA2D_CR_CAEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA2D_CR_CTCIE          (0x1UL << 12) 
#define DMA2D_CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define DMA2D_CR_CEIE          (0x1UL << 13) 
#define DMA2D_CR_CEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define DMA2D_CR_MODE          (0x3UL << 16) 
#define DMA2D_CR_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2D_ISR_TEIF          (0x1UL << 0) 
#define DMA2D_ISR_TEIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2D_ISR_TCIF          (0x1UL << 1) 
#define DMA2D_ISR_TCIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2D_ISR_TWIF          (0x1UL << 2) 
#define DMA2D_ISR_TWIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2D_ISR_CAEIF          (0x1UL << 3) 
#define DMA2D_ISR_CAEIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2D_ISR_CTCIF          (0x1UL << 4) 
#define DMA2D_ISR_CTCIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2D_ISR_CEIF          (0x1UL << 5) 
#define DMA2D_ISR_CEIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2D_IFCR_CTEIF          (0x1UL << 0) 
#define DMA2D_IFCR_CTEIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2D_IFCR_CTCIF          (0x1UL << 1) 
#define DMA2D_IFCR_CTCIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2D_IFCR_CTWIF          (0x1UL << 2) 
#define DMA2D_IFCR_CTWIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2D_IFCR_CAECIF          (0x1UL << 3) 
#define DMA2D_IFCR_CAECIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2D_IFCR_CCTCIF          (0x1UL << 4) 
#define DMA2D_IFCR_CCTCIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2D_IFCR_CCEIF          (0x1UL << 5) 
#define DMA2D_IFCR_CCEIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2D_FGMAR_MA          (0xFFFFFFFFUL << 0) 
#define DMA2D_FGMAR_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2D_FGOR_LO          (0x3FFFUL << 0) 
#define DMA2D_FGOR_LO_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 0)
#define DMA2D_BGMAR_MA          (0xFFFFFFFFUL << 0) 
#define DMA2D_BGMAR_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2D_BGOR_LO          (0x3FFFUL << 0) 
#define DMA2D_BGOR_LO_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 0)
#define DMA2D_FGPFCCR_CM          (0xFUL << 0) 
#define DMA2D_FGPFCCR_CM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DMA2D_FGPFCCR_CCM          (0x1UL << 4) 
#define DMA2D_FGPFCCR_CCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2D_FGPFCCR_START          (0x1UL << 5) 
#define DMA2D_FGPFCCR_START_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2D_FGPFCCR_CS          (0xFFUL << 8) 
#define DMA2D_FGPFCCR_CS_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DMA2D_FGPFCCR_AM          (0x3UL << 16) 
#define DMA2D_FGPFCCR_AM_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2D_FGPFCCR_CSS          (0x3UL << 18) 
#define DMA2D_FGPFCCR_CSS_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define DMA2D_FGPFCCR_AI          (0x1UL << 20) 
#define DMA2D_FGPFCCR_AI_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2D_FGPFCCR_RBS          (0x1UL << 21) 
#define DMA2D_FGPFCCR_RBS_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA2D_FGPFCCR_ALPHA          (0xFFUL << 24) 
#define DMA2D_FGPFCCR_ALPHA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DMA2D_FGCOLR_BLUE          (0xFFUL << 0) 
#define DMA2D_FGCOLR_BLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMA2D_FGCOLR_GREEN          (0xFFUL << 8) 
#define DMA2D_FGCOLR_GREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DMA2D_FGCOLR_RED          (0xFFUL << 16) 
#define DMA2D_FGCOLR_RED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DMA2D_BGPFCCR_CM          (0xFUL << 0) 
#define DMA2D_BGPFCCR_CM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DMA2D_BGPFCCR_CCM          (0x1UL << 4) 
#define DMA2D_BGPFCCR_CCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2D_BGPFCCR_START          (0x1UL << 5) 
#define DMA2D_BGPFCCR_START_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2D_BGPFCCR_CS          (0xFFUL << 8) 
#define DMA2D_BGPFCCR_CS_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DMA2D_BGPFCCR_AM          (0x3UL << 16) 
#define DMA2D_BGPFCCR_AM_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2D_BGPFCCR_AI          (0x1UL << 20) 
#define DMA2D_BGPFCCR_AI_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2D_BGPFCCR_RBS          (0x1UL << 21) 
#define DMA2D_BGPFCCR_RBS_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA2D_BGPFCCR_ALPHA          (0xFFUL << 24) 
#define DMA2D_BGPFCCR_ALPHA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DMA2D_BGCOLR_BLUE          (0xFFUL << 0) 
#define DMA2D_BGCOLR_BLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMA2D_BGCOLR_GREEN          (0xFFUL << 8) 
#define DMA2D_BGCOLR_GREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DMA2D_BGCOLR_RED          (0xFFUL << 16) 
#define DMA2D_BGCOLR_RED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DMA2D_FGCMAR_MA          (0xFFFFFFFFUL << 0) 
#define DMA2D_FGCMAR_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2D_BGCMAR_MA          (0xFFFFFFFFUL << 0) 
#define DMA2D_BGCMAR_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2D_OPFCCR_CM          (0x7UL << 0) 
#define DMA2D_OPFCCR_CM_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DMA2D_OPFCCR_AI          (0x1UL << 20) 
#define DMA2D_OPFCCR_AI_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2D_OPFCCR_RBS          (0x1UL << 21) 
#define DMA2D_OPFCCR_RBS_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA2D_OCOLR_BLUE          (0xFFUL << 0) 
#define DMA2D_OCOLR_BLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMA2D_OCOLR_GREEN          (0xFFUL << 8) 
#define DMA2D_OCOLR_GREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DMA2D_OCOLR_RED          (0xFFUL << 16) 
#define DMA2D_OCOLR_RED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DMA2D_OCOLR_ALPHA          (0xFFUL << 24) 
#define DMA2D_OCOLR_ALPHA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DMA2D_OMAR_MA          (0xFFFFFFFFUL << 0) 
#define DMA2D_OMAR_MA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2D_OOR_LO          (0x3FFFUL << 0) 
#define DMA2D_OOR_LO_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 0)
#define DMA2D_NLR_NL          (0xFFFFUL << 0) 
#define DMA2D_NLR_NL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2D_NLR_PL          (0x3FFFUL << 16) 
#define DMA2D_NLR_PL_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 16)
#define DMA2D_LWR_LW          (0xFFFFUL << 0) 
#define DMA2D_LWR_LW_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2D_AMTCR_EN          (0x1UL << 0) 
#define DMA2D_AMTCR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2D_AMTCR_DT          (0xFFUL << 8) 
#define DMA2D_AMTCR_DT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)

#define DMA2D  ((struct DMA2D*)(0x52001000UL))



struct DMAMUX2 {
  volatile uint32_t C0CR;
  volatile uint32_t C1CR;
  volatile uint32_t C2CR;
  volatile uint32_t C3CR;
  volatile uint32_t C4CR;
  volatile uint32_t C5CR;
  volatile uint32_t C6CR;
  volatile uint32_t C7CR;
  volatile const uint32_t RESERVED_32[24];
  volatile const uint32_t CSR;
  volatile uint32_t CFR;
  volatile const uint32_t RESERVED_136[30];
  volatile uint32_t RG0CR;
  volatile uint32_t RG1CR;
  volatile uint32_t RG2CR;
  volatile uint32_t RG3CR;
  volatile uint32_t RG4CR;
  volatile uint32_t RG5CR;
  volatile uint32_t RG6CR;
  volatile uint32_t RG7CR;
  volatile const uint32_t RESERVED_288[8];
  volatile const uint32_t RGSR;
  volatile uint32_t RGCFR;
};
#define DMAMUX2_C0CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX2_C0CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_C0CR_SOIE          (0x1UL << 8) 
#define DMAMUX2_C0CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_C0CR_EGE          (0x1UL << 9) 
#define DMAMUX2_C0CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX2_C0CR_SE          (0x1UL << 16) 
#define DMAMUX2_C0CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_C0CR_SPOL          (0x3UL << 17) 
#define DMAMUX2_C0CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_C0CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX2_C0CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_C0CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX2_C0CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX2_C1CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX2_C1CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_C1CR_SOIE          (0x1UL << 8) 
#define DMAMUX2_C1CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_C1CR_EGE          (0x1UL << 9) 
#define DMAMUX2_C1CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX2_C1CR_SE          (0x1UL << 16) 
#define DMAMUX2_C1CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_C1CR_SPOL          (0x3UL << 17) 
#define DMAMUX2_C1CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_C1CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX2_C1CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_C1CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX2_C1CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX2_C2CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX2_C2CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_C2CR_SOIE          (0x1UL << 8) 
#define DMAMUX2_C2CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_C2CR_EGE          (0x1UL << 9) 
#define DMAMUX2_C2CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX2_C2CR_SE          (0x1UL << 16) 
#define DMAMUX2_C2CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_C2CR_SPOL          (0x3UL << 17) 
#define DMAMUX2_C2CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_C2CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX2_C2CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_C2CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX2_C2CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX2_C3CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX2_C3CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_C3CR_SOIE          (0x1UL << 8) 
#define DMAMUX2_C3CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_C3CR_EGE          (0x1UL << 9) 
#define DMAMUX2_C3CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX2_C3CR_SE          (0x1UL << 16) 
#define DMAMUX2_C3CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_C3CR_SPOL          (0x3UL << 17) 
#define DMAMUX2_C3CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_C3CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX2_C3CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_C3CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX2_C3CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX2_C4CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX2_C4CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_C4CR_SOIE          (0x1UL << 8) 
#define DMAMUX2_C4CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_C4CR_EGE          (0x1UL << 9) 
#define DMAMUX2_C4CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX2_C4CR_SE          (0x1UL << 16) 
#define DMAMUX2_C4CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_C4CR_SPOL          (0x3UL << 17) 
#define DMAMUX2_C4CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_C4CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX2_C4CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_C4CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX2_C4CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX2_C5CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX2_C5CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_C5CR_SOIE          (0x1UL << 8) 
#define DMAMUX2_C5CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_C5CR_EGE          (0x1UL << 9) 
#define DMAMUX2_C5CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX2_C5CR_SE          (0x1UL << 16) 
#define DMAMUX2_C5CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_C5CR_SPOL          (0x3UL << 17) 
#define DMAMUX2_C5CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_C5CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX2_C5CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_C5CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX2_C5CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX2_C6CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX2_C6CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_C6CR_SOIE          (0x1UL << 8) 
#define DMAMUX2_C6CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_C6CR_EGE          (0x1UL << 9) 
#define DMAMUX2_C6CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX2_C6CR_SE          (0x1UL << 16) 
#define DMAMUX2_C6CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_C6CR_SPOL          (0x3UL << 17) 
#define DMAMUX2_C6CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_C6CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX2_C6CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_C6CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX2_C6CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX2_C7CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX2_C7CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_C7CR_SOIE          (0x1UL << 8) 
#define DMAMUX2_C7CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_C7CR_EGE          (0x1UL << 9) 
#define DMAMUX2_C7CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX2_C7CR_SE          (0x1UL << 16) 
#define DMAMUX2_C7CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_C7CR_SPOL          (0x3UL << 17) 
#define DMAMUX2_C7CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_C7CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX2_C7CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_C7CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX2_C7CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX2_CSR_SOF          (0xFFFFUL << 0) 
#define DMAMUX2_CSR_SOF_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMAMUX2_CFR_CSOF          (0xFFFFUL << 0) 
#define DMAMUX2_CFR_CSOF_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMAMUX2_RG0CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX2_RG0CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX2_RG0CR_OIE          (0x1UL << 8) 
#define DMAMUX2_RG0CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_RG0CR_GE          (0x1UL << 16) 
#define DMAMUX2_RG0CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_RG0CR_GPOL          (0x3UL << 17) 
#define DMAMUX2_RG0CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_RG0CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX2_RG0CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_RG1CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX2_RG1CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX2_RG1CR_OIE          (0x1UL << 8) 
#define DMAMUX2_RG1CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_RG1CR_GE          (0x1UL << 16) 
#define DMAMUX2_RG1CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_RG1CR_GPOL          (0x3UL << 17) 
#define DMAMUX2_RG1CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_RG1CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX2_RG1CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_RG2CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX2_RG2CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX2_RG2CR_OIE          (0x1UL << 8) 
#define DMAMUX2_RG2CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_RG2CR_GE          (0x1UL << 16) 
#define DMAMUX2_RG2CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_RG2CR_GPOL          (0x3UL << 17) 
#define DMAMUX2_RG2CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_RG2CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX2_RG2CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_RG3CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX2_RG3CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX2_RG3CR_OIE          (0x1UL << 8) 
#define DMAMUX2_RG3CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_RG3CR_GE          (0x1UL << 16) 
#define DMAMUX2_RG3CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_RG3CR_GPOL          (0x3UL << 17) 
#define DMAMUX2_RG3CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_RG3CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX2_RG3CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_RG4CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX2_RG4CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX2_RG4CR_OIE          (0x1UL << 8) 
#define DMAMUX2_RG4CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_RG4CR_GE          (0x1UL << 16) 
#define DMAMUX2_RG4CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_RG4CR_GPOL          (0x3UL << 17) 
#define DMAMUX2_RG4CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_RG4CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX2_RG4CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_RG5CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX2_RG5CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX2_RG5CR_OIE          (0x1UL << 8) 
#define DMAMUX2_RG5CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_RG5CR_GE          (0x1UL << 16) 
#define DMAMUX2_RG5CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_RG5CR_GPOL          (0x3UL << 17) 
#define DMAMUX2_RG5CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_RG5CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX2_RG5CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_RG6CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX2_RG6CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX2_RG6CR_OIE          (0x1UL << 8) 
#define DMAMUX2_RG6CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_RG6CR_GE          (0x1UL << 16) 
#define DMAMUX2_RG6CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_RG6CR_GPOL          (0x3UL << 17) 
#define DMAMUX2_RG6CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_RG6CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX2_RG6CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_RG7CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX2_RG7CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX2_RG7CR_OIE          (0x1UL << 8) 
#define DMAMUX2_RG7CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX2_RG7CR_GE          (0x1UL << 16) 
#define DMAMUX2_RG7CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX2_RG7CR_GPOL          (0x3UL << 17) 
#define DMAMUX2_RG7CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX2_RG7CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX2_RG7CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX2_RGSR_OF          (0xFFUL << 0) 
#define DMAMUX2_RGSR_OF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX2_RGCFR_COF          (0xFFUL << 0) 
#define DMAMUX2_RGCFR_COF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)

#define DMAMUX2  ((struct DMAMUX2*)(0x58025800UL))



struct FMC {
  volatile uint32_t BCR1;
  volatile uint32_t BTR1;
  volatile uint32_t BCR2;
  volatile uint32_t BTR2;
  volatile uint32_t BCR3;
  volatile uint32_t BTR3;
  volatile uint32_t BCR4;
  volatile uint32_t BTR4;
  volatile const uint32_t RESERVED_32[24];
  volatile uint32_t PCR;
  volatile uint32_t SR;
  volatile uint32_t PMEM;
  volatile uint32_t PATT;
  volatile const uint32_t RESERVED_144;
  volatile const uint32_t ECCR;
  volatile const uint32_t RESERVED_152[27];
  volatile uint32_t BWTR1;
  volatile const uint32_t RESERVED_264;
  volatile uint32_t BWTR2;
  volatile const uint32_t RESERVED_272;
  volatile uint32_t BWTR3;
  volatile const uint32_t RESERVED_280;
  volatile uint32_t BWTR4;
  volatile const uint32_t RESERVED_288[8];
  volatile uint32_t SDCR1;
  volatile uint32_t SDCR2;
  volatile uint32_t SDTR1;
  volatile uint32_t SDTR2;
  volatile uint32_t SDCMR;
  volatile uint32_t SDRTR;
  volatile const uint32_t SDSR;
};
#define FMC_BCR1_MBKEN          (0x1UL << 0) 
#define FMC_BCR1_MBKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FMC_BCR1_MUXEN          (0x1UL << 1) 
#define FMC_BCR1_MUXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FMC_BCR1_MTYP          (0x3UL << 2) 
#define FMC_BCR1_MTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FMC_BCR1_MWID          (0x3UL << 4) 
#define FMC_BCR1_MWID_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FMC_BCR1_FACCEN          (0x1UL << 6) 
#define FMC_BCR1_FACCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FMC_BCR1_BURSTEN          (0x1UL << 8) 
#define FMC_BCR1_BURSTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FMC_BCR1_WAITPOL          (0x1UL << 9) 
#define FMC_BCR1_WAITPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FMC_BCR1_WAITCFG          (0x1UL << 11) 
#define FMC_BCR1_WAITCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FMC_BCR1_WREN          (0x1UL << 12) 
#define FMC_BCR1_WREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FMC_BCR1_WAITEN          (0x1UL << 13) 
#define FMC_BCR1_WAITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FMC_BCR1_EXTMOD          (0x1UL << 14) 
#define FMC_BCR1_EXTMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FMC_BCR1_ASYNCWAIT          (0x1UL << 15) 
#define FMC_BCR1_ASYNCWAIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FMC_BCR1_CPSIZE          (0x7UL << 16) 
#define FMC_BCR1_CPSIZE_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define FMC_BCR1_CBURSTRW          (0x1UL << 19) 
#define FMC_BCR1_CBURSTRW_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FMC_BCR1_CCLKEN          (0x1UL << 20) 
#define FMC_BCR1_CCLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FMC_BCR1_WFDIS          (0x1UL << 21) 
#define FMC_BCR1_WFDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FMC_BCR1_BMAP          (0x3UL << 24) 
#define FMC_BCR1_BMAP_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define FMC_BCR1_FMCEN          (0x1UL << 31) 
#define FMC_BCR1_FMCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FMC_BTR1_ADDSET          (0xFUL << 0) 
#define FMC_BTR1_ADDSET_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_BTR1_ADDHLD          (0xFUL << 4) 
#define FMC_BTR1_ADDHLD_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_BTR1_DATAST          (0xFFUL << 8) 
#define FMC_BTR1_DATAST_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_BTR1_BUSTURN          (0xFUL << 16) 
#define FMC_BTR1_BUSTURN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_BTR1_CLKDIV          (0xFUL << 20) 
#define FMC_BTR1_CLKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define FMC_BTR1_DATLAT          (0xFUL << 24) 
#define FMC_BTR1_DATLAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define FMC_BTR1_ACCMOD          (0x3UL << 28) 
#define FMC_BTR1_ACCMOD_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define FMC_BCR2_MBKEN          (0x1UL << 0) 
#define FMC_BCR2_MBKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FMC_BCR2_MUXEN          (0x1UL << 1) 
#define FMC_BCR2_MUXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FMC_BCR2_MTYP          (0x3UL << 2) 
#define FMC_BCR2_MTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FMC_BCR2_MWID          (0x3UL << 4) 
#define FMC_BCR2_MWID_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FMC_BCR2_FACCEN          (0x1UL << 6) 
#define FMC_BCR2_FACCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FMC_BCR2_BURSTEN          (0x1UL << 8) 
#define FMC_BCR2_BURSTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FMC_BCR2_WAITPOL          (0x1UL << 9) 
#define FMC_BCR2_WAITPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FMC_BCR2_WAITCFG          (0x1UL << 11) 
#define FMC_BCR2_WAITCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FMC_BCR2_WREN          (0x1UL << 12) 
#define FMC_BCR2_WREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FMC_BCR2_WAITEN          (0x1UL << 13) 
#define FMC_BCR2_WAITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FMC_BCR2_EXTMOD          (0x1UL << 14) 
#define FMC_BCR2_EXTMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FMC_BCR2_ASYNCWAIT          (0x1UL << 15) 
#define FMC_BCR2_ASYNCWAIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FMC_BCR2_CPSIZE          (0x7UL << 16) 
#define FMC_BCR2_CPSIZE_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define FMC_BCR2_CBURSTRW          (0x1UL << 19) 
#define FMC_BCR2_CBURSTRW_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FMC_BCR2_CCLKEN          (0x1UL << 20) 
#define FMC_BCR2_CCLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FMC_BCR2_WFDIS          (0x1UL << 21) 
#define FMC_BCR2_WFDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FMC_BCR2_BMAP          (0x3UL << 24) 
#define FMC_BCR2_BMAP_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define FMC_BCR2_FMCEN          (0x1UL << 31) 
#define FMC_BCR2_FMCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FMC_BTR2_ADDSET          (0xFUL << 0) 
#define FMC_BTR2_ADDSET_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_BTR2_ADDHLD          (0xFUL << 4) 
#define FMC_BTR2_ADDHLD_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_BTR2_DATAST          (0xFFUL << 8) 
#define FMC_BTR2_DATAST_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_BTR2_BUSTURN          (0xFUL << 16) 
#define FMC_BTR2_BUSTURN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_BTR2_CLKDIV          (0xFUL << 20) 
#define FMC_BTR2_CLKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define FMC_BTR2_DATLAT          (0xFUL << 24) 
#define FMC_BTR2_DATLAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define FMC_BTR2_ACCMOD          (0x3UL << 28) 
#define FMC_BTR2_ACCMOD_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define FMC_BCR3_MBKEN          (0x1UL << 0) 
#define FMC_BCR3_MBKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FMC_BCR3_MUXEN          (0x1UL << 1) 
#define FMC_BCR3_MUXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FMC_BCR3_MTYP          (0x3UL << 2) 
#define FMC_BCR3_MTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FMC_BCR3_MWID          (0x3UL << 4) 
#define FMC_BCR3_MWID_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FMC_BCR3_FACCEN          (0x1UL << 6) 
#define FMC_BCR3_FACCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FMC_BCR3_BURSTEN          (0x1UL << 8) 
#define FMC_BCR3_BURSTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FMC_BCR3_WAITPOL          (0x1UL << 9) 
#define FMC_BCR3_WAITPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FMC_BCR3_WAITCFG          (0x1UL << 11) 
#define FMC_BCR3_WAITCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FMC_BCR3_WREN          (0x1UL << 12) 
#define FMC_BCR3_WREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FMC_BCR3_WAITEN          (0x1UL << 13) 
#define FMC_BCR3_WAITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FMC_BCR3_EXTMOD          (0x1UL << 14) 
#define FMC_BCR3_EXTMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FMC_BCR3_ASYNCWAIT          (0x1UL << 15) 
#define FMC_BCR3_ASYNCWAIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FMC_BCR3_CPSIZE          (0x7UL << 16) 
#define FMC_BCR3_CPSIZE_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define FMC_BCR3_CBURSTRW          (0x1UL << 19) 
#define FMC_BCR3_CBURSTRW_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FMC_BCR3_CCLKEN          (0x1UL << 20) 
#define FMC_BCR3_CCLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FMC_BCR3_WFDIS          (0x1UL << 21) 
#define FMC_BCR3_WFDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FMC_BCR3_BMAP          (0x3UL << 24) 
#define FMC_BCR3_BMAP_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define FMC_BCR3_FMCEN          (0x1UL << 31) 
#define FMC_BCR3_FMCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FMC_BTR3_ADDSET          (0xFUL << 0) 
#define FMC_BTR3_ADDSET_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_BTR3_ADDHLD          (0xFUL << 4) 
#define FMC_BTR3_ADDHLD_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_BTR3_DATAST          (0xFFUL << 8) 
#define FMC_BTR3_DATAST_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_BTR3_BUSTURN          (0xFUL << 16) 
#define FMC_BTR3_BUSTURN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_BTR3_CLKDIV          (0xFUL << 20) 
#define FMC_BTR3_CLKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define FMC_BTR3_DATLAT          (0xFUL << 24) 
#define FMC_BTR3_DATLAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define FMC_BTR3_ACCMOD          (0x3UL << 28) 
#define FMC_BTR3_ACCMOD_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define FMC_BCR4_MBKEN          (0x1UL << 0) 
#define FMC_BCR4_MBKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FMC_BCR4_MUXEN          (0x1UL << 1) 
#define FMC_BCR4_MUXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FMC_BCR4_MTYP          (0x3UL << 2) 
#define FMC_BCR4_MTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FMC_BCR4_MWID          (0x3UL << 4) 
#define FMC_BCR4_MWID_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FMC_BCR4_FACCEN          (0x1UL << 6) 
#define FMC_BCR4_FACCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FMC_BCR4_BURSTEN          (0x1UL << 8) 
#define FMC_BCR4_BURSTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FMC_BCR4_WAITPOL          (0x1UL << 9) 
#define FMC_BCR4_WAITPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FMC_BCR4_WAITCFG          (0x1UL << 11) 
#define FMC_BCR4_WAITCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FMC_BCR4_WREN          (0x1UL << 12) 
#define FMC_BCR4_WREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FMC_BCR4_WAITEN          (0x1UL << 13) 
#define FMC_BCR4_WAITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FMC_BCR4_EXTMOD          (0x1UL << 14) 
#define FMC_BCR4_EXTMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FMC_BCR4_ASYNCWAIT          (0x1UL << 15) 
#define FMC_BCR4_ASYNCWAIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FMC_BCR4_CPSIZE          (0x7UL << 16) 
#define FMC_BCR4_CPSIZE_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define FMC_BCR4_CBURSTRW          (0x1UL << 19) 
#define FMC_BCR4_CBURSTRW_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FMC_BCR4_CCLKEN          (0x1UL << 20) 
#define FMC_BCR4_CCLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FMC_BCR4_WFDIS          (0x1UL << 21) 
#define FMC_BCR4_WFDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FMC_BCR4_BMAP          (0x3UL << 24) 
#define FMC_BCR4_BMAP_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define FMC_BCR4_FMCEN          (0x1UL << 31) 
#define FMC_BCR4_FMCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FMC_BTR4_ADDSET          (0xFUL << 0) 
#define FMC_BTR4_ADDSET_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_BTR4_ADDHLD          (0xFUL << 4) 
#define FMC_BTR4_ADDHLD_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_BTR4_DATAST          (0xFFUL << 8) 
#define FMC_BTR4_DATAST_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_BTR4_BUSTURN          (0xFUL << 16) 
#define FMC_BTR4_BUSTURN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_BTR4_CLKDIV          (0xFUL << 20) 
#define FMC_BTR4_CLKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define FMC_BTR4_DATLAT          (0xFUL << 24) 
#define FMC_BTR4_DATLAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define FMC_BTR4_ACCMOD          (0x3UL << 28) 
#define FMC_BTR4_ACCMOD_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define FMC_PCR_PWAITEN          (0x1UL << 1) 
#define FMC_PCR_PWAITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FMC_PCR_PBKEN          (0x1UL << 2) 
#define FMC_PCR_PBKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FMC_PCR_PWID          (0x3UL << 4) 
#define FMC_PCR_PWID_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FMC_PCR_ECCEN          (0x1UL << 6) 
#define FMC_PCR_ECCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FMC_PCR_TCLR          (0xFUL << 9) 
#define FMC_PCR_TCLR_VAL(X) (((uint32_t)(X) & 0xFUL) << 9)
#define FMC_PCR_TAR          (0xFUL << 13) 
#define FMC_PCR_TAR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define FMC_PCR_ECCPS          (0x7UL << 17) 
#define FMC_PCR_ECCPS_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define FMC_SR_IRS          (0x1UL << 0) 
#define FMC_SR_IRS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FMC_SR_ILS          (0x1UL << 1) 
#define FMC_SR_ILS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FMC_SR_IFS          (0x1UL << 2) 
#define FMC_SR_IFS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FMC_SR_IREN          (0x1UL << 3) 
#define FMC_SR_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FMC_SR_ILEN          (0x1UL << 4) 
#define FMC_SR_ILEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FMC_SR_IFEN          (0x1UL << 5) 
#define FMC_SR_IFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FMC_SR_FEMPT          (0x1UL << 6) 
#define FMC_SR_FEMPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FMC_PMEM_MEMSET          (0xFFUL << 0) 
#define FMC_PMEM_MEMSET_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define FMC_PMEM_MEMWAIT          (0xFFUL << 8) 
#define FMC_PMEM_MEMWAIT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_PMEM_MEMHOLD          (0xFFUL << 16) 
#define FMC_PMEM_MEMHOLD_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FMC_PMEM_MEMHIZ          (0xFFUL << 24) 
#define FMC_PMEM_MEMHIZ_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define FMC_PATT_ATTSET          (0xFFUL << 0) 
#define FMC_PATT_ATTSET_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define FMC_PATT_ATTWAIT          (0xFFUL << 8) 
#define FMC_PATT_ATTWAIT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_PATT_ATTHOLD          (0xFFUL << 16) 
#define FMC_PATT_ATTHOLD_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FMC_PATT_ATTHIZ          (0xFFUL << 24) 
#define FMC_PATT_ATTHIZ_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define FMC_ECCR_ECC          (0xFFFFFFFFUL << 0) 
#define FMC_ECCR_ECC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FMC_BWTR1_ADDSET          (0xFUL << 0) 
#define FMC_BWTR1_ADDSET_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_BWTR1_ADDHLD          (0xFUL << 4) 
#define FMC_BWTR1_ADDHLD_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_BWTR1_DATAST          (0xFFUL << 8) 
#define FMC_BWTR1_DATAST_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_BWTR1_BUSTURN          (0xFUL << 16) 
#define FMC_BWTR1_BUSTURN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_BWTR1_ACCMOD          (0x3UL << 28) 
#define FMC_BWTR1_ACCMOD_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define FMC_BWTR2_ADDSET          (0xFUL << 0) 
#define FMC_BWTR2_ADDSET_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_BWTR2_ADDHLD          (0xFUL << 4) 
#define FMC_BWTR2_ADDHLD_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_BWTR2_DATAST          (0xFFUL << 8) 
#define FMC_BWTR2_DATAST_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_BWTR2_BUSTURN          (0xFUL << 16) 
#define FMC_BWTR2_BUSTURN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_BWTR2_ACCMOD          (0x3UL << 28) 
#define FMC_BWTR2_ACCMOD_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define FMC_BWTR3_ADDSET          (0xFUL << 0) 
#define FMC_BWTR3_ADDSET_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_BWTR3_ADDHLD          (0xFUL << 4) 
#define FMC_BWTR3_ADDHLD_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_BWTR3_DATAST          (0xFFUL << 8) 
#define FMC_BWTR3_DATAST_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_BWTR3_BUSTURN          (0xFUL << 16) 
#define FMC_BWTR3_BUSTURN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_BWTR3_ACCMOD          (0x3UL << 28) 
#define FMC_BWTR3_ACCMOD_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define FMC_BWTR4_ADDSET          (0xFUL << 0) 
#define FMC_BWTR4_ADDSET_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_BWTR4_ADDHLD          (0xFUL << 4) 
#define FMC_BWTR4_ADDHLD_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_BWTR4_DATAST          (0xFFUL << 8) 
#define FMC_BWTR4_DATAST_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FMC_BWTR4_BUSTURN          (0xFUL << 16) 
#define FMC_BWTR4_BUSTURN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_BWTR4_ACCMOD          (0x3UL << 28) 
#define FMC_BWTR4_ACCMOD_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define FMC_SDCR1_NC          (0x3UL << 0) 
#define FMC_SDCR1_NC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FMC_SDCR1_NR          (0x3UL << 2) 
#define FMC_SDCR1_NR_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FMC_SDCR1_MWID          (0x3UL << 4) 
#define FMC_SDCR1_MWID_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FMC_SDCR1_NB          (0x1UL << 6) 
#define FMC_SDCR1_NB_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FMC_SDCR1_CAS          (0x3UL << 7) 
#define FMC_SDCR1_CAS_VAL(X) (((uint32_t)(X) & 0x3UL) << 7)
#define FMC_SDCR1_WP          (0x1UL << 9) 
#define FMC_SDCR1_WP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FMC_SDCR1_SDCLK          (0x3UL << 10) 
#define FMC_SDCR1_SDCLK_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define FMC_SDCR1_RBURST          (0x1UL << 12) 
#define FMC_SDCR1_RBURST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FMC_SDCR1_RPIPE          (0x3UL << 13) 
#define FMC_SDCR1_RPIPE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define FMC_SDCR2_NC          (0x3UL << 0) 
#define FMC_SDCR2_NC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FMC_SDCR2_NR          (0x3UL << 2) 
#define FMC_SDCR2_NR_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FMC_SDCR2_MWID          (0x3UL << 4) 
#define FMC_SDCR2_MWID_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FMC_SDCR2_NB          (0x1UL << 6) 
#define FMC_SDCR2_NB_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FMC_SDCR2_CAS          (0x3UL << 7) 
#define FMC_SDCR2_CAS_VAL(X) (((uint32_t)(X) & 0x3UL) << 7)
#define FMC_SDCR2_WP          (0x1UL << 9) 
#define FMC_SDCR2_WP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FMC_SDCR2_SDCLK          (0x3UL << 10) 
#define FMC_SDCR2_SDCLK_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define FMC_SDCR2_RBURST          (0x1UL << 12) 
#define FMC_SDCR2_RBURST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FMC_SDCR2_RPIPE          (0x3UL << 13) 
#define FMC_SDCR2_RPIPE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define FMC_SDTR1_TMRD          (0xFUL << 0) 
#define FMC_SDTR1_TMRD_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_SDTR1_TXSR          (0xFUL << 4) 
#define FMC_SDTR1_TXSR_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_SDTR1_TRAS          (0xFUL << 8) 
#define FMC_SDTR1_TRAS_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define FMC_SDTR1_TRC          (0xFUL << 12) 
#define FMC_SDTR1_TRC_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define FMC_SDTR1_TWR          (0xFUL << 16) 
#define FMC_SDTR1_TWR_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_SDTR1_TRP          (0xFUL << 20) 
#define FMC_SDTR1_TRP_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define FMC_SDTR1_TRCD          (0xFUL << 24) 
#define FMC_SDTR1_TRCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define FMC_SDTR2_TMRD          (0xFUL << 0) 
#define FMC_SDTR2_TMRD_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FMC_SDTR2_TXSR          (0xFUL << 4) 
#define FMC_SDTR2_TXSR_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FMC_SDTR2_TRAS          (0xFUL << 8) 
#define FMC_SDTR2_TRAS_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define FMC_SDTR2_TRC          (0xFUL << 12) 
#define FMC_SDTR2_TRC_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define FMC_SDTR2_TWR          (0xFUL << 16) 
#define FMC_SDTR2_TWR_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FMC_SDTR2_TRP          (0xFUL << 20) 
#define FMC_SDTR2_TRP_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define FMC_SDTR2_TRCD          (0xFUL << 24) 
#define FMC_SDTR2_TRCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define FMC_SDCMR_MODE          (0x7UL << 0) 
#define FMC_SDCMR_MODE_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define FMC_SDCMR_CTB2          (0x1UL << 3) 
#define FMC_SDCMR_CTB2_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FMC_SDCMR_CTB1          (0x1UL << 4) 
#define FMC_SDCMR_CTB1_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FMC_SDCMR_NRFS          (0xFUL << 5) 
#define FMC_SDCMR_NRFS_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define FMC_SDCMR_MRD          (0x3FFFUL << 9) 
#define FMC_SDCMR_MRD_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 9)
#define FMC_SDRTR_CRE          (0x1UL << 0) 
#define FMC_SDRTR_CRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FMC_SDRTR_COUNT          (0x1FFFUL << 1) 
#define FMC_SDRTR_COUNT_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 1)
#define FMC_SDRTR_REIE          (0x1UL << 14) 
#define FMC_SDRTR_REIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FMC_SDSR_RE          (0x1UL << 0) 
#define FMC_SDSR_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FMC_SDSR_MODES1          (0x3UL << 1) 
#define FMC_SDSR_MODES1_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define FMC_SDSR_MODES2          (0x3UL << 3) 
#define FMC_SDSR_MODES2_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)

#define FMC  ((struct FMC*)(0x52004000UL))



struct CEC {
  volatile uint32_t CR;
  volatile uint32_t CFGR;
  volatile uint32_t TXDR;
  volatile const uint32_t RXDR;
  volatile uint32_t ISR;
  volatile uint32_t IER;
};
#define CEC_CR_CECEN          (0x1UL << 0) 
#define CEC_CR_CECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CEC_CR_TXSOM          (0x1UL << 1) 
#define CEC_CR_TXSOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define CEC_CR_TXEOM          (0x1UL << 2) 
#define CEC_CR_TXEOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define CEC_CFGR_SFT          (0x7UL << 0) 
#define CEC_CFGR_SFT_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define CEC_CFGR_RXTOL          (0x1UL << 3) 
#define CEC_CFGR_RXTOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define CEC_CFGR_BRESTP          (0x1UL << 4) 
#define CEC_CFGR_BRESTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define CEC_CFGR_BREGEN          (0x1UL << 5) 
#define CEC_CFGR_BREGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define CEC_CFGR_LBPEGEN          (0x1UL << 6) 
#define CEC_CFGR_LBPEGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define CEC_CFGR_BRDNOGEN          (0x1UL << 7) 
#define CEC_CFGR_BRDNOGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define CEC_CFGR_SFTOPT          (0x1UL << 8) 
#define CEC_CFGR_SFTOPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define CEC_CFGR_OAR          (0x7FFFUL << 16) 
#define CEC_CFGR_OAR_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 16)
#define CEC_CFGR_LSTN          (0x1UL << 31) 
#define CEC_CFGR_LSTN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define CEC_TXDR_TXD          (0xFFUL << 0) 
#define CEC_TXDR_TXD_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define CEC_RXDR_RXD          (0xFFUL << 0) 
#define CEC_RXDR_RXD_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define CEC_ISR_RXBR          (0x1UL << 0) 
#define CEC_ISR_RXBR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CEC_ISR_RXEND          (0x1UL << 1) 
#define CEC_ISR_RXEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define CEC_ISR_RXOVR          (0x1UL << 2) 
#define CEC_ISR_RXOVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define CEC_ISR_BRE          (0x1UL << 3) 
#define CEC_ISR_BRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define CEC_ISR_SBPE          (0x1UL << 4) 
#define CEC_ISR_SBPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define CEC_ISR_LBPE          (0x1UL << 5) 
#define CEC_ISR_LBPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define CEC_ISR_RXACKE          (0x1UL << 6) 
#define CEC_ISR_RXACKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define CEC_ISR_ARBLST          (0x1UL << 7) 
#define CEC_ISR_ARBLST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define CEC_ISR_TXBR          (0x1UL << 8) 
#define CEC_ISR_TXBR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define CEC_ISR_TXEND          (0x1UL << 9) 
#define CEC_ISR_TXEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define CEC_ISR_TXUDR          (0x1UL << 10) 
#define CEC_ISR_TXUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define CEC_ISR_TXERR          (0x1UL << 11) 
#define CEC_ISR_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define CEC_ISR_TXACKE          (0x1UL << 12) 
#define CEC_ISR_TXACKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define CEC_IER_RXBRIE          (0x1UL << 0) 
#define CEC_IER_RXBRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CEC_IER_RXENDIE          (0x1UL << 1) 
#define CEC_IER_RXENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define CEC_IER_RXOVRIE          (0x1UL << 2) 
#define CEC_IER_RXOVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define CEC_IER_BREIE          (0x1UL << 3) 
#define CEC_IER_BREIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define CEC_IER_SBPEIE          (0x1UL << 4) 
#define CEC_IER_SBPEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define CEC_IER_LBPEIE          (0x1UL << 5) 
#define CEC_IER_LBPEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define CEC_IER_RXACKIE          (0x1UL << 6) 
#define CEC_IER_RXACKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define CEC_IER_ARBLSTIE          (0x1UL << 7) 
#define CEC_IER_ARBLSTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define CEC_IER_TXBRIE          (0x1UL << 8) 
#define CEC_IER_TXBRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define CEC_IER_TXENDIE          (0x1UL << 9) 
#define CEC_IER_TXENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define CEC_IER_TXUDRIE          (0x1UL << 10) 
#define CEC_IER_TXUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define CEC_IER_TXERRIE          (0x1UL << 11) 
#define CEC_IER_TXERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define CEC_IER_TXACKIE          (0x1UL << 12) 
#define CEC_IER_TXACKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)

#define CEC  ((struct CEC*)(0x40006C00UL))



struct HSEM {
  volatile uint32_t HSEM_R0;
  volatile uint32_t HSEM_R1;
  volatile uint32_t HSEM_R2;
  volatile uint32_t HSEM_R3;
  volatile uint32_t HSEM_R4;
  volatile uint32_t HSEM_R5;
  volatile uint32_t HSEM_R6;
  volatile uint32_t HSEM_R7;
  volatile uint32_t HSEM_R8;
  volatile uint32_t HSEM_R9;
  volatile uint32_t HSEM_R10;
  volatile uint32_t HSEM_R11;
  volatile uint32_t HSEM_R12;
  volatile uint32_t HSEM_R13;
  volatile uint32_t HSEM_R14;
  volatile uint32_t HSEM_R15;
  volatile uint32_t HSEM_R16;
  volatile uint32_t HSEM_R17;
  volatile uint32_t HSEM_R18;
  volatile uint32_t HSEM_R19;
  volatile uint32_t HSEM_R20;
  volatile uint32_t HSEM_R21;
  volatile uint32_t HSEM_R22;
  volatile uint32_t HSEM_R23;
  volatile uint32_t HSEM_R24;
  volatile uint32_t HSEM_R25;
  volatile uint32_t HSEM_R26;
  volatile uint32_t HSEM_R27;
  volatile uint32_t HSEM_R28;
  volatile uint32_t HSEM_R29;
  volatile uint32_t HSEM_R30;
  volatile uint32_t HSEM_R31;
  volatile const uint32_t HSEM_RLR0;
  volatile const uint32_t HSEM_RLR1;
  volatile const uint32_t HSEM_RLR2;
  volatile const uint32_t HSEM_RLR3;
  volatile const uint32_t HSEM_RLR4;
  volatile const uint32_t HSEM_RLR5;
  volatile const uint32_t HSEM_RLR6;
  volatile const uint32_t HSEM_RLR7;
  volatile const uint32_t HSEM_RLR8;
  volatile const uint32_t HSEM_RLR9;
  volatile const uint32_t HSEM_RLR10;
  volatile const uint32_t HSEM_RLR11;
  volatile const uint32_t HSEM_RLR12;
  volatile const uint32_t HSEM_RLR13;
  volatile const uint32_t HSEM_RLR14;
  volatile const uint32_t HSEM_RLR15;
  volatile const uint32_t HSEM_RLR16;
  volatile const uint32_t HSEM_RLR17;
  volatile const uint32_t HSEM_RLR18;
  volatile const uint32_t HSEM_RLR19;
  volatile const uint32_t HSEM_RLR20;
  volatile const uint32_t HSEM_RLR21;
  volatile const uint32_t HSEM_RLR22;
  volatile const uint32_t HSEM_RLR23;
  volatile const uint32_t HSEM_RLR24;
  volatile const uint32_t HSEM_RLR25;
  volatile const uint32_t HSEM_RLR26;
  volatile const uint32_t HSEM_RLR27;
  volatile const uint32_t HSEM_RLR28;
  volatile const uint32_t HSEM_RLR29;
  volatile const uint32_t HSEM_RLR30;
  volatile const uint32_t HSEM_RLR31;
  volatile uint32_t HSEM_IER;
  volatile const uint32_t HSEM_ICR;
  volatile const uint32_t HSEM_ISR;
  volatile const uint32_t HSEM_MISR;
  volatile const uint32_t RESERVED_272[12];
  volatile uint32_t HSEM_CR;
  volatile uint32_t HSEM_KEYR;
};
#define HSEM_HSEM_R0_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R0_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R0_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R0_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R0_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R0_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R1_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R1_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R1_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R1_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R1_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R1_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R2_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R2_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R2_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R2_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R2_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R2_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R3_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R3_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R3_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R3_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R3_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R3_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R4_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R4_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R4_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R4_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R4_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R4_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R5_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R5_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R5_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R5_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R5_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R5_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R6_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R6_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R6_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R6_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R6_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R6_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R7_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R7_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R7_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R7_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R7_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R7_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R8_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R8_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R8_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R8_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R8_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R8_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R9_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R9_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R9_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R9_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R9_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R9_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R10_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R10_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R10_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R10_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R10_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R10_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R11_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R11_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R11_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R11_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R11_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R11_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R12_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R12_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R12_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R12_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R12_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R12_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R13_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R13_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R13_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R13_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R13_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R13_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R14_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R14_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R14_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R14_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R14_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R14_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R15_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R15_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R15_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R15_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R15_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R15_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R16_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R16_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R16_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R16_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R16_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R16_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R17_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R17_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R17_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R17_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R17_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R17_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R18_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R18_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R18_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R18_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R18_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R18_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R19_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R19_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R19_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R19_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R19_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R19_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R20_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R20_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R20_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R20_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R20_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R20_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R21_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R21_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R21_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R21_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R21_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R21_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R22_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R22_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R22_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R22_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R22_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R22_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R23_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R23_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R23_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R23_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R23_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R23_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R24_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R24_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R24_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R24_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R24_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R24_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R25_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R25_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R25_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R25_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R25_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R25_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R26_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R26_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R26_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R26_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R26_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R26_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R27_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R27_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R27_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R27_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R27_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R27_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R28_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R28_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R28_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R28_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R28_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R28_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R29_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R29_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R29_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R29_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R29_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R29_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R30_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R30_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R30_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R30_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R30_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R30_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_R31_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_R31_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_R31_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_R31_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_R31_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_R31_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR0_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR0_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR0_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR0_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR0_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR0_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR1_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR1_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR1_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR1_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR1_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR1_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR2_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR2_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR2_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR2_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR2_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR2_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR3_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR3_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR3_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR3_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR3_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR3_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR4_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR4_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR4_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR4_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR4_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR4_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR5_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR5_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR5_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR5_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR5_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR5_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR6_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR6_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR6_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR6_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR6_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR6_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR7_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR7_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR7_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR7_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR7_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR7_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR8_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR8_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR8_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR8_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR8_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR8_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR9_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR9_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR9_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR9_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR9_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR9_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR10_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR10_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR10_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR10_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR10_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR10_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR11_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR11_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR11_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR11_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR11_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR11_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR12_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR12_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR12_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR12_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR12_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR12_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR13_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR13_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR13_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR13_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR13_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR13_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR14_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR14_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR14_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR14_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR14_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR14_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR15_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR15_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR15_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR15_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR15_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR15_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR16_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR16_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR16_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR16_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR16_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR16_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR17_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR17_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR17_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR17_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR17_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR17_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR18_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR18_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR18_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR18_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR18_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR18_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR19_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR19_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR19_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR19_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR19_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR19_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR20_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR20_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR20_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR20_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR20_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR20_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR21_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR21_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR21_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR21_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR21_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR21_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR22_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR22_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR22_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR22_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR22_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR22_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR23_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR23_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR23_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR23_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR23_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR23_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR24_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR24_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR24_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR24_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR24_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR24_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR25_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR25_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR25_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR25_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR25_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR25_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR26_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR26_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR26_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR26_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR26_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR26_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR27_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR27_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR27_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR27_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR27_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR27_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR28_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR28_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR28_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR28_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR28_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR28_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR29_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR29_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR29_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR29_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR29_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR29_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR30_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR30_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR30_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR30_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR30_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR30_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_RLR31_PROCID          (0xFFUL << 0) 
#define HSEM_HSEM_RLR31_PROCID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HSEM_HSEM_RLR31_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_RLR31_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_RLR31_LOCK          (0x1UL << 31) 
#define HSEM_HSEM_RLR31_LOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_IER_ISEM0          (0x1UL << 0) 
#define HSEM_HSEM_IER_ISEM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HSEM_HSEM_IER_ISEM1          (0x1UL << 1) 
#define HSEM_HSEM_IER_ISEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HSEM_HSEM_IER_ISEM2          (0x1UL << 2) 
#define HSEM_HSEM_IER_ISEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HSEM_HSEM_IER_ISEM3          (0x1UL << 3) 
#define HSEM_HSEM_IER_ISEM3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HSEM_HSEM_IER_ISEM4          (0x1UL << 4) 
#define HSEM_HSEM_IER_ISEM4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HSEM_HSEM_IER_ISEM5          (0x1UL << 5) 
#define HSEM_HSEM_IER_ISEM5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HSEM_HSEM_IER_ISEM6          (0x1UL << 6) 
#define HSEM_HSEM_IER_ISEM6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HSEM_HSEM_IER_ISEM7          (0x1UL << 7) 
#define HSEM_HSEM_IER_ISEM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HSEM_HSEM_IER_ISEM8          (0x1UL << 8) 
#define HSEM_HSEM_IER_ISEM8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HSEM_HSEM_IER_ISEM9          (0x1UL << 9) 
#define HSEM_HSEM_IER_ISEM9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HSEM_HSEM_IER_ISEM10          (0x1UL << 10) 
#define HSEM_HSEM_IER_ISEM10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HSEM_HSEM_IER_ISEM11          (0x1UL << 11) 
#define HSEM_HSEM_IER_ISEM11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HSEM_HSEM_IER_ISEM12          (0x1UL << 12) 
#define HSEM_HSEM_IER_ISEM12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HSEM_HSEM_IER_ISEM13          (0x1UL << 13) 
#define HSEM_HSEM_IER_ISEM13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HSEM_HSEM_IER_ISEM14          (0x1UL << 14) 
#define HSEM_HSEM_IER_ISEM14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HSEM_HSEM_IER_ISEM15          (0x1UL << 15) 
#define HSEM_HSEM_IER_ISEM15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HSEM_HSEM_IER_ISEM16          (0x1UL << 16) 
#define HSEM_HSEM_IER_ISEM16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HSEM_HSEM_IER_ISEM17          (0x1UL << 17) 
#define HSEM_HSEM_IER_ISEM17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HSEM_HSEM_IER_ISEM18          (0x1UL << 18) 
#define HSEM_HSEM_IER_ISEM18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HSEM_HSEM_IER_ISEM19          (0x1UL << 19) 
#define HSEM_HSEM_IER_ISEM19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HSEM_HSEM_IER_ISEM20          (0x1UL << 20) 
#define HSEM_HSEM_IER_ISEM20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HSEM_HSEM_IER_ISEM21          (0x1UL << 21) 
#define HSEM_HSEM_IER_ISEM21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HSEM_HSEM_IER_ISEM22          (0x1UL << 22) 
#define HSEM_HSEM_IER_ISEM22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HSEM_HSEM_IER_ISEM23          (0x1UL << 23) 
#define HSEM_HSEM_IER_ISEM23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HSEM_HSEM_IER_ISEM24          (0x1UL << 24) 
#define HSEM_HSEM_IER_ISEM24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HSEM_HSEM_IER_ISEM25          (0x1UL << 25) 
#define HSEM_HSEM_IER_ISEM25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HSEM_HSEM_IER_ISEM26          (0x1UL << 26) 
#define HSEM_HSEM_IER_ISEM26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HSEM_HSEM_IER_ISEM27          (0x1UL << 27) 
#define HSEM_HSEM_IER_ISEM27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HSEM_HSEM_IER_ISEM28          (0x1UL << 28) 
#define HSEM_HSEM_IER_ISEM28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HSEM_HSEM_IER_ISEM29          (0x1UL << 29) 
#define HSEM_HSEM_IER_ISEM29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HSEM_HSEM_IER_ISEM30          (0x1UL << 30) 
#define HSEM_HSEM_IER_ISEM30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HSEM_HSEM_IER_ISEM31          (0x1UL << 31) 
#define HSEM_HSEM_IER_ISEM31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_ICR_ISEM0          (0x1UL << 0) 
#define HSEM_HSEM_ICR_ISEM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HSEM_HSEM_ICR_ISEM1          (0x1UL << 1) 
#define HSEM_HSEM_ICR_ISEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HSEM_HSEM_ICR_ISEM2          (0x1UL << 2) 
#define HSEM_HSEM_ICR_ISEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HSEM_HSEM_ICR_ISEM3          (0x1UL << 3) 
#define HSEM_HSEM_ICR_ISEM3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HSEM_HSEM_ICR_ISEM4          (0x1UL << 4) 
#define HSEM_HSEM_ICR_ISEM4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HSEM_HSEM_ICR_ISEM5          (0x1UL << 5) 
#define HSEM_HSEM_ICR_ISEM5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HSEM_HSEM_ICR_ISEM6          (0x1UL << 6) 
#define HSEM_HSEM_ICR_ISEM6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HSEM_HSEM_ICR_ISEM7          (0x1UL << 7) 
#define HSEM_HSEM_ICR_ISEM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HSEM_HSEM_ICR_ISEM8          (0x1UL << 8) 
#define HSEM_HSEM_ICR_ISEM8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HSEM_HSEM_ICR_ISEM9          (0x1UL << 9) 
#define HSEM_HSEM_ICR_ISEM9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HSEM_HSEM_ICR_ISEM10          (0x1UL << 10) 
#define HSEM_HSEM_ICR_ISEM10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HSEM_HSEM_ICR_ISEM11          (0x1UL << 11) 
#define HSEM_HSEM_ICR_ISEM11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HSEM_HSEM_ICR_ISEM12          (0x1UL << 12) 
#define HSEM_HSEM_ICR_ISEM12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HSEM_HSEM_ICR_ISEM13          (0x1UL << 13) 
#define HSEM_HSEM_ICR_ISEM13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HSEM_HSEM_ICR_ISEM14          (0x1UL << 14) 
#define HSEM_HSEM_ICR_ISEM14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HSEM_HSEM_ICR_ISEM15          (0x1UL << 15) 
#define HSEM_HSEM_ICR_ISEM15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HSEM_HSEM_ICR_ISEM16          (0x1UL << 16) 
#define HSEM_HSEM_ICR_ISEM16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HSEM_HSEM_ICR_ISEM17          (0x1UL << 17) 
#define HSEM_HSEM_ICR_ISEM17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HSEM_HSEM_ICR_ISEM18          (0x1UL << 18) 
#define HSEM_HSEM_ICR_ISEM18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HSEM_HSEM_ICR_ISEM19          (0x1UL << 19) 
#define HSEM_HSEM_ICR_ISEM19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HSEM_HSEM_ICR_ISEM20          (0x1UL << 20) 
#define HSEM_HSEM_ICR_ISEM20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HSEM_HSEM_ICR_ISEM21          (0x1UL << 21) 
#define HSEM_HSEM_ICR_ISEM21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HSEM_HSEM_ICR_ISEM22          (0x1UL << 22) 
#define HSEM_HSEM_ICR_ISEM22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HSEM_HSEM_ICR_ISEM23          (0x1UL << 23) 
#define HSEM_HSEM_ICR_ISEM23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HSEM_HSEM_ICR_ISEM24          (0x1UL << 24) 
#define HSEM_HSEM_ICR_ISEM24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HSEM_HSEM_ICR_ISEM25          (0x1UL << 25) 
#define HSEM_HSEM_ICR_ISEM25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HSEM_HSEM_ICR_ISEM26          (0x1UL << 26) 
#define HSEM_HSEM_ICR_ISEM26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HSEM_HSEM_ICR_ISEM27          (0x1UL << 27) 
#define HSEM_HSEM_ICR_ISEM27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HSEM_HSEM_ICR_ISEM28          (0x1UL << 28) 
#define HSEM_HSEM_ICR_ISEM28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HSEM_HSEM_ICR_ISEM29          (0x1UL << 29) 
#define HSEM_HSEM_ICR_ISEM29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HSEM_HSEM_ICR_ISEM30          (0x1UL << 30) 
#define HSEM_HSEM_ICR_ISEM30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HSEM_HSEM_ICR_ISEM31          (0x1UL << 31) 
#define HSEM_HSEM_ICR_ISEM31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_ISR_ISEM0          (0x1UL << 0) 
#define HSEM_HSEM_ISR_ISEM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HSEM_HSEM_ISR_ISEM1          (0x1UL << 1) 
#define HSEM_HSEM_ISR_ISEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HSEM_HSEM_ISR_ISEM2          (0x1UL << 2) 
#define HSEM_HSEM_ISR_ISEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HSEM_HSEM_ISR_ISEM3          (0x1UL << 3) 
#define HSEM_HSEM_ISR_ISEM3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HSEM_HSEM_ISR_ISEM4          (0x1UL << 4) 
#define HSEM_HSEM_ISR_ISEM4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HSEM_HSEM_ISR_ISEM5          (0x1UL << 5) 
#define HSEM_HSEM_ISR_ISEM5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HSEM_HSEM_ISR_ISEM6          (0x1UL << 6) 
#define HSEM_HSEM_ISR_ISEM6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HSEM_HSEM_ISR_ISEM7          (0x1UL << 7) 
#define HSEM_HSEM_ISR_ISEM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HSEM_HSEM_ISR_ISEM8          (0x1UL << 8) 
#define HSEM_HSEM_ISR_ISEM8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HSEM_HSEM_ISR_ISEM9          (0x1UL << 9) 
#define HSEM_HSEM_ISR_ISEM9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HSEM_HSEM_ISR_ISEM10          (0x1UL << 10) 
#define HSEM_HSEM_ISR_ISEM10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HSEM_HSEM_ISR_ISEM11          (0x1UL << 11) 
#define HSEM_HSEM_ISR_ISEM11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HSEM_HSEM_ISR_ISEM12          (0x1UL << 12) 
#define HSEM_HSEM_ISR_ISEM12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HSEM_HSEM_ISR_ISEM13          (0x1UL << 13) 
#define HSEM_HSEM_ISR_ISEM13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HSEM_HSEM_ISR_ISEM14          (0x1UL << 14) 
#define HSEM_HSEM_ISR_ISEM14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HSEM_HSEM_ISR_ISEM15          (0x1UL << 15) 
#define HSEM_HSEM_ISR_ISEM15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HSEM_HSEM_ISR_ISEM16          (0x1UL << 16) 
#define HSEM_HSEM_ISR_ISEM16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HSEM_HSEM_ISR_ISEM17          (0x1UL << 17) 
#define HSEM_HSEM_ISR_ISEM17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HSEM_HSEM_ISR_ISEM18          (0x1UL << 18) 
#define HSEM_HSEM_ISR_ISEM18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HSEM_HSEM_ISR_ISEM19          (0x1UL << 19) 
#define HSEM_HSEM_ISR_ISEM19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HSEM_HSEM_ISR_ISEM20          (0x1UL << 20) 
#define HSEM_HSEM_ISR_ISEM20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HSEM_HSEM_ISR_ISEM21          (0x1UL << 21) 
#define HSEM_HSEM_ISR_ISEM21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HSEM_HSEM_ISR_ISEM22          (0x1UL << 22) 
#define HSEM_HSEM_ISR_ISEM22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HSEM_HSEM_ISR_ISEM23          (0x1UL << 23) 
#define HSEM_HSEM_ISR_ISEM23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HSEM_HSEM_ISR_ISEM24          (0x1UL << 24) 
#define HSEM_HSEM_ISR_ISEM24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HSEM_HSEM_ISR_ISEM25          (0x1UL << 25) 
#define HSEM_HSEM_ISR_ISEM25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HSEM_HSEM_ISR_ISEM26          (0x1UL << 26) 
#define HSEM_HSEM_ISR_ISEM26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HSEM_HSEM_ISR_ISEM27          (0x1UL << 27) 
#define HSEM_HSEM_ISR_ISEM27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HSEM_HSEM_ISR_ISEM28          (0x1UL << 28) 
#define HSEM_HSEM_ISR_ISEM28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HSEM_HSEM_ISR_ISEM29          (0x1UL << 29) 
#define HSEM_HSEM_ISR_ISEM29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HSEM_HSEM_ISR_ISEM30          (0x1UL << 30) 
#define HSEM_HSEM_ISR_ISEM30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HSEM_HSEM_ISR_ISEM31          (0x1UL << 31) 
#define HSEM_HSEM_ISR_ISEM31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_MISR_ISEM0          (0x1UL << 0) 
#define HSEM_HSEM_MISR_ISEM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HSEM_HSEM_MISR_ISEM1          (0x1UL << 1) 
#define HSEM_HSEM_MISR_ISEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HSEM_HSEM_MISR_ISEM2          (0x1UL << 2) 
#define HSEM_HSEM_MISR_ISEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HSEM_HSEM_MISR_ISEM3          (0x1UL << 3) 
#define HSEM_HSEM_MISR_ISEM3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HSEM_HSEM_MISR_ISEM4          (0x1UL << 4) 
#define HSEM_HSEM_MISR_ISEM4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HSEM_HSEM_MISR_ISEM5          (0x1UL << 5) 
#define HSEM_HSEM_MISR_ISEM5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HSEM_HSEM_MISR_ISEM6          (0x1UL << 6) 
#define HSEM_HSEM_MISR_ISEM6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HSEM_HSEM_MISR_ISEM7          (0x1UL << 7) 
#define HSEM_HSEM_MISR_ISEM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HSEM_HSEM_MISR_ISEM8          (0x1UL << 8) 
#define HSEM_HSEM_MISR_ISEM8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HSEM_HSEM_MISR_ISEM9          (0x1UL << 9) 
#define HSEM_HSEM_MISR_ISEM9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HSEM_HSEM_MISR_ISEM10          (0x1UL << 10) 
#define HSEM_HSEM_MISR_ISEM10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HSEM_HSEM_MISR_ISEM11          (0x1UL << 11) 
#define HSEM_HSEM_MISR_ISEM11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HSEM_HSEM_MISR_ISEM12          (0x1UL << 12) 
#define HSEM_HSEM_MISR_ISEM12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HSEM_HSEM_MISR_ISEM13          (0x1UL << 13) 
#define HSEM_HSEM_MISR_ISEM13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HSEM_HSEM_MISR_ISEM14          (0x1UL << 14) 
#define HSEM_HSEM_MISR_ISEM14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HSEM_HSEM_MISR_ISEM15          (0x1UL << 15) 
#define HSEM_HSEM_MISR_ISEM15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HSEM_HSEM_MISR_ISEM16          (0x1UL << 16) 
#define HSEM_HSEM_MISR_ISEM16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HSEM_HSEM_MISR_ISEM17          (0x1UL << 17) 
#define HSEM_HSEM_MISR_ISEM17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HSEM_HSEM_MISR_ISEM18          (0x1UL << 18) 
#define HSEM_HSEM_MISR_ISEM18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HSEM_HSEM_MISR_ISEM19          (0x1UL << 19) 
#define HSEM_HSEM_MISR_ISEM19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HSEM_HSEM_MISR_ISEM20          (0x1UL << 20) 
#define HSEM_HSEM_MISR_ISEM20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HSEM_HSEM_MISR_ISEM21          (0x1UL << 21) 
#define HSEM_HSEM_MISR_ISEM21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HSEM_HSEM_MISR_ISEM22          (0x1UL << 22) 
#define HSEM_HSEM_MISR_ISEM22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HSEM_HSEM_MISR_ISEM23          (0x1UL << 23) 
#define HSEM_HSEM_MISR_ISEM23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HSEM_HSEM_MISR_ISEM24          (0x1UL << 24) 
#define HSEM_HSEM_MISR_ISEM24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HSEM_HSEM_MISR_ISEM25          (0x1UL << 25) 
#define HSEM_HSEM_MISR_ISEM25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HSEM_HSEM_MISR_ISEM26          (0x1UL << 26) 
#define HSEM_HSEM_MISR_ISEM26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HSEM_HSEM_MISR_ISEM27          (0x1UL << 27) 
#define HSEM_HSEM_MISR_ISEM27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HSEM_HSEM_MISR_ISEM28          (0x1UL << 28) 
#define HSEM_HSEM_MISR_ISEM28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HSEM_HSEM_MISR_ISEM29          (0x1UL << 29) 
#define HSEM_HSEM_MISR_ISEM29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HSEM_HSEM_MISR_ISEM30          (0x1UL << 30) 
#define HSEM_HSEM_MISR_ISEM30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HSEM_HSEM_MISR_ISEM31          (0x1UL << 31) 
#define HSEM_HSEM_MISR_ISEM31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HSEM_HSEM_CR_MASTERID          (0xFFUL << 8) 
#define HSEM_HSEM_CR_MASTERID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define HSEM_HSEM_CR_KEY          (0xFFFFUL << 16) 
#define HSEM_HSEM_CR_KEY_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define HSEM_HSEM_KEYR_KEY          (0xFFFFUL << 16) 
#define HSEM_HSEM_KEYR_KEY_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)

#define HSEM  ((struct HSEM*)(0x58026400UL))



struct I2C1 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t OAR1;
  volatile uint32_t OAR2;
  volatile uint32_t TIMINGR;
  volatile uint32_t TIMEOUTR;
  volatile uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t PECR;
  volatile const uint32_t RXDR;
  volatile uint32_t TXDR;
};
#define I2C1_CR1_PE          (0x1UL << 0) 
#define I2C1_CR1_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C1_CR1_TXIE          (0x1UL << 1) 
#define I2C1_CR1_TXIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C1_CR1_RXIE          (0x1UL << 2) 
#define I2C1_CR1_RXIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C1_CR1_ADDRIE          (0x1UL << 3) 
#define I2C1_CR1_ADDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C1_CR1_NACKIE          (0x1UL << 4) 
#define I2C1_CR1_NACKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C1_CR1_STOPIE          (0x1UL << 5) 
#define I2C1_CR1_STOPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C1_CR1_TCIE          (0x1UL << 6) 
#define I2C1_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C1_CR1_ERRIE          (0x1UL << 7) 
#define I2C1_CR1_ERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C1_CR1_DNF          (0xFUL << 8) 
#define I2C1_CR1_DNF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define I2C1_CR1_ANFOFF          (0x1UL << 12) 
#define I2C1_CR1_ANFOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C1_CR1_TXDMAEN          (0x1UL << 14) 
#define I2C1_CR1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define I2C1_CR1_RXDMAEN          (0x1UL << 15) 
#define I2C1_CR1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C1_CR1_SBC          (0x1UL << 16) 
#define I2C1_CR1_SBC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define I2C1_CR1_NOSTRETCH          (0x1UL << 17) 
#define I2C1_CR1_NOSTRETCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define I2C1_CR1_WUPEN          (0x1UL << 18) 
#define I2C1_CR1_WUPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define I2C1_CR1_GCEN          (0x1UL << 19) 
#define I2C1_CR1_GCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define I2C1_CR1_SMBHEN          (0x1UL << 20) 
#define I2C1_CR1_SMBHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define I2C1_CR1_SMBDEN          (0x1UL << 21) 
#define I2C1_CR1_SMBDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define I2C1_CR1_ALERTEN          (0x1UL << 22) 
#define I2C1_CR1_ALERTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define I2C1_CR1_PECEN          (0x1UL << 23) 
#define I2C1_CR1_PECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define I2C1_CR2_SADD0          (0x1UL << 0) 
#define I2C1_CR2_SADD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C1_CR2_SADD1          (0x1UL << 1) 
#define I2C1_CR2_SADD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C1_CR2_SADD2          (0x1UL << 2) 
#define I2C1_CR2_SADD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C1_CR2_SADD3          (0x1UL << 3) 
#define I2C1_CR2_SADD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C1_CR2_SADD4          (0x1UL << 4) 
#define I2C1_CR2_SADD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C1_CR2_SADD5          (0x1UL << 5) 
#define I2C1_CR2_SADD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C1_CR2_SADD6          (0x1UL << 6) 
#define I2C1_CR2_SADD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C1_CR2_SADD7          (0x1UL << 7) 
#define I2C1_CR2_SADD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C1_CR2_SADD8          (0x1UL << 8) 
#define I2C1_CR2_SADD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C1_CR2_SADD9          (0x1UL << 9) 
#define I2C1_CR2_SADD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C1_CR2_RD_WRN          (0x1UL << 10) 
#define I2C1_CR2_RD_WRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C1_CR2_ADD10          (0x1UL << 11) 
#define I2C1_CR2_ADD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C1_CR2_HEAD10R          (0x1UL << 12) 
#define I2C1_CR2_HEAD10R_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C1_CR2_START          (0x1UL << 13) 
#define I2C1_CR2_START_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C1_CR2_STOP          (0x1UL << 14) 
#define I2C1_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define I2C1_CR2_NACK          (0x1UL << 15) 
#define I2C1_CR2_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C1_CR2_NBYTES          (0xFFUL << 16) 
#define I2C1_CR2_NBYTES_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define I2C1_CR2_RELOAD          (0x1UL << 24) 
#define I2C1_CR2_RELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define I2C1_CR2_AUTOEND          (0x1UL << 25) 
#define I2C1_CR2_AUTOEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define I2C1_CR2_PECBYTE          (0x1UL << 26) 
#define I2C1_CR2_PECBYTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define I2C1_OAR1_OA1          (0x3FFUL << 0) 
#define I2C1_OAR1_OA1_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define I2C1_OAR1_OA1MODE          (0x1UL << 10) 
#define I2C1_OAR1_OA1MODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C1_OAR1_OA1EN          (0x1UL << 15) 
#define I2C1_OAR1_OA1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C1_OAR2_OA2          (0x7FUL << 1) 
#define I2C1_OAR2_OA2_VAL(X) (((uint32_t)(X) & 0x7FUL) << 1)
#define I2C1_OAR2_OA2MSK          (0x7UL << 8) 
#define I2C1_OAR2_OA2MSK_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define I2C1_OAR2_OA2EN          (0x1UL << 15) 
#define I2C1_OAR2_OA2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C1_TIMINGR_SCLL          (0xFFUL << 0) 
#define I2C1_TIMINGR_SCLL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C1_TIMINGR_SCLH          (0xFFUL << 8) 
#define I2C1_TIMINGR_SCLH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define I2C1_TIMINGR_SDADEL          (0xFUL << 16) 
#define I2C1_TIMINGR_SDADEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define I2C1_TIMINGR_SCLDEL          (0xFUL << 20) 
#define I2C1_TIMINGR_SCLDEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define I2C1_TIMINGR_PRESC          (0xFUL << 28) 
#define I2C1_TIMINGR_PRESC_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define I2C1_TIMEOUTR_TIMEOUTA          (0xFFFUL << 0) 
#define I2C1_TIMEOUTR_TIMEOUTA_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define I2C1_TIMEOUTR_TIDLE          (0x1UL << 12) 
#define I2C1_TIMEOUTR_TIDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C1_TIMEOUTR_TIMOUTEN          (0x1UL << 15) 
#define I2C1_TIMEOUTR_TIMOUTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C1_TIMEOUTR_TIMEOUTB          (0xFFFUL << 16) 
#define I2C1_TIMEOUTR_TIMEOUTB_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define I2C1_TIMEOUTR_TEXTEN          (0x1UL << 31) 
#define I2C1_TIMEOUTR_TEXTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define I2C1_ISR_TXE          (0x1UL << 0) 
#define I2C1_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C1_ISR_TXIS          (0x1UL << 1) 
#define I2C1_ISR_TXIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C1_ISR_RXNE          (0x1UL << 2) 
#define I2C1_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C1_ISR_ADDR          (0x1UL << 3) 
#define I2C1_ISR_ADDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C1_ISR_NACKF          (0x1UL << 4) 
#define I2C1_ISR_NACKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C1_ISR_STOPF          (0x1UL << 5) 
#define I2C1_ISR_STOPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C1_ISR_TC          (0x1UL << 6) 
#define I2C1_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C1_ISR_TCR          (0x1UL << 7) 
#define I2C1_ISR_TCR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C1_ISR_BERR          (0x1UL << 8) 
#define I2C1_ISR_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C1_ISR_ARLO          (0x1UL << 9) 
#define I2C1_ISR_ARLO_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C1_ISR_OVR          (0x1UL << 10) 
#define I2C1_ISR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C1_ISR_PECERR          (0x1UL << 11) 
#define I2C1_ISR_PECERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C1_ISR_TIMEOUT          (0x1UL << 12) 
#define I2C1_ISR_TIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C1_ISR_ALERT          (0x1UL << 13) 
#define I2C1_ISR_ALERT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C1_ISR_BUSY          (0x1UL << 15) 
#define I2C1_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C1_ISR_DIR          (0x1UL << 16) 
#define I2C1_ISR_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define I2C1_ISR_ADDCODE          (0x7FUL << 17) 
#define I2C1_ISR_ADDCODE_VAL(X) (((uint32_t)(X) & 0x7FUL) << 17)
#define I2C1_ICR_ADDRCF          (0x1UL << 3) 
#define I2C1_ICR_ADDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C1_ICR_NACKCF          (0x1UL << 4) 
#define I2C1_ICR_NACKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C1_ICR_STOPCF          (0x1UL << 5) 
#define I2C1_ICR_STOPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C1_ICR_BERRCF          (0x1UL << 8) 
#define I2C1_ICR_BERRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C1_ICR_ARLOCF          (0x1UL << 9) 
#define I2C1_ICR_ARLOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C1_ICR_OVRCF          (0x1UL << 10) 
#define I2C1_ICR_OVRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C1_ICR_PECCF          (0x1UL << 11) 
#define I2C1_ICR_PECCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C1_ICR_TIMOUTCF          (0x1UL << 12) 
#define I2C1_ICR_TIMOUTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C1_ICR_ALERTCF          (0x1UL << 13) 
#define I2C1_ICR_ALERTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C1_PECR_PEC          (0xFFUL << 0) 
#define I2C1_PECR_PEC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C1_RXDR_RXDATA          (0xFFUL << 0) 
#define I2C1_RXDR_RXDATA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C1_TXDR_TXDATA          (0xFFUL << 0) 
#define I2C1_TXDR_TXDATA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)

#define I2C1  ((struct I2C1*)(0x40005400UL))



struct I2C2 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t OAR1;
  volatile uint32_t OAR2;
  volatile uint32_t TIMINGR;
  volatile uint32_t TIMEOUTR;
  volatile uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t PECR;
  volatile const uint32_t RXDR;
  volatile uint32_t TXDR;
};
#define I2C2_CR1_PE          (0x1UL << 0) 
#define I2C2_CR1_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C2_CR1_TXIE          (0x1UL << 1) 
#define I2C2_CR1_TXIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C2_CR1_RXIE          (0x1UL << 2) 
#define I2C2_CR1_RXIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C2_CR1_ADDRIE          (0x1UL << 3) 
#define I2C2_CR1_ADDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C2_CR1_NACKIE          (0x1UL << 4) 
#define I2C2_CR1_NACKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C2_CR1_STOPIE          (0x1UL << 5) 
#define I2C2_CR1_STOPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C2_CR1_TCIE          (0x1UL << 6) 
#define I2C2_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C2_CR1_ERRIE          (0x1UL << 7) 
#define I2C2_CR1_ERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C2_CR1_DNF          (0xFUL << 8) 
#define I2C2_CR1_DNF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define I2C2_CR1_ANFOFF          (0x1UL << 12) 
#define I2C2_CR1_ANFOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C2_CR1_TXDMAEN          (0x1UL << 14) 
#define I2C2_CR1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define I2C2_CR1_RXDMAEN          (0x1UL << 15) 
#define I2C2_CR1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C2_CR1_SBC          (0x1UL << 16) 
#define I2C2_CR1_SBC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define I2C2_CR1_NOSTRETCH          (0x1UL << 17) 
#define I2C2_CR1_NOSTRETCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define I2C2_CR1_WUPEN          (0x1UL << 18) 
#define I2C2_CR1_WUPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define I2C2_CR1_GCEN          (0x1UL << 19) 
#define I2C2_CR1_GCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define I2C2_CR1_SMBHEN          (0x1UL << 20) 
#define I2C2_CR1_SMBHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define I2C2_CR1_SMBDEN          (0x1UL << 21) 
#define I2C2_CR1_SMBDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define I2C2_CR1_ALERTEN          (0x1UL << 22) 
#define I2C2_CR1_ALERTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define I2C2_CR1_PECEN          (0x1UL << 23) 
#define I2C2_CR1_PECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define I2C2_CR2_SADD0          (0x1UL << 0) 
#define I2C2_CR2_SADD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C2_CR2_SADD1          (0x1UL << 1) 
#define I2C2_CR2_SADD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C2_CR2_SADD2          (0x1UL << 2) 
#define I2C2_CR2_SADD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C2_CR2_SADD3          (0x1UL << 3) 
#define I2C2_CR2_SADD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C2_CR2_SADD4          (0x1UL << 4) 
#define I2C2_CR2_SADD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C2_CR2_SADD5          (0x1UL << 5) 
#define I2C2_CR2_SADD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C2_CR2_SADD6          (0x1UL << 6) 
#define I2C2_CR2_SADD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C2_CR2_SADD7          (0x1UL << 7) 
#define I2C2_CR2_SADD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C2_CR2_SADD8          (0x1UL << 8) 
#define I2C2_CR2_SADD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C2_CR2_SADD9          (0x1UL << 9) 
#define I2C2_CR2_SADD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C2_CR2_RD_WRN          (0x1UL << 10) 
#define I2C2_CR2_RD_WRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C2_CR2_ADD10          (0x1UL << 11) 
#define I2C2_CR2_ADD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C2_CR2_HEAD10R          (0x1UL << 12) 
#define I2C2_CR2_HEAD10R_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C2_CR2_START          (0x1UL << 13) 
#define I2C2_CR2_START_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C2_CR2_STOP          (0x1UL << 14) 
#define I2C2_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define I2C2_CR2_NACK          (0x1UL << 15) 
#define I2C2_CR2_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C2_CR2_NBYTES          (0xFFUL << 16) 
#define I2C2_CR2_NBYTES_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define I2C2_CR2_RELOAD          (0x1UL << 24) 
#define I2C2_CR2_RELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define I2C2_CR2_AUTOEND          (0x1UL << 25) 
#define I2C2_CR2_AUTOEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define I2C2_CR2_PECBYTE          (0x1UL << 26) 
#define I2C2_CR2_PECBYTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define I2C2_OAR1_OA1          (0x3FFUL << 0) 
#define I2C2_OAR1_OA1_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define I2C2_OAR1_OA1MODE          (0x1UL << 10) 
#define I2C2_OAR1_OA1MODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C2_OAR1_OA1EN          (0x1UL << 15) 
#define I2C2_OAR1_OA1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C2_OAR2_OA2          (0x7FUL << 1) 
#define I2C2_OAR2_OA2_VAL(X) (((uint32_t)(X) & 0x7FUL) << 1)
#define I2C2_OAR2_OA2MSK          (0x7UL << 8) 
#define I2C2_OAR2_OA2MSK_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define I2C2_OAR2_OA2EN          (0x1UL << 15) 
#define I2C2_OAR2_OA2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C2_TIMINGR_SCLL          (0xFFUL << 0) 
#define I2C2_TIMINGR_SCLL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C2_TIMINGR_SCLH          (0xFFUL << 8) 
#define I2C2_TIMINGR_SCLH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define I2C2_TIMINGR_SDADEL          (0xFUL << 16) 
#define I2C2_TIMINGR_SDADEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define I2C2_TIMINGR_SCLDEL          (0xFUL << 20) 
#define I2C2_TIMINGR_SCLDEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define I2C2_TIMINGR_PRESC          (0xFUL << 28) 
#define I2C2_TIMINGR_PRESC_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define I2C2_TIMEOUTR_TIMEOUTA          (0xFFFUL << 0) 
#define I2C2_TIMEOUTR_TIMEOUTA_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define I2C2_TIMEOUTR_TIDLE          (0x1UL << 12) 
#define I2C2_TIMEOUTR_TIDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C2_TIMEOUTR_TIMOUTEN          (0x1UL << 15) 
#define I2C2_TIMEOUTR_TIMOUTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C2_TIMEOUTR_TIMEOUTB          (0xFFFUL << 16) 
#define I2C2_TIMEOUTR_TIMEOUTB_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define I2C2_TIMEOUTR_TEXTEN          (0x1UL << 31) 
#define I2C2_TIMEOUTR_TEXTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define I2C2_ISR_TXE          (0x1UL << 0) 
#define I2C2_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C2_ISR_TXIS          (0x1UL << 1) 
#define I2C2_ISR_TXIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C2_ISR_RXNE          (0x1UL << 2) 
#define I2C2_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C2_ISR_ADDR          (0x1UL << 3) 
#define I2C2_ISR_ADDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C2_ISR_NACKF          (0x1UL << 4) 
#define I2C2_ISR_NACKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C2_ISR_STOPF          (0x1UL << 5) 
#define I2C2_ISR_STOPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C2_ISR_TC          (0x1UL << 6) 
#define I2C2_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C2_ISR_TCR          (0x1UL << 7) 
#define I2C2_ISR_TCR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C2_ISR_BERR          (0x1UL << 8) 
#define I2C2_ISR_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C2_ISR_ARLO          (0x1UL << 9) 
#define I2C2_ISR_ARLO_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C2_ISR_OVR          (0x1UL << 10) 
#define I2C2_ISR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C2_ISR_PECERR          (0x1UL << 11) 
#define I2C2_ISR_PECERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C2_ISR_TIMEOUT          (0x1UL << 12) 
#define I2C2_ISR_TIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C2_ISR_ALERT          (0x1UL << 13) 
#define I2C2_ISR_ALERT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C2_ISR_BUSY          (0x1UL << 15) 
#define I2C2_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C2_ISR_DIR          (0x1UL << 16) 
#define I2C2_ISR_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define I2C2_ISR_ADDCODE          (0x7FUL << 17) 
#define I2C2_ISR_ADDCODE_VAL(X) (((uint32_t)(X) & 0x7FUL) << 17)
#define I2C2_ICR_ADDRCF          (0x1UL << 3) 
#define I2C2_ICR_ADDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C2_ICR_NACKCF          (0x1UL << 4) 
#define I2C2_ICR_NACKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C2_ICR_STOPCF          (0x1UL << 5) 
#define I2C2_ICR_STOPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C2_ICR_BERRCF          (0x1UL << 8) 
#define I2C2_ICR_BERRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C2_ICR_ARLOCF          (0x1UL << 9) 
#define I2C2_ICR_ARLOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C2_ICR_OVRCF          (0x1UL << 10) 
#define I2C2_ICR_OVRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C2_ICR_PECCF          (0x1UL << 11) 
#define I2C2_ICR_PECCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C2_ICR_TIMOUTCF          (0x1UL << 12) 
#define I2C2_ICR_TIMOUTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C2_ICR_ALERTCF          (0x1UL << 13) 
#define I2C2_ICR_ALERTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C2_PECR_PEC          (0xFFUL << 0) 
#define I2C2_PECR_PEC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C2_RXDR_RXDATA          (0xFFUL << 0) 
#define I2C2_RXDR_RXDATA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C2_TXDR_TXDATA          (0xFFUL << 0) 
#define I2C2_TXDR_TXDATA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)

#define I2C2  ((struct I2C2*)(0x40005800UL))



struct I2C3 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t OAR1;
  volatile uint32_t OAR2;
  volatile uint32_t TIMINGR;
  volatile uint32_t TIMEOUTR;
  volatile uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t PECR;
  volatile const uint32_t RXDR;
  volatile uint32_t TXDR;
};
#define I2C3_CR1_PE          (0x1UL << 0) 
#define I2C3_CR1_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C3_CR1_TXIE          (0x1UL << 1) 
#define I2C3_CR1_TXIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C3_CR1_RXIE          (0x1UL << 2) 
#define I2C3_CR1_RXIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C3_CR1_ADDRIE          (0x1UL << 3) 
#define I2C3_CR1_ADDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C3_CR1_NACKIE          (0x1UL << 4) 
#define I2C3_CR1_NACKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C3_CR1_STOPIE          (0x1UL << 5) 
#define I2C3_CR1_STOPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C3_CR1_TCIE          (0x1UL << 6) 
#define I2C3_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C3_CR1_ERRIE          (0x1UL << 7) 
#define I2C3_CR1_ERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C3_CR1_DNF          (0xFUL << 8) 
#define I2C3_CR1_DNF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define I2C3_CR1_ANFOFF          (0x1UL << 12) 
#define I2C3_CR1_ANFOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C3_CR1_TXDMAEN          (0x1UL << 14) 
#define I2C3_CR1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define I2C3_CR1_RXDMAEN          (0x1UL << 15) 
#define I2C3_CR1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C3_CR1_SBC          (0x1UL << 16) 
#define I2C3_CR1_SBC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define I2C3_CR1_NOSTRETCH          (0x1UL << 17) 
#define I2C3_CR1_NOSTRETCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define I2C3_CR1_WUPEN          (0x1UL << 18) 
#define I2C3_CR1_WUPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define I2C3_CR1_GCEN          (0x1UL << 19) 
#define I2C3_CR1_GCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define I2C3_CR1_SMBHEN          (0x1UL << 20) 
#define I2C3_CR1_SMBHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define I2C3_CR1_SMBDEN          (0x1UL << 21) 
#define I2C3_CR1_SMBDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define I2C3_CR1_ALERTEN          (0x1UL << 22) 
#define I2C3_CR1_ALERTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define I2C3_CR1_PECEN          (0x1UL << 23) 
#define I2C3_CR1_PECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define I2C3_CR2_SADD0          (0x1UL << 0) 
#define I2C3_CR2_SADD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C3_CR2_SADD1          (0x1UL << 1) 
#define I2C3_CR2_SADD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C3_CR2_SADD2          (0x1UL << 2) 
#define I2C3_CR2_SADD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C3_CR2_SADD3          (0x1UL << 3) 
#define I2C3_CR2_SADD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C3_CR2_SADD4          (0x1UL << 4) 
#define I2C3_CR2_SADD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C3_CR2_SADD5          (0x1UL << 5) 
#define I2C3_CR2_SADD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C3_CR2_SADD6          (0x1UL << 6) 
#define I2C3_CR2_SADD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C3_CR2_SADD7          (0x1UL << 7) 
#define I2C3_CR2_SADD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C3_CR2_SADD8          (0x1UL << 8) 
#define I2C3_CR2_SADD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C3_CR2_SADD9          (0x1UL << 9) 
#define I2C3_CR2_SADD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C3_CR2_RD_WRN          (0x1UL << 10) 
#define I2C3_CR2_RD_WRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C3_CR2_ADD10          (0x1UL << 11) 
#define I2C3_CR2_ADD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C3_CR2_HEAD10R          (0x1UL << 12) 
#define I2C3_CR2_HEAD10R_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C3_CR2_START          (0x1UL << 13) 
#define I2C3_CR2_START_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C3_CR2_STOP          (0x1UL << 14) 
#define I2C3_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define I2C3_CR2_NACK          (0x1UL << 15) 
#define I2C3_CR2_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C3_CR2_NBYTES          (0xFFUL << 16) 
#define I2C3_CR2_NBYTES_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define I2C3_CR2_RELOAD          (0x1UL << 24) 
#define I2C3_CR2_RELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define I2C3_CR2_AUTOEND          (0x1UL << 25) 
#define I2C3_CR2_AUTOEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define I2C3_CR2_PECBYTE          (0x1UL << 26) 
#define I2C3_CR2_PECBYTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define I2C3_OAR1_OA1          (0x3FFUL << 0) 
#define I2C3_OAR1_OA1_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define I2C3_OAR1_OA1MODE          (0x1UL << 10) 
#define I2C3_OAR1_OA1MODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C3_OAR1_OA1EN          (0x1UL << 15) 
#define I2C3_OAR1_OA1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C3_OAR2_OA2          (0x7FUL << 1) 
#define I2C3_OAR2_OA2_VAL(X) (((uint32_t)(X) & 0x7FUL) << 1)
#define I2C3_OAR2_OA2MSK          (0x7UL << 8) 
#define I2C3_OAR2_OA2MSK_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define I2C3_OAR2_OA2EN          (0x1UL << 15) 
#define I2C3_OAR2_OA2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C3_TIMINGR_SCLL          (0xFFUL << 0) 
#define I2C3_TIMINGR_SCLL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C3_TIMINGR_SCLH          (0xFFUL << 8) 
#define I2C3_TIMINGR_SCLH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define I2C3_TIMINGR_SDADEL          (0xFUL << 16) 
#define I2C3_TIMINGR_SDADEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define I2C3_TIMINGR_SCLDEL          (0xFUL << 20) 
#define I2C3_TIMINGR_SCLDEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define I2C3_TIMINGR_PRESC          (0xFUL << 28) 
#define I2C3_TIMINGR_PRESC_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define I2C3_TIMEOUTR_TIMEOUTA          (0xFFFUL << 0) 
#define I2C3_TIMEOUTR_TIMEOUTA_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define I2C3_TIMEOUTR_TIDLE          (0x1UL << 12) 
#define I2C3_TIMEOUTR_TIDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C3_TIMEOUTR_TIMOUTEN          (0x1UL << 15) 
#define I2C3_TIMEOUTR_TIMOUTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C3_TIMEOUTR_TIMEOUTB          (0xFFFUL << 16) 
#define I2C3_TIMEOUTR_TIMEOUTB_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define I2C3_TIMEOUTR_TEXTEN          (0x1UL << 31) 
#define I2C3_TIMEOUTR_TEXTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define I2C3_ISR_TXE          (0x1UL << 0) 
#define I2C3_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C3_ISR_TXIS          (0x1UL << 1) 
#define I2C3_ISR_TXIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C3_ISR_RXNE          (0x1UL << 2) 
#define I2C3_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C3_ISR_ADDR          (0x1UL << 3) 
#define I2C3_ISR_ADDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C3_ISR_NACKF          (0x1UL << 4) 
#define I2C3_ISR_NACKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C3_ISR_STOPF          (0x1UL << 5) 
#define I2C3_ISR_STOPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C3_ISR_TC          (0x1UL << 6) 
#define I2C3_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C3_ISR_TCR          (0x1UL << 7) 
#define I2C3_ISR_TCR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C3_ISR_BERR          (0x1UL << 8) 
#define I2C3_ISR_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C3_ISR_ARLO          (0x1UL << 9) 
#define I2C3_ISR_ARLO_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C3_ISR_OVR          (0x1UL << 10) 
#define I2C3_ISR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C3_ISR_PECERR          (0x1UL << 11) 
#define I2C3_ISR_PECERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C3_ISR_TIMEOUT          (0x1UL << 12) 
#define I2C3_ISR_TIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C3_ISR_ALERT          (0x1UL << 13) 
#define I2C3_ISR_ALERT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C3_ISR_BUSY          (0x1UL << 15) 
#define I2C3_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C3_ISR_DIR          (0x1UL << 16) 
#define I2C3_ISR_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define I2C3_ISR_ADDCODE          (0x7FUL << 17) 
#define I2C3_ISR_ADDCODE_VAL(X) (((uint32_t)(X) & 0x7FUL) << 17)
#define I2C3_ICR_ADDRCF          (0x1UL << 3) 
#define I2C3_ICR_ADDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C3_ICR_NACKCF          (0x1UL << 4) 
#define I2C3_ICR_NACKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C3_ICR_STOPCF          (0x1UL << 5) 
#define I2C3_ICR_STOPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C3_ICR_BERRCF          (0x1UL << 8) 
#define I2C3_ICR_BERRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C3_ICR_ARLOCF          (0x1UL << 9) 
#define I2C3_ICR_ARLOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C3_ICR_OVRCF          (0x1UL << 10) 
#define I2C3_ICR_OVRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C3_ICR_PECCF          (0x1UL << 11) 
#define I2C3_ICR_PECCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C3_ICR_TIMOUTCF          (0x1UL << 12) 
#define I2C3_ICR_TIMOUTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C3_ICR_ALERTCF          (0x1UL << 13) 
#define I2C3_ICR_ALERTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C3_PECR_PEC          (0xFFUL << 0) 
#define I2C3_PECR_PEC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C3_RXDR_RXDATA          (0xFFUL << 0) 
#define I2C3_RXDR_RXDATA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C3_TXDR_TXDATA          (0xFFUL << 0) 
#define I2C3_TXDR_TXDATA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)

#define I2C3  ((struct I2C3*)(0x40005C00UL))



struct I2C4 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t OAR1;
  volatile uint32_t OAR2;
  volatile uint32_t TIMINGR;
  volatile uint32_t TIMEOUTR;
  volatile uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t PECR;
  volatile const uint32_t RXDR;
  volatile uint32_t TXDR;
};
#define I2C4_CR1_PE          (0x1UL << 0) 
#define I2C4_CR1_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C4_CR1_TXIE          (0x1UL << 1) 
#define I2C4_CR1_TXIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C4_CR1_RXIE          (0x1UL << 2) 
#define I2C4_CR1_RXIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C4_CR1_ADDRIE          (0x1UL << 3) 
#define I2C4_CR1_ADDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C4_CR1_NACKIE          (0x1UL << 4) 
#define I2C4_CR1_NACKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C4_CR1_STOPIE          (0x1UL << 5) 
#define I2C4_CR1_STOPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C4_CR1_TCIE          (0x1UL << 6) 
#define I2C4_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C4_CR1_ERRIE          (0x1UL << 7) 
#define I2C4_CR1_ERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C4_CR1_DNF          (0xFUL << 8) 
#define I2C4_CR1_DNF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define I2C4_CR1_ANFOFF          (0x1UL << 12) 
#define I2C4_CR1_ANFOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C4_CR1_TXDMAEN          (0x1UL << 14) 
#define I2C4_CR1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define I2C4_CR1_RXDMAEN          (0x1UL << 15) 
#define I2C4_CR1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C4_CR1_SBC          (0x1UL << 16) 
#define I2C4_CR1_SBC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define I2C4_CR1_NOSTRETCH          (0x1UL << 17) 
#define I2C4_CR1_NOSTRETCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define I2C4_CR1_WUPEN          (0x1UL << 18) 
#define I2C4_CR1_WUPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define I2C4_CR1_GCEN          (0x1UL << 19) 
#define I2C4_CR1_GCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define I2C4_CR1_SMBHEN          (0x1UL << 20) 
#define I2C4_CR1_SMBHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define I2C4_CR1_SMBDEN          (0x1UL << 21) 
#define I2C4_CR1_SMBDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define I2C4_CR1_ALERTEN          (0x1UL << 22) 
#define I2C4_CR1_ALERTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define I2C4_CR1_PECEN          (0x1UL << 23) 
#define I2C4_CR1_PECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define I2C4_CR2_SADD0          (0x1UL << 0) 
#define I2C4_CR2_SADD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C4_CR2_SADD1          (0x1UL << 1) 
#define I2C4_CR2_SADD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C4_CR2_SADD2          (0x1UL << 2) 
#define I2C4_CR2_SADD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C4_CR2_SADD3          (0x1UL << 3) 
#define I2C4_CR2_SADD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C4_CR2_SADD4          (0x1UL << 4) 
#define I2C4_CR2_SADD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C4_CR2_SADD5          (0x1UL << 5) 
#define I2C4_CR2_SADD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C4_CR2_SADD6          (0x1UL << 6) 
#define I2C4_CR2_SADD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C4_CR2_SADD7          (0x1UL << 7) 
#define I2C4_CR2_SADD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C4_CR2_SADD8          (0x1UL << 8) 
#define I2C4_CR2_SADD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C4_CR2_SADD9          (0x1UL << 9) 
#define I2C4_CR2_SADD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C4_CR2_RD_WRN          (0x1UL << 10) 
#define I2C4_CR2_RD_WRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C4_CR2_ADD10          (0x1UL << 11) 
#define I2C4_CR2_ADD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C4_CR2_HEAD10R          (0x1UL << 12) 
#define I2C4_CR2_HEAD10R_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C4_CR2_START          (0x1UL << 13) 
#define I2C4_CR2_START_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C4_CR2_STOP          (0x1UL << 14) 
#define I2C4_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define I2C4_CR2_NACK          (0x1UL << 15) 
#define I2C4_CR2_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C4_CR2_NBYTES          (0xFFUL << 16) 
#define I2C4_CR2_NBYTES_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define I2C4_CR2_RELOAD          (0x1UL << 24) 
#define I2C4_CR2_RELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define I2C4_CR2_AUTOEND          (0x1UL << 25) 
#define I2C4_CR2_AUTOEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define I2C4_CR2_PECBYTE          (0x1UL << 26) 
#define I2C4_CR2_PECBYTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define I2C4_OAR1_OA1          (0x3FFUL << 0) 
#define I2C4_OAR1_OA1_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define I2C4_OAR1_OA1MODE          (0x1UL << 10) 
#define I2C4_OAR1_OA1MODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C4_OAR1_OA1EN          (0x1UL << 15) 
#define I2C4_OAR1_OA1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C4_OAR2_OA2          (0x7FUL << 1) 
#define I2C4_OAR2_OA2_VAL(X) (((uint32_t)(X) & 0x7FUL) << 1)
#define I2C4_OAR2_OA2MSK          (0x7UL << 8) 
#define I2C4_OAR2_OA2MSK_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define I2C4_OAR2_OA2EN          (0x1UL << 15) 
#define I2C4_OAR2_OA2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C4_TIMINGR_SCLL          (0xFFUL << 0) 
#define I2C4_TIMINGR_SCLL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C4_TIMINGR_SCLH          (0xFFUL << 8) 
#define I2C4_TIMINGR_SCLH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define I2C4_TIMINGR_SDADEL          (0xFUL << 16) 
#define I2C4_TIMINGR_SDADEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define I2C4_TIMINGR_SCLDEL          (0xFUL << 20) 
#define I2C4_TIMINGR_SCLDEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define I2C4_TIMINGR_PRESC          (0xFUL << 28) 
#define I2C4_TIMINGR_PRESC_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define I2C4_TIMEOUTR_TIMEOUTA          (0xFFFUL << 0) 
#define I2C4_TIMEOUTR_TIMEOUTA_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define I2C4_TIMEOUTR_TIDLE          (0x1UL << 12) 
#define I2C4_TIMEOUTR_TIDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C4_TIMEOUTR_TIMOUTEN          (0x1UL << 15) 
#define I2C4_TIMEOUTR_TIMOUTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C4_TIMEOUTR_TIMEOUTB          (0xFFFUL << 16) 
#define I2C4_TIMEOUTR_TIMEOUTB_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define I2C4_TIMEOUTR_TEXTEN          (0x1UL << 31) 
#define I2C4_TIMEOUTR_TEXTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define I2C4_ISR_TXE          (0x1UL << 0) 
#define I2C4_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define I2C4_ISR_TXIS          (0x1UL << 1) 
#define I2C4_ISR_TXIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define I2C4_ISR_RXNE          (0x1UL << 2) 
#define I2C4_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define I2C4_ISR_ADDR          (0x1UL << 3) 
#define I2C4_ISR_ADDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C4_ISR_NACKF          (0x1UL << 4) 
#define I2C4_ISR_NACKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C4_ISR_STOPF          (0x1UL << 5) 
#define I2C4_ISR_STOPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C4_ISR_TC          (0x1UL << 6) 
#define I2C4_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define I2C4_ISR_TCR          (0x1UL << 7) 
#define I2C4_ISR_TCR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define I2C4_ISR_BERR          (0x1UL << 8) 
#define I2C4_ISR_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C4_ISR_ARLO          (0x1UL << 9) 
#define I2C4_ISR_ARLO_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C4_ISR_OVR          (0x1UL << 10) 
#define I2C4_ISR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C4_ISR_PECERR          (0x1UL << 11) 
#define I2C4_ISR_PECERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C4_ISR_TIMEOUT          (0x1UL << 12) 
#define I2C4_ISR_TIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C4_ISR_ALERT          (0x1UL << 13) 
#define I2C4_ISR_ALERT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C4_ISR_BUSY          (0x1UL << 15) 
#define I2C4_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define I2C4_ISR_DIR          (0x1UL << 16) 
#define I2C4_ISR_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define I2C4_ISR_ADDCODE          (0x7FUL << 17) 
#define I2C4_ISR_ADDCODE_VAL(X) (((uint32_t)(X) & 0x7FUL) << 17)
#define I2C4_ICR_ADDRCF          (0x1UL << 3) 
#define I2C4_ICR_ADDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define I2C4_ICR_NACKCF          (0x1UL << 4) 
#define I2C4_ICR_NACKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define I2C4_ICR_STOPCF          (0x1UL << 5) 
#define I2C4_ICR_STOPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define I2C4_ICR_BERRCF          (0x1UL << 8) 
#define I2C4_ICR_BERRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define I2C4_ICR_ARLOCF          (0x1UL << 9) 
#define I2C4_ICR_ARLOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define I2C4_ICR_OVRCF          (0x1UL << 10) 
#define I2C4_ICR_OVRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define I2C4_ICR_PECCF          (0x1UL << 11) 
#define I2C4_ICR_PECCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define I2C4_ICR_TIMOUTCF          (0x1UL << 12) 
#define I2C4_ICR_TIMOUTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define I2C4_ICR_ALERTCF          (0x1UL << 13) 
#define I2C4_ICR_ALERTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define I2C4_PECR_PEC          (0xFFUL << 0) 
#define I2C4_PECR_PEC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C4_RXDR_RXDATA          (0xFFUL << 0) 
#define I2C4_RXDR_RXDATA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define I2C4_TXDR_TXDATA          (0xFFUL << 0) 
#define I2C4_TXDR_TXDATA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)

#define I2C4  ((struct I2C4*)(0x58001C00UL))



struct GPIOA {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOA_MODER_MODE0          (0x3UL << 0) 
#define GPIOA_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOA_MODER_MODE1          (0x3UL << 2) 
#define GPIOA_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOA_MODER_MODE2          (0x3UL << 4) 
#define GPIOA_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOA_MODER_MODE3          (0x3UL << 6) 
#define GPIOA_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOA_MODER_MODE4          (0x3UL << 8) 
#define GPIOA_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOA_MODER_MODE5          (0x3UL << 10) 
#define GPIOA_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOA_MODER_MODE6          (0x3UL << 12) 
#define GPIOA_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOA_MODER_MODE7          (0x3UL << 14) 
#define GPIOA_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOA_MODER_MODE8          (0x3UL << 16) 
#define GPIOA_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOA_MODER_MODE9          (0x3UL << 18) 
#define GPIOA_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOA_MODER_MODE10          (0x3UL << 20) 
#define GPIOA_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOA_MODER_MODE11          (0x3UL << 22) 
#define GPIOA_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOA_MODER_MODE12          (0x3UL << 24) 
#define GPIOA_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOA_MODER_MODE13          (0x3UL << 26) 
#define GPIOA_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOA_MODER_MODE14          (0x3UL << 28) 
#define GPIOA_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOA_MODER_MODE15          (0x3UL << 30) 
#define GPIOA_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOA_OTYPER_OT0          (0x1UL << 0) 
#define GPIOA_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOA_OTYPER_OT1          (0x1UL << 1) 
#define GPIOA_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOA_OTYPER_OT2          (0x1UL << 2) 
#define GPIOA_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOA_OTYPER_OT3          (0x1UL << 3) 
#define GPIOA_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOA_OTYPER_OT4          (0x1UL << 4) 
#define GPIOA_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOA_OTYPER_OT5          (0x1UL << 5) 
#define GPIOA_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOA_OTYPER_OT6          (0x1UL << 6) 
#define GPIOA_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOA_OTYPER_OT7          (0x1UL << 7) 
#define GPIOA_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOA_OTYPER_OT8          (0x1UL << 8) 
#define GPIOA_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOA_OTYPER_OT9          (0x1UL << 9) 
#define GPIOA_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOA_OTYPER_OT10          (0x1UL << 10) 
#define GPIOA_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOA_OTYPER_OT11          (0x1UL << 11) 
#define GPIOA_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOA_OTYPER_OT12          (0x1UL << 12) 
#define GPIOA_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOA_OTYPER_OT13          (0x1UL << 13) 
#define GPIOA_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOA_OTYPER_OT14          (0x1UL << 14) 
#define GPIOA_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOA_OTYPER_OT15          (0x1UL << 15) 
#define GPIOA_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOA_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOA_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOA_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOA_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOA_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOA_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOA_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOA_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOA_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOA_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOA_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOA_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOA_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOA_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOA_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOA_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOA_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOA_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOA_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOA_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOA_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOA_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOA_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOA_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOA_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOA_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOA_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOA_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOA_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOA_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOA_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOA_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOA_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOA_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOA_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOA_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOA_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOA_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOA_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOA_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOA_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOA_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOA_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOA_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOA_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOA_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOA_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOA_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOA_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOA_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOA_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOA_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOA_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOA_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOA_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOA_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOA_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOA_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOA_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOA_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOA_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOA_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOA_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOA_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOA_IDR_ID0          (0x1UL << 0) 
#define GPIOA_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOA_IDR_ID1          (0x1UL << 1) 
#define GPIOA_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOA_IDR_ID2          (0x1UL << 2) 
#define GPIOA_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOA_IDR_ID3          (0x1UL << 3) 
#define GPIOA_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOA_IDR_ID4          (0x1UL << 4) 
#define GPIOA_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOA_IDR_ID5          (0x1UL << 5) 
#define GPIOA_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOA_IDR_ID6          (0x1UL << 6) 
#define GPIOA_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOA_IDR_ID7          (0x1UL << 7) 
#define GPIOA_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOA_IDR_ID8          (0x1UL << 8) 
#define GPIOA_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOA_IDR_ID9          (0x1UL << 9) 
#define GPIOA_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOA_IDR_ID10          (0x1UL << 10) 
#define GPIOA_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOA_IDR_ID11          (0x1UL << 11) 
#define GPIOA_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOA_IDR_ID12          (0x1UL << 12) 
#define GPIOA_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOA_IDR_ID13          (0x1UL << 13) 
#define GPIOA_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOA_IDR_ID14          (0x1UL << 14) 
#define GPIOA_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOA_IDR_ID15          (0x1UL << 15) 
#define GPIOA_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOA_ODR_OD0          (0x1UL << 0) 
#define GPIOA_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOA_ODR_OD1          (0x1UL << 1) 
#define GPIOA_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOA_ODR_OD2          (0x1UL << 2) 
#define GPIOA_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOA_ODR_OD3          (0x1UL << 3) 
#define GPIOA_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOA_ODR_OD4          (0x1UL << 4) 
#define GPIOA_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOA_ODR_OD5          (0x1UL << 5) 
#define GPIOA_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOA_ODR_OD6          (0x1UL << 6) 
#define GPIOA_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOA_ODR_OD7          (0x1UL << 7) 
#define GPIOA_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOA_ODR_OD8          (0x1UL << 8) 
#define GPIOA_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOA_ODR_OD9          (0x1UL << 9) 
#define GPIOA_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOA_ODR_OD10          (0x1UL << 10) 
#define GPIOA_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOA_ODR_OD11          (0x1UL << 11) 
#define GPIOA_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOA_ODR_OD12          (0x1UL << 12) 
#define GPIOA_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOA_ODR_OD13          (0x1UL << 13) 
#define GPIOA_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOA_ODR_OD14          (0x1UL << 14) 
#define GPIOA_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOA_ODR_OD15          (0x1UL << 15) 
#define GPIOA_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOA_BSRR_BS0          (0x1UL << 0) 
#define GPIOA_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOA_BSRR_BS1          (0x1UL << 1) 
#define GPIOA_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOA_BSRR_BS2          (0x1UL << 2) 
#define GPIOA_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOA_BSRR_BS3          (0x1UL << 3) 
#define GPIOA_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOA_BSRR_BS4          (0x1UL << 4) 
#define GPIOA_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOA_BSRR_BS5          (0x1UL << 5) 
#define GPIOA_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOA_BSRR_BS6          (0x1UL << 6) 
#define GPIOA_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOA_BSRR_BS7          (0x1UL << 7) 
#define GPIOA_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOA_BSRR_BS8          (0x1UL << 8) 
#define GPIOA_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOA_BSRR_BS9          (0x1UL << 9) 
#define GPIOA_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOA_BSRR_BS10          (0x1UL << 10) 
#define GPIOA_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOA_BSRR_BS11          (0x1UL << 11) 
#define GPIOA_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOA_BSRR_BS12          (0x1UL << 12) 
#define GPIOA_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOA_BSRR_BS13          (0x1UL << 13) 
#define GPIOA_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOA_BSRR_BS14          (0x1UL << 14) 
#define GPIOA_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOA_BSRR_BS15          (0x1UL << 15) 
#define GPIOA_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOA_BSRR_BR0          (0x1UL << 16) 
#define GPIOA_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOA_BSRR_BR1          (0x1UL << 17) 
#define GPIOA_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOA_BSRR_BR2          (0x1UL << 18) 
#define GPIOA_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOA_BSRR_BR3          (0x1UL << 19) 
#define GPIOA_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOA_BSRR_BR4          (0x1UL << 20) 
#define GPIOA_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOA_BSRR_BR5          (0x1UL << 21) 
#define GPIOA_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOA_BSRR_BR6          (0x1UL << 22) 
#define GPIOA_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOA_BSRR_BR7          (0x1UL << 23) 
#define GPIOA_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOA_BSRR_BR8          (0x1UL << 24) 
#define GPIOA_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOA_BSRR_BR9          (0x1UL << 25) 
#define GPIOA_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOA_BSRR_BR10          (0x1UL << 26) 
#define GPIOA_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOA_BSRR_BR11          (0x1UL << 27) 
#define GPIOA_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOA_BSRR_BR12          (0x1UL << 28) 
#define GPIOA_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOA_BSRR_BR13          (0x1UL << 29) 
#define GPIOA_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOA_BSRR_BR14          (0x1UL << 30) 
#define GPIOA_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOA_BSRR_BR15          (0x1UL << 31) 
#define GPIOA_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOA_LCKR_LCK0          (0x1UL << 0) 
#define GPIOA_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOA_LCKR_LCK1          (0x1UL << 1) 
#define GPIOA_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOA_LCKR_LCK2          (0x1UL << 2) 
#define GPIOA_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOA_LCKR_LCK3          (0x1UL << 3) 
#define GPIOA_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOA_LCKR_LCK4          (0x1UL << 4) 
#define GPIOA_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOA_LCKR_LCK5          (0x1UL << 5) 
#define GPIOA_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOA_LCKR_LCK6          (0x1UL << 6) 
#define GPIOA_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOA_LCKR_LCK7          (0x1UL << 7) 
#define GPIOA_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOA_LCKR_LCK8          (0x1UL << 8) 
#define GPIOA_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOA_LCKR_LCK9          (0x1UL << 9) 
#define GPIOA_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOA_LCKR_LCK10          (0x1UL << 10) 
#define GPIOA_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOA_LCKR_LCK11          (0x1UL << 11) 
#define GPIOA_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOA_LCKR_LCK12          (0x1UL << 12) 
#define GPIOA_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOA_LCKR_LCK13          (0x1UL << 13) 
#define GPIOA_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOA_LCKR_LCK14          (0x1UL << 14) 
#define GPIOA_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOA_LCKR_LCK15          (0x1UL << 15) 
#define GPIOA_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOA_LCKR_LCKK          (0x1UL << 16) 
#define GPIOA_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOA_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOA_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOA_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOA_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOA_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOA_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOA_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOA_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOA_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOA_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOA_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOA_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOA_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOA_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOA_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOA_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOA_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOA_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOA_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOA_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOA_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOA_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOA_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOA_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOA_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOA_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOA_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOA_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOA_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOA_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOA_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOA_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOA  ((struct GPIOA*)(0x58020000UL))



struct GPIOB {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOB_MODER_MODE0          (0x3UL << 0) 
#define GPIOB_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOB_MODER_MODE1          (0x3UL << 2) 
#define GPIOB_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOB_MODER_MODE2          (0x3UL << 4) 
#define GPIOB_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOB_MODER_MODE3          (0x3UL << 6) 
#define GPIOB_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOB_MODER_MODE4          (0x3UL << 8) 
#define GPIOB_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOB_MODER_MODE5          (0x3UL << 10) 
#define GPIOB_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOB_MODER_MODE6          (0x3UL << 12) 
#define GPIOB_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOB_MODER_MODE7          (0x3UL << 14) 
#define GPIOB_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOB_MODER_MODE8          (0x3UL << 16) 
#define GPIOB_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOB_MODER_MODE9          (0x3UL << 18) 
#define GPIOB_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOB_MODER_MODE10          (0x3UL << 20) 
#define GPIOB_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOB_MODER_MODE11          (0x3UL << 22) 
#define GPIOB_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOB_MODER_MODE12          (0x3UL << 24) 
#define GPIOB_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOB_MODER_MODE13          (0x3UL << 26) 
#define GPIOB_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOB_MODER_MODE14          (0x3UL << 28) 
#define GPIOB_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOB_MODER_MODE15          (0x3UL << 30) 
#define GPIOB_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOB_OTYPER_OT0          (0x1UL << 0) 
#define GPIOB_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOB_OTYPER_OT1          (0x1UL << 1) 
#define GPIOB_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOB_OTYPER_OT2          (0x1UL << 2) 
#define GPIOB_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOB_OTYPER_OT3          (0x1UL << 3) 
#define GPIOB_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOB_OTYPER_OT4          (0x1UL << 4) 
#define GPIOB_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOB_OTYPER_OT5          (0x1UL << 5) 
#define GPIOB_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOB_OTYPER_OT6          (0x1UL << 6) 
#define GPIOB_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOB_OTYPER_OT7          (0x1UL << 7) 
#define GPIOB_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOB_OTYPER_OT8          (0x1UL << 8) 
#define GPIOB_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOB_OTYPER_OT9          (0x1UL << 9) 
#define GPIOB_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOB_OTYPER_OT10          (0x1UL << 10) 
#define GPIOB_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOB_OTYPER_OT11          (0x1UL << 11) 
#define GPIOB_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOB_OTYPER_OT12          (0x1UL << 12) 
#define GPIOB_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOB_OTYPER_OT13          (0x1UL << 13) 
#define GPIOB_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOB_OTYPER_OT14          (0x1UL << 14) 
#define GPIOB_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOB_OTYPER_OT15          (0x1UL << 15) 
#define GPIOB_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOB_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOB_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOB_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOB_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOB_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOB_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOB_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOB_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOB_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOB_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOB_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOB_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOB_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOB_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOB_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOB_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOB_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOB_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOB_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOB_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOB_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOB_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOB_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOB_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOB_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOB_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOB_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOB_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOB_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOB_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOB_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOB_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOB_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOB_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOB_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOB_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOB_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOB_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOB_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOB_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOB_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOB_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOB_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOB_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOB_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOB_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOB_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOB_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOB_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOB_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOB_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOB_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOB_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOB_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOB_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOB_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOB_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOB_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOB_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOB_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOB_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOB_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOB_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOB_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOB_IDR_ID0          (0x1UL << 0) 
#define GPIOB_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOB_IDR_ID1          (0x1UL << 1) 
#define GPIOB_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOB_IDR_ID2          (0x1UL << 2) 
#define GPIOB_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOB_IDR_ID3          (0x1UL << 3) 
#define GPIOB_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOB_IDR_ID4          (0x1UL << 4) 
#define GPIOB_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOB_IDR_ID5          (0x1UL << 5) 
#define GPIOB_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOB_IDR_ID6          (0x1UL << 6) 
#define GPIOB_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOB_IDR_ID7          (0x1UL << 7) 
#define GPIOB_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOB_IDR_ID8          (0x1UL << 8) 
#define GPIOB_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOB_IDR_ID9          (0x1UL << 9) 
#define GPIOB_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOB_IDR_ID10          (0x1UL << 10) 
#define GPIOB_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOB_IDR_ID11          (0x1UL << 11) 
#define GPIOB_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOB_IDR_ID12          (0x1UL << 12) 
#define GPIOB_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOB_IDR_ID13          (0x1UL << 13) 
#define GPIOB_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOB_IDR_ID14          (0x1UL << 14) 
#define GPIOB_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOB_IDR_ID15          (0x1UL << 15) 
#define GPIOB_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOB_ODR_OD0          (0x1UL << 0) 
#define GPIOB_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOB_ODR_OD1          (0x1UL << 1) 
#define GPIOB_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOB_ODR_OD2          (0x1UL << 2) 
#define GPIOB_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOB_ODR_OD3          (0x1UL << 3) 
#define GPIOB_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOB_ODR_OD4          (0x1UL << 4) 
#define GPIOB_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOB_ODR_OD5          (0x1UL << 5) 
#define GPIOB_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOB_ODR_OD6          (0x1UL << 6) 
#define GPIOB_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOB_ODR_OD7          (0x1UL << 7) 
#define GPIOB_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOB_ODR_OD8          (0x1UL << 8) 
#define GPIOB_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOB_ODR_OD9          (0x1UL << 9) 
#define GPIOB_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOB_ODR_OD10          (0x1UL << 10) 
#define GPIOB_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOB_ODR_OD11          (0x1UL << 11) 
#define GPIOB_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOB_ODR_OD12          (0x1UL << 12) 
#define GPIOB_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOB_ODR_OD13          (0x1UL << 13) 
#define GPIOB_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOB_ODR_OD14          (0x1UL << 14) 
#define GPIOB_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOB_ODR_OD15          (0x1UL << 15) 
#define GPIOB_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOB_BSRR_BS0          (0x1UL << 0) 
#define GPIOB_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOB_BSRR_BS1          (0x1UL << 1) 
#define GPIOB_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOB_BSRR_BS2          (0x1UL << 2) 
#define GPIOB_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOB_BSRR_BS3          (0x1UL << 3) 
#define GPIOB_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOB_BSRR_BS4          (0x1UL << 4) 
#define GPIOB_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOB_BSRR_BS5          (0x1UL << 5) 
#define GPIOB_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOB_BSRR_BS6          (0x1UL << 6) 
#define GPIOB_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOB_BSRR_BS7          (0x1UL << 7) 
#define GPIOB_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOB_BSRR_BS8          (0x1UL << 8) 
#define GPIOB_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOB_BSRR_BS9          (0x1UL << 9) 
#define GPIOB_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOB_BSRR_BS10          (0x1UL << 10) 
#define GPIOB_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOB_BSRR_BS11          (0x1UL << 11) 
#define GPIOB_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOB_BSRR_BS12          (0x1UL << 12) 
#define GPIOB_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOB_BSRR_BS13          (0x1UL << 13) 
#define GPIOB_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOB_BSRR_BS14          (0x1UL << 14) 
#define GPIOB_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOB_BSRR_BS15          (0x1UL << 15) 
#define GPIOB_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOB_BSRR_BR0          (0x1UL << 16) 
#define GPIOB_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOB_BSRR_BR1          (0x1UL << 17) 
#define GPIOB_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOB_BSRR_BR2          (0x1UL << 18) 
#define GPIOB_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOB_BSRR_BR3          (0x1UL << 19) 
#define GPIOB_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOB_BSRR_BR4          (0x1UL << 20) 
#define GPIOB_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOB_BSRR_BR5          (0x1UL << 21) 
#define GPIOB_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOB_BSRR_BR6          (0x1UL << 22) 
#define GPIOB_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOB_BSRR_BR7          (0x1UL << 23) 
#define GPIOB_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOB_BSRR_BR8          (0x1UL << 24) 
#define GPIOB_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOB_BSRR_BR9          (0x1UL << 25) 
#define GPIOB_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOB_BSRR_BR10          (0x1UL << 26) 
#define GPIOB_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOB_BSRR_BR11          (0x1UL << 27) 
#define GPIOB_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOB_BSRR_BR12          (0x1UL << 28) 
#define GPIOB_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOB_BSRR_BR13          (0x1UL << 29) 
#define GPIOB_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOB_BSRR_BR14          (0x1UL << 30) 
#define GPIOB_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOB_BSRR_BR15          (0x1UL << 31) 
#define GPIOB_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOB_LCKR_LCK0          (0x1UL << 0) 
#define GPIOB_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOB_LCKR_LCK1          (0x1UL << 1) 
#define GPIOB_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOB_LCKR_LCK2          (0x1UL << 2) 
#define GPIOB_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOB_LCKR_LCK3          (0x1UL << 3) 
#define GPIOB_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOB_LCKR_LCK4          (0x1UL << 4) 
#define GPIOB_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOB_LCKR_LCK5          (0x1UL << 5) 
#define GPIOB_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOB_LCKR_LCK6          (0x1UL << 6) 
#define GPIOB_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOB_LCKR_LCK7          (0x1UL << 7) 
#define GPIOB_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOB_LCKR_LCK8          (0x1UL << 8) 
#define GPIOB_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOB_LCKR_LCK9          (0x1UL << 9) 
#define GPIOB_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOB_LCKR_LCK10          (0x1UL << 10) 
#define GPIOB_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOB_LCKR_LCK11          (0x1UL << 11) 
#define GPIOB_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOB_LCKR_LCK12          (0x1UL << 12) 
#define GPIOB_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOB_LCKR_LCK13          (0x1UL << 13) 
#define GPIOB_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOB_LCKR_LCK14          (0x1UL << 14) 
#define GPIOB_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOB_LCKR_LCK15          (0x1UL << 15) 
#define GPIOB_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOB_LCKR_LCKK          (0x1UL << 16) 
#define GPIOB_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOB_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOB_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOB_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOB_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOB_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOB_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOB_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOB_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOB_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOB_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOB_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOB_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOB_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOB_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOB_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOB_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOB_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOB_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOB_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOB_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOB_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOB_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOB_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOB_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOB_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOB_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOB_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOB_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOB_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOB_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOB_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOB_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOB  ((struct GPIOB*)(0x58020400UL))



struct GPIOC {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOC_MODER_MODE0          (0x3UL << 0) 
#define GPIOC_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOC_MODER_MODE1          (0x3UL << 2) 
#define GPIOC_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOC_MODER_MODE2          (0x3UL << 4) 
#define GPIOC_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOC_MODER_MODE3          (0x3UL << 6) 
#define GPIOC_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOC_MODER_MODE4          (0x3UL << 8) 
#define GPIOC_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOC_MODER_MODE5          (0x3UL << 10) 
#define GPIOC_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOC_MODER_MODE6          (0x3UL << 12) 
#define GPIOC_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOC_MODER_MODE7          (0x3UL << 14) 
#define GPIOC_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOC_MODER_MODE8          (0x3UL << 16) 
#define GPIOC_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOC_MODER_MODE9          (0x3UL << 18) 
#define GPIOC_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOC_MODER_MODE10          (0x3UL << 20) 
#define GPIOC_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOC_MODER_MODE11          (0x3UL << 22) 
#define GPIOC_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOC_MODER_MODE12          (0x3UL << 24) 
#define GPIOC_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOC_MODER_MODE13          (0x3UL << 26) 
#define GPIOC_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOC_MODER_MODE14          (0x3UL << 28) 
#define GPIOC_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOC_MODER_MODE15          (0x3UL << 30) 
#define GPIOC_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOC_OTYPER_OT0          (0x1UL << 0) 
#define GPIOC_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOC_OTYPER_OT1          (0x1UL << 1) 
#define GPIOC_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOC_OTYPER_OT2          (0x1UL << 2) 
#define GPIOC_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOC_OTYPER_OT3          (0x1UL << 3) 
#define GPIOC_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOC_OTYPER_OT4          (0x1UL << 4) 
#define GPIOC_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOC_OTYPER_OT5          (0x1UL << 5) 
#define GPIOC_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOC_OTYPER_OT6          (0x1UL << 6) 
#define GPIOC_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOC_OTYPER_OT7          (0x1UL << 7) 
#define GPIOC_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOC_OTYPER_OT8          (0x1UL << 8) 
#define GPIOC_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOC_OTYPER_OT9          (0x1UL << 9) 
#define GPIOC_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOC_OTYPER_OT10          (0x1UL << 10) 
#define GPIOC_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOC_OTYPER_OT11          (0x1UL << 11) 
#define GPIOC_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOC_OTYPER_OT12          (0x1UL << 12) 
#define GPIOC_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOC_OTYPER_OT13          (0x1UL << 13) 
#define GPIOC_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOC_OTYPER_OT14          (0x1UL << 14) 
#define GPIOC_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOC_OTYPER_OT15          (0x1UL << 15) 
#define GPIOC_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOC_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOC_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOC_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOC_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOC_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOC_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOC_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOC_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOC_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOC_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOC_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOC_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOC_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOC_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOC_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOC_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOC_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOC_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOC_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOC_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOC_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOC_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOC_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOC_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOC_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOC_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOC_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOC_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOC_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOC_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOC_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOC_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOC_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOC_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOC_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOC_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOC_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOC_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOC_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOC_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOC_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOC_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOC_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOC_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOC_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOC_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOC_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOC_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOC_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOC_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOC_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOC_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOC_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOC_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOC_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOC_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOC_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOC_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOC_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOC_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOC_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOC_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOC_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOC_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOC_IDR_ID0          (0x1UL << 0) 
#define GPIOC_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOC_IDR_ID1          (0x1UL << 1) 
#define GPIOC_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOC_IDR_ID2          (0x1UL << 2) 
#define GPIOC_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOC_IDR_ID3          (0x1UL << 3) 
#define GPIOC_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOC_IDR_ID4          (0x1UL << 4) 
#define GPIOC_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOC_IDR_ID5          (0x1UL << 5) 
#define GPIOC_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOC_IDR_ID6          (0x1UL << 6) 
#define GPIOC_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOC_IDR_ID7          (0x1UL << 7) 
#define GPIOC_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOC_IDR_ID8          (0x1UL << 8) 
#define GPIOC_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOC_IDR_ID9          (0x1UL << 9) 
#define GPIOC_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOC_IDR_ID10          (0x1UL << 10) 
#define GPIOC_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOC_IDR_ID11          (0x1UL << 11) 
#define GPIOC_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOC_IDR_ID12          (0x1UL << 12) 
#define GPIOC_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOC_IDR_ID13          (0x1UL << 13) 
#define GPIOC_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOC_IDR_ID14          (0x1UL << 14) 
#define GPIOC_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOC_IDR_ID15          (0x1UL << 15) 
#define GPIOC_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOC_ODR_OD0          (0x1UL << 0) 
#define GPIOC_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOC_ODR_OD1          (0x1UL << 1) 
#define GPIOC_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOC_ODR_OD2          (0x1UL << 2) 
#define GPIOC_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOC_ODR_OD3          (0x1UL << 3) 
#define GPIOC_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOC_ODR_OD4          (0x1UL << 4) 
#define GPIOC_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOC_ODR_OD5          (0x1UL << 5) 
#define GPIOC_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOC_ODR_OD6          (0x1UL << 6) 
#define GPIOC_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOC_ODR_OD7          (0x1UL << 7) 
#define GPIOC_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOC_ODR_OD8          (0x1UL << 8) 
#define GPIOC_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOC_ODR_OD9          (0x1UL << 9) 
#define GPIOC_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOC_ODR_OD10          (0x1UL << 10) 
#define GPIOC_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOC_ODR_OD11          (0x1UL << 11) 
#define GPIOC_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOC_ODR_OD12          (0x1UL << 12) 
#define GPIOC_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOC_ODR_OD13          (0x1UL << 13) 
#define GPIOC_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOC_ODR_OD14          (0x1UL << 14) 
#define GPIOC_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOC_ODR_OD15          (0x1UL << 15) 
#define GPIOC_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOC_BSRR_BS0          (0x1UL << 0) 
#define GPIOC_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOC_BSRR_BS1          (0x1UL << 1) 
#define GPIOC_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOC_BSRR_BS2          (0x1UL << 2) 
#define GPIOC_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOC_BSRR_BS3          (0x1UL << 3) 
#define GPIOC_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOC_BSRR_BS4          (0x1UL << 4) 
#define GPIOC_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOC_BSRR_BS5          (0x1UL << 5) 
#define GPIOC_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOC_BSRR_BS6          (0x1UL << 6) 
#define GPIOC_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOC_BSRR_BS7          (0x1UL << 7) 
#define GPIOC_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOC_BSRR_BS8          (0x1UL << 8) 
#define GPIOC_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOC_BSRR_BS9          (0x1UL << 9) 
#define GPIOC_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOC_BSRR_BS10          (0x1UL << 10) 
#define GPIOC_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOC_BSRR_BS11          (0x1UL << 11) 
#define GPIOC_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOC_BSRR_BS12          (0x1UL << 12) 
#define GPIOC_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOC_BSRR_BS13          (0x1UL << 13) 
#define GPIOC_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOC_BSRR_BS14          (0x1UL << 14) 
#define GPIOC_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOC_BSRR_BS15          (0x1UL << 15) 
#define GPIOC_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOC_BSRR_BR0          (0x1UL << 16) 
#define GPIOC_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOC_BSRR_BR1          (0x1UL << 17) 
#define GPIOC_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOC_BSRR_BR2          (0x1UL << 18) 
#define GPIOC_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOC_BSRR_BR3          (0x1UL << 19) 
#define GPIOC_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOC_BSRR_BR4          (0x1UL << 20) 
#define GPIOC_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOC_BSRR_BR5          (0x1UL << 21) 
#define GPIOC_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOC_BSRR_BR6          (0x1UL << 22) 
#define GPIOC_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOC_BSRR_BR7          (0x1UL << 23) 
#define GPIOC_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOC_BSRR_BR8          (0x1UL << 24) 
#define GPIOC_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOC_BSRR_BR9          (0x1UL << 25) 
#define GPIOC_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOC_BSRR_BR10          (0x1UL << 26) 
#define GPIOC_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOC_BSRR_BR11          (0x1UL << 27) 
#define GPIOC_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOC_BSRR_BR12          (0x1UL << 28) 
#define GPIOC_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOC_BSRR_BR13          (0x1UL << 29) 
#define GPIOC_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOC_BSRR_BR14          (0x1UL << 30) 
#define GPIOC_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOC_BSRR_BR15          (0x1UL << 31) 
#define GPIOC_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOC_LCKR_LCK0          (0x1UL << 0) 
#define GPIOC_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOC_LCKR_LCK1          (0x1UL << 1) 
#define GPIOC_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOC_LCKR_LCK2          (0x1UL << 2) 
#define GPIOC_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOC_LCKR_LCK3          (0x1UL << 3) 
#define GPIOC_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOC_LCKR_LCK4          (0x1UL << 4) 
#define GPIOC_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOC_LCKR_LCK5          (0x1UL << 5) 
#define GPIOC_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOC_LCKR_LCK6          (0x1UL << 6) 
#define GPIOC_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOC_LCKR_LCK7          (0x1UL << 7) 
#define GPIOC_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOC_LCKR_LCK8          (0x1UL << 8) 
#define GPIOC_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOC_LCKR_LCK9          (0x1UL << 9) 
#define GPIOC_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOC_LCKR_LCK10          (0x1UL << 10) 
#define GPIOC_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOC_LCKR_LCK11          (0x1UL << 11) 
#define GPIOC_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOC_LCKR_LCK12          (0x1UL << 12) 
#define GPIOC_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOC_LCKR_LCK13          (0x1UL << 13) 
#define GPIOC_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOC_LCKR_LCK14          (0x1UL << 14) 
#define GPIOC_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOC_LCKR_LCK15          (0x1UL << 15) 
#define GPIOC_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOC_LCKR_LCKK          (0x1UL << 16) 
#define GPIOC_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOC_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOC_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOC_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOC_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOC_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOC_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOC_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOC_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOC_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOC_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOC_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOC_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOC_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOC_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOC_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOC_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOC_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOC_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOC_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOC_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOC_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOC_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOC_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOC_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOC_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOC_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOC_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOC_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOC_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOC_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOC_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOC_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOC  ((struct GPIOC*)(0x58020800UL))



struct GPIOD {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOD_MODER_MODE0          (0x3UL << 0) 
#define GPIOD_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOD_MODER_MODE1          (0x3UL << 2) 
#define GPIOD_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOD_MODER_MODE2          (0x3UL << 4) 
#define GPIOD_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOD_MODER_MODE3          (0x3UL << 6) 
#define GPIOD_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOD_MODER_MODE4          (0x3UL << 8) 
#define GPIOD_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOD_MODER_MODE5          (0x3UL << 10) 
#define GPIOD_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOD_MODER_MODE6          (0x3UL << 12) 
#define GPIOD_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOD_MODER_MODE7          (0x3UL << 14) 
#define GPIOD_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOD_MODER_MODE8          (0x3UL << 16) 
#define GPIOD_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOD_MODER_MODE9          (0x3UL << 18) 
#define GPIOD_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOD_MODER_MODE10          (0x3UL << 20) 
#define GPIOD_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOD_MODER_MODE11          (0x3UL << 22) 
#define GPIOD_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOD_MODER_MODE12          (0x3UL << 24) 
#define GPIOD_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOD_MODER_MODE13          (0x3UL << 26) 
#define GPIOD_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOD_MODER_MODE14          (0x3UL << 28) 
#define GPIOD_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOD_MODER_MODE15          (0x3UL << 30) 
#define GPIOD_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOD_OTYPER_OT0          (0x1UL << 0) 
#define GPIOD_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOD_OTYPER_OT1          (0x1UL << 1) 
#define GPIOD_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOD_OTYPER_OT2          (0x1UL << 2) 
#define GPIOD_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOD_OTYPER_OT3          (0x1UL << 3) 
#define GPIOD_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOD_OTYPER_OT4          (0x1UL << 4) 
#define GPIOD_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOD_OTYPER_OT5          (0x1UL << 5) 
#define GPIOD_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOD_OTYPER_OT6          (0x1UL << 6) 
#define GPIOD_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOD_OTYPER_OT7          (0x1UL << 7) 
#define GPIOD_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOD_OTYPER_OT8          (0x1UL << 8) 
#define GPIOD_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOD_OTYPER_OT9          (0x1UL << 9) 
#define GPIOD_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOD_OTYPER_OT10          (0x1UL << 10) 
#define GPIOD_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOD_OTYPER_OT11          (0x1UL << 11) 
#define GPIOD_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOD_OTYPER_OT12          (0x1UL << 12) 
#define GPIOD_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOD_OTYPER_OT13          (0x1UL << 13) 
#define GPIOD_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOD_OTYPER_OT14          (0x1UL << 14) 
#define GPIOD_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOD_OTYPER_OT15          (0x1UL << 15) 
#define GPIOD_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOD_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOD_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOD_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOD_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOD_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOD_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOD_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOD_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOD_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOD_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOD_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOD_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOD_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOD_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOD_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOD_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOD_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOD_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOD_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOD_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOD_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOD_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOD_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOD_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOD_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOD_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOD_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOD_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOD_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOD_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOD_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOD_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOD_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOD_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOD_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOD_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOD_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOD_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOD_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOD_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOD_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOD_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOD_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOD_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOD_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOD_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOD_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOD_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOD_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOD_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOD_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOD_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOD_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOD_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOD_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOD_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOD_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOD_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOD_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOD_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOD_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOD_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOD_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOD_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOD_IDR_ID0          (0x1UL << 0) 
#define GPIOD_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOD_IDR_ID1          (0x1UL << 1) 
#define GPIOD_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOD_IDR_ID2          (0x1UL << 2) 
#define GPIOD_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOD_IDR_ID3          (0x1UL << 3) 
#define GPIOD_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOD_IDR_ID4          (0x1UL << 4) 
#define GPIOD_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOD_IDR_ID5          (0x1UL << 5) 
#define GPIOD_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOD_IDR_ID6          (0x1UL << 6) 
#define GPIOD_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOD_IDR_ID7          (0x1UL << 7) 
#define GPIOD_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOD_IDR_ID8          (0x1UL << 8) 
#define GPIOD_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOD_IDR_ID9          (0x1UL << 9) 
#define GPIOD_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOD_IDR_ID10          (0x1UL << 10) 
#define GPIOD_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOD_IDR_ID11          (0x1UL << 11) 
#define GPIOD_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOD_IDR_ID12          (0x1UL << 12) 
#define GPIOD_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOD_IDR_ID13          (0x1UL << 13) 
#define GPIOD_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOD_IDR_ID14          (0x1UL << 14) 
#define GPIOD_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOD_IDR_ID15          (0x1UL << 15) 
#define GPIOD_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOD_ODR_OD0          (0x1UL << 0) 
#define GPIOD_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOD_ODR_OD1          (0x1UL << 1) 
#define GPIOD_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOD_ODR_OD2          (0x1UL << 2) 
#define GPIOD_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOD_ODR_OD3          (0x1UL << 3) 
#define GPIOD_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOD_ODR_OD4          (0x1UL << 4) 
#define GPIOD_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOD_ODR_OD5          (0x1UL << 5) 
#define GPIOD_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOD_ODR_OD6          (0x1UL << 6) 
#define GPIOD_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOD_ODR_OD7          (0x1UL << 7) 
#define GPIOD_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOD_ODR_OD8          (0x1UL << 8) 
#define GPIOD_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOD_ODR_OD9          (0x1UL << 9) 
#define GPIOD_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOD_ODR_OD10          (0x1UL << 10) 
#define GPIOD_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOD_ODR_OD11          (0x1UL << 11) 
#define GPIOD_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOD_ODR_OD12          (0x1UL << 12) 
#define GPIOD_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOD_ODR_OD13          (0x1UL << 13) 
#define GPIOD_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOD_ODR_OD14          (0x1UL << 14) 
#define GPIOD_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOD_ODR_OD15          (0x1UL << 15) 
#define GPIOD_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOD_BSRR_BS0          (0x1UL << 0) 
#define GPIOD_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOD_BSRR_BS1          (0x1UL << 1) 
#define GPIOD_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOD_BSRR_BS2          (0x1UL << 2) 
#define GPIOD_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOD_BSRR_BS3          (0x1UL << 3) 
#define GPIOD_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOD_BSRR_BS4          (0x1UL << 4) 
#define GPIOD_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOD_BSRR_BS5          (0x1UL << 5) 
#define GPIOD_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOD_BSRR_BS6          (0x1UL << 6) 
#define GPIOD_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOD_BSRR_BS7          (0x1UL << 7) 
#define GPIOD_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOD_BSRR_BS8          (0x1UL << 8) 
#define GPIOD_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOD_BSRR_BS9          (0x1UL << 9) 
#define GPIOD_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOD_BSRR_BS10          (0x1UL << 10) 
#define GPIOD_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOD_BSRR_BS11          (0x1UL << 11) 
#define GPIOD_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOD_BSRR_BS12          (0x1UL << 12) 
#define GPIOD_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOD_BSRR_BS13          (0x1UL << 13) 
#define GPIOD_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOD_BSRR_BS14          (0x1UL << 14) 
#define GPIOD_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOD_BSRR_BS15          (0x1UL << 15) 
#define GPIOD_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOD_BSRR_BR0          (0x1UL << 16) 
#define GPIOD_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOD_BSRR_BR1          (0x1UL << 17) 
#define GPIOD_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOD_BSRR_BR2          (0x1UL << 18) 
#define GPIOD_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOD_BSRR_BR3          (0x1UL << 19) 
#define GPIOD_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOD_BSRR_BR4          (0x1UL << 20) 
#define GPIOD_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOD_BSRR_BR5          (0x1UL << 21) 
#define GPIOD_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOD_BSRR_BR6          (0x1UL << 22) 
#define GPIOD_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOD_BSRR_BR7          (0x1UL << 23) 
#define GPIOD_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOD_BSRR_BR8          (0x1UL << 24) 
#define GPIOD_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOD_BSRR_BR9          (0x1UL << 25) 
#define GPIOD_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOD_BSRR_BR10          (0x1UL << 26) 
#define GPIOD_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOD_BSRR_BR11          (0x1UL << 27) 
#define GPIOD_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOD_BSRR_BR12          (0x1UL << 28) 
#define GPIOD_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOD_BSRR_BR13          (0x1UL << 29) 
#define GPIOD_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOD_BSRR_BR14          (0x1UL << 30) 
#define GPIOD_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOD_BSRR_BR15          (0x1UL << 31) 
#define GPIOD_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOD_LCKR_LCK0          (0x1UL << 0) 
#define GPIOD_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOD_LCKR_LCK1          (0x1UL << 1) 
#define GPIOD_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOD_LCKR_LCK2          (0x1UL << 2) 
#define GPIOD_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOD_LCKR_LCK3          (0x1UL << 3) 
#define GPIOD_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOD_LCKR_LCK4          (0x1UL << 4) 
#define GPIOD_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOD_LCKR_LCK5          (0x1UL << 5) 
#define GPIOD_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOD_LCKR_LCK6          (0x1UL << 6) 
#define GPIOD_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOD_LCKR_LCK7          (0x1UL << 7) 
#define GPIOD_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOD_LCKR_LCK8          (0x1UL << 8) 
#define GPIOD_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOD_LCKR_LCK9          (0x1UL << 9) 
#define GPIOD_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOD_LCKR_LCK10          (0x1UL << 10) 
#define GPIOD_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOD_LCKR_LCK11          (0x1UL << 11) 
#define GPIOD_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOD_LCKR_LCK12          (0x1UL << 12) 
#define GPIOD_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOD_LCKR_LCK13          (0x1UL << 13) 
#define GPIOD_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOD_LCKR_LCK14          (0x1UL << 14) 
#define GPIOD_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOD_LCKR_LCK15          (0x1UL << 15) 
#define GPIOD_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOD_LCKR_LCKK          (0x1UL << 16) 
#define GPIOD_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOD_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOD_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOD_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOD_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOD_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOD_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOD_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOD_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOD_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOD_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOD_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOD_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOD_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOD_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOD_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOD_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOD_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOD_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOD_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOD_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOD_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOD_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOD_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOD_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOD_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOD_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOD_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOD_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOD_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOD_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOD_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOD_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOD  ((struct GPIOD*)(0x58020C00UL))



struct GPIOE {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOE_MODER_MODE0          (0x3UL << 0) 
#define GPIOE_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOE_MODER_MODE1          (0x3UL << 2) 
#define GPIOE_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOE_MODER_MODE2          (0x3UL << 4) 
#define GPIOE_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOE_MODER_MODE3          (0x3UL << 6) 
#define GPIOE_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOE_MODER_MODE4          (0x3UL << 8) 
#define GPIOE_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOE_MODER_MODE5          (0x3UL << 10) 
#define GPIOE_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOE_MODER_MODE6          (0x3UL << 12) 
#define GPIOE_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOE_MODER_MODE7          (0x3UL << 14) 
#define GPIOE_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOE_MODER_MODE8          (0x3UL << 16) 
#define GPIOE_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOE_MODER_MODE9          (0x3UL << 18) 
#define GPIOE_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOE_MODER_MODE10          (0x3UL << 20) 
#define GPIOE_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOE_MODER_MODE11          (0x3UL << 22) 
#define GPIOE_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOE_MODER_MODE12          (0x3UL << 24) 
#define GPIOE_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOE_MODER_MODE13          (0x3UL << 26) 
#define GPIOE_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOE_MODER_MODE14          (0x3UL << 28) 
#define GPIOE_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOE_MODER_MODE15          (0x3UL << 30) 
#define GPIOE_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOE_OTYPER_OT0          (0x1UL << 0) 
#define GPIOE_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOE_OTYPER_OT1          (0x1UL << 1) 
#define GPIOE_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOE_OTYPER_OT2          (0x1UL << 2) 
#define GPIOE_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOE_OTYPER_OT3          (0x1UL << 3) 
#define GPIOE_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOE_OTYPER_OT4          (0x1UL << 4) 
#define GPIOE_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOE_OTYPER_OT5          (0x1UL << 5) 
#define GPIOE_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOE_OTYPER_OT6          (0x1UL << 6) 
#define GPIOE_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOE_OTYPER_OT7          (0x1UL << 7) 
#define GPIOE_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOE_OTYPER_OT8          (0x1UL << 8) 
#define GPIOE_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOE_OTYPER_OT9          (0x1UL << 9) 
#define GPIOE_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOE_OTYPER_OT10          (0x1UL << 10) 
#define GPIOE_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOE_OTYPER_OT11          (0x1UL << 11) 
#define GPIOE_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOE_OTYPER_OT12          (0x1UL << 12) 
#define GPIOE_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOE_OTYPER_OT13          (0x1UL << 13) 
#define GPIOE_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOE_OTYPER_OT14          (0x1UL << 14) 
#define GPIOE_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOE_OTYPER_OT15          (0x1UL << 15) 
#define GPIOE_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOE_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOE_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOE_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOE_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOE_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOE_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOE_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOE_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOE_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOE_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOE_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOE_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOE_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOE_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOE_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOE_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOE_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOE_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOE_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOE_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOE_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOE_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOE_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOE_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOE_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOE_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOE_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOE_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOE_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOE_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOE_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOE_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOE_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOE_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOE_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOE_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOE_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOE_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOE_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOE_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOE_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOE_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOE_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOE_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOE_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOE_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOE_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOE_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOE_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOE_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOE_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOE_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOE_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOE_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOE_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOE_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOE_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOE_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOE_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOE_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOE_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOE_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOE_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOE_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOE_IDR_ID0          (0x1UL << 0) 
#define GPIOE_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOE_IDR_ID1          (0x1UL << 1) 
#define GPIOE_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOE_IDR_ID2          (0x1UL << 2) 
#define GPIOE_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOE_IDR_ID3          (0x1UL << 3) 
#define GPIOE_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOE_IDR_ID4          (0x1UL << 4) 
#define GPIOE_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOE_IDR_ID5          (0x1UL << 5) 
#define GPIOE_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOE_IDR_ID6          (0x1UL << 6) 
#define GPIOE_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOE_IDR_ID7          (0x1UL << 7) 
#define GPIOE_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOE_IDR_ID8          (0x1UL << 8) 
#define GPIOE_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOE_IDR_ID9          (0x1UL << 9) 
#define GPIOE_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOE_IDR_ID10          (0x1UL << 10) 
#define GPIOE_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOE_IDR_ID11          (0x1UL << 11) 
#define GPIOE_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOE_IDR_ID12          (0x1UL << 12) 
#define GPIOE_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOE_IDR_ID13          (0x1UL << 13) 
#define GPIOE_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOE_IDR_ID14          (0x1UL << 14) 
#define GPIOE_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOE_IDR_ID15          (0x1UL << 15) 
#define GPIOE_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOE_ODR_OD0          (0x1UL << 0) 
#define GPIOE_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOE_ODR_OD1          (0x1UL << 1) 
#define GPIOE_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOE_ODR_OD2          (0x1UL << 2) 
#define GPIOE_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOE_ODR_OD3          (0x1UL << 3) 
#define GPIOE_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOE_ODR_OD4          (0x1UL << 4) 
#define GPIOE_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOE_ODR_OD5          (0x1UL << 5) 
#define GPIOE_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOE_ODR_OD6          (0x1UL << 6) 
#define GPIOE_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOE_ODR_OD7          (0x1UL << 7) 
#define GPIOE_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOE_ODR_OD8          (0x1UL << 8) 
#define GPIOE_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOE_ODR_OD9          (0x1UL << 9) 
#define GPIOE_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOE_ODR_OD10          (0x1UL << 10) 
#define GPIOE_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOE_ODR_OD11          (0x1UL << 11) 
#define GPIOE_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOE_ODR_OD12          (0x1UL << 12) 
#define GPIOE_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOE_ODR_OD13          (0x1UL << 13) 
#define GPIOE_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOE_ODR_OD14          (0x1UL << 14) 
#define GPIOE_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOE_ODR_OD15          (0x1UL << 15) 
#define GPIOE_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOE_BSRR_BS0          (0x1UL << 0) 
#define GPIOE_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOE_BSRR_BS1          (0x1UL << 1) 
#define GPIOE_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOE_BSRR_BS2          (0x1UL << 2) 
#define GPIOE_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOE_BSRR_BS3          (0x1UL << 3) 
#define GPIOE_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOE_BSRR_BS4          (0x1UL << 4) 
#define GPIOE_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOE_BSRR_BS5          (0x1UL << 5) 
#define GPIOE_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOE_BSRR_BS6          (0x1UL << 6) 
#define GPIOE_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOE_BSRR_BS7          (0x1UL << 7) 
#define GPIOE_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOE_BSRR_BS8          (0x1UL << 8) 
#define GPIOE_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOE_BSRR_BS9          (0x1UL << 9) 
#define GPIOE_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOE_BSRR_BS10          (0x1UL << 10) 
#define GPIOE_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOE_BSRR_BS11          (0x1UL << 11) 
#define GPIOE_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOE_BSRR_BS12          (0x1UL << 12) 
#define GPIOE_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOE_BSRR_BS13          (0x1UL << 13) 
#define GPIOE_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOE_BSRR_BS14          (0x1UL << 14) 
#define GPIOE_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOE_BSRR_BS15          (0x1UL << 15) 
#define GPIOE_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOE_BSRR_BR0          (0x1UL << 16) 
#define GPIOE_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOE_BSRR_BR1          (0x1UL << 17) 
#define GPIOE_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOE_BSRR_BR2          (0x1UL << 18) 
#define GPIOE_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOE_BSRR_BR3          (0x1UL << 19) 
#define GPIOE_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOE_BSRR_BR4          (0x1UL << 20) 
#define GPIOE_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOE_BSRR_BR5          (0x1UL << 21) 
#define GPIOE_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOE_BSRR_BR6          (0x1UL << 22) 
#define GPIOE_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOE_BSRR_BR7          (0x1UL << 23) 
#define GPIOE_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOE_BSRR_BR8          (0x1UL << 24) 
#define GPIOE_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOE_BSRR_BR9          (0x1UL << 25) 
#define GPIOE_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOE_BSRR_BR10          (0x1UL << 26) 
#define GPIOE_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOE_BSRR_BR11          (0x1UL << 27) 
#define GPIOE_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOE_BSRR_BR12          (0x1UL << 28) 
#define GPIOE_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOE_BSRR_BR13          (0x1UL << 29) 
#define GPIOE_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOE_BSRR_BR14          (0x1UL << 30) 
#define GPIOE_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOE_BSRR_BR15          (0x1UL << 31) 
#define GPIOE_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOE_LCKR_LCK0          (0x1UL << 0) 
#define GPIOE_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOE_LCKR_LCK1          (0x1UL << 1) 
#define GPIOE_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOE_LCKR_LCK2          (0x1UL << 2) 
#define GPIOE_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOE_LCKR_LCK3          (0x1UL << 3) 
#define GPIOE_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOE_LCKR_LCK4          (0x1UL << 4) 
#define GPIOE_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOE_LCKR_LCK5          (0x1UL << 5) 
#define GPIOE_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOE_LCKR_LCK6          (0x1UL << 6) 
#define GPIOE_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOE_LCKR_LCK7          (0x1UL << 7) 
#define GPIOE_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOE_LCKR_LCK8          (0x1UL << 8) 
#define GPIOE_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOE_LCKR_LCK9          (0x1UL << 9) 
#define GPIOE_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOE_LCKR_LCK10          (0x1UL << 10) 
#define GPIOE_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOE_LCKR_LCK11          (0x1UL << 11) 
#define GPIOE_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOE_LCKR_LCK12          (0x1UL << 12) 
#define GPIOE_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOE_LCKR_LCK13          (0x1UL << 13) 
#define GPIOE_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOE_LCKR_LCK14          (0x1UL << 14) 
#define GPIOE_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOE_LCKR_LCK15          (0x1UL << 15) 
#define GPIOE_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOE_LCKR_LCKK          (0x1UL << 16) 
#define GPIOE_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOE_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOE_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOE_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOE_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOE_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOE_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOE_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOE_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOE_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOE_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOE_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOE_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOE_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOE_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOE_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOE_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOE_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOE_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOE_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOE_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOE_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOE_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOE_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOE_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOE_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOE_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOE_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOE_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOE_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOE_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOE_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOE_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOE  ((struct GPIOE*)(0x58021000UL))



struct GPIOF {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOF_MODER_MODE0          (0x3UL << 0) 
#define GPIOF_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOF_MODER_MODE1          (0x3UL << 2) 
#define GPIOF_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOF_MODER_MODE2          (0x3UL << 4) 
#define GPIOF_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOF_MODER_MODE3          (0x3UL << 6) 
#define GPIOF_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOF_MODER_MODE4          (0x3UL << 8) 
#define GPIOF_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOF_MODER_MODE5          (0x3UL << 10) 
#define GPIOF_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOF_MODER_MODE6          (0x3UL << 12) 
#define GPIOF_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOF_MODER_MODE7          (0x3UL << 14) 
#define GPIOF_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOF_MODER_MODE8          (0x3UL << 16) 
#define GPIOF_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOF_MODER_MODE9          (0x3UL << 18) 
#define GPIOF_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOF_MODER_MODE10          (0x3UL << 20) 
#define GPIOF_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOF_MODER_MODE11          (0x3UL << 22) 
#define GPIOF_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOF_MODER_MODE12          (0x3UL << 24) 
#define GPIOF_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOF_MODER_MODE13          (0x3UL << 26) 
#define GPIOF_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOF_MODER_MODE14          (0x3UL << 28) 
#define GPIOF_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOF_MODER_MODE15          (0x3UL << 30) 
#define GPIOF_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOF_OTYPER_OT0          (0x1UL << 0) 
#define GPIOF_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOF_OTYPER_OT1          (0x1UL << 1) 
#define GPIOF_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOF_OTYPER_OT2          (0x1UL << 2) 
#define GPIOF_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOF_OTYPER_OT3          (0x1UL << 3) 
#define GPIOF_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOF_OTYPER_OT4          (0x1UL << 4) 
#define GPIOF_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOF_OTYPER_OT5          (0x1UL << 5) 
#define GPIOF_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOF_OTYPER_OT6          (0x1UL << 6) 
#define GPIOF_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOF_OTYPER_OT7          (0x1UL << 7) 
#define GPIOF_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOF_OTYPER_OT8          (0x1UL << 8) 
#define GPIOF_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOF_OTYPER_OT9          (0x1UL << 9) 
#define GPIOF_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOF_OTYPER_OT10          (0x1UL << 10) 
#define GPIOF_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOF_OTYPER_OT11          (0x1UL << 11) 
#define GPIOF_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOF_OTYPER_OT12          (0x1UL << 12) 
#define GPIOF_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOF_OTYPER_OT13          (0x1UL << 13) 
#define GPIOF_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOF_OTYPER_OT14          (0x1UL << 14) 
#define GPIOF_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOF_OTYPER_OT15          (0x1UL << 15) 
#define GPIOF_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOF_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOF_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOF_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOF_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOF_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOF_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOF_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOF_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOF_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOF_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOF_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOF_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOF_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOF_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOF_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOF_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOF_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOF_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOF_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOF_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOF_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOF_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOF_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOF_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOF_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOF_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOF_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOF_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOF_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOF_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOF_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOF_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOF_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOF_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOF_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOF_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOF_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOF_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOF_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOF_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOF_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOF_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOF_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOF_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOF_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOF_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOF_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOF_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOF_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOF_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOF_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOF_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOF_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOF_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOF_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOF_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOF_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOF_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOF_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOF_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOF_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOF_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOF_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOF_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOF_IDR_ID0          (0x1UL << 0) 
#define GPIOF_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOF_IDR_ID1          (0x1UL << 1) 
#define GPIOF_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOF_IDR_ID2          (0x1UL << 2) 
#define GPIOF_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOF_IDR_ID3          (0x1UL << 3) 
#define GPIOF_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOF_IDR_ID4          (0x1UL << 4) 
#define GPIOF_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOF_IDR_ID5          (0x1UL << 5) 
#define GPIOF_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOF_IDR_ID6          (0x1UL << 6) 
#define GPIOF_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOF_IDR_ID7          (0x1UL << 7) 
#define GPIOF_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOF_IDR_ID8          (0x1UL << 8) 
#define GPIOF_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOF_IDR_ID9          (0x1UL << 9) 
#define GPIOF_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOF_IDR_ID10          (0x1UL << 10) 
#define GPIOF_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOF_IDR_ID11          (0x1UL << 11) 
#define GPIOF_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOF_IDR_ID12          (0x1UL << 12) 
#define GPIOF_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOF_IDR_ID13          (0x1UL << 13) 
#define GPIOF_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOF_IDR_ID14          (0x1UL << 14) 
#define GPIOF_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOF_IDR_ID15          (0x1UL << 15) 
#define GPIOF_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOF_ODR_OD0          (0x1UL << 0) 
#define GPIOF_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOF_ODR_OD1          (0x1UL << 1) 
#define GPIOF_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOF_ODR_OD2          (0x1UL << 2) 
#define GPIOF_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOF_ODR_OD3          (0x1UL << 3) 
#define GPIOF_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOF_ODR_OD4          (0x1UL << 4) 
#define GPIOF_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOF_ODR_OD5          (0x1UL << 5) 
#define GPIOF_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOF_ODR_OD6          (0x1UL << 6) 
#define GPIOF_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOF_ODR_OD7          (0x1UL << 7) 
#define GPIOF_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOF_ODR_OD8          (0x1UL << 8) 
#define GPIOF_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOF_ODR_OD9          (0x1UL << 9) 
#define GPIOF_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOF_ODR_OD10          (0x1UL << 10) 
#define GPIOF_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOF_ODR_OD11          (0x1UL << 11) 
#define GPIOF_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOF_ODR_OD12          (0x1UL << 12) 
#define GPIOF_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOF_ODR_OD13          (0x1UL << 13) 
#define GPIOF_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOF_ODR_OD14          (0x1UL << 14) 
#define GPIOF_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOF_ODR_OD15          (0x1UL << 15) 
#define GPIOF_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOF_BSRR_BS0          (0x1UL << 0) 
#define GPIOF_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOF_BSRR_BS1          (0x1UL << 1) 
#define GPIOF_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOF_BSRR_BS2          (0x1UL << 2) 
#define GPIOF_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOF_BSRR_BS3          (0x1UL << 3) 
#define GPIOF_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOF_BSRR_BS4          (0x1UL << 4) 
#define GPIOF_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOF_BSRR_BS5          (0x1UL << 5) 
#define GPIOF_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOF_BSRR_BS6          (0x1UL << 6) 
#define GPIOF_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOF_BSRR_BS7          (0x1UL << 7) 
#define GPIOF_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOF_BSRR_BS8          (0x1UL << 8) 
#define GPIOF_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOF_BSRR_BS9          (0x1UL << 9) 
#define GPIOF_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOF_BSRR_BS10          (0x1UL << 10) 
#define GPIOF_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOF_BSRR_BS11          (0x1UL << 11) 
#define GPIOF_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOF_BSRR_BS12          (0x1UL << 12) 
#define GPIOF_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOF_BSRR_BS13          (0x1UL << 13) 
#define GPIOF_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOF_BSRR_BS14          (0x1UL << 14) 
#define GPIOF_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOF_BSRR_BS15          (0x1UL << 15) 
#define GPIOF_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOF_BSRR_BR0          (0x1UL << 16) 
#define GPIOF_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOF_BSRR_BR1          (0x1UL << 17) 
#define GPIOF_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOF_BSRR_BR2          (0x1UL << 18) 
#define GPIOF_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOF_BSRR_BR3          (0x1UL << 19) 
#define GPIOF_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOF_BSRR_BR4          (0x1UL << 20) 
#define GPIOF_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOF_BSRR_BR5          (0x1UL << 21) 
#define GPIOF_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOF_BSRR_BR6          (0x1UL << 22) 
#define GPIOF_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOF_BSRR_BR7          (0x1UL << 23) 
#define GPIOF_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOF_BSRR_BR8          (0x1UL << 24) 
#define GPIOF_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOF_BSRR_BR9          (0x1UL << 25) 
#define GPIOF_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOF_BSRR_BR10          (0x1UL << 26) 
#define GPIOF_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOF_BSRR_BR11          (0x1UL << 27) 
#define GPIOF_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOF_BSRR_BR12          (0x1UL << 28) 
#define GPIOF_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOF_BSRR_BR13          (0x1UL << 29) 
#define GPIOF_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOF_BSRR_BR14          (0x1UL << 30) 
#define GPIOF_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOF_BSRR_BR15          (0x1UL << 31) 
#define GPIOF_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOF_LCKR_LCK0          (0x1UL << 0) 
#define GPIOF_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOF_LCKR_LCK1          (0x1UL << 1) 
#define GPIOF_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOF_LCKR_LCK2          (0x1UL << 2) 
#define GPIOF_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOF_LCKR_LCK3          (0x1UL << 3) 
#define GPIOF_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOF_LCKR_LCK4          (0x1UL << 4) 
#define GPIOF_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOF_LCKR_LCK5          (0x1UL << 5) 
#define GPIOF_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOF_LCKR_LCK6          (0x1UL << 6) 
#define GPIOF_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOF_LCKR_LCK7          (0x1UL << 7) 
#define GPIOF_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOF_LCKR_LCK8          (0x1UL << 8) 
#define GPIOF_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOF_LCKR_LCK9          (0x1UL << 9) 
#define GPIOF_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOF_LCKR_LCK10          (0x1UL << 10) 
#define GPIOF_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOF_LCKR_LCK11          (0x1UL << 11) 
#define GPIOF_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOF_LCKR_LCK12          (0x1UL << 12) 
#define GPIOF_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOF_LCKR_LCK13          (0x1UL << 13) 
#define GPIOF_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOF_LCKR_LCK14          (0x1UL << 14) 
#define GPIOF_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOF_LCKR_LCK15          (0x1UL << 15) 
#define GPIOF_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOF_LCKR_LCKK          (0x1UL << 16) 
#define GPIOF_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOF_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOF_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOF_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOF_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOF_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOF_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOF_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOF_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOF_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOF_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOF_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOF_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOF_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOF_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOF_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOF_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOF_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOF_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOF_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOF_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOF_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOF_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOF_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOF_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOF_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOF_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOF_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOF_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOF_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOF_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOF_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOF_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOF  ((struct GPIOF*)(0x58021400UL))



struct GPIOG {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOG_MODER_MODE0          (0x3UL << 0) 
#define GPIOG_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOG_MODER_MODE1          (0x3UL << 2) 
#define GPIOG_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOG_MODER_MODE2          (0x3UL << 4) 
#define GPIOG_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOG_MODER_MODE3          (0x3UL << 6) 
#define GPIOG_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOG_MODER_MODE4          (0x3UL << 8) 
#define GPIOG_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOG_MODER_MODE5          (0x3UL << 10) 
#define GPIOG_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOG_MODER_MODE6          (0x3UL << 12) 
#define GPIOG_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOG_MODER_MODE7          (0x3UL << 14) 
#define GPIOG_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOG_MODER_MODE8          (0x3UL << 16) 
#define GPIOG_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOG_MODER_MODE9          (0x3UL << 18) 
#define GPIOG_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOG_MODER_MODE10          (0x3UL << 20) 
#define GPIOG_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOG_MODER_MODE11          (0x3UL << 22) 
#define GPIOG_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOG_MODER_MODE12          (0x3UL << 24) 
#define GPIOG_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOG_MODER_MODE13          (0x3UL << 26) 
#define GPIOG_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOG_MODER_MODE14          (0x3UL << 28) 
#define GPIOG_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOG_MODER_MODE15          (0x3UL << 30) 
#define GPIOG_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOG_OTYPER_OT0          (0x1UL << 0) 
#define GPIOG_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOG_OTYPER_OT1          (0x1UL << 1) 
#define GPIOG_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOG_OTYPER_OT2          (0x1UL << 2) 
#define GPIOG_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOG_OTYPER_OT3          (0x1UL << 3) 
#define GPIOG_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOG_OTYPER_OT4          (0x1UL << 4) 
#define GPIOG_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOG_OTYPER_OT5          (0x1UL << 5) 
#define GPIOG_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOG_OTYPER_OT6          (0x1UL << 6) 
#define GPIOG_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOG_OTYPER_OT7          (0x1UL << 7) 
#define GPIOG_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOG_OTYPER_OT8          (0x1UL << 8) 
#define GPIOG_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOG_OTYPER_OT9          (0x1UL << 9) 
#define GPIOG_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOG_OTYPER_OT10          (0x1UL << 10) 
#define GPIOG_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOG_OTYPER_OT11          (0x1UL << 11) 
#define GPIOG_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOG_OTYPER_OT12          (0x1UL << 12) 
#define GPIOG_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOG_OTYPER_OT13          (0x1UL << 13) 
#define GPIOG_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOG_OTYPER_OT14          (0x1UL << 14) 
#define GPIOG_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOG_OTYPER_OT15          (0x1UL << 15) 
#define GPIOG_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOG_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOG_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOG_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOG_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOG_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOG_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOG_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOG_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOG_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOG_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOG_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOG_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOG_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOG_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOG_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOG_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOG_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOG_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOG_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOG_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOG_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOG_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOG_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOG_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOG_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOG_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOG_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOG_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOG_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOG_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOG_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOG_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOG_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOG_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOG_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOG_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOG_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOG_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOG_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOG_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOG_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOG_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOG_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOG_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOG_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOG_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOG_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOG_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOG_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOG_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOG_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOG_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOG_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOG_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOG_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOG_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOG_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOG_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOG_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOG_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOG_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOG_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOG_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOG_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOG_IDR_ID0          (0x1UL << 0) 
#define GPIOG_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOG_IDR_ID1          (0x1UL << 1) 
#define GPIOG_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOG_IDR_ID2          (0x1UL << 2) 
#define GPIOG_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOG_IDR_ID3          (0x1UL << 3) 
#define GPIOG_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOG_IDR_ID4          (0x1UL << 4) 
#define GPIOG_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOG_IDR_ID5          (0x1UL << 5) 
#define GPIOG_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOG_IDR_ID6          (0x1UL << 6) 
#define GPIOG_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOG_IDR_ID7          (0x1UL << 7) 
#define GPIOG_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOG_IDR_ID8          (0x1UL << 8) 
#define GPIOG_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOG_IDR_ID9          (0x1UL << 9) 
#define GPIOG_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOG_IDR_ID10          (0x1UL << 10) 
#define GPIOG_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOG_IDR_ID11          (0x1UL << 11) 
#define GPIOG_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOG_IDR_ID12          (0x1UL << 12) 
#define GPIOG_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOG_IDR_ID13          (0x1UL << 13) 
#define GPIOG_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOG_IDR_ID14          (0x1UL << 14) 
#define GPIOG_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOG_IDR_ID15          (0x1UL << 15) 
#define GPIOG_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOG_ODR_OD0          (0x1UL << 0) 
#define GPIOG_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOG_ODR_OD1          (0x1UL << 1) 
#define GPIOG_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOG_ODR_OD2          (0x1UL << 2) 
#define GPIOG_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOG_ODR_OD3          (0x1UL << 3) 
#define GPIOG_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOG_ODR_OD4          (0x1UL << 4) 
#define GPIOG_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOG_ODR_OD5          (0x1UL << 5) 
#define GPIOG_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOG_ODR_OD6          (0x1UL << 6) 
#define GPIOG_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOG_ODR_OD7          (0x1UL << 7) 
#define GPIOG_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOG_ODR_OD8          (0x1UL << 8) 
#define GPIOG_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOG_ODR_OD9          (0x1UL << 9) 
#define GPIOG_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOG_ODR_OD10          (0x1UL << 10) 
#define GPIOG_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOG_ODR_OD11          (0x1UL << 11) 
#define GPIOG_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOG_ODR_OD12          (0x1UL << 12) 
#define GPIOG_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOG_ODR_OD13          (0x1UL << 13) 
#define GPIOG_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOG_ODR_OD14          (0x1UL << 14) 
#define GPIOG_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOG_ODR_OD15          (0x1UL << 15) 
#define GPIOG_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOG_BSRR_BS0          (0x1UL << 0) 
#define GPIOG_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOG_BSRR_BS1          (0x1UL << 1) 
#define GPIOG_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOG_BSRR_BS2          (0x1UL << 2) 
#define GPIOG_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOG_BSRR_BS3          (0x1UL << 3) 
#define GPIOG_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOG_BSRR_BS4          (0x1UL << 4) 
#define GPIOG_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOG_BSRR_BS5          (0x1UL << 5) 
#define GPIOG_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOG_BSRR_BS6          (0x1UL << 6) 
#define GPIOG_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOG_BSRR_BS7          (0x1UL << 7) 
#define GPIOG_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOG_BSRR_BS8          (0x1UL << 8) 
#define GPIOG_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOG_BSRR_BS9          (0x1UL << 9) 
#define GPIOG_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOG_BSRR_BS10          (0x1UL << 10) 
#define GPIOG_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOG_BSRR_BS11          (0x1UL << 11) 
#define GPIOG_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOG_BSRR_BS12          (0x1UL << 12) 
#define GPIOG_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOG_BSRR_BS13          (0x1UL << 13) 
#define GPIOG_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOG_BSRR_BS14          (0x1UL << 14) 
#define GPIOG_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOG_BSRR_BS15          (0x1UL << 15) 
#define GPIOG_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOG_BSRR_BR0          (0x1UL << 16) 
#define GPIOG_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOG_BSRR_BR1          (0x1UL << 17) 
#define GPIOG_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOG_BSRR_BR2          (0x1UL << 18) 
#define GPIOG_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOG_BSRR_BR3          (0x1UL << 19) 
#define GPIOG_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOG_BSRR_BR4          (0x1UL << 20) 
#define GPIOG_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOG_BSRR_BR5          (0x1UL << 21) 
#define GPIOG_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOG_BSRR_BR6          (0x1UL << 22) 
#define GPIOG_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOG_BSRR_BR7          (0x1UL << 23) 
#define GPIOG_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOG_BSRR_BR8          (0x1UL << 24) 
#define GPIOG_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOG_BSRR_BR9          (0x1UL << 25) 
#define GPIOG_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOG_BSRR_BR10          (0x1UL << 26) 
#define GPIOG_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOG_BSRR_BR11          (0x1UL << 27) 
#define GPIOG_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOG_BSRR_BR12          (0x1UL << 28) 
#define GPIOG_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOG_BSRR_BR13          (0x1UL << 29) 
#define GPIOG_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOG_BSRR_BR14          (0x1UL << 30) 
#define GPIOG_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOG_BSRR_BR15          (0x1UL << 31) 
#define GPIOG_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOG_LCKR_LCK0          (0x1UL << 0) 
#define GPIOG_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOG_LCKR_LCK1          (0x1UL << 1) 
#define GPIOG_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOG_LCKR_LCK2          (0x1UL << 2) 
#define GPIOG_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOG_LCKR_LCK3          (0x1UL << 3) 
#define GPIOG_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOG_LCKR_LCK4          (0x1UL << 4) 
#define GPIOG_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOG_LCKR_LCK5          (0x1UL << 5) 
#define GPIOG_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOG_LCKR_LCK6          (0x1UL << 6) 
#define GPIOG_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOG_LCKR_LCK7          (0x1UL << 7) 
#define GPIOG_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOG_LCKR_LCK8          (0x1UL << 8) 
#define GPIOG_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOG_LCKR_LCK9          (0x1UL << 9) 
#define GPIOG_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOG_LCKR_LCK10          (0x1UL << 10) 
#define GPIOG_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOG_LCKR_LCK11          (0x1UL << 11) 
#define GPIOG_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOG_LCKR_LCK12          (0x1UL << 12) 
#define GPIOG_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOG_LCKR_LCK13          (0x1UL << 13) 
#define GPIOG_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOG_LCKR_LCK14          (0x1UL << 14) 
#define GPIOG_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOG_LCKR_LCK15          (0x1UL << 15) 
#define GPIOG_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOG_LCKR_LCKK          (0x1UL << 16) 
#define GPIOG_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOG_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOG_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOG_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOG_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOG_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOG_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOG_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOG_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOG_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOG_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOG_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOG_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOG_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOG_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOG_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOG_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOG_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOG_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOG_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOG_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOG_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOG_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOG_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOG_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOG_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOG_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOG_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOG_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOG_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOG_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOG_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOG_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOG  ((struct GPIOG*)(0x58021800UL))



struct GPIOH {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOH_MODER_MODE0          (0x3UL << 0) 
#define GPIOH_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOH_MODER_MODE1          (0x3UL << 2) 
#define GPIOH_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOH_MODER_MODE2          (0x3UL << 4) 
#define GPIOH_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOH_MODER_MODE3          (0x3UL << 6) 
#define GPIOH_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOH_MODER_MODE4          (0x3UL << 8) 
#define GPIOH_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOH_MODER_MODE5          (0x3UL << 10) 
#define GPIOH_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOH_MODER_MODE6          (0x3UL << 12) 
#define GPIOH_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOH_MODER_MODE7          (0x3UL << 14) 
#define GPIOH_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOH_MODER_MODE8          (0x3UL << 16) 
#define GPIOH_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOH_MODER_MODE9          (0x3UL << 18) 
#define GPIOH_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOH_MODER_MODE10          (0x3UL << 20) 
#define GPIOH_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOH_MODER_MODE11          (0x3UL << 22) 
#define GPIOH_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOH_MODER_MODE12          (0x3UL << 24) 
#define GPIOH_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOH_MODER_MODE13          (0x3UL << 26) 
#define GPIOH_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOH_MODER_MODE14          (0x3UL << 28) 
#define GPIOH_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOH_MODER_MODE15          (0x3UL << 30) 
#define GPIOH_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOH_OTYPER_OT0          (0x1UL << 0) 
#define GPIOH_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOH_OTYPER_OT1          (0x1UL << 1) 
#define GPIOH_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOH_OTYPER_OT2          (0x1UL << 2) 
#define GPIOH_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOH_OTYPER_OT3          (0x1UL << 3) 
#define GPIOH_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOH_OTYPER_OT4          (0x1UL << 4) 
#define GPIOH_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOH_OTYPER_OT5          (0x1UL << 5) 
#define GPIOH_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOH_OTYPER_OT6          (0x1UL << 6) 
#define GPIOH_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOH_OTYPER_OT7          (0x1UL << 7) 
#define GPIOH_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOH_OTYPER_OT8          (0x1UL << 8) 
#define GPIOH_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOH_OTYPER_OT9          (0x1UL << 9) 
#define GPIOH_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOH_OTYPER_OT10          (0x1UL << 10) 
#define GPIOH_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOH_OTYPER_OT11          (0x1UL << 11) 
#define GPIOH_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOH_OTYPER_OT12          (0x1UL << 12) 
#define GPIOH_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOH_OTYPER_OT13          (0x1UL << 13) 
#define GPIOH_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOH_OTYPER_OT14          (0x1UL << 14) 
#define GPIOH_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOH_OTYPER_OT15          (0x1UL << 15) 
#define GPIOH_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOH_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOH_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOH_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOH_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOH_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOH_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOH_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOH_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOH_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOH_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOH_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOH_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOH_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOH_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOH_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOH_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOH_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOH_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOH_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOH_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOH_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOH_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOH_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOH_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOH_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOH_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOH_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOH_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOH_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOH_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOH_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOH_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOH_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOH_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOH_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOH_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOH_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOH_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOH_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOH_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOH_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOH_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOH_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOH_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOH_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOH_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOH_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOH_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOH_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOH_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOH_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOH_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOH_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOH_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOH_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOH_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOH_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOH_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOH_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOH_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOH_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOH_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOH_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOH_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOH_IDR_ID0          (0x1UL << 0) 
#define GPIOH_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOH_IDR_ID1          (0x1UL << 1) 
#define GPIOH_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOH_IDR_ID2          (0x1UL << 2) 
#define GPIOH_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOH_IDR_ID3          (0x1UL << 3) 
#define GPIOH_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOH_IDR_ID4          (0x1UL << 4) 
#define GPIOH_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOH_IDR_ID5          (0x1UL << 5) 
#define GPIOH_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOH_IDR_ID6          (0x1UL << 6) 
#define GPIOH_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOH_IDR_ID7          (0x1UL << 7) 
#define GPIOH_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOH_IDR_ID8          (0x1UL << 8) 
#define GPIOH_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOH_IDR_ID9          (0x1UL << 9) 
#define GPIOH_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOH_IDR_ID10          (0x1UL << 10) 
#define GPIOH_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOH_IDR_ID11          (0x1UL << 11) 
#define GPIOH_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOH_IDR_ID12          (0x1UL << 12) 
#define GPIOH_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOH_IDR_ID13          (0x1UL << 13) 
#define GPIOH_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOH_IDR_ID14          (0x1UL << 14) 
#define GPIOH_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOH_IDR_ID15          (0x1UL << 15) 
#define GPIOH_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOH_ODR_OD0          (0x1UL << 0) 
#define GPIOH_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOH_ODR_OD1          (0x1UL << 1) 
#define GPIOH_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOH_ODR_OD2          (0x1UL << 2) 
#define GPIOH_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOH_ODR_OD3          (0x1UL << 3) 
#define GPIOH_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOH_ODR_OD4          (0x1UL << 4) 
#define GPIOH_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOH_ODR_OD5          (0x1UL << 5) 
#define GPIOH_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOH_ODR_OD6          (0x1UL << 6) 
#define GPIOH_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOH_ODR_OD7          (0x1UL << 7) 
#define GPIOH_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOH_ODR_OD8          (0x1UL << 8) 
#define GPIOH_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOH_ODR_OD9          (0x1UL << 9) 
#define GPIOH_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOH_ODR_OD10          (0x1UL << 10) 
#define GPIOH_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOH_ODR_OD11          (0x1UL << 11) 
#define GPIOH_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOH_ODR_OD12          (0x1UL << 12) 
#define GPIOH_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOH_ODR_OD13          (0x1UL << 13) 
#define GPIOH_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOH_ODR_OD14          (0x1UL << 14) 
#define GPIOH_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOH_ODR_OD15          (0x1UL << 15) 
#define GPIOH_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOH_BSRR_BS0          (0x1UL << 0) 
#define GPIOH_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOH_BSRR_BS1          (0x1UL << 1) 
#define GPIOH_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOH_BSRR_BS2          (0x1UL << 2) 
#define GPIOH_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOH_BSRR_BS3          (0x1UL << 3) 
#define GPIOH_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOH_BSRR_BS4          (0x1UL << 4) 
#define GPIOH_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOH_BSRR_BS5          (0x1UL << 5) 
#define GPIOH_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOH_BSRR_BS6          (0x1UL << 6) 
#define GPIOH_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOH_BSRR_BS7          (0x1UL << 7) 
#define GPIOH_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOH_BSRR_BS8          (0x1UL << 8) 
#define GPIOH_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOH_BSRR_BS9          (0x1UL << 9) 
#define GPIOH_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOH_BSRR_BS10          (0x1UL << 10) 
#define GPIOH_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOH_BSRR_BS11          (0x1UL << 11) 
#define GPIOH_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOH_BSRR_BS12          (0x1UL << 12) 
#define GPIOH_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOH_BSRR_BS13          (0x1UL << 13) 
#define GPIOH_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOH_BSRR_BS14          (0x1UL << 14) 
#define GPIOH_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOH_BSRR_BS15          (0x1UL << 15) 
#define GPIOH_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOH_BSRR_BR0          (0x1UL << 16) 
#define GPIOH_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOH_BSRR_BR1          (0x1UL << 17) 
#define GPIOH_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOH_BSRR_BR2          (0x1UL << 18) 
#define GPIOH_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOH_BSRR_BR3          (0x1UL << 19) 
#define GPIOH_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOH_BSRR_BR4          (0x1UL << 20) 
#define GPIOH_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOH_BSRR_BR5          (0x1UL << 21) 
#define GPIOH_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOH_BSRR_BR6          (0x1UL << 22) 
#define GPIOH_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOH_BSRR_BR7          (0x1UL << 23) 
#define GPIOH_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOH_BSRR_BR8          (0x1UL << 24) 
#define GPIOH_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOH_BSRR_BR9          (0x1UL << 25) 
#define GPIOH_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOH_BSRR_BR10          (0x1UL << 26) 
#define GPIOH_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOH_BSRR_BR11          (0x1UL << 27) 
#define GPIOH_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOH_BSRR_BR12          (0x1UL << 28) 
#define GPIOH_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOH_BSRR_BR13          (0x1UL << 29) 
#define GPIOH_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOH_BSRR_BR14          (0x1UL << 30) 
#define GPIOH_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOH_BSRR_BR15          (0x1UL << 31) 
#define GPIOH_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOH_LCKR_LCK0          (0x1UL << 0) 
#define GPIOH_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOH_LCKR_LCK1          (0x1UL << 1) 
#define GPIOH_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOH_LCKR_LCK2          (0x1UL << 2) 
#define GPIOH_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOH_LCKR_LCK3          (0x1UL << 3) 
#define GPIOH_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOH_LCKR_LCK4          (0x1UL << 4) 
#define GPIOH_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOH_LCKR_LCK5          (0x1UL << 5) 
#define GPIOH_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOH_LCKR_LCK6          (0x1UL << 6) 
#define GPIOH_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOH_LCKR_LCK7          (0x1UL << 7) 
#define GPIOH_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOH_LCKR_LCK8          (0x1UL << 8) 
#define GPIOH_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOH_LCKR_LCK9          (0x1UL << 9) 
#define GPIOH_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOH_LCKR_LCK10          (0x1UL << 10) 
#define GPIOH_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOH_LCKR_LCK11          (0x1UL << 11) 
#define GPIOH_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOH_LCKR_LCK12          (0x1UL << 12) 
#define GPIOH_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOH_LCKR_LCK13          (0x1UL << 13) 
#define GPIOH_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOH_LCKR_LCK14          (0x1UL << 14) 
#define GPIOH_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOH_LCKR_LCK15          (0x1UL << 15) 
#define GPIOH_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOH_LCKR_LCKK          (0x1UL << 16) 
#define GPIOH_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOH_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOH_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOH_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOH_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOH_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOH_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOH_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOH_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOH_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOH_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOH_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOH_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOH_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOH_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOH_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOH_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOH_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOH_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOH_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOH_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOH_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOH_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOH_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOH_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOH_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOH_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOH_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOH_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOH_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOH_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOH_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOH_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOH  ((struct GPIOH*)(0x58021C00UL))



struct GPIOI {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOI_MODER_MODE0          (0x3UL << 0) 
#define GPIOI_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOI_MODER_MODE1          (0x3UL << 2) 
#define GPIOI_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOI_MODER_MODE2          (0x3UL << 4) 
#define GPIOI_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOI_MODER_MODE3          (0x3UL << 6) 
#define GPIOI_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOI_MODER_MODE4          (0x3UL << 8) 
#define GPIOI_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOI_MODER_MODE5          (0x3UL << 10) 
#define GPIOI_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOI_MODER_MODE6          (0x3UL << 12) 
#define GPIOI_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOI_MODER_MODE7          (0x3UL << 14) 
#define GPIOI_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOI_MODER_MODE8          (0x3UL << 16) 
#define GPIOI_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOI_MODER_MODE9          (0x3UL << 18) 
#define GPIOI_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOI_MODER_MODE10          (0x3UL << 20) 
#define GPIOI_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOI_MODER_MODE11          (0x3UL << 22) 
#define GPIOI_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOI_MODER_MODE12          (0x3UL << 24) 
#define GPIOI_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOI_MODER_MODE13          (0x3UL << 26) 
#define GPIOI_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOI_MODER_MODE14          (0x3UL << 28) 
#define GPIOI_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOI_MODER_MODE15          (0x3UL << 30) 
#define GPIOI_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOI_OTYPER_OT0          (0x1UL << 0) 
#define GPIOI_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOI_OTYPER_OT1          (0x1UL << 1) 
#define GPIOI_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOI_OTYPER_OT2          (0x1UL << 2) 
#define GPIOI_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOI_OTYPER_OT3          (0x1UL << 3) 
#define GPIOI_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOI_OTYPER_OT4          (0x1UL << 4) 
#define GPIOI_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOI_OTYPER_OT5          (0x1UL << 5) 
#define GPIOI_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOI_OTYPER_OT6          (0x1UL << 6) 
#define GPIOI_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOI_OTYPER_OT7          (0x1UL << 7) 
#define GPIOI_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOI_OTYPER_OT8          (0x1UL << 8) 
#define GPIOI_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOI_OTYPER_OT9          (0x1UL << 9) 
#define GPIOI_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOI_OTYPER_OT10          (0x1UL << 10) 
#define GPIOI_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOI_OTYPER_OT11          (0x1UL << 11) 
#define GPIOI_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOI_OTYPER_OT12          (0x1UL << 12) 
#define GPIOI_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOI_OTYPER_OT13          (0x1UL << 13) 
#define GPIOI_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOI_OTYPER_OT14          (0x1UL << 14) 
#define GPIOI_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOI_OTYPER_OT15          (0x1UL << 15) 
#define GPIOI_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOI_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOI_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOI_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOI_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOI_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOI_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOI_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOI_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOI_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOI_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOI_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOI_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOI_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOI_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOI_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOI_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOI_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOI_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOI_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOI_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOI_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOI_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOI_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOI_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOI_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOI_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOI_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOI_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOI_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOI_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOI_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOI_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOI_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOI_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOI_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOI_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOI_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOI_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOI_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOI_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOI_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOI_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOI_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOI_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOI_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOI_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOI_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOI_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOI_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOI_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOI_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOI_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOI_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOI_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOI_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOI_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOI_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOI_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOI_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOI_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOI_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOI_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOI_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOI_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOI_IDR_ID0          (0x1UL << 0) 
#define GPIOI_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOI_IDR_ID1          (0x1UL << 1) 
#define GPIOI_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOI_IDR_ID2          (0x1UL << 2) 
#define GPIOI_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOI_IDR_ID3          (0x1UL << 3) 
#define GPIOI_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOI_IDR_ID4          (0x1UL << 4) 
#define GPIOI_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOI_IDR_ID5          (0x1UL << 5) 
#define GPIOI_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOI_IDR_ID6          (0x1UL << 6) 
#define GPIOI_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOI_IDR_ID7          (0x1UL << 7) 
#define GPIOI_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOI_IDR_ID8          (0x1UL << 8) 
#define GPIOI_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOI_IDR_ID9          (0x1UL << 9) 
#define GPIOI_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOI_IDR_ID10          (0x1UL << 10) 
#define GPIOI_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOI_IDR_ID11          (0x1UL << 11) 
#define GPIOI_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOI_IDR_ID12          (0x1UL << 12) 
#define GPIOI_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOI_IDR_ID13          (0x1UL << 13) 
#define GPIOI_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOI_IDR_ID14          (0x1UL << 14) 
#define GPIOI_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOI_IDR_ID15          (0x1UL << 15) 
#define GPIOI_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOI_ODR_OD0          (0x1UL << 0) 
#define GPIOI_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOI_ODR_OD1          (0x1UL << 1) 
#define GPIOI_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOI_ODR_OD2          (0x1UL << 2) 
#define GPIOI_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOI_ODR_OD3          (0x1UL << 3) 
#define GPIOI_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOI_ODR_OD4          (0x1UL << 4) 
#define GPIOI_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOI_ODR_OD5          (0x1UL << 5) 
#define GPIOI_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOI_ODR_OD6          (0x1UL << 6) 
#define GPIOI_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOI_ODR_OD7          (0x1UL << 7) 
#define GPIOI_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOI_ODR_OD8          (0x1UL << 8) 
#define GPIOI_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOI_ODR_OD9          (0x1UL << 9) 
#define GPIOI_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOI_ODR_OD10          (0x1UL << 10) 
#define GPIOI_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOI_ODR_OD11          (0x1UL << 11) 
#define GPIOI_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOI_ODR_OD12          (0x1UL << 12) 
#define GPIOI_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOI_ODR_OD13          (0x1UL << 13) 
#define GPIOI_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOI_ODR_OD14          (0x1UL << 14) 
#define GPIOI_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOI_ODR_OD15          (0x1UL << 15) 
#define GPIOI_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOI_BSRR_BS0          (0x1UL << 0) 
#define GPIOI_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOI_BSRR_BS1          (0x1UL << 1) 
#define GPIOI_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOI_BSRR_BS2          (0x1UL << 2) 
#define GPIOI_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOI_BSRR_BS3          (0x1UL << 3) 
#define GPIOI_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOI_BSRR_BS4          (0x1UL << 4) 
#define GPIOI_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOI_BSRR_BS5          (0x1UL << 5) 
#define GPIOI_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOI_BSRR_BS6          (0x1UL << 6) 
#define GPIOI_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOI_BSRR_BS7          (0x1UL << 7) 
#define GPIOI_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOI_BSRR_BS8          (0x1UL << 8) 
#define GPIOI_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOI_BSRR_BS9          (0x1UL << 9) 
#define GPIOI_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOI_BSRR_BS10          (0x1UL << 10) 
#define GPIOI_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOI_BSRR_BS11          (0x1UL << 11) 
#define GPIOI_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOI_BSRR_BS12          (0x1UL << 12) 
#define GPIOI_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOI_BSRR_BS13          (0x1UL << 13) 
#define GPIOI_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOI_BSRR_BS14          (0x1UL << 14) 
#define GPIOI_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOI_BSRR_BS15          (0x1UL << 15) 
#define GPIOI_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOI_BSRR_BR0          (0x1UL << 16) 
#define GPIOI_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOI_BSRR_BR1          (0x1UL << 17) 
#define GPIOI_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOI_BSRR_BR2          (0x1UL << 18) 
#define GPIOI_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOI_BSRR_BR3          (0x1UL << 19) 
#define GPIOI_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOI_BSRR_BR4          (0x1UL << 20) 
#define GPIOI_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOI_BSRR_BR5          (0x1UL << 21) 
#define GPIOI_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOI_BSRR_BR6          (0x1UL << 22) 
#define GPIOI_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOI_BSRR_BR7          (0x1UL << 23) 
#define GPIOI_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOI_BSRR_BR8          (0x1UL << 24) 
#define GPIOI_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOI_BSRR_BR9          (0x1UL << 25) 
#define GPIOI_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOI_BSRR_BR10          (0x1UL << 26) 
#define GPIOI_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOI_BSRR_BR11          (0x1UL << 27) 
#define GPIOI_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOI_BSRR_BR12          (0x1UL << 28) 
#define GPIOI_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOI_BSRR_BR13          (0x1UL << 29) 
#define GPIOI_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOI_BSRR_BR14          (0x1UL << 30) 
#define GPIOI_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOI_BSRR_BR15          (0x1UL << 31) 
#define GPIOI_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOI_LCKR_LCK0          (0x1UL << 0) 
#define GPIOI_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOI_LCKR_LCK1          (0x1UL << 1) 
#define GPIOI_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOI_LCKR_LCK2          (0x1UL << 2) 
#define GPIOI_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOI_LCKR_LCK3          (0x1UL << 3) 
#define GPIOI_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOI_LCKR_LCK4          (0x1UL << 4) 
#define GPIOI_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOI_LCKR_LCK5          (0x1UL << 5) 
#define GPIOI_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOI_LCKR_LCK6          (0x1UL << 6) 
#define GPIOI_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOI_LCKR_LCK7          (0x1UL << 7) 
#define GPIOI_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOI_LCKR_LCK8          (0x1UL << 8) 
#define GPIOI_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOI_LCKR_LCK9          (0x1UL << 9) 
#define GPIOI_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOI_LCKR_LCK10          (0x1UL << 10) 
#define GPIOI_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOI_LCKR_LCK11          (0x1UL << 11) 
#define GPIOI_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOI_LCKR_LCK12          (0x1UL << 12) 
#define GPIOI_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOI_LCKR_LCK13          (0x1UL << 13) 
#define GPIOI_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOI_LCKR_LCK14          (0x1UL << 14) 
#define GPIOI_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOI_LCKR_LCK15          (0x1UL << 15) 
#define GPIOI_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOI_LCKR_LCKK          (0x1UL << 16) 
#define GPIOI_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOI_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOI_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOI_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOI_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOI_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOI_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOI_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOI_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOI_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOI_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOI_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOI_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOI_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOI_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOI_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOI_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOI_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOI_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOI_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOI_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOI_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOI_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOI_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOI_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOI_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOI_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOI_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOI_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOI_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOI_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOI_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOI_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOI  ((struct GPIOI*)(0x58022000UL))



struct GPIOJ {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOJ_MODER_MODE0          (0x3UL << 0) 
#define GPIOJ_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOJ_MODER_MODE1          (0x3UL << 2) 
#define GPIOJ_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOJ_MODER_MODE2          (0x3UL << 4) 
#define GPIOJ_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOJ_MODER_MODE3          (0x3UL << 6) 
#define GPIOJ_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOJ_MODER_MODE4          (0x3UL << 8) 
#define GPIOJ_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOJ_MODER_MODE5          (0x3UL << 10) 
#define GPIOJ_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOJ_MODER_MODE6          (0x3UL << 12) 
#define GPIOJ_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOJ_MODER_MODE7          (0x3UL << 14) 
#define GPIOJ_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOJ_MODER_MODE8          (0x3UL << 16) 
#define GPIOJ_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOJ_MODER_MODE9          (0x3UL << 18) 
#define GPIOJ_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOJ_MODER_MODE10          (0x3UL << 20) 
#define GPIOJ_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOJ_MODER_MODE11          (0x3UL << 22) 
#define GPIOJ_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOJ_MODER_MODE12          (0x3UL << 24) 
#define GPIOJ_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOJ_MODER_MODE13          (0x3UL << 26) 
#define GPIOJ_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOJ_MODER_MODE14          (0x3UL << 28) 
#define GPIOJ_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOJ_MODER_MODE15          (0x3UL << 30) 
#define GPIOJ_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOJ_OTYPER_OT0          (0x1UL << 0) 
#define GPIOJ_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOJ_OTYPER_OT1          (0x1UL << 1) 
#define GPIOJ_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOJ_OTYPER_OT2          (0x1UL << 2) 
#define GPIOJ_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOJ_OTYPER_OT3          (0x1UL << 3) 
#define GPIOJ_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOJ_OTYPER_OT4          (0x1UL << 4) 
#define GPIOJ_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOJ_OTYPER_OT5          (0x1UL << 5) 
#define GPIOJ_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOJ_OTYPER_OT6          (0x1UL << 6) 
#define GPIOJ_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOJ_OTYPER_OT7          (0x1UL << 7) 
#define GPIOJ_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOJ_OTYPER_OT8          (0x1UL << 8) 
#define GPIOJ_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOJ_OTYPER_OT9          (0x1UL << 9) 
#define GPIOJ_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOJ_OTYPER_OT10          (0x1UL << 10) 
#define GPIOJ_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOJ_OTYPER_OT11          (0x1UL << 11) 
#define GPIOJ_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOJ_OTYPER_OT12          (0x1UL << 12) 
#define GPIOJ_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOJ_OTYPER_OT13          (0x1UL << 13) 
#define GPIOJ_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOJ_OTYPER_OT14          (0x1UL << 14) 
#define GPIOJ_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOJ_OTYPER_OT15          (0x1UL << 15) 
#define GPIOJ_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOJ_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOJ_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOJ_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOJ_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOJ_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOJ_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOJ_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOJ_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOJ_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOJ_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOJ_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOJ_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOJ_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOJ_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOJ_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOJ_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOJ_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOJ_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOJ_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOJ_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOJ_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOJ_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOJ_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOJ_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOJ_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOJ_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOJ_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOJ_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOJ_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOJ_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOJ_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOJ_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOJ_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOJ_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOJ_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOJ_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOJ_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOJ_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOJ_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOJ_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOJ_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOJ_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOJ_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOJ_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOJ_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOJ_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOJ_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOJ_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOJ_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOJ_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOJ_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOJ_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOJ_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOJ_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOJ_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOJ_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOJ_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOJ_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOJ_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOJ_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOJ_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOJ_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOJ_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOJ_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOJ_IDR_ID0          (0x1UL << 0) 
#define GPIOJ_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOJ_IDR_ID1          (0x1UL << 1) 
#define GPIOJ_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOJ_IDR_ID2          (0x1UL << 2) 
#define GPIOJ_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOJ_IDR_ID3          (0x1UL << 3) 
#define GPIOJ_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOJ_IDR_ID4          (0x1UL << 4) 
#define GPIOJ_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOJ_IDR_ID5          (0x1UL << 5) 
#define GPIOJ_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOJ_IDR_ID6          (0x1UL << 6) 
#define GPIOJ_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOJ_IDR_ID7          (0x1UL << 7) 
#define GPIOJ_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOJ_IDR_ID8          (0x1UL << 8) 
#define GPIOJ_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOJ_IDR_ID9          (0x1UL << 9) 
#define GPIOJ_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOJ_IDR_ID10          (0x1UL << 10) 
#define GPIOJ_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOJ_IDR_ID11          (0x1UL << 11) 
#define GPIOJ_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOJ_IDR_ID12          (0x1UL << 12) 
#define GPIOJ_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOJ_IDR_ID13          (0x1UL << 13) 
#define GPIOJ_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOJ_IDR_ID14          (0x1UL << 14) 
#define GPIOJ_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOJ_IDR_ID15          (0x1UL << 15) 
#define GPIOJ_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOJ_ODR_OD0          (0x1UL << 0) 
#define GPIOJ_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOJ_ODR_OD1          (0x1UL << 1) 
#define GPIOJ_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOJ_ODR_OD2          (0x1UL << 2) 
#define GPIOJ_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOJ_ODR_OD3          (0x1UL << 3) 
#define GPIOJ_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOJ_ODR_OD4          (0x1UL << 4) 
#define GPIOJ_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOJ_ODR_OD5          (0x1UL << 5) 
#define GPIOJ_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOJ_ODR_OD6          (0x1UL << 6) 
#define GPIOJ_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOJ_ODR_OD7          (0x1UL << 7) 
#define GPIOJ_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOJ_ODR_OD8          (0x1UL << 8) 
#define GPIOJ_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOJ_ODR_OD9          (0x1UL << 9) 
#define GPIOJ_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOJ_ODR_OD10          (0x1UL << 10) 
#define GPIOJ_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOJ_ODR_OD11          (0x1UL << 11) 
#define GPIOJ_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOJ_ODR_OD12          (0x1UL << 12) 
#define GPIOJ_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOJ_ODR_OD13          (0x1UL << 13) 
#define GPIOJ_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOJ_ODR_OD14          (0x1UL << 14) 
#define GPIOJ_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOJ_ODR_OD15          (0x1UL << 15) 
#define GPIOJ_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOJ_BSRR_BS0          (0x1UL << 0) 
#define GPIOJ_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOJ_BSRR_BS1          (0x1UL << 1) 
#define GPIOJ_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOJ_BSRR_BS2          (0x1UL << 2) 
#define GPIOJ_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOJ_BSRR_BS3          (0x1UL << 3) 
#define GPIOJ_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOJ_BSRR_BS4          (0x1UL << 4) 
#define GPIOJ_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOJ_BSRR_BS5          (0x1UL << 5) 
#define GPIOJ_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOJ_BSRR_BS6          (0x1UL << 6) 
#define GPIOJ_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOJ_BSRR_BS7          (0x1UL << 7) 
#define GPIOJ_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOJ_BSRR_BS8          (0x1UL << 8) 
#define GPIOJ_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOJ_BSRR_BS9          (0x1UL << 9) 
#define GPIOJ_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOJ_BSRR_BS10          (0x1UL << 10) 
#define GPIOJ_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOJ_BSRR_BS11          (0x1UL << 11) 
#define GPIOJ_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOJ_BSRR_BS12          (0x1UL << 12) 
#define GPIOJ_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOJ_BSRR_BS13          (0x1UL << 13) 
#define GPIOJ_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOJ_BSRR_BS14          (0x1UL << 14) 
#define GPIOJ_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOJ_BSRR_BS15          (0x1UL << 15) 
#define GPIOJ_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOJ_BSRR_BR0          (0x1UL << 16) 
#define GPIOJ_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOJ_BSRR_BR1          (0x1UL << 17) 
#define GPIOJ_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOJ_BSRR_BR2          (0x1UL << 18) 
#define GPIOJ_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOJ_BSRR_BR3          (0x1UL << 19) 
#define GPIOJ_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOJ_BSRR_BR4          (0x1UL << 20) 
#define GPIOJ_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOJ_BSRR_BR5          (0x1UL << 21) 
#define GPIOJ_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOJ_BSRR_BR6          (0x1UL << 22) 
#define GPIOJ_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOJ_BSRR_BR7          (0x1UL << 23) 
#define GPIOJ_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOJ_BSRR_BR8          (0x1UL << 24) 
#define GPIOJ_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOJ_BSRR_BR9          (0x1UL << 25) 
#define GPIOJ_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOJ_BSRR_BR10          (0x1UL << 26) 
#define GPIOJ_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOJ_BSRR_BR11          (0x1UL << 27) 
#define GPIOJ_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOJ_BSRR_BR12          (0x1UL << 28) 
#define GPIOJ_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOJ_BSRR_BR13          (0x1UL << 29) 
#define GPIOJ_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOJ_BSRR_BR14          (0x1UL << 30) 
#define GPIOJ_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOJ_BSRR_BR15          (0x1UL << 31) 
#define GPIOJ_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOJ_LCKR_LCK0          (0x1UL << 0) 
#define GPIOJ_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOJ_LCKR_LCK1          (0x1UL << 1) 
#define GPIOJ_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOJ_LCKR_LCK2          (0x1UL << 2) 
#define GPIOJ_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOJ_LCKR_LCK3          (0x1UL << 3) 
#define GPIOJ_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOJ_LCKR_LCK4          (0x1UL << 4) 
#define GPIOJ_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOJ_LCKR_LCK5          (0x1UL << 5) 
#define GPIOJ_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOJ_LCKR_LCK6          (0x1UL << 6) 
#define GPIOJ_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOJ_LCKR_LCK7          (0x1UL << 7) 
#define GPIOJ_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOJ_LCKR_LCK8          (0x1UL << 8) 
#define GPIOJ_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOJ_LCKR_LCK9          (0x1UL << 9) 
#define GPIOJ_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOJ_LCKR_LCK10          (0x1UL << 10) 
#define GPIOJ_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOJ_LCKR_LCK11          (0x1UL << 11) 
#define GPIOJ_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOJ_LCKR_LCK12          (0x1UL << 12) 
#define GPIOJ_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOJ_LCKR_LCK13          (0x1UL << 13) 
#define GPIOJ_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOJ_LCKR_LCK14          (0x1UL << 14) 
#define GPIOJ_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOJ_LCKR_LCK15          (0x1UL << 15) 
#define GPIOJ_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOJ_LCKR_LCKK          (0x1UL << 16) 
#define GPIOJ_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOJ_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOJ_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOJ_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOJ_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOJ_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOJ_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOJ_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOJ_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOJ_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOJ_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOJ_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOJ_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOJ_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOJ_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOJ_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOJ_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOJ_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOJ_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOJ_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOJ_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOJ_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOJ_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOJ_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOJ_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOJ_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOJ_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOJ_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOJ_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOJ_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOJ_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOJ_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOJ_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOJ  ((struct GPIOJ*)(0x58022400UL))



struct GPIOK {
  volatile uint32_t MODER;
  volatile uint32_t OTYPER;
  volatile uint32_t OSPEEDR;
  volatile uint32_t PUPDR;
  volatile const uint32_t IDR;
  volatile uint32_t ODR;
  volatile uint32_t BSRR;
  volatile uint32_t LCKR;
  volatile uint32_t AFRL;
  volatile uint32_t AFRH;
};
#define GPIOK_MODER_MODE0          (0x3UL << 0) 
#define GPIOK_MODER_MODE0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOK_MODER_MODE1          (0x3UL << 2) 
#define GPIOK_MODER_MODE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOK_MODER_MODE2          (0x3UL << 4) 
#define GPIOK_MODER_MODE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOK_MODER_MODE3          (0x3UL << 6) 
#define GPIOK_MODER_MODE3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOK_MODER_MODE4          (0x3UL << 8) 
#define GPIOK_MODER_MODE4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOK_MODER_MODE5          (0x3UL << 10) 
#define GPIOK_MODER_MODE5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOK_MODER_MODE6          (0x3UL << 12) 
#define GPIOK_MODER_MODE6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOK_MODER_MODE7          (0x3UL << 14) 
#define GPIOK_MODER_MODE7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOK_MODER_MODE8          (0x3UL << 16) 
#define GPIOK_MODER_MODE8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOK_MODER_MODE9          (0x3UL << 18) 
#define GPIOK_MODER_MODE9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOK_MODER_MODE10          (0x3UL << 20) 
#define GPIOK_MODER_MODE10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOK_MODER_MODE11          (0x3UL << 22) 
#define GPIOK_MODER_MODE11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOK_MODER_MODE12          (0x3UL << 24) 
#define GPIOK_MODER_MODE12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOK_MODER_MODE13          (0x3UL << 26) 
#define GPIOK_MODER_MODE13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOK_MODER_MODE14          (0x3UL << 28) 
#define GPIOK_MODER_MODE14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOK_MODER_MODE15          (0x3UL << 30) 
#define GPIOK_MODER_MODE15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOK_OTYPER_OT0          (0x1UL << 0) 
#define GPIOK_OTYPER_OT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOK_OTYPER_OT1          (0x1UL << 1) 
#define GPIOK_OTYPER_OT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOK_OTYPER_OT2          (0x1UL << 2) 
#define GPIOK_OTYPER_OT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOK_OTYPER_OT3          (0x1UL << 3) 
#define GPIOK_OTYPER_OT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOK_OTYPER_OT4          (0x1UL << 4) 
#define GPIOK_OTYPER_OT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOK_OTYPER_OT5          (0x1UL << 5) 
#define GPIOK_OTYPER_OT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOK_OTYPER_OT6          (0x1UL << 6) 
#define GPIOK_OTYPER_OT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOK_OTYPER_OT7          (0x1UL << 7) 
#define GPIOK_OTYPER_OT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOK_OTYPER_OT8          (0x1UL << 8) 
#define GPIOK_OTYPER_OT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOK_OTYPER_OT9          (0x1UL << 9) 
#define GPIOK_OTYPER_OT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOK_OTYPER_OT10          (0x1UL << 10) 
#define GPIOK_OTYPER_OT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOK_OTYPER_OT11          (0x1UL << 11) 
#define GPIOK_OTYPER_OT11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOK_OTYPER_OT12          (0x1UL << 12) 
#define GPIOK_OTYPER_OT12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOK_OTYPER_OT13          (0x1UL << 13) 
#define GPIOK_OTYPER_OT13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOK_OTYPER_OT14          (0x1UL << 14) 
#define GPIOK_OTYPER_OT14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOK_OTYPER_OT15          (0x1UL << 15) 
#define GPIOK_OTYPER_OT15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOK_OSPEEDR_OSPEED0          (0x3UL << 0) 
#define GPIOK_OSPEEDR_OSPEED0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOK_OSPEEDR_OSPEED1          (0x3UL << 2) 
#define GPIOK_OSPEEDR_OSPEED1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOK_OSPEEDR_OSPEED2          (0x3UL << 4) 
#define GPIOK_OSPEEDR_OSPEED2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOK_OSPEEDR_OSPEED3          (0x3UL << 6) 
#define GPIOK_OSPEEDR_OSPEED3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOK_OSPEEDR_OSPEED4          (0x3UL << 8) 
#define GPIOK_OSPEEDR_OSPEED4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOK_OSPEEDR_OSPEED5          (0x3UL << 10) 
#define GPIOK_OSPEEDR_OSPEED5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOK_OSPEEDR_OSPEED6          (0x3UL << 12) 
#define GPIOK_OSPEEDR_OSPEED6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOK_OSPEEDR_OSPEED7          (0x3UL << 14) 
#define GPIOK_OSPEEDR_OSPEED7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOK_OSPEEDR_OSPEED8          (0x3UL << 16) 
#define GPIOK_OSPEEDR_OSPEED8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOK_OSPEEDR_OSPEED9          (0x3UL << 18) 
#define GPIOK_OSPEEDR_OSPEED9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOK_OSPEEDR_OSPEED10          (0x3UL << 20) 
#define GPIOK_OSPEEDR_OSPEED10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOK_OSPEEDR_OSPEED11          (0x3UL << 22) 
#define GPIOK_OSPEEDR_OSPEED11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOK_OSPEEDR_OSPEED12          (0x3UL << 24) 
#define GPIOK_OSPEEDR_OSPEED12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOK_OSPEEDR_OSPEED13          (0x3UL << 26) 
#define GPIOK_OSPEEDR_OSPEED13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOK_OSPEEDR_OSPEED14          (0x3UL << 28) 
#define GPIOK_OSPEEDR_OSPEED14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOK_OSPEEDR_OSPEED15          (0x3UL << 30) 
#define GPIOK_OSPEEDR_OSPEED15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOK_PUPDR_PUPD0          (0x3UL << 0) 
#define GPIOK_PUPDR_PUPD0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define GPIOK_PUPDR_PUPD1          (0x3UL << 2) 
#define GPIOK_PUPDR_PUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define GPIOK_PUPDR_PUPD2          (0x3UL << 4) 
#define GPIOK_PUPDR_PUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define GPIOK_PUPDR_PUPD3          (0x3UL << 6) 
#define GPIOK_PUPDR_PUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define GPIOK_PUPDR_PUPD4          (0x3UL << 8) 
#define GPIOK_PUPDR_PUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define GPIOK_PUPDR_PUPD5          (0x3UL << 10) 
#define GPIOK_PUPDR_PUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define GPIOK_PUPDR_PUPD6          (0x3UL << 12) 
#define GPIOK_PUPDR_PUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define GPIOK_PUPDR_PUPD7          (0x3UL << 14) 
#define GPIOK_PUPDR_PUPD7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define GPIOK_PUPDR_PUPD8          (0x3UL << 16) 
#define GPIOK_PUPDR_PUPD8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define GPIOK_PUPDR_PUPD9          (0x3UL << 18) 
#define GPIOK_PUPDR_PUPD9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define GPIOK_PUPDR_PUPD10          (0x3UL << 20) 
#define GPIOK_PUPDR_PUPD10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define GPIOK_PUPDR_PUPD11          (0x3UL << 22) 
#define GPIOK_PUPDR_PUPD11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define GPIOK_PUPDR_PUPD12          (0x3UL << 24) 
#define GPIOK_PUPDR_PUPD12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define GPIOK_PUPDR_PUPD13          (0x3UL << 26) 
#define GPIOK_PUPDR_PUPD13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define GPIOK_PUPDR_PUPD14          (0x3UL << 28) 
#define GPIOK_PUPDR_PUPD14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define GPIOK_PUPDR_PUPD15          (0x3UL << 30) 
#define GPIOK_PUPDR_PUPD15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define GPIOK_IDR_ID0          (0x1UL << 0) 
#define GPIOK_IDR_ID0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOK_IDR_ID1          (0x1UL << 1) 
#define GPIOK_IDR_ID1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOK_IDR_ID2          (0x1UL << 2) 
#define GPIOK_IDR_ID2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOK_IDR_ID3          (0x1UL << 3) 
#define GPIOK_IDR_ID3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOK_IDR_ID4          (0x1UL << 4) 
#define GPIOK_IDR_ID4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOK_IDR_ID5          (0x1UL << 5) 
#define GPIOK_IDR_ID5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOK_IDR_ID6          (0x1UL << 6) 
#define GPIOK_IDR_ID6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOK_IDR_ID7          (0x1UL << 7) 
#define GPIOK_IDR_ID7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOK_IDR_ID8          (0x1UL << 8) 
#define GPIOK_IDR_ID8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOK_IDR_ID9          (0x1UL << 9) 
#define GPIOK_IDR_ID9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOK_IDR_ID10          (0x1UL << 10) 
#define GPIOK_IDR_ID10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOK_IDR_ID11          (0x1UL << 11) 
#define GPIOK_IDR_ID11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOK_IDR_ID12          (0x1UL << 12) 
#define GPIOK_IDR_ID12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOK_IDR_ID13          (0x1UL << 13) 
#define GPIOK_IDR_ID13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOK_IDR_ID14          (0x1UL << 14) 
#define GPIOK_IDR_ID14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOK_IDR_ID15          (0x1UL << 15) 
#define GPIOK_IDR_ID15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOK_ODR_OD0          (0x1UL << 0) 
#define GPIOK_ODR_OD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOK_ODR_OD1          (0x1UL << 1) 
#define GPIOK_ODR_OD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOK_ODR_OD2          (0x1UL << 2) 
#define GPIOK_ODR_OD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOK_ODR_OD3          (0x1UL << 3) 
#define GPIOK_ODR_OD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOK_ODR_OD4          (0x1UL << 4) 
#define GPIOK_ODR_OD4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOK_ODR_OD5          (0x1UL << 5) 
#define GPIOK_ODR_OD5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOK_ODR_OD6          (0x1UL << 6) 
#define GPIOK_ODR_OD6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOK_ODR_OD7          (0x1UL << 7) 
#define GPIOK_ODR_OD7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOK_ODR_OD8          (0x1UL << 8) 
#define GPIOK_ODR_OD8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOK_ODR_OD9          (0x1UL << 9) 
#define GPIOK_ODR_OD9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOK_ODR_OD10          (0x1UL << 10) 
#define GPIOK_ODR_OD10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOK_ODR_OD11          (0x1UL << 11) 
#define GPIOK_ODR_OD11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOK_ODR_OD12          (0x1UL << 12) 
#define GPIOK_ODR_OD12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOK_ODR_OD13          (0x1UL << 13) 
#define GPIOK_ODR_OD13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOK_ODR_OD14          (0x1UL << 14) 
#define GPIOK_ODR_OD14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOK_ODR_OD15          (0x1UL << 15) 
#define GPIOK_ODR_OD15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOK_BSRR_BS0          (0x1UL << 0) 
#define GPIOK_BSRR_BS0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOK_BSRR_BS1          (0x1UL << 1) 
#define GPIOK_BSRR_BS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOK_BSRR_BS2          (0x1UL << 2) 
#define GPIOK_BSRR_BS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOK_BSRR_BS3          (0x1UL << 3) 
#define GPIOK_BSRR_BS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOK_BSRR_BS4          (0x1UL << 4) 
#define GPIOK_BSRR_BS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOK_BSRR_BS5          (0x1UL << 5) 
#define GPIOK_BSRR_BS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOK_BSRR_BS6          (0x1UL << 6) 
#define GPIOK_BSRR_BS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOK_BSRR_BS7          (0x1UL << 7) 
#define GPIOK_BSRR_BS7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOK_BSRR_BS8          (0x1UL << 8) 
#define GPIOK_BSRR_BS8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOK_BSRR_BS9          (0x1UL << 9) 
#define GPIOK_BSRR_BS9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOK_BSRR_BS10          (0x1UL << 10) 
#define GPIOK_BSRR_BS10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOK_BSRR_BS11          (0x1UL << 11) 
#define GPIOK_BSRR_BS11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOK_BSRR_BS12          (0x1UL << 12) 
#define GPIOK_BSRR_BS12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOK_BSRR_BS13          (0x1UL << 13) 
#define GPIOK_BSRR_BS13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOK_BSRR_BS14          (0x1UL << 14) 
#define GPIOK_BSRR_BS14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOK_BSRR_BS15          (0x1UL << 15) 
#define GPIOK_BSRR_BS15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOK_BSRR_BR0          (0x1UL << 16) 
#define GPIOK_BSRR_BR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOK_BSRR_BR1          (0x1UL << 17) 
#define GPIOK_BSRR_BR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define GPIOK_BSRR_BR2          (0x1UL << 18) 
#define GPIOK_BSRR_BR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define GPIOK_BSRR_BR3          (0x1UL << 19) 
#define GPIOK_BSRR_BR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define GPIOK_BSRR_BR4          (0x1UL << 20) 
#define GPIOK_BSRR_BR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define GPIOK_BSRR_BR5          (0x1UL << 21) 
#define GPIOK_BSRR_BR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define GPIOK_BSRR_BR6          (0x1UL << 22) 
#define GPIOK_BSRR_BR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define GPIOK_BSRR_BR7          (0x1UL << 23) 
#define GPIOK_BSRR_BR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define GPIOK_BSRR_BR8          (0x1UL << 24) 
#define GPIOK_BSRR_BR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define GPIOK_BSRR_BR9          (0x1UL << 25) 
#define GPIOK_BSRR_BR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define GPIOK_BSRR_BR10          (0x1UL << 26) 
#define GPIOK_BSRR_BR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define GPIOK_BSRR_BR11          (0x1UL << 27) 
#define GPIOK_BSRR_BR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define GPIOK_BSRR_BR12          (0x1UL << 28) 
#define GPIOK_BSRR_BR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define GPIOK_BSRR_BR13          (0x1UL << 29) 
#define GPIOK_BSRR_BR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define GPIOK_BSRR_BR14          (0x1UL << 30) 
#define GPIOK_BSRR_BR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define GPIOK_BSRR_BR15          (0x1UL << 31) 
#define GPIOK_BSRR_BR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define GPIOK_LCKR_LCK0          (0x1UL << 0) 
#define GPIOK_LCKR_LCK0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define GPIOK_LCKR_LCK1          (0x1UL << 1) 
#define GPIOK_LCKR_LCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define GPIOK_LCKR_LCK2          (0x1UL << 2) 
#define GPIOK_LCKR_LCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define GPIOK_LCKR_LCK3          (0x1UL << 3) 
#define GPIOK_LCKR_LCK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define GPIOK_LCKR_LCK4          (0x1UL << 4) 
#define GPIOK_LCKR_LCK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define GPIOK_LCKR_LCK5          (0x1UL << 5) 
#define GPIOK_LCKR_LCK5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define GPIOK_LCKR_LCK6          (0x1UL << 6) 
#define GPIOK_LCKR_LCK6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define GPIOK_LCKR_LCK7          (0x1UL << 7) 
#define GPIOK_LCKR_LCK7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define GPIOK_LCKR_LCK8          (0x1UL << 8) 
#define GPIOK_LCKR_LCK8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define GPIOK_LCKR_LCK9          (0x1UL << 9) 
#define GPIOK_LCKR_LCK9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define GPIOK_LCKR_LCK10          (0x1UL << 10) 
#define GPIOK_LCKR_LCK10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define GPIOK_LCKR_LCK11          (0x1UL << 11) 
#define GPIOK_LCKR_LCK11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define GPIOK_LCKR_LCK12          (0x1UL << 12) 
#define GPIOK_LCKR_LCK12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define GPIOK_LCKR_LCK13          (0x1UL << 13) 
#define GPIOK_LCKR_LCK13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define GPIOK_LCKR_LCK14          (0x1UL << 14) 
#define GPIOK_LCKR_LCK14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define GPIOK_LCKR_LCK15          (0x1UL << 15) 
#define GPIOK_LCKR_LCK15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define GPIOK_LCKR_LCKK          (0x1UL << 16) 
#define GPIOK_LCKR_LCKK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define GPIOK_AFRL_AFSEL0          (0xFUL << 0) 
#define GPIOK_AFRL_AFSEL0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOK_AFRL_AFSEL1          (0xFUL << 4) 
#define GPIOK_AFRL_AFSEL1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOK_AFRL_AFSEL2          (0xFUL << 8) 
#define GPIOK_AFRL_AFSEL2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOK_AFRL_AFSEL3          (0xFUL << 12) 
#define GPIOK_AFRL_AFSEL3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOK_AFRL_AFSEL4          (0xFUL << 16) 
#define GPIOK_AFRL_AFSEL4_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOK_AFRL_AFSEL5          (0xFUL << 20) 
#define GPIOK_AFRL_AFSEL5_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOK_AFRL_AFSEL6          (0xFUL << 24) 
#define GPIOK_AFRL_AFSEL6_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOK_AFRL_AFSEL7          (0xFUL << 28) 
#define GPIOK_AFRL_AFSEL7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define GPIOK_AFRH_AFSEL8          (0xFUL << 0) 
#define GPIOK_AFRH_AFSEL8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define GPIOK_AFRH_AFSEL9          (0xFUL << 4) 
#define GPIOK_AFRH_AFSEL9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define GPIOK_AFRH_AFSEL10          (0xFUL << 8) 
#define GPIOK_AFRH_AFSEL10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define GPIOK_AFRH_AFSEL11          (0xFUL << 12) 
#define GPIOK_AFRH_AFSEL11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define GPIOK_AFRH_AFSEL12          (0xFUL << 16) 
#define GPIOK_AFRH_AFSEL12_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define GPIOK_AFRH_AFSEL13          (0xFUL << 20) 
#define GPIOK_AFRH_AFSEL13_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define GPIOK_AFRH_AFSEL14          (0xFUL << 24) 
#define GPIOK_AFRH_AFSEL14_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define GPIOK_AFRH_AFSEL15          (0xFUL << 28) 
#define GPIOK_AFRH_AFSEL15_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)

#define GPIOK  ((struct GPIOK*)(0x58022800UL))



struct JPEG {
  volatile uint32_t CONFR0;
  volatile uint32_t CONFR1;
  volatile uint32_t CONFR2;
  volatile uint32_t CONFR3;
  volatile uint32_t CONFRN1;
  volatile uint32_t CONFRN2;
  volatile uint32_t CONFRN3;
  volatile uint32_t CONFRN4;
  volatile const uint32_t RESERVED_32[4];
  volatile uint32_t CR;
  volatile const uint32_t SR;
  volatile uint32_t CFR;
  volatile const uint32_t RESERVED_60;
  volatile uint32_t DIR;
  volatile const uint32_t DOR;
};
#define JPEG_CONFR0_START          (0x1UL << 0) 
#define JPEG_CONFR0_START_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define JPEG_CONFR1_NF          (0x3UL << 0) 
#define JPEG_CONFR1_NF_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define JPEG_CONFR1_DE          (0x1UL << 3) 
#define JPEG_CONFR1_DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define JPEG_CONFR1_COLORSPACE          (0x3UL << 4) 
#define JPEG_CONFR1_COLORSPACE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define JPEG_CONFR1_NS          (0x3UL << 6) 
#define JPEG_CONFR1_NS_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define JPEG_CONFR1_HDR          (0x1UL << 8) 
#define JPEG_CONFR1_HDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define JPEG_CONFR1_YSIZE          (0xFFFFUL << 16) 
#define JPEG_CONFR1_YSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define JPEG_CONFR2_NMCU          (0x3FFFFFFUL << 0) 
#define JPEG_CONFR2_NMCU_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define JPEG_CONFR3_XSIZE          (0xFFFFUL << 16) 
#define JPEG_CONFR3_XSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define JPEG_CONFRN1_HD          (0x1UL << 0) 
#define JPEG_CONFRN1_HD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define JPEG_CONFRN1_HA          (0x1UL << 1) 
#define JPEG_CONFRN1_HA_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define JPEG_CONFRN1_QT          (0x3UL << 2) 
#define JPEG_CONFRN1_QT_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define JPEG_CONFRN1_NB          (0xFUL << 4) 
#define JPEG_CONFRN1_NB_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define JPEG_CONFRN1_VSF          (0xFUL << 8) 
#define JPEG_CONFRN1_VSF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define JPEG_CONFRN1_HSF          (0xFUL << 12) 
#define JPEG_CONFRN1_HSF_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define JPEG_CONFRN2_HD          (0x1UL << 0) 
#define JPEG_CONFRN2_HD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define JPEG_CONFRN2_HA          (0x1UL << 1) 
#define JPEG_CONFRN2_HA_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define JPEG_CONFRN2_QT          (0x3UL << 2) 
#define JPEG_CONFRN2_QT_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define JPEG_CONFRN2_NB          (0xFUL << 4) 
#define JPEG_CONFRN2_NB_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define JPEG_CONFRN2_VSF          (0xFUL << 8) 
#define JPEG_CONFRN2_VSF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define JPEG_CONFRN2_HSF          (0xFUL << 12) 
#define JPEG_CONFRN2_HSF_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define JPEG_CONFRN3_HD          (0x1UL << 0) 
#define JPEG_CONFRN3_HD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define JPEG_CONFRN3_HA          (0x1UL << 1) 
#define JPEG_CONFRN3_HA_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define JPEG_CONFRN3_QT          (0x3UL << 2) 
#define JPEG_CONFRN3_QT_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define JPEG_CONFRN3_NB          (0xFUL << 4) 
#define JPEG_CONFRN3_NB_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define JPEG_CONFRN3_VSF          (0xFUL << 8) 
#define JPEG_CONFRN3_VSF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define JPEG_CONFRN3_HSF          (0xFUL << 12) 
#define JPEG_CONFRN3_HSF_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define JPEG_CONFRN4_HD          (0x1UL << 0) 
#define JPEG_CONFRN4_HD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define JPEG_CONFRN4_HA          (0x1UL << 1) 
#define JPEG_CONFRN4_HA_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define JPEG_CONFRN4_QT          (0x3UL << 2) 
#define JPEG_CONFRN4_QT_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define JPEG_CONFRN4_NB          (0xFUL << 4) 
#define JPEG_CONFRN4_NB_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define JPEG_CONFRN4_VSF          (0xFUL << 8) 
#define JPEG_CONFRN4_VSF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define JPEG_CONFRN4_HSF          (0xFUL << 12) 
#define JPEG_CONFRN4_HSF_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define JPEG_CR_JCEN          (0x1UL << 0) 
#define JPEG_CR_JCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define JPEG_CR_IFTIE          (0x1UL << 1) 
#define JPEG_CR_IFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define JPEG_CR_IFNFIE          (0x1UL << 2) 
#define JPEG_CR_IFNFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define JPEG_CR_OFTIE          (0x1UL << 3) 
#define JPEG_CR_OFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define JPEG_CR_OFNEIE          (0x1UL << 4) 
#define JPEG_CR_OFNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define JPEG_CR_EOCIE          (0x1UL << 5) 
#define JPEG_CR_EOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define JPEG_CR_HPDIE          (0x1UL << 6) 
#define JPEG_CR_HPDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define JPEG_CR_IDMAEN          (0x1UL << 11) 
#define JPEG_CR_IDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define JPEG_CR_ODMAEN          (0x1UL << 12) 
#define JPEG_CR_ODMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define JPEG_CR_IFF          (0x1UL << 13) 
#define JPEG_CR_IFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define JPEG_CR_OFF          (0x1UL << 14) 
#define JPEG_CR_OFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define JPEG_SR_IFTF          (0x1UL << 1) 
#define JPEG_SR_IFTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define JPEG_SR_IFNFF          (0x1UL << 2) 
#define JPEG_SR_IFNFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define JPEG_SR_OFTF          (0x1UL << 3) 
#define JPEG_SR_OFTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define JPEG_SR_OFNEF          (0x1UL << 4) 
#define JPEG_SR_OFNEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define JPEG_SR_EOCF          (0x1UL << 5) 
#define JPEG_SR_EOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define JPEG_SR_HPDF          (0x1UL << 6) 
#define JPEG_SR_HPDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define JPEG_SR_COF          (0x1UL << 7) 
#define JPEG_SR_COF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define JPEG_CFR_CEOCF          (0x1UL << 5) 
#define JPEG_CFR_CEOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define JPEG_CFR_CHPDF          (0x1UL << 6) 
#define JPEG_CFR_CHPDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define JPEG_DIR_DATAIN          (0xFFFFFFFFUL << 0) 
#define JPEG_DIR_DATAIN_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define JPEG_DOR_DATAOUT          (0xFFFFFFFFUL << 0) 
#define JPEG_DOR_DATAOUT_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define JPEG  ((struct JPEG*)(0x52003000UL))



struct MDMA {
  volatile const uint32_t MDMA_GISR0;
  volatile const uint32_t RESERVED_4[15];
  volatile const uint32_t MDMA_C0ISR;
  volatile uint32_t MDMA_C0IFCR;
  volatile const uint32_t MDMA_C0ESR;
  volatile uint32_t MDMA_C0CR;
  volatile uint32_t MDMA_C0TCR;
  volatile uint32_t MDMA_C0BNDTR;
  volatile uint32_t MDMA_C0SAR;
  volatile uint32_t MDMA_C0DAR;
  volatile uint32_t MDMA_C0BRUR;
  volatile uint32_t MDMA_C0LAR;
  volatile uint32_t MDMA_C0TBR;
  volatile const uint32_t RESERVED_108;
  volatile uint32_t MDMA_C0MAR;
  volatile uint32_t MDMA_C0MDR;
  volatile const uint32_t RESERVED_120[2];
  volatile const uint32_t MDMA_C1ISR;
  volatile uint32_t MDMA_C1IFCR;
  volatile const uint32_t MDMA_C1ESR;
  volatile uint32_t MDMA_C1CR;
  volatile uint32_t MDMA_C1TCR;
  volatile uint32_t MDMA_C1BNDTR;
  volatile uint32_t MDMA_C1SAR;
  volatile uint32_t MDMA_C1DAR;
  volatile uint32_t MDMA_C1BRUR;
  volatile uint32_t MDMA_C1LAR;
  volatile uint32_t MDMA_C1TBR;
  volatile const uint32_t RESERVED_172;
  volatile uint32_t MDMA_C1MAR;
  volatile uint32_t MDMA_C1MDR;
  volatile const uint32_t RESERVED_184[2];
  volatile const uint32_t MDMA_C2ISR;
  volatile uint32_t MDMA_C2IFCR;
  volatile const uint32_t MDMA_C2ESR;
  volatile uint32_t MDMA_C2CR;
  volatile uint32_t MDMA_C2TCR;
  volatile uint32_t MDMA_C2BNDTR;
  volatile uint32_t MDMA_C2SAR;
  volatile uint32_t MDMA_C2DAR;
  volatile uint32_t MDMA_C2BRUR;
  volatile uint32_t MDMA_C2LAR;
  volatile uint32_t MDMA_C2TBR;
  volatile const uint32_t RESERVED_236;
  volatile uint32_t MDMA_C2MAR;
  volatile uint32_t MDMA_C2MDR;
  volatile const uint32_t RESERVED_248[2];
  volatile const uint32_t MDMA_C3ISR;
  volatile uint32_t MDMA_C3IFCR;
  volatile const uint32_t MDMA_C3ESR;
  volatile uint32_t MDMA_C3CR;
  volatile uint32_t MDMA_C3TCR;
  volatile uint32_t MDMA_C3BNDTR;
  volatile uint32_t MDMA_C3SAR;
  volatile uint32_t MDMA_C3DAR;
  volatile uint32_t MDMA_C3BRUR;
  volatile uint32_t MDMA_C3LAR;
  volatile uint32_t MDMA_C3TBR;
  volatile const uint32_t RESERVED_300;
  volatile uint32_t MDMA_C3MAR;
  volatile uint32_t MDMA_C3MDR;
  volatile const uint32_t RESERVED_312[2];
  volatile const uint32_t MDMA_C4ISR;
  volatile uint32_t MDMA_C4IFCR;
  volatile const uint32_t MDMA_C4ESR;
  volatile uint32_t MDMA_C4CR;
  volatile uint32_t MDMA_C4TCR;
  volatile uint32_t MDMA_C4BNDTR;
  volatile uint32_t MDMA_C4SAR;
  volatile uint32_t MDMA_C4DAR;
  volatile uint32_t MDMA_C4BRUR;
  volatile uint32_t MDMA_C4LAR;
  volatile uint32_t MDMA_C4TBR;
  volatile const uint32_t RESERVED_364;
  volatile uint32_t MDMA_C4MAR;
  volatile uint32_t MDMA_C4MDR;
  volatile const uint32_t RESERVED_376[2];
  volatile const uint32_t MDMA_C5ISR;
  volatile uint32_t MDMA_C5IFCR;
  volatile const uint32_t MDMA_C5ESR;
  volatile uint32_t MDMA_C5CR;
  volatile uint32_t MDMA_C5TCR;
  volatile uint32_t MDMA_C5BNDTR;
  volatile uint32_t MDMA_C5SAR;
  volatile uint32_t MDMA_C5DAR;
  volatile uint32_t MDMA_C5BRUR;
  volatile uint32_t MDMA_C5LAR;
  volatile uint32_t MDMA_C5TBR;
  volatile const uint32_t RESERVED_428;
  volatile uint32_t MDMA_C5MAR;
  volatile uint32_t MDMA_C5MDR;
  volatile const uint32_t RESERVED_440[2];
  volatile const uint32_t MDMA_C6ISR;
  volatile uint32_t MDMA_C6IFCR;
  volatile const uint32_t MDMA_C6ESR;
  volatile uint32_t MDMA_C6CR;
  volatile uint32_t MDMA_C6TCR;
  volatile uint32_t MDMA_C6BNDTR;
  volatile uint32_t MDMA_C6SAR;
  volatile uint32_t MDMA_C6DAR;
  volatile uint32_t MDMA_C6BRUR;
  volatile uint32_t MDMA_C6LAR;
  volatile uint32_t MDMA_C6TBR;
  volatile const uint32_t RESERVED_492;
  volatile uint32_t MDMA_C6MAR;
  volatile uint32_t MDMA_C6MDR;
  volatile const uint32_t RESERVED_504[2];
  volatile const uint32_t MDMA_C7ISR;
  volatile uint32_t MDMA_C7IFCR;
  volatile const uint32_t MDMA_C7ESR;
  volatile uint32_t MDMA_C7CR;
  volatile uint32_t MDMA_C7TCR;
  volatile uint32_t MDMA_C7BNDTR;
  volatile uint32_t MDMA_C7SAR;
  volatile uint32_t MDMA_C7DAR;
  volatile uint32_t MDMA_C7BRUR;
  volatile uint32_t MDMA_C7LAR;
  volatile uint32_t MDMA_C7TBR;
  volatile const uint32_t RESERVED_556;
  volatile uint32_t MDMA_C7MAR;
  volatile uint32_t MDMA_C7MDR;
  volatile const uint32_t RESERVED_568[2];
  volatile const uint32_t MDMA_C8ISR;
  volatile uint32_t MDMA_C8IFCR;
  volatile const uint32_t MDMA_C8ESR;
  volatile uint32_t MDMA_C8CR;
  volatile uint32_t MDMA_C8TCR;
  volatile uint32_t MDMA_C8BNDTR;
  volatile uint32_t MDMA_C8SAR;
  volatile uint32_t MDMA_C8DAR;
  volatile uint32_t MDMA_C8BRUR;
  volatile uint32_t MDMA_C8LAR;
  volatile uint32_t MDMA_C8TBR;
  volatile const uint32_t RESERVED_620;
  volatile uint32_t MDMA_C8MAR;
  volatile uint32_t MDMA_C8MDR;
  volatile const uint32_t RESERVED_632[2];
  volatile const uint32_t MDMA_C9ISR;
  volatile uint32_t MDMA_C9IFCR;
  volatile const uint32_t MDMA_C9ESR;
  volatile uint32_t MDMA_C9CR;
  volatile uint32_t MDMA_C9TCR;
  volatile uint32_t MDMA_C9BNDTR;
  volatile uint32_t MDMA_C9SAR;
  volatile uint32_t MDMA_C9DAR;
  volatile uint32_t MDMA_C9BRUR;
  volatile uint32_t MDMA_C9LAR;
  volatile uint32_t MDMA_C9TBR;
  volatile const uint32_t RESERVED_684;
  volatile uint32_t MDMA_C9MAR;
  volatile uint32_t MDMA_C9MDR;
  volatile const uint32_t RESERVED_696[2];
  volatile const uint32_t MDMA_C10ISR;
  volatile uint32_t MDMA_C10IFCR;
  volatile const uint32_t MDMA_C10ESR;
  volatile uint32_t MDMA_C10CR;
  volatile uint32_t MDMA_C10TCR;
  volatile uint32_t MDMA_C10BNDTR;
  volatile uint32_t MDMA_C10SAR;
  volatile uint32_t MDMA_C10DAR;
  volatile uint32_t MDMA_C10BRUR;
  volatile uint32_t MDMA_C10LAR;
  volatile uint32_t MDMA_C10TBR;
  volatile const uint32_t RESERVED_748;
  volatile uint32_t MDMA_C10MAR;
  volatile uint32_t MDMA_C10MDR;
  volatile const uint32_t RESERVED_760[2];
  volatile const uint32_t MDMA_C11ISR;
  volatile uint32_t MDMA_C11IFCR;
  volatile const uint32_t MDMA_C11ESR;
  volatile uint32_t MDMA_C11CR;
  volatile uint32_t MDMA_C11TCR;
  volatile uint32_t MDMA_C11BNDTR;
  volatile uint32_t MDMA_C11SAR;
  volatile uint32_t MDMA_C11DAR;
  volatile uint32_t MDMA_C11BRUR;
  volatile uint32_t MDMA_C11LAR;
  volatile uint32_t MDMA_C11TBR;
  volatile const uint32_t RESERVED_812;
  volatile uint32_t MDMA_C11MAR;
  volatile uint32_t MDMA_C11MDR;
  volatile const uint32_t RESERVED_824[2];
  volatile const uint32_t MDMA_C12ISR;
  volatile uint32_t MDMA_C12IFCR;
  volatile const uint32_t MDMA_C12ESR;
  volatile uint32_t MDMA_C12CR;
  volatile uint32_t MDMA_C12TCR;
  volatile uint32_t MDMA_C12BNDTR;
  volatile uint32_t MDMA_C12SAR;
  volatile uint32_t MDMA_C12DAR;
  volatile uint32_t MDMA_C12BRUR;
  volatile uint32_t MDMA_C12LAR;
  volatile uint32_t MDMA_C12TBR;
  volatile const uint32_t RESERVED_876;
  volatile uint32_t MDMA_C12MAR;
  volatile uint32_t MDMA_C12MDR;
  volatile const uint32_t RESERVED_888[2];
  volatile const uint32_t MDMA_C13ISR;
  volatile uint32_t MDMA_C13IFCR;
  volatile const uint32_t MDMA_C13ESR;
  volatile uint32_t MDMA_C13CR;
  volatile uint32_t MDMA_C13TCR;
  volatile uint32_t MDMA_C13BNDTR;
  volatile uint32_t MDMA_C13SAR;
  volatile uint32_t MDMA_C13DAR;
  volatile uint32_t MDMA_C13BRUR;
  volatile uint32_t MDMA_C13LAR;
  volatile uint32_t MDMA_C13TBR;
  volatile const uint32_t RESERVED_940;
  volatile uint32_t MDMA_C13MAR;
  volatile uint32_t MDMA_C13MDR;
  volatile const uint32_t RESERVED_952[2];
  volatile const uint32_t MDMA_C14ISR;
  volatile uint32_t MDMA_C14IFCR;
  volatile const uint32_t MDMA_C14ESR;
  volatile uint32_t MDMA_C14CR;
  volatile uint32_t MDMA_C14TCR;
  volatile uint32_t MDMA_C14BNDTR;
  volatile uint32_t MDMA_C14SAR;
  volatile uint32_t MDMA_C14DAR;
  volatile uint32_t MDMA_C14BRUR;
  volatile uint32_t MDMA_C14LAR;
  volatile uint32_t MDMA_C14TBR;
  volatile const uint32_t RESERVED_1004;
  volatile uint32_t MDMA_C14MAR;
  volatile uint32_t MDMA_C14MDR;
  volatile const uint32_t RESERVED_1016[2];
  volatile const uint32_t MDMA_C15ISR;
  volatile uint32_t MDMA_C15IFCR;
  volatile const uint32_t MDMA_C15ESR;
  volatile uint32_t MDMA_C15CR;
  volatile uint32_t MDMA_C15TCR;
  volatile uint32_t MDMA_C15BNDTR;
  volatile uint32_t MDMA_C15SAR;
  volatile uint32_t MDMA_C15DAR;
  volatile uint32_t MDMA_C15BRUR;
  volatile uint32_t MDMA_C15LAR;
  volatile uint32_t MDMA_C15TBR;
  volatile const uint32_t RESERVED_1068;
  volatile uint32_t MDMA_C15MAR;
  volatile uint32_t MDMA_C15MDR;
};
#define MDMA_MDMA_GISR0_GIF0          (0x1UL << 0) 
#define MDMA_MDMA_GISR0_GIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_GISR0_GIF1          (0x1UL << 1) 
#define MDMA_MDMA_GISR0_GIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_GISR0_GIF2          (0x1UL << 2) 
#define MDMA_MDMA_GISR0_GIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_GISR0_GIF3          (0x1UL << 3) 
#define MDMA_MDMA_GISR0_GIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_GISR0_GIF4          (0x1UL << 4) 
#define MDMA_MDMA_GISR0_GIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_GISR0_GIF5          (0x1UL << 5) 
#define MDMA_MDMA_GISR0_GIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_GISR0_GIF6          (0x1UL << 6) 
#define MDMA_MDMA_GISR0_GIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define MDMA_MDMA_GISR0_GIF7          (0x1UL << 7) 
#define MDMA_MDMA_GISR0_GIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_GISR0_GIF8          (0x1UL << 8) 
#define MDMA_MDMA_GISR0_GIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_GISR0_GIF9          (0x1UL << 9) 
#define MDMA_MDMA_GISR0_GIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_GISR0_GIF10          (0x1UL << 10) 
#define MDMA_MDMA_GISR0_GIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_GISR0_GIF11          (0x1UL << 11) 
#define MDMA_MDMA_GISR0_GIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_GISR0_GIF12          (0x1UL << 12) 
#define MDMA_MDMA_GISR0_GIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_GISR0_GIF13          (0x1UL << 13) 
#define MDMA_MDMA_GISR0_GIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_GISR0_GIF14          (0x1UL << 14) 
#define MDMA_MDMA_GISR0_GIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_GISR0_GIF15          (0x1UL << 15) 
#define MDMA_MDMA_GISR0_GIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define MDMA_MDMA_C0ISR_TEIF0          (0x1UL << 0) 
#define MDMA_MDMA_C0ISR_TEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C0ISR_CTCIF0          (0x1UL << 1) 
#define MDMA_MDMA_C0ISR_CTCIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C0ISR_BRTIF0          (0x1UL << 2) 
#define MDMA_MDMA_C0ISR_BRTIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C0ISR_BTIF0          (0x1UL << 3) 
#define MDMA_MDMA_C0ISR_BTIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C0ISR_TCIF0          (0x1UL << 4) 
#define MDMA_MDMA_C0ISR_TCIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C0ISR_CRQA0          (0x1UL << 16) 
#define MDMA_MDMA_C0ISR_CRQA0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C0IFCR_CTEIF0          (0x1UL << 0) 
#define MDMA_MDMA_C0IFCR_CTEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C0IFCR_CCTCIF0          (0x1UL << 1) 
#define MDMA_MDMA_C0IFCR_CCTCIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C0IFCR_CBRTIF0          (0x1UL << 2) 
#define MDMA_MDMA_C0IFCR_CBRTIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C0IFCR_CBTIF0          (0x1UL << 3) 
#define MDMA_MDMA_C0IFCR_CBTIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C0IFCR_CLTCIF0          (0x1UL << 4) 
#define MDMA_MDMA_C0IFCR_CLTCIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C0ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C0ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C0ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C0ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C0ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C0ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C0ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C0ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C0ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C0ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C0ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C0ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C0CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C0CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C0CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C0CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C0CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C0CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C0CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C0CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C0CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C0CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C0CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C0CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C0CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C0CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C0CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C0CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C0CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C0CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C0CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C0CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C0CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C0CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C0TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C0TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C0TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C0TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C0TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C0TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C0TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C0TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C0TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C0TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C0TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C0TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C0TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C0TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C0TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C0TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C0TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C0TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C0TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C0TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C0TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C0TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C0TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C0TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C0TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C0TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C0TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C0TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C0BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C0BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C0BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C0BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C0BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C0BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C0BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C0BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C0SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C0SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C0DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C0DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C0BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C0BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C0BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C0BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C0LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C0LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C0TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C0TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C0TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C0TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C0TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C0TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C0MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C0MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C0MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C0MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C1ISR_TEIF1          (0x1UL << 0) 
#define MDMA_MDMA_C1ISR_TEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C1ISR_CTCIF1          (0x1UL << 1) 
#define MDMA_MDMA_C1ISR_CTCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C1ISR_BRTIF1          (0x1UL << 2) 
#define MDMA_MDMA_C1ISR_BRTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C1ISR_BTIF1          (0x1UL << 3) 
#define MDMA_MDMA_C1ISR_BTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C1ISR_TCIF1          (0x1UL << 4) 
#define MDMA_MDMA_C1ISR_TCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C1ISR_CRQA1          (0x1UL << 16) 
#define MDMA_MDMA_C1ISR_CRQA1_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C1IFCR_CTEIF1          (0x1UL << 0) 
#define MDMA_MDMA_C1IFCR_CTEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C1IFCR_CCTCIF1          (0x1UL << 1) 
#define MDMA_MDMA_C1IFCR_CCTCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C1IFCR_CBRTIF1          (0x1UL << 2) 
#define MDMA_MDMA_C1IFCR_CBRTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C1IFCR_CBTIF1          (0x1UL << 3) 
#define MDMA_MDMA_C1IFCR_CBTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C1IFCR_CLTCIF1          (0x1UL << 4) 
#define MDMA_MDMA_C1IFCR_CLTCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C1ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C1ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C1ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C1ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C1ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C1ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C1ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C1ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C1ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C1ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C1ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C1ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C1CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C1CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C1CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C1CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C1CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C1CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C1CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C1CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C1CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C1CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C1CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C1CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C1CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C1CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C1CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C1CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C1CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C1CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C1CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C1CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C1CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C1CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C1TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C1TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C1TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C1TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C1TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C1TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C1TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C1TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C1TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C1TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C1TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C1TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C1TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C1TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C1TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C1TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C1TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C1TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C1TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C1TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C1TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C1TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C1TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C1TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C1TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C1TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C1TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C1TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C1BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C1BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C1BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C1BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C1BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C1BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C1BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C1BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C1SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C1SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C1DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C1DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C1BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C1BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C1BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C1BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C1LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C1LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C1TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C1TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C1TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C1TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C1TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C1TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C1MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C1MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C1MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C1MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C2ISR_TEIF2          (0x1UL << 0) 
#define MDMA_MDMA_C2ISR_TEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C2ISR_CTCIF2          (0x1UL << 1) 
#define MDMA_MDMA_C2ISR_CTCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C2ISR_BRTIF2          (0x1UL << 2) 
#define MDMA_MDMA_C2ISR_BRTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C2ISR_BTIF2          (0x1UL << 3) 
#define MDMA_MDMA_C2ISR_BTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C2ISR_TCIF2          (0x1UL << 4) 
#define MDMA_MDMA_C2ISR_TCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C2ISR_CRQA2          (0x1UL << 16) 
#define MDMA_MDMA_C2ISR_CRQA2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C2IFCR_CTEIF2          (0x1UL << 0) 
#define MDMA_MDMA_C2IFCR_CTEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C2IFCR_CCTCIF2          (0x1UL << 1) 
#define MDMA_MDMA_C2IFCR_CCTCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C2IFCR_CBRTIF2          (0x1UL << 2) 
#define MDMA_MDMA_C2IFCR_CBRTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C2IFCR_CBTIF2          (0x1UL << 3) 
#define MDMA_MDMA_C2IFCR_CBTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C2IFCR_CLTCIF2          (0x1UL << 4) 
#define MDMA_MDMA_C2IFCR_CLTCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C2ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C2ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C2ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C2ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C2ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C2ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C2ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C2ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C2ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C2ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C2ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C2ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C2CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C2CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C2CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C2CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C2CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C2CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C2CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C2CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C2CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C2CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C2CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C2CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C2CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C2CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C2CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C2CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C2CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C2CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C2CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C2CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C2CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C2CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C2TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C2TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C2TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C2TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C2TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C2TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C2TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C2TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C2TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C2TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C2TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C2TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C2TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C2TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C2TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C2TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C2TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C2TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C2TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C2TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C2TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C2TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C2TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C2TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C2TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C2TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C2TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C2TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C2BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C2BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C2BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C2BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C2BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C2BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C2BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C2BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C2SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C2SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C2DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C2DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C2BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C2BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C2BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C2BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C2LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C2LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C2TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C2TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C2TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C2TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C2TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C2TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C2MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C2MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C2MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C2MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C3ISR_TEIF3          (0x1UL << 0) 
#define MDMA_MDMA_C3ISR_TEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C3ISR_CTCIF3          (0x1UL << 1) 
#define MDMA_MDMA_C3ISR_CTCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C3ISR_BRTIF3          (0x1UL << 2) 
#define MDMA_MDMA_C3ISR_BRTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C3ISR_BTIF3          (0x1UL << 3) 
#define MDMA_MDMA_C3ISR_BTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C3ISR_TCIF3          (0x1UL << 4) 
#define MDMA_MDMA_C3ISR_TCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C3ISR_CRQA3          (0x1UL << 16) 
#define MDMA_MDMA_C3ISR_CRQA3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C3IFCR_CTEIF3          (0x1UL << 0) 
#define MDMA_MDMA_C3IFCR_CTEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C3IFCR_CCTCIF3          (0x1UL << 1) 
#define MDMA_MDMA_C3IFCR_CCTCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C3IFCR_CBRTIF3          (0x1UL << 2) 
#define MDMA_MDMA_C3IFCR_CBRTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C3IFCR_CBTIF3          (0x1UL << 3) 
#define MDMA_MDMA_C3IFCR_CBTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C3IFCR_CLTCIF3          (0x1UL << 4) 
#define MDMA_MDMA_C3IFCR_CLTCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C3ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C3ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C3ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C3ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C3ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C3ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C3ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C3ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C3ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C3ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C3ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C3ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C3CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C3CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C3CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C3CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C3CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C3CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C3CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C3CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C3CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C3CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C3CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C3CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C3CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C3CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C3CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C3CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C3CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C3CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C3CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C3CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C3CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C3CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C3TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C3TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C3TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C3TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C3TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C3TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C3TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C3TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C3TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C3TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C3TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C3TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C3TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C3TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C3TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C3TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C3TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C3TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C3TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C3TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C3TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C3TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C3TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C3TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C3TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C3TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C3TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C3TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C3BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C3BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C3BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C3BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C3BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C3BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C3BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C3BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C3SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C3SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C3DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C3DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C3BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C3BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C3BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C3BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C3LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C3LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C3TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C3TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C3TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C3TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C3TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C3TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C3MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C3MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C3MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C3MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C4ISR_TEIF4          (0x1UL << 0) 
#define MDMA_MDMA_C4ISR_TEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C4ISR_CTCIF4          (0x1UL << 1) 
#define MDMA_MDMA_C4ISR_CTCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C4ISR_BRTIF4          (0x1UL << 2) 
#define MDMA_MDMA_C4ISR_BRTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C4ISR_BTIF4          (0x1UL << 3) 
#define MDMA_MDMA_C4ISR_BTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C4ISR_TCIF4          (0x1UL << 4) 
#define MDMA_MDMA_C4ISR_TCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C4ISR_CRQA4          (0x1UL << 16) 
#define MDMA_MDMA_C4ISR_CRQA4_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C4IFCR_CTEIF4          (0x1UL << 0) 
#define MDMA_MDMA_C4IFCR_CTEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C4IFCR_CCTCIF4          (0x1UL << 1) 
#define MDMA_MDMA_C4IFCR_CCTCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C4IFCR_CBRTIF4          (0x1UL << 2) 
#define MDMA_MDMA_C4IFCR_CBRTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C4IFCR_CBTIF4          (0x1UL << 3) 
#define MDMA_MDMA_C4IFCR_CBTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C4IFCR_CLTCIF4          (0x1UL << 4) 
#define MDMA_MDMA_C4IFCR_CLTCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C4ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C4ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C4ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C4ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C4ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C4ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C4ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C4ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C4ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C4ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C4ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C4ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C4CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C4CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C4CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C4CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C4CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C4CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C4CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C4CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C4CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C4CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C4CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C4CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C4CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C4CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C4CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C4CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C4CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C4CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C4CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C4CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C4CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C4CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C4TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C4TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C4TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C4TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C4TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C4TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C4TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C4TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C4TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C4TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C4TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C4TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C4TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C4TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C4TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C4TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C4TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C4TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C4TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C4TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C4TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C4TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C4TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C4TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C4TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C4TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C4TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C4TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C4BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C4BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C4BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C4BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C4BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C4BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C4BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C4BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C4SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C4SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C4DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C4DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C4BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C4BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C4BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C4BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C4LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C4LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C4TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C4TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C4TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C4TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C4TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C4TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C4MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C4MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C4MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C4MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C5ISR_TEIF5          (0x1UL << 0) 
#define MDMA_MDMA_C5ISR_TEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C5ISR_CTCIF5          (0x1UL << 1) 
#define MDMA_MDMA_C5ISR_CTCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C5ISR_BRTIF5          (0x1UL << 2) 
#define MDMA_MDMA_C5ISR_BRTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C5ISR_BTIF5          (0x1UL << 3) 
#define MDMA_MDMA_C5ISR_BTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C5ISR_TCIF5          (0x1UL << 4) 
#define MDMA_MDMA_C5ISR_TCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C5ISR_CRQA5          (0x1UL << 16) 
#define MDMA_MDMA_C5ISR_CRQA5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C5IFCR_CTEIF5          (0x1UL << 0) 
#define MDMA_MDMA_C5IFCR_CTEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C5IFCR_CCTCIF5          (0x1UL << 1) 
#define MDMA_MDMA_C5IFCR_CCTCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C5IFCR_CBRTIF5          (0x1UL << 2) 
#define MDMA_MDMA_C5IFCR_CBRTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C5IFCR_CBTIF5          (0x1UL << 3) 
#define MDMA_MDMA_C5IFCR_CBTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C5IFCR_CLTCIF5          (0x1UL << 4) 
#define MDMA_MDMA_C5IFCR_CLTCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C5ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C5ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C5ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C5ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C5ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C5ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C5ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C5ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C5ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C5ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C5ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C5ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C5CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C5CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C5CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C5CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C5CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C5CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C5CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C5CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C5CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C5CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C5CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C5CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C5CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C5CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C5CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C5CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C5CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C5CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C5CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C5CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C5CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C5CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C5TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C5TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C5TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C5TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C5TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C5TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C5TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C5TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C5TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C5TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C5TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C5TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C5TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C5TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C5TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C5TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C5TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C5TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C5TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C5TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C5TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C5TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C5TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C5TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C5TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C5TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C5TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C5TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C5BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C5BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C5BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C5BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C5BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C5BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C5BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C5BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C5SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C5SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C5DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C5DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C5BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C5BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C5BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C5BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C5LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C5LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C5TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C5TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C5TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C5TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C5TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C5TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C5MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C5MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C5MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C5MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C6ISR_TEIF6          (0x1UL << 0) 
#define MDMA_MDMA_C6ISR_TEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C6ISR_CTCIF6          (0x1UL << 1) 
#define MDMA_MDMA_C6ISR_CTCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C6ISR_BRTIF6          (0x1UL << 2) 
#define MDMA_MDMA_C6ISR_BRTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C6ISR_BTIF6          (0x1UL << 3) 
#define MDMA_MDMA_C6ISR_BTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C6ISR_TCIF6          (0x1UL << 4) 
#define MDMA_MDMA_C6ISR_TCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C6ISR_CRQA6          (0x1UL << 16) 
#define MDMA_MDMA_C6ISR_CRQA6_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C6IFCR_CTEIF6          (0x1UL << 0) 
#define MDMA_MDMA_C6IFCR_CTEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C6IFCR_CCTCIF6          (0x1UL << 1) 
#define MDMA_MDMA_C6IFCR_CCTCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C6IFCR_CBRTIF6          (0x1UL << 2) 
#define MDMA_MDMA_C6IFCR_CBRTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C6IFCR_CBTIF6          (0x1UL << 3) 
#define MDMA_MDMA_C6IFCR_CBTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C6IFCR_CLTCIF6          (0x1UL << 4) 
#define MDMA_MDMA_C6IFCR_CLTCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C6ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C6ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C6ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C6ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C6ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C6ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C6ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C6ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C6ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C6ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C6ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C6ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C6CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C6CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C6CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C6CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C6CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C6CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C6CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C6CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C6CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C6CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C6CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C6CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C6CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C6CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C6CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C6CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C6CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C6CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C6CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C6CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C6CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C6CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C6TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C6TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C6TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C6TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C6TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C6TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C6TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C6TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C6TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C6TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C6TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C6TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C6TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C6TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C6TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C6TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C6TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C6TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C6TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C6TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C6TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C6TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C6TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C6TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C6TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C6TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C6TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C6TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C6BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C6BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C6BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C6BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C6BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C6BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C6BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C6BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C6SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C6SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C6DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C6DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C6BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C6BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C6BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C6BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C6LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C6LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C6TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C6TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C6TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C6TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C6TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C6TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C6MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C6MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C6MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C6MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C7ISR_TEIF7          (0x1UL << 0) 
#define MDMA_MDMA_C7ISR_TEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C7ISR_CTCIF7          (0x1UL << 1) 
#define MDMA_MDMA_C7ISR_CTCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C7ISR_BRTIF7          (0x1UL << 2) 
#define MDMA_MDMA_C7ISR_BRTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C7ISR_BTIF7          (0x1UL << 3) 
#define MDMA_MDMA_C7ISR_BTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C7ISR_TCIF7          (0x1UL << 4) 
#define MDMA_MDMA_C7ISR_TCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C7ISR_CRQA7          (0x1UL << 16) 
#define MDMA_MDMA_C7ISR_CRQA7_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C7IFCR_CTEIF7          (0x1UL << 0) 
#define MDMA_MDMA_C7IFCR_CTEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C7IFCR_CCTCIF7          (0x1UL << 1) 
#define MDMA_MDMA_C7IFCR_CCTCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C7IFCR_CBRTIF7          (0x1UL << 2) 
#define MDMA_MDMA_C7IFCR_CBRTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C7IFCR_CBTIF7          (0x1UL << 3) 
#define MDMA_MDMA_C7IFCR_CBTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C7IFCR_CLTCIF7          (0x1UL << 4) 
#define MDMA_MDMA_C7IFCR_CLTCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C7ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C7ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C7ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C7ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C7ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C7ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C7ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C7ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C7ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C7ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C7ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C7ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C7CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C7CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C7CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C7CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C7CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C7CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C7CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C7CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C7CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C7CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C7CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C7CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C7CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C7CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C7CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C7CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C7CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C7CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C7CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C7CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C7CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C7CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C7TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C7TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C7TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C7TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C7TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C7TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C7TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C7TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C7TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C7TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C7TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C7TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C7TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C7TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C7TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C7TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C7TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C7TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C7TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C7TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C7TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C7TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C7TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C7TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C7TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C7TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C7TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C7TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C7BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C7BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C7BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C7BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C7BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C7BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C7BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C7BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C7SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C7SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C7DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C7DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C7BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C7BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C7BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C7BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C7LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C7LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C7TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C7TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C7TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C7TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C7TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C7TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C7MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C7MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C7MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C7MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C8ISR_TEIF8          (0x1UL << 0) 
#define MDMA_MDMA_C8ISR_TEIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C8ISR_CTCIF8          (0x1UL << 1) 
#define MDMA_MDMA_C8ISR_CTCIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C8ISR_BRTIF8          (0x1UL << 2) 
#define MDMA_MDMA_C8ISR_BRTIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C8ISR_BTIF8          (0x1UL << 3) 
#define MDMA_MDMA_C8ISR_BTIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C8ISR_TCIF8          (0x1UL << 4) 
#define MDMA_MDMA_C8ISR_TCIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C8ISR_CRQA8          (0x1UL << 16) 
#define MDMA_MDMA_C8ISR_CRQA8_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C8IFCR_CTEIF8          (0x1UL << 0) 
#define MDMA_MDMA_C8IFCR_CTEIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C8IFCR_CCTCIF8          (0x1UL << 1) 
#define MDMA_MDMA_C8IFCR_CCTCIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C8IFCR_CBRTIF8          (0x1UL << 2) 
#define MDMA_MDMA_C8IFCR_CBRTIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C8IFCR_CBTIF8          (0x1UL << 3) 
#define MDMA_MDMA_C8IFCR_CBTIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C8IFCR_CLTCIF8          (0x1UL << 4) 
#define MDMA_MDMA_C8IFCR_CLTCIF8_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C8ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C8ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C8ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C8ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C8ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C8ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C8ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C8ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C8ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C8ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C8ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C8ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C8CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C8CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C8CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C8CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C8CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C8CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C8CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C8CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C8CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C8CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C8CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C8CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C8CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C8CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C8CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C8CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C8CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C8CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C8CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C8CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C8CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C8CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C8TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C8TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C8TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C8TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C8TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C8TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C8TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C8TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C8TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C8TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C8TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C8TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C8TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C8TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C8TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C8TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C8TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C8TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C8TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C8TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C8TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C8TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C8TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C8TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C8TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C8TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C8TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C8TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C8BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C8BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C8BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C8BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C8BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C8BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C8BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C8BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C8SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C8SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C8DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C8DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C8BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C8BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C8BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C8BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C8LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C8LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C8TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C8TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C8TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C8TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C8TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C8TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C8MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C8MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C8MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C8MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C9ISR_TEIF9          (0x1UL << 0) 
#define MDMA_MDMA_C9ISR_TEIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C9ISR_CTCIF9          (0x1UL << 1) 
#define MDMA_MDMA_C9ISR_CTCIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C9ISR_BRTIF9          (0x1UL << 2) 
#define MDMA_MDMA_C9ISR_BRTIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C9ISR_BTIF9          (0x1UL << 3) 
#define MDMA_MDMA_C9ISR_BTIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C9ISR_TCIF9          (0x1UL << 4) 
#define MDMA_MDMA_C9ISR_TCIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C9ISR_CRQA9          (0x1UL << 16) 
#define MDMA_MDMA_C9ISR_CRQA9_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C9IFCR_CTEIF9          (0x1UL << 0) 
#define MDMA_MDMA_C9IFCR_CTEIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C9IFCR_CCTCIF9          (0x1UL << 1) 
#define MDMA_MDMA_C9IFCR_CCTCIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C9IFCR_CBRTIF9          (0x1UL << 2) 
#define MDMA_MDMA_C9IFCR_CBRTIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C9IFCR_CBTIF9          (0x1UL << 3) 
#define MDMA_MDMA_C9IFCR_CBTIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C9IFCR_CLTCIF9          (0x1UL << 4) 
#define MDMA_MDMA_C9IFCR_CLTCIF9_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C9ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C9ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C9ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C9ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C9ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C9ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C9ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C9ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C9ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C9ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C9ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C9ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C9CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C9CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C9CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C9CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C9CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C9CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C9CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C9CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C9CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C9CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C9CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C9CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C9CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C9CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C9CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C9CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C9CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C9CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C9CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C9CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C9CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C9CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C9TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C9TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C9TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C9TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C9TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C9TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C9TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C9TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C9TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C9TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C9TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C9TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C9TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C9TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C9TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C9TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C9TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C9TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C9TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C9TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C9TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C9TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C9TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C9TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C9TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C9TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C9TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C9TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C9BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C9BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C9BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C9BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C9BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C9BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C9BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C9BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C9SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C9SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C9DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C9DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C9BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C9BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C9BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C9BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C9LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C9LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C9TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C9TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C9TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C9TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C9TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C9TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C9MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C9MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C9MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C9MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C10ISR_TEIF10          (0x1UL << 0) 
#define MDMA_MDMA_C10ISR_TEIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C10ISR_CTCIF10          (0x1UL << 1) 
#define MDMA_MDMA_C10ISR_CTCIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C10ISR_BRTIF10          (0x1UL << 2) 
#define MDMA_MDMA_C10ISR_BRTIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C10ISR_BTIF10          (0x1UL << 3) 
#define MDMA_MDMA_C10ISR_BTIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C10ISR_TCIF10          (0x1UL << 4) 
#define MDMA_MDMA_C10ISR_TCIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C10ISR_CRQA10          (0x1UL << 16) 
#define MDMA_MDMA_C10ISR_CRQA10_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C10IFCR_CTEIF10          (0x1UL << 0) 
#define MDMA_MDMA_C10IFCR_CTEIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C10IFCR_CCTCIF10          (0x1UL << 1) 
#define MDMA_MDMA_C10IFCR_CCTCIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C10IFCR_CBRTIF10          (0x1UL << 2) 
#define MDMA_MDMA_C10IFCR_CBRTIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C10IFCR_CBTIF10          (0x1UL << 3) 
#define MDMA_MDMA_C10IFCR_CBTIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C10IFCR_CLTCIF10          (0x1UL << 4) 
#define MDMA_MDMA_C10IFCR_CLTCIF10_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C10ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C10ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C10ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C10ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C10ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C10ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C10ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C10ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C10ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C10ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C10ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C10ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C10CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C10CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C10CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C10CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C10CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C10CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C10CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C10CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C10CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C10CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C10CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C10CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C10CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C10CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C10CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C10CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C10CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C10CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C10CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C10CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C10CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C10CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C10TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C10TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C10TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C10TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C10TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C10TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C10TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C10TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C10TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C10TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C10TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C10TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C10TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C10TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C10TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C10TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C10TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C10TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C10TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C10TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C10TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C10TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C10TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C10TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C10TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C10TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C10TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C10TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C10BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C10BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C10BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C10BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C10BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C10BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C10BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C10BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C10SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C10SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C10DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C10DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C10BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C10BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C10BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C10BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C10LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C10LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C10TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C10TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C10TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C10TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C10TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C10TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C10MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C10MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C10MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C10MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C11ISR_TEIF11          (0x1UL << 0) 
#define MDMA_MDMA_C11ISR_TEIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C11ISR_CTCIF11          (0x1UL << 1) 
#define MDMA_MDMA_C11ISR_CTCIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C11ISR_BRTIF11          (0x1UL << 2) 
#define MDMA_MDMA_C11ISR_BRTIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C11ISR_BTIF11          (0x1UL << 3) 
#define MDMA_MDMA_C11ISR_BTIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C11ISR_TCIF11          (0x1UL << 4) 
#define MDMA_MDMA_C11ISR_TCIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C11ISR_CRQA11          (0x1UL << 16) 
#define MDMA_MDMA_C11ISR_CRQA11_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C11IFCR_CTEIF11          (0x1UL << 0) 
#define MDMA_MDMA_C11IFCR_CTEIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C11IFCR_CCTCIF11          (0x1UL << 1) 
#define MDMA_MDMA_C11IFCR_CCTCIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C11IFCR_CBRTIF11          (0x1UL << 2) 
#define MDMA_MDMA_C11IFCR_CBRTIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C11IFCR_CBTIF11          (0x1UL << 3) 
#define MDMA_MDMA_C11IFCR_CBTIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C11IFCR_CLTCIF11          (0x1UL << 4) 
#define MDMA_MDMA_C11IFCR_CLTCIF11_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C11ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C11ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C11ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C11ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C11ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C11ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C11ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C11ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C11ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C11ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C11ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C11ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C11CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C11CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C11CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C11CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C11CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C11CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C11CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C11CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C11CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C11CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C11CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C11CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C11CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C11CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C11CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C11CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C11CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C11CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C11CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C11CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C11CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C11CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C11TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C11TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C11TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C11TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C11TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C11TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C11TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C11TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C11TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C11TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C11TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C11TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C11TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C11TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C11TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C11TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C11TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C11TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C11TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C11TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C11TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C11TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C11TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C11TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C11TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C11TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C11TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C11TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C11BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C11BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C11BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C11BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C11BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C11BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C11BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C11BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C11SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C11SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C11DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C11DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C11BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C11BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C11BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C11BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C11LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C11LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C11TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C11TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C11TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C11TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C11TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C11TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C11MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C11MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C11MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C11MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C12ISR_TEIF12          (0x1UL << 0) 
#define MDMA_MDMA_C12ISR_TEIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C12ISR_CTCIF12          (0x1UL << 1) 
#define MDMA_MDMA_C12ISR_CTCIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C12ISR_BRTIF12          (0x1UL << 2) 
#define MDMA_MDMA_C12ISR_BRTIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C12ISR_BTIF12          (0x1UL << 3) 
#define MDMA_MDMA_C12ISR_BTIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C12ISR_TCIF12          (0x1UL << 4) 
#define MDMA_MDMA_C12ISR_TCIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C12ISR_CRQA12          (0x1UL << 16) 
#define MDMA_MDMA_C12ISR_CRQA12_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C12IFCR_CTEIF12          (0x1UL << 0) 
#define MDMA_MDMA_C12IFCR_CTEIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C12IFCR_CCTCIF12          (0x1UL << 1) 
#define MDMA_MDMA_C12IFCR_CCTCIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C12IFCR_CBRTIF12          (0x1UL << 2) 
#define MDMA_MDMA_C12IFCR_CBRTIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C12IFCR_CBTIF12          (0x1UL << 3) 
#define MDMA_MDMA_C12IFCR_CBTIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C12IFCR_CLTCIF12          (0x1UL << 4) 
#define MDMA_MDMA_C12IFCR_CLTCIF12_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C12ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C12ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C12ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C12ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C12ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C12ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C12ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C12ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C12ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C12ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C12ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C12ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C12CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C12CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C12CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C12CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C12CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C12CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C12CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C12CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C12CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C12CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C12CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C12CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C12CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C12CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C12CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C12CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C12CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C12CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C12CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C12CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C12CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C12CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C12TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C12TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C12TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C12TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C12TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C12TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C12TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C12TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C12TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C12TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C12TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C12TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C12TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C12TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C12TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C12TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C12TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C12TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C12TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C12TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C12TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C12TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C12TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C12TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C12TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C12TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C12TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C12TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C12BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C12BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C12BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C12BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C12BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C12BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C12BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C12BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C12SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C12SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C12DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C12DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C12BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C12BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C12BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C12BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C12LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C12LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C12TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C12TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C12TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C12TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C12TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C12TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C12MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C12MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C12MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C12MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C13ISR_TEIF13          (0x1UL << 0) 
#define MDMA_MDMA_C13ISR_TEIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C13ISR_CTCIF13          (0x1UL << 1) 
#define MDMA_MDMA_C13ISR_CTCIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C13ISR_BRTIF13          (0x1UL << 2) 
#define MDMA_MDMA_C13ISR_BRTIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C13ISR_BTIF13          (0x1UL << 3) 
#define MDMA_MDMA_C13ISR_BTIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C13ISR_TCIF13          (0x1UL << 4) 
#define MDMA_MDMA_C13ISR_TCIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C13ISR_CRQA13          (0x1UL << 16) 
#define MDMA_MDMA_C13ISR_CRQA13_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C13IFCR_CTEIF13          (0x1UL << 0) 
#define MDMA_MDMA_C13IFCR_CTEIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C13IFCR_CCTCIF13          (0x1UL << 1) 
#define MDMA_MDMA_C13IFCR_CCTCIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C13IFCR_CBRTIF13          (0x1UL << 2) 
#define MDMA_MDMA_C13IFCR_CBRTIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C13IFCR_CBTIF13          (0x1UL << 3) 
#define MDMA_MDMA_C13IFCR_CBTIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C13IFCR_CLTCIF13          (0x1UL << 4) 
#define MDMA_MDMA_C13IFCR_CLTCIF13_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C13ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C13ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C13ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C13ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C13ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C13ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C13ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C13ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C13ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C13ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C13ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C13ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C13CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C13CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C13CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C13CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C13CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C13CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C13CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C13CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C13CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C13CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C13CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C13CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C13CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C13CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C13CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C13CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C13CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C13CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C13CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C13CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C13CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C13CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C13TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C13TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C13TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C13TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C13TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C13TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C13TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C13TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C13TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C13TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C13TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C13TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C13TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C13TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C13TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C13TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C13TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C13TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C13TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C13TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C13TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C13TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C13TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C13TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C13TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C13TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C13TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C13TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C13BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C13BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C13BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C13BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C13BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C13BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C13BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C13BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C13SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C13SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C13DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C13DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C13BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C13BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C13BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C13BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C13LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C13LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C13TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C13TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C13TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C13TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C13TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C13TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C13MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C13MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C13MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C13MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C14ISR_TEIF14          (0x1UL << 0) 
#define MDMA_MDMA_C14ISR_TEIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C14ISR_CTCIF14          (0x1UL << 1) 
#define MDMA_MDMA_C14ISR_CTCIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C14ISR_BRTIF14          (0x1UL << 2) 
#define MDMA_MDMA_C14ISR_BRTIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C14ISR_BTIF14          (0x1UL << 3) 
#define MDMA_MDMA_C14ISR_BTIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C14ISR_TCIF14          (0x1UL << 4) 
#define MDMA_MDMA_C14ISR_TCIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C14ISR_CRQA14          (0x1UL << 16) 
#define MDMA_MDMA_C14ISR_CRQA14_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C14IFCR_CTEIF14          (0x1UL << 0) 
#define MDMA_MDMA_C14IFCR_CTEIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C14IFCR_CCTCIF14          (0x1UL << 1) 
#define MDMA_MDMA_C14IFCR_CCTCIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C14IFCR_CBRTIF14          (0x1UL << 2) 
#define MDMA_MDMA_C14IFCR_CBRTIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C14IFCR_CBTIF14          (0x1UL << 3) 
#define MDMA_MDMA_C14IFCR_CBTIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C14IFCR_CLTCIF14          (0x1UL << 4) 
#define MDMA_MDMA_C14IFCR_CLTCIF14_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C14ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C14ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C14ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C14ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C14ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C14ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C14ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C14ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C14ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C14ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C14ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C14ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C14CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C14CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C14CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C14CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C14CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C14CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C14CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C14CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C14CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C14CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C14CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C14CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C14CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C14CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C14CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C14CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C14CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C14CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C14CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C14CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C14CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C14CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C14TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C14TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C14TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C14TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C14TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C14TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C14TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C14TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C14TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C14TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C14TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C14TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C14TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C14TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C14TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C14TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C14TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C14TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C14TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C14TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C14TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C14TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C14TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C14TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C14TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C14TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C14TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C14TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C14BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C14BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C14BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C14BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C14BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C14BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C14BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C14BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C14SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C14SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C14DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C14DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C14BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C14BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C14BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C14BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C14LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C14LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C14TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C14TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C14TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C14TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C14TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C14TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C14MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C14MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C14MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C14MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C15ISR_TEIF15          (0x1UL << 0) 
#define MDMA_MDMA_C15ISR_TEIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C15ISR_CTCIF15          (0x1UL << 1) 
#define MDMA_MDMA_C15ISR_CTCIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C15ISR_BRTIF15          (0x1UL << 2) 
#define MDMA_MDMA_C15ISR_BRTIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C15ISR_BTIF15          (0x1UL << 3) 
#define MDMA_MDMA_C15ISR_BTIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C15ISR_TCIF15          (0x1UL << 4) 
#define MDMA_MDMA_C15ISR_TCIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C15ISR_CRQA15          (0x1UL << 16) 
#define MDMA_MDMA_C15ISR_CRQA15_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C15IFCR_CTEIF15          (0x1UL << 0) 
#define MDMA_MDMA_C15IFCR_CTEIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C15IFCR_CCTCIF15          (0x1UL << 1) 
#define MDMA_MDMA_C15IFCR_CCTCIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C15IFCR_CBRTIF15          (0x1UL << 2) 
#define MDMA_MDMA_C15IFCR_CBRTIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C15IFCR_CBTIF15          (0x1UL << 3) 
#define MDMA_MDMA_C15IFCR_CBTIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C15IFCR_CLTCIF15          (0x1UL << 4) 
#define MDMA_MDMA_C15IFCR_CLTCIF15_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C15ESR_TEA          (0x7FUL << 0) 
#define MDMA_MDMA_C15ESR_TEA_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define MDMA_MDMA_C15ESR_TED          (0x1UL << 7) 
#define MDMA_MDMA_C15ESR_TED_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDMA_MDMA_C15ESR_TELD          (0x1UL << 8) 
#define MDMA_MDMA_C15ESR_TELD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define MDMA_MDMA_C15ESR_TEMD          (0x1UL << 9) 
#define MDMA_MDMA_C15ESR_TEMD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define MDMA_MDMA_C15ESR_ASE          (0x1UL << 10) 
#define MDMA_MDMA_C15ESR_ASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define MDMA_MDMA_C15ESR_BSE          (0x1UL << 11) 
#define MDMA_MDMA_C15ESR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define MDMA_MDMA_C15CR_EN          (0x1UL << 0) 
#define MDMA_MDMA_C15CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDMA_MDMA_C15CR_TEIE          (0x1UL << 1) 
#define MDMA_MDMA_C15CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDMA_MDMA_C15CR_CTCIE          (0x1UL << 2) 
#define MDMA_MDMA_C15CR_CTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDMA_MDMA_C15CR_BRTIE          (0x1UL << 3) 
#define MDMA_MDMA_C15CR_BRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDMA_MDMA_C15CR_BTIE          (0x1UL << 4) 
#define MDMA_MDMA_C15CR_BTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MDMA_MDMA_C15CR_TCIE          (0x1UL << 5) 
#define MDMA_MDMA_C15CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define MDMA_MDMA_C15CR_PL          (0x3UL << 6) 
#define MDMA_MDMA_C15CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C15CR_BEX          (0x1UL << 12) 
#define MDMA_MDMA_C15CR_BEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define MDMA_MDMA_C15CR_HEX          (0x1UL << 13) 
#define MDMA_MDMA_C15CR_HEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define MDMA_MDMA_C15CR_WEX          (0x1UL << 14) 
#define MDMA_MDMA_C15CR_WEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define MDMA_MDMA_C15CR_SWRQ          (0x1UL << 16) 
#define MDMA_MDMA_C15CR_SWRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C15TCR_SINC          (0x3UL << 0) 
#define MDMA_MDMA_C15TCR_SINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define MDMA_MDMA_C15TCR_DINC          (0x3UL << 2) 
#define MDMA_MDMA_C15TCR_DINC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define MDMA_MDMA_C15TCR_SSIZE          (0x3UL << 4) 
#define MDMA_MDMA_C15TCR_SSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define MDMA_MDMA_C15TCR_DSIZE          (0x3UL << 6) 
#define MDMA_MDMA_C15TCR_DSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define MDMA_MDMA_C15TCR_SINCOS          (0x3UL << 8) 
#define MDMA_MDMA_C15TCR_SINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define MDMA_MDMA_C15TCR_DINCOS          (0x3UL << 10) 
#define MDMA_MDMA_C15TCR_DINCOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define MDMA_MDMA_C15TCR_SBURST          (0x7UL << 12) 
#define MDMA_MDMA_C15TCR_SBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define MDMA_MDMA_C15TCR_DBURST          (0x7UL << 15) 
#define MDMA_MDMA_C15TCR_DBURST_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define MDMA_MDMA_C15TCR_TLEN          (0x7FUL << 18) 
#define MDMA_MDMA_C15TCR_TLEN_VAL(X) (((uint32_t)(X) & 0x7FUL) << 18)
#define MDMA_MDMA_C15TCR_PKE          (0x1UL << 25) 
#define MDMA_MDMA_C15TCR_PKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define MDMA_MDMA_C15TCR_PAM          (0x3UL << 26) 
#define MDMA_MDMA_C15TCR_PAM_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define MDMA_MDMA_C15TCR_TRGM          (0x3UL << 28) 
#define MDMA_MDMA_C15TCR_TRGM_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define MDMA_MDMA_C15TCR_SWRM          (0x1UL << 30) 
#define MDMA_MDMA_C15TCR_SWRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define MDMA_MDMA_C15TCR_BWM          (0x1UL << 31) 
#define MDMA_MDMA_C15TCR_BWM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define MDMA_MDMA_C15BNDTR_BNDT          (0x1FFFFUL << 0) 
#define MDMA_MDMA_C15BNDTR_BNDT_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define MDMA_MDMA_C15BNDTR_BRSUM          (0x1UL << 18) 
#define MDMA_MDMA_C15BNDTR_BRSUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MDMA_MDMA_C15BNDTR_BRDUM          (0x1UL << 19) 
#define MDMA_MDMA_C15BNDTR_BRDUM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define MDMA_MDMA_C15BNDTR_BRC          (0xFFFUL << 20) 
#define MDMA_MDMA_C15BNDTR_BRC_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 20)
#define MDMA_MDMA_C15SAR_SAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C15SAR_SAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C15DAR_DAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C15DAR_DAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C15BRUR_SUV          (0xFFFFUL << 0) 
#define MDMA_MDMA_C15BRUR_SUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDMA_MDMA_C15BRUR_DUV          (0xFFFFUL << 16) 
#define MDMA_MDMA_C15BRUR_DUV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define MDMA_MDMA_C15LAR_LAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C15LAR_LAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C15TBR_TSEL          (0x3FUL << 0) 
#define MDMA_MDMA_C15TBR_TSEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define MDMA_MDMA_C15TBR_SBUS          (0x1UL << 16) 
#define MDMA_MDMA_C15TBR_SBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MDMA_MDMA_C15TBR_DBUS          (0x1UL << 17) 
#define MDMA_MDMA_C15TBR_DBUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MDMA_MDMA_C15MAR_MAR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C15MAR_MAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDMA_MDMA_C15MDR_MDR          (0xFFFFFFFFUL << 0) 
#define MDMA_MDMA_C15MDR_MDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define MDMA  ((struct MDMA*)(0x52000000UL))



struct QUADSPI {
  volatile uint32_t CR;
  volatile uint32_t DCR;
  volatile const uint32_t SR;
  volatile uint32_t FCR;
  volatile uint32_t DLR;
  volatile uint32_t CCR;
  volatile uint32_t AR;
  volatile uint32_t ABR;
  volatile uint32_t DR;
  volatile uint32_t PSMKR;
  volatile uint32_t PSMAR;
  volatile uint32_t PIR;
  volatile uint32_t LPTR;
};
#define QUADSPI_CR_EN          (0x1UL << 0) 
#define QUADSPI_CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define QUADSPI_CR_ABORT          (0x1UL << 1) 
#define QUADSPI_CR_ABORT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define QUADSPI_CR_DMAEN          (0x1UL << 2) 
#define QUADSPI_CR_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define QUADSPI_CR_TCEN          (0x1UL << 3) 
#define QUADSPI_CR_TCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define QUADSPI_CR_SSHIFT          (0x1UL << 4) 
#define QUADSPI_CR_SSHIFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define QUADSPI_CR_DFM          (0x1UL << 6) 
#define QUADSPI_CR_DFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define QUADSPI_CR_FSEL          (0x1UL << 7) 
#define QUADSPI_CR_FSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define QUADSPI_CR_FTHRES          (0x1FUL << 8) 
#define QUADSPI_CR_FTHRES_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define QUADSPI_CR_TEIE          (0x1UL << 16) 
#define QUADSPI_CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define QUADSPI_CR_TCIE          (0x1UL << 17) 
#define QUADSPI_CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define QUADSPI_CR_FTIE          (0x1UL << 18) 
#define QUADSPI_CR_FTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define QUADSPI_CR_SMIE          (0x1UL << 19) 
#define QUADSPI_CR_SMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define QUADSPI_CR_TOIE          (0x1UL << 20) 
#define QUADSPI_CR_TOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define QUADSPI_CR_APMS          (0x1UL << 22) 
#define QUADSPI_CR_APMS_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define QUADSPI_CR_PMM          (0x1UL << 23) 
#define QUADSPI_CR_PMM_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define QUADSPI_CR_PRESCALER          (0xFFUL << 24) 
#define QUADSPI_CR_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define QUADSPI_DCR_CKMODE          (0x1UL << 0) 
#define QUADSPI_DCR_CKMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define QUADSPI_DCR_CSHT          (0x7UL << 8) 
#define QUADSPI_DCR_CSHT_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define QUADSPI_DCR_FSIZE          (0x1FUL << 16) 
#define QUADSPI_DCR_FSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define QUADSPI_SR_TEF          (0x1UL << 0) 
#define QUADSPI_SR_TEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define QUADSPI_SR_TCF          (0x1UL << 1) 
#define QUADSPI_SR_TCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define QUADSPI_SR_FTF          (0x1UL << 2) 
#define QUADSPI_SR_FTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define QUADSPI_SR_SMF          (0x1UL << 3) 
#define QUADSPI_SR_SMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define QUADSPI_SR_TOF          (0x1UL << 4) 
#define QUADSPI_SR_TOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define QUADSPI_SR_BUSY          (0x1UL << 5) 
#define QUADSPI_SR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define QUADSPI_SR_FLEVEL          (0x3FUL << 8) 
#define QUADSPI_SR_FLEVEL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 8)
#define QUADSPI_FCR_CTEF          (0x1UL << 0) 
#define QUADSPI_FCR_CTEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define QUADSPI_FCR_CTCF          (0x1UL << 1) 
#define QUADSPI_FCR_CTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define QUADSPI_FCR_CSMF          (0x1UL << 3) 
#define QUADSPI_FCR_CSMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define QUADSPI_FCR_CTOF          (0x1UL << 4) 
#define QUADSPI_FCR_CTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define QUADSPI_DLR_DL          (0xFFFFFFFFUL << 0) 
#define QUADSPI_DLR_DL_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define QUADSPI_CCR_INSTRUCTION          (0xFFUL << 0) 
#define QUADSPI_CCR_INSTRUCTION_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define QUADSPI_CCR_IMODE          (0x3UL << 8) 
#define QUADSPI_CCR_IMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define QUADSPI_CCR_ADMODE          (0x3UL << 10) 
#define QUADSPI_CCR_ADMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define QUADSPI_CCR_ADSIZE          (0x3UL << 12) 
#define QUADSPI_CCR_ADSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define QUADSPI_CCR_ABMODE          (0x3UL << 14) 
#define QUADSPI_CCR_ABMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define QUADSPI_CCR_ABSIZE          (0x3UL << 16) 
#define QUADSPI_CCR_ABSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define QUADSPI_CCR_DCYC          (0x1FUL << 18) 
#define QUADSPI_CCR_DCYC_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define QUADSPI_CCR_DMODE          (0x3UL << 24) 
#define QUADSPI_CCR_DMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define QUADSPI_CCR_FMODE          (0x3UL << 26) 
#define QUADSPI_CCR_FMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define QUADSPI_CCR_SIOO          (0x1UL << 28) 
#define QUADSPI_CCR_SIOO_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define QUADSPI_CCR_DHHC          (0x1UL << 30) 
#define QUADSPI_CCR_DHHC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define QUADSPI_CCR_DDRM          (0x1UL << 31) 
#define QUADSPI_CCR_DDRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define QUADSPI_AR_ADDRESS          (0xFFFFFFFFUL << 0) 
#define QUADSPI_AR_ADDRESS_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define QUADSPI_ABR_ALTERNATE          (0xFFFFFFFFUL << 0) 
#define QUADSPI_ABR_ALTERNATE_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define QUADSPI_DR_DATA          (0xFFFFFFFFUL << 0) 
#define QUADSPI_DR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define QUADSPI_PSMKR_MASK          (0xFFFFFFFFUL << 0) 
#define QUADSPI_PSMKR_MASK_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define QUADSPI_PSMAR_MATCH          (0xFFFFFFFFUL << 0) 
#define QUADSPI_PSMAR_MATCH_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define QUADSPI_PIR_INTERVAL          (0xFFFFUL << 0) 
#define QUADSPI_PIR_INTERVAL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define QUADSPI_LPTR_TIMEOUT          (0xFFFFUL << 0) 
#define QUADSPI_LPTR_TIMEOUT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)

#define QUADSPI  ((struct QUADSPI*)(0x52005000UL))



struct RNG {
  volatile uint32_t CR;
  volatile uint32_t SR;
  volatile const uint32_t DR;
};
#define RNG_CR_RNGEN          (0x1UL << 2) 
#define RNG_CR_RNGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RNG_CR_IE          (0x1UL << 3) 
#define RNG_CR_IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RNG_CR_CED          (0x1UL << 5) 
#define RNG_CR_CED_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RNG_SR_DRDY          (0x1UL << 0) 
#define RNG_SR_DRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RNG_SR_CECS          (0x1UL << 1) 
#define RNG_SR_CECS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RNG_SR_SECS          (0x1UL << 2) 
#define RNG_SR_SECS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RNG_SR_CEIS          (0x1UL << 5) 
#define RNG_SR_CEIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RNG_SR_SEIS          (0x1UL << 6) 
#define RNG_SR_SEIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RNG_DR_RNDATA          (0xFFFFFFFFUL << 0) 
#define RNG_DR_RNDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define RNG  ((struct RNG*)(0x48021800UL))



struct RTC {
  volatile uint32_t RTC_TR;
  volatile uint32_t RTC_DR;
  volatile uint32_t RTC_CR;
  volatile uint32_t RTC_ISR;
  volatile uint32_t RTC_PRER;
  volatile uint32_t RTC_WUTR;
  volatile const uint32_t RESERVED_24;
  volatile uint32_t RTC_ALRMAR;
  volatile uint32_t RTC_ALRMBR;
  volatile uint32_t RTC_WPR;
  volatile const uint32_t RTC_SSR;
  volatile uint32_t RTC_SHIFTR;
  volatile const uint32_t RTC_TSTR;
  volatile const uint32_t RTC_TSDR;
  volatile const uint32_t RTC_TSSSR;
  volatile uint32_t RTC_CALR;
  volatile uint32_t RTC_TAMPCR;
  volatile uint32_t RTC_ALRMASSR;
  volatile uint32_t RTC_ALRMBSSR;
  volatile uint32_t RTC_OR;
  volatile uint32_t RTC_BKP0R;
  volatile uint32_t RTC_BKP1R;
  volatile uint32_t RTC_BKP2R;
  volatile uint32_t RTC_BKP3R;
  volatile uint32_t RTC_BKP4R;
  volatile uint32_t RTC_BKP5R;
  volatile uint32_t RTC_BKP6R;
  volatile uint32_t RTC_BKP7R;
  volatile uint32_t RTC_BKP8R;
  volatile uint32_t RTC_BKP9R;
  volatile uint32_t RTC_BKP10R;
  volatile uint32_t RTC_BKP11R;
  volatile uint32_t RTC_BKP12R;
  volatile uint32_t RTC_BKP13R;
  volatile uint32_t RTC_BKP14R;
  volatile uint32_t RTC_BKP15R;
  volatile uint32_t RTC_BKP16R;
  volatile uint32_t RTC_BKP17R;
  volatile uint32_t RTC_BKP18R;
  volatile uint32_t RTC_BKP19R;
  volatile uint32_t RTC_BKP20R;
  volatile uint32_t RTC_BKP21R;
  volatile uint32_t RTC_BKP22R;
  volatile uint32_t RTC_BKP23R;
  volatile uint32_t RTC_BKP24R;
  volatile uint32_t RTC_BKP25R;
  volatile uint32_t RTC_BKP26R;
  volatile uint32_t RTC_BKP27R;
  volatile uint32_t RTC_BKP28R;
  volatile uint32_t RTC_BKP29R;
  volatile uint32_t RTC_BKP30R;
  volatile uint32_t RTC_BKP31R;
};
#define RTC_RTC_TR_SU          (0xFUL << 0) 
#define RTC_RTC_TR_SU_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define RTC_RTC_TR_ST          (0x7UL << 4) 
#define RTC_RTC_TR_ST_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define RTC_RTC_TR_MNU          (0xFUL << 8) 
#define RTC_RTC_TR_MNU_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define RTC_RTC_TR_MNT          (0x7UL << 12) 
#define RTC_RTC_TR_MNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define RTC_RTC_TR_HU          (0xFUL << 16) 
#define RTC_RTC_TR_HU_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define RTC_RTC_TR_HT          (0x3UL << 20) 
#define RTC_RTC_TR_HT_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define RTC_RTC_TR_PM          (0x1UL << 22) 
#define RTC_RTC_TR_PM_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RTC_RTC_DR_DU          (0xFUL << 0) 
#define RTC_RTC_DR_DU_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define RTC_RTC_DR_DT          (0x3UL << 4) 
#define RTC_RTC_DR_DT_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define RTC_RTC_DR_MU          (0xFUL << 8) 
#define RTC_RTC_DR_MU_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define RTC_RTC_DR_MT          (0x1UL << 12) 
#define RTC_RTC_DR_MT_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RTC_RTC_DR_WDU          (0x7UL << 13) 
#define RTC_RTC_DR_WDU_VAL(X) (((uint32_t)(X) & 0x7UL) << 13)
#define RTC_RTC_DR_YU          (0xFUL << 16) 
#define RTC_RTC_DR_YU_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define RTC_RTC_DR_YT          (0xFUL << 20) 
#define RTC_RTC_DR_YT_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define RTC_RTC_CR_WUCKSEL          (0x7UL << 0) 
#define RTC_RTC_CR_WUCKSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define RTC_RTC_CR_TSEDGE          (0x1UL << 3) 
#define RTC_RTC_CR_TSEDGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RTC_RTC_CR_REFCKON          (0x1UL << 4) 
#define RTC_RTC_CR_REFCKON_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RTC_RTC_CR_BYPSHAD          (0x1UL << 5) 
#define RTC_RTC_CR_BYPSHAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RTC_RTC_CR_FMT          (0x1UL << 6) 
#define RTC_RTC_CR_FMT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RTC_RTC_CR_ALRAE          (0x1UL << 8) 
#define RTC_RTC_CR_ALRAE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RTC_RTC_CR_ALRBE          (0x1UL << 9) 
#define RTC_RTC_CR_ALRBE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RTC_RTC_CR_WUTE          (0x1UL << 10) 
#define RTC_RTC_CR_WUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RTC_RTC_CR_TSE          (0x1UL << 11) 
#define RTC_RTC_CR_TSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define RTC_RTC_CR_ALRAIE          (0x1UL << 12) 
#define RTC_RTC_CR_ALRAIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RTC_RTC_CR_ALRBIE          (0x1UL << 13) 
#define RTC_RTC_CR_ALRBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RTC_RTC_CR_WUTIE          (0x1UL << 14) 
#define RTC_RTC_CR_WUTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RTC_RTC_CR_TSIE          (0x1UL << 15) 
#define RTC_RTC_CR_TSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RTC_RTC_CR_ADD1H          (0x1UL << 16) 
#define RTC_RTC_CR_ADD1H_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RTC_RTC_CR_SUB1H          (0x1UL << 17) 
#define RTC_RTC_CR_SUB1H_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RTC_RTC_CR_BKP          (0x1UL << 18) 
#define RTC_RTC_CR_BKP_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RTC_RTC_CR_COSEL          (0x1UL << 19) 
#define RTC_RTC_CR_COSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RTC_RTC_CR_POL          (0x1UL << 20) 
#define RTC_RTC_CR_POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RTC_RTC_CR_OSEL          (0x3UL << 21) 
#define RTC_RTC_CR_OSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define RTC_RTC_CR_COE          (0x1UL << 23) 
#define RTC_RTC_CR_COE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RTC_RTC_CR_ITSE          (0x1UL << 24) 
#define RTC_RTC_CR_ITSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RTC_RTC_ISR_ALRAWF          (0x1UL << 0) 
#define RTC_RTC_ISR_ALRAWF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RTC_RTC_ISR_ALRBWF          (0x1UL << 1) 
#define RTC_RTC_ISR_ALRBWF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RTC_RTC_ISR_WUTWF          (0x1UL << 2) 
#define RTC_RTC_ISR_WUTWF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RTC_RTC_ISR_SHPF          (0x1UL << 3) 
#define RTC_RTC_ISR_SHPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RTC_RTC_ISR_INITS          (0x1UL << 4) 
#define RTC_RTC_ISR_INITS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RTC_RTC_ISR_RSF          (0x1UL << 5) 
#define RTC_RTC_ISR_RSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RTC_RTC_ISR_INITF          (0x1UL << 6) 
#define RTC_RTC_ISR_INITF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RTC_RTC_ISR_INIT          (0x1UL << 7) 
#define RTC_RTC_ISR_INIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RTC_RTC_ISR_ALRAF          (0x1UL << 8) 
#define RTC_RTC_ISR_ALRAF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RTC_RTC_ISR_ALRBF          (0x1UL << 9) 
#define RTC_RTC_ISR_ALRBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RTC_RTC_ISR_WUTF          (0x1UL << 10) 
#define RTC_RTC_ISR_WUTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RTC_RTC_ISR_TSF          (0x1UL << 11) 
#define RTC_RTC_ISR_TSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define RTC_RTC_ISR_TSOVF          (0x1UL << 12) 
#define RTC_RTC_ISR_TSOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RTC_RTC_ISR_TAMP1F          (0x1UL << 13) 
#define RTC_RTC_ISR_TAMP1F_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RTC_RTC_ISR_TAMP2F          (0x1UL << 14) 
#define RTC_RTC_ISR_TAMP2F_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RTC_RTC_ISR_TAMP3F          (0x1UL << 15) 
#define RTC_RTC_ISR_TAMP3F_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RTC_RTC_ISR_RECALPF          (0x1UL << 16) 
#define RTC_RTC_ISR_RECALPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RTC_RTC_ISR_ITSF          (0x1UL << 17) 
#define RTC_RTC_ISR_ITSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RTC_RTC_PRER_PREDIV_S          (0x7FFFUL << 0) 
#define RTC_RTC_PRER_PREDIV_S_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 0)
#define RTC_RTC_PRER_PREDIV_A          (0x7FUL << 16) 
#define RTC_RTC_PRER_PREDIV_A_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define RTC_RTC_WUTR_WUT          (0xFFFFUL << 0) 
#define RTC_RTC_WUTR_WUT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define RTC_RTC_ALRMAR_SU          (0xFUL << 0) 
#define RTC_RTC_ALRMAR_SU_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define RTC_RTC_ALRMAR_ST          (0x7UL << 4) 
#define RTC_RTC_ALRMAR_ST_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define RTC_RTC_ALRMAR_MSK1          (0x1UL << 7) 
#define RTC_RTC_ALRMAR_MSK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RTC_RTC_ALRMAR_MNU          (0xFUL << 8) 
#define RTC_RTC_ALRMAR_MNU_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define RTC_RTC_ALRMAR_MNT          (0x7UL << 12) 
#define RTC_RTC_ALRMAR_MNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define RTC_RTC_ALRMAR_MSK2          (0x1UL << 15) 
#define RTC_RTC_ALRMAR_MSK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RTC_RTC_ALRMAR_HU          (0xFUL << 16) 
#define RTC_RTC_ALRMAR_HU_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define RTC_RTC_ALRMAR_HT          (0x3UL << 20) 
#define RTC_RTC_ALRMAR_HT_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define RTC_RTC_ALRMAR_PM          (0x1UL << 22) 
#define RTC_RTC_ALRMAR_PM_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RTC_RTC_ALRMAR_MSK3          (0x1UL << 23) 
#define RTC_RTC_ALRMAR_MSK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RTC_RTC_ALRMAR_DU          (0xFUL << 24) 
#define RTC_RTC_ALRMAR_DU_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define RTC_RTC_ALRMAR_DT          (0x3UL << 28) 
#define RTC_RTC_ALRMAR_DT_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define RTC_RTC_ALRMAR_WDSEL          (0x1UL << 30) 
#define RTC_RTC_ALRMAR_WDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RTC_RTC_ALRMAR_MSK4          (0x1UL << 31) 
#define RTC_RTC_ALRMAR_MSK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RTC_RTC_ALRMBR_SU          (0xFUL << 0) 
#define RTC_RTC_ALRMBR_SU_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define RTC_RTC_ALRMBR_ST          (0x7UL << 4) 
#define RTC_RTC_ALRMBR_ST_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define RTC_RTC_ALRMBR_MSK1          (0x1UL << 7) 
#define RTC_RTC_ALRMBR_MSK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RTC_RTC_ALRMBR_MNU          (0xFUL << 8) 
#define RTC_RTC_ALRMBR_MNU_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define RTC_RTC_ALRMBR_MNT          (0x7UL << 12) 
#define RTC_RTC_ALRMBR_MNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define RTC_RTC_ALRMBR_MSK2          (0x1UL << 15) 
#define RTC_RTC_ALRMBR_MSK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RTC_RTC_ALRMBR_HU          (0xFUL << 16) 
#define RTC_RTC_ALRMBR_HU_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define RTC_RTC_ALRMBR_HT          (0x3UL << 20) 
#define RTC_RTC_ALRMBR_HT_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define RTC_RTC_ALRMBR_PM          (0x1UL << 22) 
#define RTC_RTC_ALRMBR_PM_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RTC_RTC_ALRMBR_MSK3          (0x1UL << 23) 
#define RTC_RTC_ALRMBR_MSK3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RTC_RTC_ALRMBR_DU          (0xFUL << 24) 
#define RTC_RTC_ALRMBR_DU_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define RTC_RTC_ALRMBR_DT          (0x3UL << 28) 
#define RTC_RTC_ALRMBR_DT_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define RTC_RTC_ALRMBR_WDSEL          (0x1UL << 30) 
#define RTC_RTC_ALRMBR_WDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RTC_RTC_ALRMBR_MSK4          (0x1UL << 31) 
#define RTC_RTC_ALRMBR_MSK4_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RTC_RTC_WPR_KEY          (0xFFUL << 0) 
#define RTC_RTC_WPR_KEY_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define RTC_RTC_SSR_SS          (0xFFFFUL << 0) 
#define RTC_RTC_SSR_SS_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define RTC_RTC_SHIFTR_SUBFS          (0x7FFFUL << 0) 
#define RTC_RTC_SHIFTR_SUBFS_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 0)
#define RTC_RTC_SHIFTR_ADD1S          (0x1UL << 31) 
#define RTC_RTC_SHIFTR_ADD1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RTC_RTC_TSTR_SU          (0xFUL << 0) 
#define RTC_RTC_TSTR_SU_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define RTC_RTC_TSTR_ST          (0x7UL << 4) 
#define RTC_RTC_TSTR_ST_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define RTC_RTC_TSTR_MNU          (0xFUL << 8) 
#define RTC_RTC_TSTR_MNU_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define RTC_RTC_TSTR_MNT          (0x7UL << 12) 
#define RTC_RTC_TSTR_MNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define RTC_RTC_TSTR_HU          (0xFUL << 16) 
#define RTC_RTC_TSTR_HU_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define RTC_RTC_TSTR_HT          (0x3UL << 20) 
#define RTC_RTC_TSTR_HT_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define RTC_RTC_TSTR_PM          (0x1UL << 22) 
#define RTC_RTC_TSTR_PM_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RTC_RTC_TSDR_DU          (0xFUL << 0) 
#define RTC_RTC_TSDR_DU_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define RTC_RTC_TSDR_DT          (0x3UL << 4) 
#define RTC_RTC_TSDR_DT_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define RTC_RTC_TSDR_MU          (0xFUL << 8) 
#define RTC_RTC_TSDR_MU_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define RTC_RTC_TSDR_MT          (0x1UL << 12) 
#define RTC_RTC_TSDR_MT_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RTC_RTC_TSDR_WDU          (0x7UL << 13) 
#define RTC_RTC_TSDR_WDU_VAL(X) (((uint32_t)(X) & 0x7UL) << 13)
#define RTC_RTC_TSSSR_SS          (0xFFFFUL << 0) 
#define RTC_RTC_TSSSR_SS_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define RTC_RTC_CALR_CALM          (0x1FFUL << 0) 
#define RTC_RTC_CALR_CALM_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define RTC_RTC_CALR_CALW16          (0x1UL << 13) 
#define RTC_RTC_CALR_CALW16_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RTC_RTC_CALR_CALW8          (0x1UL << 14) 
#define RTC_RTC_CALR_CALW8_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RTC_RTC_CALR_CALP          (0x1UL << 15) 
#define RTC_RTC_CALR_CALP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RTC_RTC_TAMPCR_TAMP1E          (0x1UL << 0) 
#define RTC_RTC_TAMPCR_TAMP1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RTC_RTC_TAMPCR_TAMP1TRG          (0x1UL << 1) 
#define RTC_RTC_TAMPCR_TAMP1TRG_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RTC_RTC_TAMPCR_TAMPIE          (0x1UL << 2) 
#define RTC_RTC_TAMPCR_TAMPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RTC_RTC_TAMPCR_TAMP2E          (0x1UL << 3) 
#define RTC_RTC_TAMPCR_TAMP2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RTC_RTC_TAMPCR_TAMP2TRG          (0x1UL << 4) 
#define RTC_RTC_TAMPCR_TAMP2TRG_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RTC_RTC_TAMPCR_TAMP3E          (0x1UL << 5) 
#define RTC_RTC_TAMPCR_TAMP3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RTC_RTC_TAMPCR_TAMP3TRG          (0x1UL << 6) 
#define RTC_RTC_TAMPCR_TAMP3TRG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RTC_RTC_TAMPCR_TAMPTS          (0x1UL << 7) 
#define RTC_RTC_TAMPCR_TAMPTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RTC_RTC_TAMPCR_TAMPFREQ          (0x7UL << 8) 
#define RTC_RTC_TAMPCR_TAMPFREQ_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define RTC_RTC_TAMPCR_TAMPFLT          (0x3UL << 11) 
#define RTC_RTC_TAMPCR_TAMPFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define RTC_RTC_TAMPCR_TAMPPRCH          (0x3UL << 13) 
#define RTC_RTC_TAMPCR_TAMPPRCH_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define RTC_RTC_TAMPCR_TAMPPUDIS          (0x1UL << 15) 
#define RTC_RTC_TAMPCR_TAMPPUDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RTC_RTC_TAMPCR_TAMP1IE          (0x1UL << 16) 
#define RTC_RTC_TAMPCR_TAMP1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RTC_RTC_TAMPCR_TAMP1NOERASE          (0x1UL << 17) 
#define RTC_RTC_TAMPCR_TAMP1NOERASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RTC_RTC_TAMPCR_TAMP1MF          (0x1UL << 18) 
#define RTC_RTC_TAMPCR_TAMP1MF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RTC_RTC_TAMPCR_TAMP2IE          (0x1UL << 19) 
#define RTC_RTC_TAMPCR_TAMP2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RTC_RTC_TAMPCR_TAMP2NOERASE          (0x1UL << 20) 
#define RTC_RTC_TAMPCR_TAMP2NOERASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RTC_RTC_TAMPCR_TAMP2MF          (0x1UL << 21) 
#define RTC_RTC_TAMPCR_TAMP2MF_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RTC_RTC_TAMPCR_TAMP3IE          (0x1UL << 22) 
#define RTC_RTC_TAMPCR_TAMP3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RTC_RTC_TAMPCR_TAMP3NOERASE          (0x1UL << 23) 
#define RTC_RTC_TAMPCR_TAMP3NOERASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RTC_RTC_TAMPCR_TAMP3MF          (0x1UL << 24) 
#define RTC_RTC_TAMPCR_TAMP3MF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RTC_RTC_ALRMASSR_SS          (0x7FFFUL << 0) 
#define RTC_RTC_ALRMASSR_SS_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 0)
#define RTC_RTC_ALRMASSR_MASKSS          (0xFUL << 24) 
#define RTC_RTC_ALRMASSR_MASKSS_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define RTC_RTC_ALRMBSSR_SS          (0x7FFFUL << 0) 
#define RTC_RTC_ALRMBSSR_SS_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 0)
#define RTC_RTC_ALRMBSSR_MASKSS          (0xFUL << 24) 
#define RTC_RTC_ALRMBSSR_MASKSS_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define RTC_RTC_OR_RTC_ALARM_TYPE          (0x1UL << 0) 
#define RTC_RTC_OR_RTC_ALARM_TYPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RTC_RTC_OR_RTC_OUT_RMP          (0x1UL << 1) 
#define RTC_RTC_OR_RTC_OUT_RMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RTC_RTC_BKP0R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP0R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP1R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP1R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP2R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP2R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP3R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP3R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP4R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP4R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP5R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP5R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP6R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP6R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP7R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP7R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP8R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP8R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP9R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP9R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP10R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP10R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP11R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP11R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP12R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP12R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP13R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP13R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP14R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP14R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP15R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP15R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP16R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP16R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP17R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP17R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP18R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP18R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP19R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP19R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP20R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP20R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP21R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP21R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP22R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP22R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP23R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP23R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP24R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP24R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP25R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP25R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP26R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP26R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP27R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP27R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP28R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP28R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP29R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP29R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP30R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP30R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define RTC_RTC_BKP31R_BKP          (0xFFFFFFFFUL << 0) 
#define RTC_RTC_BKP31R_BKP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define RTC  ((struct RTC*)(0x58004000UL))



struct SAI4 {
  volatile uint32_t SAI_GCR;
  volatile uint32_t SAI_ACR1;
  volatile uint32_t SAI_ACR2;
  volatile uint32_t SAI_AFRCR;
  volatile uint32_t SAI_ASLOTR;
  volatile uint32_t SAI_AIM;
  volatile const uint32_t SAI_ASR;
  volatile uint32_t SAI_ACLRFR;
  volatile uint32_t SAI_ADR;
  volatile uint32_t SAI_BCR1;
  volatile uint32_t SAI_BCR2;
  volatile uint32_t SAI_BFRCR;
  volatile uint32_t SAI_BSLOTR;
  volatile uint32_t SAI_BIM;
  volatile const uint32_t SAI_BSR;
  volatile uint32_t SAI_BCLRFR;
  volatile uint32_t SAI_BDR;
  volatile uint32_t SAI_PDMCR;
  volatile uint32_t SAI_PDMDLY;
};
#define SAI4_SAI_GCR_SYNCOUT          (0x3UL << 4) 
#define SAI4_SAI_GCR_SYNCOUT_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SAI4_SAI_GCR_SYNCIN          (0x3UL << 0) 
#define SAI4_SAI_GCR_SYNCIN_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI4_SAI_ACR1_MODE          (0x3UL << 0) 
#define SAI4_SAI_ACR1_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI4_SAI_ACR1_PRTCFG          (0x3UL << 2) 
#define SAI4_SAI_ACR1_PRTCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SAI4_SAI_ACR1_DS          (0x7UL << 5) 
#define SAI4_SAI_ACR1_DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define SAI4_SAI_ACR1_LSBFIRST          (0x1UL << 8) 
#define SAI4_SAI_ACR1_LSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI4_SAI_ACR1_CKSTR          (0x1UL << 9) 
#define SAI4_SAI_ACR1_CKSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI4_SAI_ACR1_SYNCEN          (0x3UL << 10) 
#define SAI4_SAI_ACR1_SYNCEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define SAI4_SAI_ACR1_MONO          (0x1UL << 12) 
#define SAI4_SAI_ACR1_MONO_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SAI4_SAI_ACR1_OUTDRIV          (0x1UL << 13) 
#define SAI4_SAI_ACR1_OUTDRIV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI4_SAI_ACR1_SAIXEN          (0x1UL << 16) 
#define SAI4_SAI_ACR1_SAIXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI4_SAI_ACR1_DMAEN          (0x1UL << 17) 
#define SAI4_SAI_ACR1_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI4_SAI_ACR1_NOMCK          (0x1UL << 19) 
#define SAI4_SAI_ACR1_NOMCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SAI4_SAI_ACR1_MCKDIV          (0xFUL << 20) 
#define SAI4_SAI_ACR1_MCKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SAI4_SAI_ACR1_OSR          (0x1UL << 26) 
#define SAI4_SAI_ACR1_OSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SAI4_SAI_ACR2_FTH          (0x7UL << 0) 
#define SAI4_SAI_ACR2_FTH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI4_SAI_ACR2_FFLUSH          (0x1UL << 3) 
#define SAI4_SAI_ACR2_FFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI4_SAI_ACR2_TRIS          (0x1UL << 4) 
#define SAI4_SAI_ACR2_TRIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI4_SAI_ACR2_MUTE          (0x1UL << 5) 
#define SAI4_SAI_ACR2_MUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI4_SAI_ACR2_MUTEVAL          (0x1UL << 6) 
#define SAI4_SAI_ACR2_MUTEVAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI4_SAI_ACR2_MUTECNT          (0x3FUL << 7) 
#define SAI4_SAI_ACR2_MUTECNT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 7)
#define SAI4_SAI_ACR2_CPL          (0x1UL << 13) 
#define SAI4_SAI_ACR2_CPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI4_SAI_ACR2_COMP          (0x3UL << 14) 
#define SAI4_SAI_ACR2_COMP_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SAI4_SAI_AFRCR_FRL          (0xFFUL << 0) 
#define SAI4_SAI_AFRCR_FRL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SAI4_SAI_AFRCR_FSALL          (0x7FUL << 8) 
#define SAI4_SAI_AFRCR_FSALL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define SAI4_SAI_AFRCR_FSDEF          (0x1UL << 16) 
#define SAI4_SAI_AFRCR_FSDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI4_SAI_AFRCR_FSPOL          (0x1UL << 17) 
#define SAI4_SAI_AFRCR_FSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI4_SAI_AFRCR_FSOFF          (0x1UL << 18) 
#define SAI4_SAI_AFRCR_FSOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SAI4_SAI_ASLOTR_FBOFF          (0x1FUL << 0) 
#define SAI4_SAI_ASLOTR_FBOFF_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SAI4_SAI_ASLOTR_SLOTSZ          (0x3UL << 6) 
#define SAI4_SAI_ASLOTR_SLOTSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define SAI4_SAI_ASLOTR_NBSLOT          (0xFUL << 8) 
#define SAI4_SAI_ASLOTR_NBSLOT_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SAI4_SAI_ASLOTR_SLOTEN          (0xFFFFUL << 16) 
#define SAI4_SAI_ASLOTR_SLOTEN_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SAI4_SAI_AIM_OVRUDRIE          (0x1UL << 0) 
#define SAI4_SAI_AIM_OVRUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI4_SAI_AIM_MUTEDETIE          (0x1UL << 1) 
#define SAI4_SAI_AIM_MUTEDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI4_SAI_AIM_WCKCFGIE          (0x1UL << 2) 
#define SAI4_SAI_AIM_WCKCFGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI4_SAI_AIM_FREQIE          (0x1UL << 3) 
#define SAI4_SAI_AIM_FREQIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI4_SAI_AIM_CNRDYIE          (0x1UL << 4) 
#define SAI4_SAI_AIM_CNRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI4_SAI_AIM_AFSDETIE          (0x1UL << 5) 
#define SAI4_SAI_AIM_AFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI4_SAI_AIM_LFSDETIE          (0x1UL << 6) 
#define SAI4_SAI_AIM_LFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI4_SAI_ASR_OVRUDR          (0x1UL << 0) 
#define SAI4_SAI_ASR_OVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI4_SAI_ASR_MUTEDET          (0x1UL << 1) 
#define SAI4_SAI_ASR_MUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI4_SAI_ASR_WCKCFG          (0x1UL << 2) 
#define SAI4_SAI_ASR_WCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI4_SAI_ASR_FREQ          (0x1UL << 3) 
#define SAI4_SAI_ASR_FREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI4_SAI_ASR_CNRDY          (0x1UL << 4) 
#define SAI4_SAI_ASR_CNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI4_SAI_ASR_AFSDET          (0x1UL << 5) 
#define SAI4_SAI_ASR_AFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI4_SAI_ASR_LFSDET          (0x1UL << 6) 
#define SAI4_SAI_ASR_LFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI4_SAI_ASR_FLVL          (0x7UL << 16) 
#define SAI4_SAI_ASR_FLVL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI4_SAI_ACLRFR_COVRUDR          (0x1UL << 0) 
#define SAI4_SAI_ACLRFR_COVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI4_SAI_ACLRFR_CMUTEDET          (0x1UL << 1) 
#define SAI4_SAI_ACLRFR_CMUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI4_SAI_ACLRFR_CWCKCFG          (0x1UL << 2) 
#define SAI4_SAI_ACLRFR_CWCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI4_SAI_ACLRFR_CCNRDY          (0x1UL << 4) 
#define SAI4_SAI_ACLRFR_CCNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI4_SAI_ACLRFR_CAFSDET          (0x1UL << 5) 
#define SAI4_SAI_ACLRFR_CAFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI4_SAI_ACLRFR_CLFSDET          (0x1UL << 6) 
#define SAI4_SAI_ACLRFR_CLFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI4_SAI_ADR_DATA          (0xFFFFFFFFUL << 0) 
#define SAI4_SAI_ADR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SAI4_SAI_BCR1_MODE          (0x3UL << 0) 
#define SAI4_SAI_BCR1_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI4_SAI_BCR1_PRTCFG          (0x3UL << 2) 
#define SAI4_SAI_BCR1_PRTCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SAI4_SAI_BCR1_DS          (0x7UL << 5) 
#define SAI4_SAI_BCR1_DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define SAI4_SAI_BCR1_LSBFIRST          (0x1UL << 8) 
#define SAI4_SAI_BCR1_LSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI4_SAI_BCR1_CKSTR          (0x1UL << 9) 
#define SAI4_SAI_BCR1_CKSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI4_SAI_BCR1_SYNCEN          (0x3UL << 10) 
#define SAI4_SAI_BCR1_SYNCEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define SAI4_SAI_BCR1_MONO          (0x1UL << 12) 
#define SAI4_SAI_BCR1_MONO_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SAI4_SAI_BCR1_OUTDRIV          (0x1UL << 13) 
#define SAI4_SAI_BCR1_OUTDRIV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI4_SAI_BCR1_SAIXEN          (0x1UL << 16) 
#define SAI4_SAI_BCR1_SAIXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI4_SAI_BCR1_DMAEN          (0x1UL << 17) 
#define SAI4_SAI_BCR1_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI4_SAI_BCR1_NOMCK          (0x1UL << 19) 
#define SAI4_SAI_BCR1_NOMCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SAI4_SAI_BCR1_MCKDIV          (0xFUL << 20) 
#define SAI4_SAI_BCR1_MCKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SAI4_SAI_BCR1_OSR          (0x1UL << 26) 
#define SAI4_SAI_BCR1_OSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SAI4_SAI_BCR2_FTH          (0x7UL << 0) 
#define SAI4_SAI_BCR2_FTH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI4_SAI_BCR2_FFLUSH          (0x1UL << 3) 
#define SAI4_SAI_BCR2_FFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI4_SAI_BCR2_TRIS          (0x1UL << 4) 
#define SAI4_SAI_BCR2_TRIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI4_SAI_BCR2_MUTE          (0x1UL << 5) 
#define SAI4_SAI_BCR2_MUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI4_SAI_BCR2_MUTEVAL          (0x1UL << 6) 
#define SAI4_SAI_BCR2_MUTEVAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI4_SAI_BCR2_MUTECNT          (0x3FUL << 7) 
#define SAI4_SAI_BCR2_MUTECNT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 7)
#define SAI4_SAI_BCR2_CPL          (0x1UL << 13) 
#define SAI4_SAI_BCR2_CPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI4_SAI_BCR2_COMP          (0x3UL << 14) 
#define SAI4_SAI_BCR2_COMP_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SAI4_SAI_BFRCR_FRL          (0xFFUL << 0) 
#define SAI4_SAI_BFRCR_FRL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SAI4_SAI_BFRCR_FSALL          (0x7FUL << 8) 
#define SAI4_SAI_BFRCR_FSALL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define SAI4_SAI_BFRCR_FSDEF          (0x1UL << 16) 
#define SAI4_SAI_BFRCR_FSDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI4_SAI_BFRCR_FSPOL          (0x1UL << 17) 
#define SAI4_SAI_BFRCR_FSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI4_SAI_BFRCR_FSOFF          (0x1UL << 18) 
#define SAI4_SAI_BFRCR_FSOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SAI4_SAI_BSLOTR_FBOFF          (0x1FUL << 0) 
#define SAI4_SAI_BSLOTR_FBOFF_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SAI4_SAI_BSLOTR_SLOTSZ          (0x3UL << 6) 
#define SAI4_SAI_BSLOTR_SLOTSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define SAI4_SAI_BSLOTR_NBSLOT          (0xFUL << 8) 
#define SAI4_SAI_BSLOTR_NBSLOT_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SAI4_SAI_BSLOTR_SLOTEN          (0xFFFFUL << 16) 
#define SAI4_SAI_BSLOTR_SLOTEN_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SAI4_SAI_BIM_OVRUDRIE          (0x1UL << 0) 
#define SAI4_SAI_BIM_OVRUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI4_SAI_BIM_MUTEDETIE          (0x1UL << 1) 
#define SAI4_SAI_BIM_MUTEDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI4_SAI_BIM_WCKCFGIE          (0x1UL << 2) 
#define SAI4_SAI_BIM_WCKCFGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI4_SAI_BIM_FREQIE          (0x1UL << 3) 
#define SAI4_SAI_BIM_FREQIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI4_SAI_BIM_CNRDYIE          (0x1UL << 4) 
#define SAI4_SAI_BIM_CNRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI4_SAI_BIM_AFSDETIE          (0x1UL << 5) 
#define SAI4_SAI_BIM_AFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI4_SAI_BIM_LFSDETIE          (0x1UL << 6) 
#define SAI4_SAI_BIM_LFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI4_SAI_BSR_OVRUDR          (0x1UL << 0) 
#define SAI4_SAI_BSR_OVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI4_SAI_BSR_MUTEDET          (0x1UL << 1) 
#define SAI4_SAI_BSR_MUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI4_SAI_BSR_WCKCFG          (0x1UL << 2) 
#define SAI4_SAI_BSR_WCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI4_SAI_BSR_FREQ          (0x1UL << 3) 
#define SAI4_SAI_BSR_FREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI4_SAI_BSR_CNRDY          (0x1UL << 4) 
#define SAI4_SAI_BSR_CNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI4_SAI_BSR_AFSDET          (0x1UL << 5) 
#define SAI4_SAI_BSR_AFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI4_SAI_BSR_LFSDET          (0x1UL << 6) 
#define SAI4_SAI_BSR_LFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI4_SAI_BSR_FLVL          (0x7UL << 16) 
#define SAI4_SAI_BSR_FLVL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI4_SAI_BCLRFR_COVRUDR          (0x1UL << 0) 
#define SAI4_SAI_BCLRFR_COVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI4_SAI_BCLRFR_CMUTEDET          (0x1UL << 1) 
#define SAI4_SAI_BCLRFR_CMUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI4_SAI_BCLRFR_CWCKCFG          (0x1UL << 2) 
#define SAI4_SAI_BCLRFR_CWCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI4_SAI_BCLRFR_CCNRDY          (0x1UL << 4) 
#define SAI4_SAI_BCLRFR_CCNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI4_SAI_BCLRFR_CAFSDET          (0x1UL << 5) 
#define SAI4_SAI_BCLRFR_CAFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI4_SAI_BCLRFR_CLFSDET          (0x1UL << 6) 
#define SAI4_SAI_BCLRFR_CLFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI4_SAI_BDR_DATA          (0xFFFFFFFFUL << 0) 
#define SAI4_SAI_BDR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SAI4_SAI_PDMCR_PDMEN          (0x1UL << 0) 
#define SAI4_SAI_PDMCR_PDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI4_SAI_PDMCR_MICNBR          (0x3UL << 4) 
#define SAI4_SAI_PDMCR_MICNBR_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SAI4_SAI_PDMCR_CKEN1          (0x1UL << 8) 
#define SAI4_SAI_PDMCR_CKEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI4_SAI_PDMCR_CKEN2          (0x1UL << 9) 
#define SAI4_SAI_PDMCR_CKEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI4_SAI_PDMCR_CKEN3          (0x1UL << 10) 
#define SAI4_SAI_PDMCR_CKEN3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SAI4_SAI_PDMCR_CKEN4          (0x1UL << 11) 
#define SAI4_SAI_PDMCR_CKEN4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SAI4_SAI_PDMDLY_DLYM1L          (0x7UL << 0) 
#define SAI4_SAI_PDMDLY_DLYM1L_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI4_SAI_PDMDLY_DLYM1R          (0x7UL << 4) 
#define SAI4_SAI_PDMDLY_DLYM1R_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define SAI4_SAI_PDMDLY_DLYM2L          (0x7UL << 8) 
#define SAI4_SAI_PDMDLY_DLYM2L_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define SAI4_SAI_PDMDLY_DLYM2R          (0x7UL << 12) 
#define SAI4_SAI_PDMDLY_DLYM2R_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define SAI4_SAI_PDMDLY_DLYM3L          (0x7UL << 16) 
#define SAI4_SAI_PDMDLY_DLYM3L_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI4_SAI_PDMDLY_DLYM3R          (0x7UL << 20) 
#define SAI4_SAI_PDMDLY_DLYM3R_VAL(X) (((uint32_t)(X) & 0x7UL) << 20)
#define SAI4_SAI_PDMDLY_DLYM4L          (0x7UL << 24) 
#define SAI4_SAI_PDMDLY_DLYM4L_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define SAI4_SAI_PDMDLY_DLYM4R          (0x7UL << 28) 
#define SAI4_SAI_PDMDLY_DLYM4R_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)

#define SAI4  ((struct SAI4*)(0x58005400UL))



struct SAI1 {
  volatile uint32_t SAI_GCR;
  volatile uint32_t SAI_ACR1;
  volatile uint32_t SAI_ACR2;
  volatile uint32_t SAI_AFRCR;
  volatile uint32_t SAI_ASLOTR;
  volatile uint32_t SAI_AIM;
  volatile const uint32_t SAI_ASR;
  volatile uint32_t SAI_ACLRFR;
  volatile uint32_t SAI_ADR;
  volatile uint32_t SAI_BCR1;
  volatile uint32_t SAI_BCR2;
  volatile uint32_t SAI_BFRCR;
  volatile uint32_t SAI_BSLOTR;
  volatile uint32_t SAI_BIM;
  volatile const uint32_t SAI_BSR;
  volatile uint32_t SAI_BCLRFR;
  volatile uint32_t SAI_BDR;
  volatile uint32_t SAI_PDMCR;
  volatile uint32_t SAI_PDMDLY;
};
#define SAI1_SAI_GCR_SYNCOUT          (0x3UL << 4) 
#define SAI1_SAI_GCR_SYNCOUT_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SAI1_SAI_GCR_SYNCIN          (0x3UL << 0) 
#define SAI1_SAI_GCR_SYNCIN_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI1_SAI_ACR1_MODE          (0x3UL << 0) 
#define SAI1_SAI_ACR1_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI1_SAI_ACR1_PRTCFG          (0x3UL << 2) 
#define SAI1_SAI_ACR1_PRTCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SAI1_SAI_ACR1_DS          (0x7UL << 5) 
#define SAI1_SAI_ACR1_DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define SAI1_SAI_ACR1_LSBFIRST          (0x1UL << 8) 
#define SAI1_SAI_ACR1_LSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI1_SAI_ACR1_CKSTR          (0x1UL << 9) 
#define SAI1_SAI_ACR1_CKSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI1_SAI_ACR1_SYNCEN          (0x3UL << 10) 
#define SAI1_SAI_ACR1_SYNCEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define SAI1_SAI_ACR1_MONO          (0x1UL << 12) 
#define SAI1_SAI_ACR1_MONO_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SAI1_SAI_ACR1_OUTDRIV          (0x1UL << 13) 
#define SAI1_SAI_ACR1_OUTDRIV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI1_SAI_ACR1_SAIXEN          (0x1UL << 16) 
#define SAI1_SAI_ACR1_SAIXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI1_SAI_ACR1_DMAEN          (0x1UL << 17) 
#define SAI1_SAI_ACR1_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI1_SAI_ACR1_NOMCK          (0x1UL << 19) 
#define SAI1_SAI_ACR1_NOMCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SAI1_SAI_ACR1_MCKDIV          (0xFUL << 20) 
#define SAI1_SAI_ACR1_MCKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SAI1_SAI_ACR1_OSR          (0x1UL << 26) 
#define SAI1_SAI_ACR1_OSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SAI1_SAI_ACR2_FTH          (0x7UL << 0) 
#define SAI1_SAI_ACR2_FTH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI1_SAI_ACR2_FFLUSH          (0x1UL << 3) 
#define SAI1_SAI_ACR2_FFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI1_SAI_ACR2_TRIS          (0x1UL << 4) 
#define SAI1_SAI_ACR2_TRIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI1_SAI_ACR2_MUTE          (0x1UL << 5) 
#define SAI1_SAI_ACR2_MUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI1_SAI_ACR2_MUTEVAL          (0x1UL << 6) 
#define SAI1_SAI_ACR2_MUTEVAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI1_SAI_ACR2_MUTECNT          (0x3FUL << 7) 
#define SAI1_SAI_ACR2_MUTECNT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 7)
#define SAI1_SAI_ACR2_CPL          (0x1UL << 13) 
#define SAI1_SAI_ACR2_CPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI1_SAI_ACR2_COMP          (0x3UL << 14) 
#define SAI1_SAI_ACR2_COMP_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SAI1_SAI_AFRCR_FRL          (0xFFUL << 0) 
#define SAI1_SAI_AFRCR_FRL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SAI1_SAI_AFRCR_FSALL          (0x7FUL << 8) 
#define SAI1_SAI_AFRCR_FSALL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define SAI1_SAI_AFRCR_FSDEF          (0x1UL << 16) 
#define SAI1_SAI_AFRCR_FSDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI1_SAI_AFRCR_FSPOL          (0x1UL << 17) 
#define SAI1_SAI_AFRCR_FSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI1_SAI_AFRCR_FSOFF          (0x1UL << 18) 
#define SAI1_SAI_AFRCR_FSOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SAI1_SAI_ASLOTR_FBOFF          (0x1FUL << 0) 
#define SAI1_SAI_ASLOTR_FBOFF_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SAI1_SAI_ASLOTR_SLOTSZ          (0x3UL << 6) 
#define SAI1_SAI_ASLOTR_SLOTSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define SAI1_SAI_ASLOTR_NBSLOT          (0xFUL << 8) 
#define SAI1_SAI_ASLOTR_NBSLOT_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SAI1_SAI_ASLOTR_SLOTEN          (0xFFFFUL << 16) 
#define SAI1_SAI_ASLOTR_SLOTEN_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SAI1_SAI_AIM_OVRUDRIE          (0x1UL << 0) 
#define SAI1_SAI_AIM_OVRUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI1_SAI_AIM_MUTEDETIE          (0x1UL << 1) 
#define SAI1_SAI_AIM_MUTEDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI1_SAI_AIM_WCKCFGIE          (0x1UL << 2) 
#define SAI1_SAI_AIM_WCKCFGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI1_SAI_AIM_FREQIE          (0x1UL << 3) 
#define SAI1_SAI_AIM_FREQIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI1_SAI_AIM_CNRDYIE          (0x1UL << 4) 
#define SAI1_SAI_AIM_CNRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI1_SAI_AIM_AFSDETIE          (0x1UL << 5) 
#define SAI1_SAI_AIM_AFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI1_SAI_AIM_LFSDETIE          (0x1UL << 6) 
#define SAI1_SAI_AIM_LFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI1_SAI_ASR_OVRUDR          (0x1UL << 0) 
#define SAI1_SAI_ASR_OVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI1_SAI_ASR_MUTEDET          (0x1UL << 1) 
#define SAI1_SAI_ASR_MUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI1_SAI_ASR_WCKCFG          (0x1UL << 2) 
#define SAI1_SAI_ASR_WCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI1_SAI_ASR_FREQ          (0x1UL << 3) 
#define SAI1_SAI_ASR_FREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI1_SAI_ASR_CNRDY          (0x1UL << 4) 
#define SAI1_SAI_ASR_CNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI1_SAI_ASR_AFSDET          (0x1UL << 5) 
#define SAI1_SAI_ASR_AFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI1_SAI_ASR_LFSDET          (0x1UL << 6) 
#define SAI1_SAI_ASR_LFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI1_SAI_ASR_FLVL          (0x7UL << 16) 
#define SAI1_SAI_ASR_FLVL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI1_SAI_ACLRFR_COVRUDR          (0x1UL << 0) 
#define SAI1_SAI_ACLRFR_COVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI1_SAI_ACLRFR_CMUTEDET          (0x1UL << 1) 
#define SAI1_SAI_ACLRFR_CMUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI1_SAI_ACLRFR_CWCKCFG          (0x1UL << 2) 
#define SAI1_SAI_ACLRFR_CWCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI1_SAI_ACLRFR_CCNRDY          (0x1UL << 4) 
#define SAI1_SAI_ACLRFR_CCNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI1_SAI_ACLRFR_CAFSDET          (0x1UL << 5) 
#define SAI1_SAI_ACLRFR_CAFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI1_SAI_ACLRFR_CLFSDET          (0x1UL << 6) 
#define SAI1_SAI_ACLRFR_CLFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI1_SAI_ADR_DATA          (0xFFFFFFFFUL << 0) 
#define SAI1_SAI_ADR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SAI1_SAI_BCR1_MODE          (0x3UL << 0) 
#define SAI1_SAI_BCR1_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI1_SAI_BCR1_PRTCFG          (0x3UL << 2) 
#define SAI1_SAI_BCR1_PRTCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SAI1_SAI_BCR1_DS          (0x7UL << 5) 
#define SAI1_SAI_BCR1_DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define SAI1_SAI_BCR1_LSBFIRST          (0x1UL << 8) 
#define SAI1_SAI_BCR1_LSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI1_SAI_BCR1_CKSTR          (0x1UL << 9) 
#define SAI1_SAI_BCR1_CKSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI1_SAI_BCR1_SYNCEN          (0x3UL << 10) 
#define SAI1_SAI_BCR1_SYNCEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define SAI1_SAI_BCR1_MONO          (0x1UL << 12) 
#define SAI1_SAI_BCR1_MONO_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SAI1_SAI_BCR1_OUTDRIV          (0x1UL << 13) 
#define SAI1_SAI_BCR1_OUTDRIV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI1_SAI_BCR1_SAIXEN          (0x1UL << 16) 
#define SAI1_SAI_BCR1_SAIXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI1_SAI_BCR1_DMAEN          (0x1UL << 17) 
#define SAI1_SAI_BCR1_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI1_SAI_BCR1_NOMCK          (0x1UL << 19) 
#define SAI1_SAI_BCR1_NOMCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SAI1_SAI_BCR1_MCKDIV          (0xFUL << 20) 
#define SAI1_SAI_BCR1_MCKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SAI1_SAI_BCR1_OSR          (0x1UL << 26) 
#define SAI1_SAI_BCR1_OSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SAI1_SAI_BCR2_FTH          (0x7UL << 0) 
#define SAI1_SAI_BCR2_FTH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI1_SAI_BCR2_FFLUSH          (0x1UL << 3) 
#define SAI1_SAI_BCR2_FFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI1_SAI_BCR2_TRIS          (0x1UL << 4) 
#define SAI1_SAI_BCR2_TRIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI1_SAI_BCR2_MUTE          (0x1UL << 5) 
#define SAI1_SAI_BCR2_MUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI1_SAI_BCR2_MUTEVAL          (0x1UL << 6) 
#define SAI1_SAI_BCR2_MUTEVAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI1_SAI_BCR2_MUTECNT          (0x3FUL << 7) 
#define SAI1_SAI_BCR2_MUTECNT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 7)
#define SAI1_SAI_BCR2_CPL          (0x1UL << 13) 
#define SAI1_SAI_BCR2_CPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI1_SAI_BCR2_COMP          (0x3UL << 14) 
#define SAI1_SAI_BCR2_COMP_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SAI1_SAI_BFRCR_FRL          (0xFFUL << 0) 
#define SAI1_SAI_BFRCR_FRL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SAI1_SAI_BFRCR_FSALL          (0x7FUL << 8) 
#define SAI1_SAI_BFRCR_FSALL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define SAI1_SAI_BFRCR_FSDEF          (0x1UL << 16) 
#define SAI1_SAI_BFRCR_FSDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI1_SAI_BFRCR_FSPOL          (0x1UL << 17) 
#define SAI1_SAI_BFRCR_FSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI1_SAI_BFRCR_FSOFF          (0x1UL << 18) 
#define SAI1_SAI_BFRCR_FSOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SAI1_SAI_BSLOTR_FBOFF          (0x1FUL << 0) 
#define SAI1_SAI_BSLOTR_FBOFF_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SAI1_SAI_BSLOTR_SLOTSZ          (0x3UL << 6) 
#define SAI1_SAI_BSLOTR_SLOTSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define SAI1_SAI_BSLOTR_NBSLOT          (0xFUL << 8) 
#define SAI1_SAI_BSLOTR_NBSLOT_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SAI1_SAI_BSLOTR_SLOTEN          (0xFFFFUL << 16) 
#define SAI1_SAI_BSLOTR_SLOTEN_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SAI1_SAI_BIM_OVRUDRIE          (0x1UL << 0) 
#define SAI1_SAI_BIM_OVRUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI1_SAI_BIM_MUTEDETIE          (0x1UL << 1) 
#define SAI1_SAI_BIM_MUTEDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI1_SAI_BIM_WCKCFGIE          (0x1UL << 2) 
#define SAI1_SAI_BIM_WCKCFGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI1_SAI_BIM_FREQIE          (0x1UL << 3) 
#define SAI1_SAI_BIM_FREQIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI1_SAI_BIM_CNRDYIE          (0x1UL << 4) 
#define SAI1_SAI_BIM_CNRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI1_SAI_BIM_AFSDETIE          (0x1UL << 5) 
#define SAI1_SAI_BIM_AFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI1_SAI_BIM_LFSDETIE          (0x1UL << 6) 
#define SAI1_SAI_BIM_LFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI1_SAI_BSR_OVRUDR          (0x1UL << 0) 
#define SAI1_SAI_BSR_OVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI1_SAI_BSR_MUTEDET          (0x1UL << 1) 
#define SAI1_SAI_BSR_MUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI1_SAI_BSR_WCKCFG          (0x1UL << 2) 
#define SAI1_SAI_BSR_WCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI1_SAI_BSR_FREQ          (0x1UL << 3) 
#define SAI1_SAI_BSR_FREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI1_SAI_BSR_CNRDY          (0x1UL << 4) 
#define SAI1_SAI_BSR_CNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI1_SAI_BSR_AFSDET          (0x1UL << 5) 
#define SAI1_SAI_BSR_AFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI1_SAI_BSR_LFSDET          (0x1UL << 6) 
#define SAI1_SAI_BSR_LFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI1_SAI_BSR_FLVL          (0x7UL << 16) 
#define SAI1_SAI_BSR_FLVL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI1_SAI_BCLRFR_COVRUDR          (0x1UL << 0) 
#define SAI1_SAI_BCLRFR_COVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI1_SAI_BCLRFR_CMUTEDET          (0x1UL << 1) 
#define SAI1_SAI_BCLRFR_CMUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI1_SAI_BCLRFR_CWCKCFG          (0x1UL << 2) 
#define SAI1_SAI_BCLRFR_CWCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI1_SAI_BCLRFR_CCNRDY          (0x1UL << 4) 
#define SAI1_SAI_BCLRFR_CCNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI1_SAI_BCLRFR_CAFSDET          (0x1UL << 5) 
#define SAI1_SAI_BCLRFR_CAFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI1_SAI_BCLRFR_CLFSDET          (0x1UL << 6) 
#define SAI1_SAI_BCLRFR_CLFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI1_SAI_BDR_DATA          (0xFFFFFFFFUL << 0) 
#define SAI1_SAI_BDR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SAI1_SAI_PDMCR_PDMEN          (0x1UL << 0) 
#define SAI1_SAI_PDMCR_PDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI1_SAI_PDMCR_MICNBR          (0x3UL << 4) 
#define SAI1_SAI_PDMCR_MICNBR_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SAI1_SAI_PDMCR_CKEN1          (0x1UL << 8) 
#define SAI1_SAI_PDMCR_CKEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI1_SAI_PDMCR_CKEN2          (0x1UL << 9) 
#define SAI1_SAI_PDMCR_CKEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI1_SAI_PDMCR_CKEN3          (0x1UL << 10) 
#define SAI1_SAI_PDMCR_CKEN3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SAI1_SAI_PDMCR_CKEN4          (0x1UL << 11) 
#define SAI1_SAI_PDMCR_CKEN4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SAI1_SAI_PDMDLY_DLYM1L          (0x7UL << 0) 
#define SAI1_SAI_PDMDLY_DLYM1L_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI1_SAI_PDMDLY_DLYM1R          (0x7UL << 4) 
#define SAI1_SAI_PDMDLY_DLYM1R_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define SAI1_SAI_PDMDLY_DLYM2L          (0x7UL << 8) 
#define SAI1_SAI_PDMDLY_DLYM2L_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define SAI1_SAI_PDMDLY_DLYM2R          (0x7UL << 12) 
#define SAI1_SAI_PDMDLY_DLYM2R_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define SAI1_SAI_PDMDLY_DLYM3L          (0x7UL << 16) 
#define SAI1_SAI_PDMDLY_DLYM3L_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI1_SAI_PDMDLY_DLYM3R          (0x7UL << 20) 
#define SAI1_SAI_PDMDLY_DLYM3R_VAL(X) (((uint32_t)(X) & 0x7UL) << 20)
#define SAI1_SAI_PDMDLY_DLYM4L          (0x7UL << 24) 
#define SAI1_SAI_PDMDLY_DLYM4L_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define SAI1_SAI_PDMDLY_DLYM4R          (0x7UL << 28) 
#define SAI1_SAI_PDMDLY_DLYM4R_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)

#define SAI1  ((struct SAI1*)(0x40015800UL))



struct SAI2 {
  volatile uint32_t SAI_GCR;
  volatile uint32_t SAI_ACR1;
  volatile uint32_t SAI_ACR2;
  volatile uint32_t SAI_AFRCR;
  volatile uint32_t SAI_ASLOTR;
  volatile uint32_t SAI_AIM;
  volatile const uint32_t SAI_ASR;
  volatile uint32_t SAI_ACLRFR;
  volatile uint32_t SAI_ADR;
  volatile uint32_t SAI_BCR1;
  volatile uint32_t SAI_BCR2;
  volatile uint32_t SAI_BFRCR;
  volatile uint32_t SAI_BSLOTR;
  volatile uint32_t SAI_BIM;
  volatile const uint32_t SAI_BSR;
  volatile uint32_t SAI_BCLRFR;
  volatile uint32_t SAI_BDR;
  volatile uint32_t SAI_PDMCR;
  volatile uint32_t SAI_PDMDLY;
};
#define SAI2_SAI_GCR_SYNCOUT          (0x3UL << 4) 
#define SAI2_SAI_GCR_SYNCOUT_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SAI2_SAI_GCR_SYNCIN          (0x3UL << 0) 
#define SAI2_SAI_GCR_SYNCIN_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI2_SAI_ACR1_MODE          (0x3UL << 0) 
#define SAI2_SAI_ACR1_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI2_SAI_ACR1_PRTCFG          (0x3UL << 2) 
#define SAI2_SAI_ACR1_PRTCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SAI2_SAI_ACR1_DS          (0x7UL << 5) 
#define SAI2_SAI_ACR1_DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define SAI2_SAI_ACR1_LSBFIRST          (0x1UL << 8) 
#define SAI2_SAI_ACR1_LSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI2_SAI_ACR1_CKSTR          (0x1UL << 9) 
#define SAI2_SAI_ACR1_CKSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI2_SAI_ACR1_SYNCEN          (0x3UL << 10) 
#define SAI2_SAI_ACR1_SYNCEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define SAI2_SAI_ACR1_MONO          (0x1UL << 12) 
#define SAI2_SAI_ACR1_MONO_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SAI2_SAI_ACR1_OUTDRIV          (0x1UL << 13) 
#define SAI2_SAI_ACR1_OUTDRIV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI2_SAI_ACR1_SAIXEN          (0x1UL << 16) 
#define SAI2_SAI_ACR1_SAIXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI2_SAI_ACR1_DMAEN          (0x1UL << 17) 
#define SAI2_SAI_ACR1_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI2_SAI_ACR1_NOMCK          (0x1UL << 19) 
#define SAI2_SAI_ACR1_NOMCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SAI2_SAI_ACR1_MCKDIV          (0xFUL << 20) 
#define SAI2_SAI_ACR1_MCKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SAI2_SAI_ACR1_OSR          (0x1UL << 26) 
#define SAI2_SAI_ACR1_OSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SAI2_SAI_ACR2_FTH          (0x7UL << 0) 
#define SAI2_SAI_ACR2_FTH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI2_SAI_ACR2_FFLUSH          (0x1UL << 3) 
#define SAI2_SAI_ACR2_FFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI2_SAI_ACR2_TRIS          (0x1UL << 4) 
#define SAI2_SAI_ACR2_TRIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI2_SAI_ACR2_MUTE          (0x1UL << 5) 
#define SAI2_SAI_ACR2_MUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI2_SAI_ACR2_MUTEVAL          (0x1UL << 6) 
#define SAI2_SAI_ACR2_MUTEVAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI2_SAI_ACR2_MUTECNT          (0x3FUL << 7) 
#define SAI2_SAI_ACR2_MUTECNT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 7)
#define SAI2_SAI_ACR2_CPL          (0x1UL << 13) 
#define SAI2_SAI_ACR2_CPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI2_SAI_ACR2_COMP          (0x3UL << 14) 
#define SAI2_SAI_ACR2_COMP_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SAI2_SAI_AFRCR_FRL          (0xFFUL << 0) 
#define SAI2_SAI_AFRCR_FRL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SAI2_SAI_AFRCR_FSALL          (0x7FUL << 8) 
#define SAI2_SAI_AFRCR_FSALL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define SAI2_SAI_AFRCR_FSDEF          (0x1UL << 16) 
#define SAI2_SAI_AFRCR_FSDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI2_SAI_AFRCR_FSPOL          (0x1UL << 17) 
#define SAI2_SAI_AFRCR_FSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI2_SAI_AFRCR_FSOFF          (0x1UL << 18) 
#define SAI2_SAI_AFRCR_FSOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SAI2_SAI_ASLOTR_FBOFF          (0x1FUL << 0) 
#define SAI2_SAI_ASLOTR_FBOFF_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SAI2_SAI_ASLOTR_SLOTSZ          (0x3UL << 6) 
#define SAI2_SAI_ASLOTR_SLOTSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define SAI2_SAI_ASLOTR_NBSLOT          (0xFUL << 8) 
#define SAI2_SAI_ASLOTR_NBSLOT_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SAI2_SAI_ASLOTR_SLOTEN          (0xFFFFUL << 16) 
#define SAI2_SAI_ASLOTR_SLOTEN_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SAI2_SAI_AIM_OVRUDRIE          (0x1UL << 0) 
#define SAI2_SAI_AIM_OVRUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI2_SAI_AIM_MUTEDETIE          (0x1UL << 1) 
#define SAI2_SAI_AIM_MUTEDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI2_SAI_AIM_WCKCFGIE          (0x1UL << 2) 
#define SAI2_SAI_AIM_WCKCFGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI2_SAI_AIM_FREQIE          (0x1UL << 3) 
#define SAI2_SAI_AIM_FREQIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI2_SAI_AIM_CNRDYIE          (0x1UL << 4) 
#define SAI2_SAI_AIM_CNRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI2_SAI_AIM_AFSDETIE          (0x1UL << 5) 
#define SAI2_SAI_AIM_AFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI2_SAI_AIM_LFSDETIE          (0x1UL << 6) 
#define SAI2_SAI_AIM_LFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI2_SAI_ASR_OVRUDR          (0x1UL << 0) 
#define SAI2_SAI_ASR_OVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI2_SAI_ASR_MUTEDET          (0x1UL << 1) 
#define SAI2_SAI_ASR_MUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI2_SAI_ASR_WCKCFG          (0x1UL << 2) 
#define SAI2_SAI_ASR_WCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI2_SAI_ASR_FREQ          (0x1UL << 3) 
#define SAI2_SAI_ASR_FREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI2_SAI_ASR_CNRDY          (0x1UL << 4) 
#define SAI2_SAI_ASR_CNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI2_SAI_ASR_AFSDET          (0x1UL << 5) 
#define SAI2_SAI_ASR_AFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI2_SAI_ASR_LFSDET          (0x1UL << 6) 
#define SAI2_SAI_ASR_LFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI2_SAI_ASR_FLVL          (0x7UL << 16) 
#define SAI2_SAI_ASR_FLVL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI2_SAI_ACLRFR_COVRUDR          (0x1UL << 0) 
#define SAI2_SAI_ACLRFR_COVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI2_SAI_ACLRFR_CMUTEDET          (0x1UL << 1) 
#define SAI2_SAI_ACLRFR_CMUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI2_SAI_ACLRFR_CWCKCFG          (0x1UL << 2) 
#define SAI2_SAI_ACLRFR_CWCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI2_SAI_ACLRFR_CCNRDY          (0x1UL << 4) 
#define SAI2_SAI_ACLRFR_CCNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI2_SAI_ACLRFR_CAFSDET          (0x1UL << 5) 
#define SAI2_SAI_ACLRFR_CAFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI2_SAI_ACLRFR_CLFSDET          (0x1UL << 6) 
#define SAI2_SAI_ACLRFR_CLFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI2_SAI_ADR_DATA          (0xFFFFFFFFUL << 0) 
#define SAI2_SAI_ADR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SAI2_SAI_BCR1_MODE          (0x3UL << 0) 
#define SAI2_SAI_BCR1_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI2_SAI_BCR1_PRTCFG          (0x3UL << 2) 
#define SAI2_SAI_BCR1_PRTCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SAI2_SAI_BCR1_DS          (0x7UL << 5) 
#define SAI2_SAI_BCR1_DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define SAI2_SAI_BCR1_LSBFIRST          (0x1UL << 8) 
#define SAI2_SAI_BCR1_LSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI2_SAI_BCR1_CKSTR          (0x1UL << 9) 
#define SAI2_SAI_BCR1_CKSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI2_SAI_BCR1_SYNCEN          (0x3UL << 10) 
#define SAI2_SAI_BCR1_SYNCEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define SAI2_SAI_BCR1_MONO          (0x1UL << 12) 
#define SAI2_SAI_BCR1_MONO_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SAI2_SAI_BCR1_OUTDRIV          (0x1UL << 13) 
#define SAI2_SAI_BCR1_OUTDRIV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI2_SAI_BCR1_SAIXEN          (0x1UL << 16) 
#define SAI2_SAI_BCR1_SAIXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI2_SAI_BCR1_DMAEN          (0x1UL << 17) 
#define SAI2_SAI_BCR1_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI2_SAI_BCR1_NOMCK          (0x1UL << 19) 
#define SAI2_SAI_BCR1_NOMCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SAI2_SAI_BCR1_MCKDIV          (0xFUL << 20) 
#define SAI2_SAI_BCR1_MCKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SAI2_SAI_BCR1_OSR          (0x1UL << 26) 
#define SAI2_SAI_BCR1_OSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SAI2_SAI_BCR2_FTH          (0x7UL << 0) 
#define SAI2_SAI_BCR2_FTH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI2_SAI_BCR2_FFLUSH          (0x1UL << 3) 
#define SAI2_SAI_BCR2_FFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI2_SAI_BCR2_TRIS          (0x1UL << 4) 
#define SAI2_SAI_BCR2_TRIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI2_SAI_BCR2_MUTE          (0x1UL << 5) 
#define SAI2_SAI_BCR2_MUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI2_SAI_BCR2_MUTEVAL          (0x1UL << 6) 
#define SAI2_SAI_BCR2_MUTEVAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI2_SAI_BCR2_MUTECNT          (0x3FUL << 7) 
#define SAI2_SAI_BCR2_MUTECNT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 7)
#define SAI2_SAI_BCR2_CPL          (0x1UL << 13) 
#define SAI2_SAI_BCR2_CPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI2_SAI_BCR2_COMP          (0x3UL << 14) 
#define SAI2_SAI_BCR2_COMP_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SAI2_SAI_BFRCR_FRL          (0xFFUL << 0) 
#define SAI2_SAI_BFRCR_FRL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SAI2_SAI_BFRCR_FSALL          (0x7FUL << 8) 
#define SAI2_SAI_BFRCR_FSALL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define SAI2_SAI_BFRCR_FSDEF          (0x1UL << 16) 
#define SAI2_SAI_BFRCR_FSDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI2_SAI_BFRCR_FSPOL          (0x1UL << 17) 
#define SAI2_SAI_BFRCR_FSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI2_SAI_BFRCR_FSOFF          (0x1UL << 18) 
#define SAI2_SAI_BFRCR_FSOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SAI2_SAI_BSLOTR_FBOFF          (0x1FUL << 0) 
#define SAI2_SAI_BSLOTR_FBOFF_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SAI2_SAI_BSLOTR_SLOTSZ          (0x3UL << 6) 
#define SAI2_SAI_BSLOTR_SLOTSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define SAI2_SAI_BSLOTR_NBSLOT          (0xFUL << 8) 
#define SAI2_SAI_BSLOTR_NBSLOT_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SAI2_SAI_BSLOTR_SLOTEN          (0xFFFFUL << 16) 
#define SAI2_SAI_BSLOTR_SLOTEN_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SAI2_SAI_BIM_OVRUDRIE          (0x1UL << 0) 
#define SAI2_SAI_BIM_OVRUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI2_SAI_BIM_MUTEDETIE          (0x1UL << 1) 
#define SAI2_SAI_BIM_MUTEDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI2_SAI_BIM_WCKCFGIE          (0x1UL << 2) 
#define SAI2_SAI_BIM_WCKCFGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI2_SAI_BIM_FREQIE          (0x1UL << 3) 
#define SAI2_SAI_BIM_FREQIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI2_SAI_BIM_CNRDYIE          (0x1UL << 4) 
#define SAI2_SAI_BIM_CNRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI2_SAI_BIM_AFSDETIE          (0x1UL << 5) 
#define SAI2_SAI_BIM_AFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI2_SAI_BIM_LFSDETIE          (0x1UL << 6) 
#define SAI2_SAI_BIM_LFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI2_SAI_BSR_OVRUDR          (0x1UL << 0) 
#define SAI2_SAI_BSR_OVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI2_SAI_BSR_MUTEDET          (0x1UL << 1) 
#define SAI2_SAI_BSR_MUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI2_SAI_BSR_WCKCFG          (0x1UL << 2) 
#define SAI2_SAI_BSR_WCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI2_SAI_BSR_FREQ          (0x1UL << 3) 
#define SAI2_SAI_BSR_FREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI2_SAI_BSR_CNRDY          (0x1UL << 4) 
#define SAI2_SAI_BSR_CNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI2_SAI_BSR_AFSDET          (0x1UL << 5) 
#define SAI2_SAI_BSR_AFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI2_SAI_BSR_LFSDET          (0x1UL << 6) 
#define SAI2_SAI_BSR_LFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI2_SAI_BSR_FLVL          (0x7UL << 16) 
#define SAI2_SAI_BSR_FLVL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI2_SAI_BCLRFR_COVRUDR          (0x1UL << 0) 
#define SAI2_SAI_BCLRFR_COVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI2_SAI_BCLRFR_CMUTEDET          (0x1UL << 1) 
#define SAI2_SAI_BCLRFR_CMUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI2_SAI_BCLRFR_CWCKCFG          (0x1UL << 2) 
#define SAI2_SAI_BCLRFR_CWCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI2_SAI_BCLRFR_CCNRDY          (0x1UL << 4) 
#define SAI2_SAI_BCLRFR_CCNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI2_SAI_BCLRFR_CAFSDET          (0x1UL << 5) 
#define SAI2_SAI_BCLRFR_CAFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI2_SAI_BCLRFR_CLFSDET          (0x1UL << 6) 
#define SAI2_SAI_BCLRFR_CLFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI2_SAI_BDR_DATA          (0xFFFFFFFFUL << 0) 
#define SAI2_SAI_BDR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SAI2_SAI_PDMCR_PDMEN          (0x1UL << 0) 
#define SAI2_SAI_PDMCR_PDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI2_SAI_PDMCR_MICNBR          (0x3UL << 4) 
#define SAI2_SAI_PDMCR_MICNBR_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SAI2_SAI_PDMCR_CKEN1          (0x1UL << 8) 
#define SAI2_SAI_PDMCR_CKEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI2_SAI_PDMCR_CKEN2          (0x1UL << 9) 
#define SAI2_SAI_PDMCR_CKEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI2_SAI_PDMCR_CKEN3          (0x1UL << 10) 
#define SAI2_SAI_PDMCR_CKEN3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SAI2_SAI_PDMCR_CKEN4          (0x1UL << 11) 
#define SAI2_SAI_PDMCR_CKEN4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SAI2_SAI_PDMDLY_DLYM1L          (0x7UL << 0) 
#define SAI2_SAI_PDMDLY_DLYM1L_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI2_SAI_PDMDLY_DLYM1R          (0x7UL << 4) 
#define SAI2_SAI_PDMDLY_DLYM1R_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define SAI2_SAI_PDMDLY_DLYM2L          (0x7UL << 8) 
#define SAI2_SAI_PDMDLY_DLYM2L_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define SAI2_SAI_PDMDLY_DLYM2R          (0x7UL << 12) 
#define SAI2_SAI_PDMDLY_DLYM2R_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define SAI2_SAI_PDMDLY_DLYM3L          (0x7UL << 16) 
#define SAI2_SAI_PDMDLY_DLYM3L_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI2_SAI_PDMDLY_DLYM3R          (0x7UL << 20) 
#define SAI2_SAI_PDMDLY_DLYM3R_VAL(X) (((uint32_t)(X) & 0x7UL) << 20)
#define SAI2_SAI_PDMDLY_DLYM4L          (0x7UL << 24) 
#define SAI2_SAI_PDMDLY_DLYM4L_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define SAI2_SAI_PDMDLY_DLYM4R          (0x7UL << 28) 
#define SAI2_SAI_PDMDLY_DLYM4R_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)

#define SAI2  ((struct SAI2*)(0x40015C00UL))



struct SAI3 {
  volatile uint32_t SAI_GCR;
  volatile uint32_t SAI_ACR1;
  volatile uint32_t SAI_ACR2;
  volatile uint32_t SAI_AFRCR;
  volatile uint32_t SAI_ASLOTR;
  volatile uint32_t SAI_AIM;
  volatile const uint32_t SAI_ASR;
  volatile uint32_t SAI_ACLRFR;
  volatile uint32_t SAI_ADR;
  volatile uint32_t SAI_BCR1;
  volatile uint32_t SAI_BCR2;
  volatile uint32_t SAI_BFRCR;
  volatile uint32_t SAI_BSLOTR;
  volatile uint32_t SAI_BIM;
  volatile const uint32_t SAI_BSR;
  volatile uint32_t SAI_BCLRFR;
  volatile uint32_t SAI_BDR;
  volatile uint32_t SAI_PDMCR;
  volatile uint32_t SAI_PDMDLY;
};
#define SAI3_SAI_GCR_SYNCOUT          (0x3UL << 4) 
#define SAI3_SAI_GCR_SYNCOUT_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SAI3_SAI_GCR_SYNCIN          (0x3UL << 0) 
#define SAI3_SAI_GCR_SYNCIN_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI3_SAI_ACR1_MODE          (0x3UL << 0) 
#define SAI3_SAI_ACR1_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI3_SAI_ACR1_PRTCFG          (0x3UL << 2) 
#define SAI3_SAI_ACR1_PRTCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SAI3_SAI_ACR1_DS          (0x7UL << 5) 
#define SAI3_SAI_ACR1_DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define SAI3_SAI_ACR1_LSBFIRST          (0x1UL << 8) 
#define SAI3_SAI_ACR1_LSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI3_SAI_ACR1_CKSTR          (0x1UL << 9) 
#define SAI3_SAI_ACR1_CKSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI3_SAI_ACR1_SYNCEN          (0x3UL << 10) 
#define SAI3_SAI_ACR1_SYNCEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define SAI3_SAI_ACR1_MONO          (0x1UL << 12) 
#define SAI3_SAI_ACR1_MONO_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SAI3_SAI_ACR1_OUTDRIV          (0x1UL << 13) 
#define SAI3_SAI_ACR1_OUTDRIV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI3_SAI_ACR1_SAIXEN          (0x1UL << 16) 
#define SAI3_SAI_ACR1_SAIXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI3_SAI_ACR1_DMAEN          (0x1UL << 17) 
#define SAI3_SAI_ACR1_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI3_SAI_ACR1_NOMCK          (0x1UL << 19) 
#define SAI3_SAI_ACR1_NOMCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SAI3_SAI_ACR1_MCKDIV          (0xFUL << 20) 
#define SAI3_SAI_ACR1_MCKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SAI3_SAI_ACR1_OSR          (0x1UL << 26) 
#define SAI3_SAI_ACR1_OSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SAI3_SAI_ACR2_FTH          (0x7UL << 0) 
#define SAI3_SAI_ACR2_FTH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI3_SAI_ACR2_FFLUSH          (0x1UL << 3) 
#define SAI3_SAI_ACR2_FFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI3_SAI_ACR2_TRIS          (0x1UL << 4) 
#define SAI3_SAI_ACR2_TRIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI3_SAI_ACR2_MUTE          (0x1UL << 5) 
#define SAI3_SAI_ACR2_MUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI3_SAI_ACR2_MUTEVAL          (0x1UL << 6) 
#define SAI3_SAI_ACR2_MUTEVAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI3_SAI_ACR2_MUTECNT          (0x3FUL << 7) 
#define SAI3_SAI_ACR2_MUTECNT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 7)
#define SAI3_SAI_ACR2_CPL          (0x1UL << 13) 
#define SAI3_SAI_ACR2_CPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI3_SAI_ACR2_COMP          (0x3UL << 14) 
#define SAI3_SAI_ACR2_COMP_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SAI3_SAI_AFRCR_FRL          (0xFFUL << 0) 
#define SAI3_SAI_AFRCR_FRL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SAI3_SAI_AFRCR_FSALL          (0x7FUL << 8) 
#define SAI3_SAI_AFRCR_FSALL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define SAI3_SAI_AFRCR_FSDEF          (0x1UL << 16) 
#define SAI3_SAI_AFRCR_FSDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI3_SAI_AFRCR_FSPOL          (0x1UL << 17) 
#define SAI3_SAI_AFRCR_FSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI3_SAI_AFRCR_FSOFF          (0x1UL << 18) 
#define SAI3_SAI_AFRCR_FSOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SAI3_SAI_ASLOTR_FBOFF          (0x1FUL << 0) 
#define SAI3_SAI_ASLOTR_FBOFF_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SAI3_SAI_ASLOTR_SLOTSZ          (0x3UL << 6) 
#define SAI3_SAI_ASLOTR_SLOTSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define SAI3_SAI_ASLOTR_NBSLOT          (0xFUL << 8) 
#define SAI3_SAI_ASLOTR_NBSLOT_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SAI3_SAI_ASLOTR_SLOTEN          (0xFFFFUL << 16) 
#define SAI3_SAI_ASLOTR_SLOTEN_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SAI3_SAI_AIM_OVRUDRIE          (0x1UL << 0) 
#define SAI3_SAI_AIM_OVRUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI3_SAI_AIM_MUTEDETIE          (0x1UL << 1) 
#define SAI3_SAI_AIM_MUTEDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI3_SAI_AIM_WCKCFGIE          (0x1UL << 2) 
#define SAI3_SAI_AIM_WCKCFGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI3_SAI_AIM_FREQIE          (0x1UL << 3) 
#define SAI3_SAI_AIM_FREQIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI3_SAI_AIM_CNRDYIE          (0x1UL << 4) 
#define SAI3_SAI_AIM_CNRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI3_SAI_AIM_AFSDETIE          (0x1UL << 5) 
#define SAI3_SAI_AIM_AFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI3_SAI_AIM_LFSDETIE          (0x1UL << 6) 
#define SAI3_SAI_AIM_LFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI3_SAI_ASR_OVRUDR          (0x1UL << 0) 
#define SAI3_SAI_ASR_OVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI3_SAI_ASR_MUTEDET          (0x1UL << 1) 
#define SAI3_SAI_ASR_MUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI3_SAI_ASR_WCKCFG          (0x1UL << 2) 
#define SAI3_SAI_ASR_WCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI3_SAI_ASR_FREQ          (0x1UL << 3) 
#define SAI3_SAI_ASR_FREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI3_SAI_ASR_CNRDY          (0x1UL << 4) 
#define SAI3_SAI_ASR_CNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI3_SAI_ASR_AFSDET          (0x1UL << 5) 
#define SAI3_SAI_ASR_AFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI3_SAI_ASR_LFSDET          (0x1UL << 6) 
#define SAI3_SAI_ASR_LFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI3_SAI_ASR_FLVL          (0x7UL << 16) 
#define SAI3_SAI_ASR_FLVL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI3_SAI_ACLRFR_COVRUDR          (0x1UL << 0) 
#define SAI3_SAI_ACLRFR_COVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI3_SAI_ACLRFR_CMUTEDET          (0x1UL << 1) 
#define SAI3_SAI_ACLRFR_CMUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI3_SAI_ACLRFR_CWCKCFG          (0x1UL << 2) 
#define SAI3_SAI_ACLRFR_CWCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI3_SAI_ACLRFR_CCNRDY          (0x1UL << 4) 
#define SAI3_SAI_ACLRFR_CCNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI3_SAI_ACLRFR_CAFSDET          (0x1UL << 5) 
#define SAI3_SAI_ACLRFR_CAFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI3_SAI_ACLRFR_CLFSDET          (0x1UL << 6) 
#define SAI3_SAI_ACLRFR_CLFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI3_SAI_ADR_DATA          (0xFFFFFFFFUL << 0) 
#define SAI3_SAI_ADR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SAI3_SAI_BCR1_MODE          (0x3UL << 0) 
#define SAI3_SAI_BCR1_MODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SAI3_SAI_BCR1_PRTCFG          (0x3UL << 2) 
#define SAI3_SAI_BCR1_PRTCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SAI3_SAI_BCR1_DS          (0x7UL << 5) 
#define SAI3_SAI_BCR1_DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define SAI3_SAI_BCR1_LSBFIRST          (0x1UL << 8) 
#define SAI3_SAI_BCR1_LSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI3_SAI_BCR1_CKSTR          (0x1UL << 9) 
#define SAI3_SAI_BCR1_CKSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI3_SAI_BCR1_SYNCEN          (0x3UL << 10) 
#define SAI3_SAI_BCR1_SYNCEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define SAI3_SAI_BCR1_MONO          (0x1UL << 12) 
#define SAI3_SAI_BCR1_MONO_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SAI3_SAI_BCR1_OUTDRIV          (0x1UL << 13) 
#define SAI3_SAI_BCR1_OUTDRIV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI3_SAI_BCR1_SAIXEN          (0x1UL << 16) 
#define SAI3_SAI_BCR1_SAIXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI3_SAI_BCR1_DMAEN          (0x1UL << 17) 
#define SAI3_SAI_BCR1_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI3_SAI_BCR1_NOMCK          (0x1UL << 19) 
#define SAI3_SAI_BCR1_NOMCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SAI3_SAI_BCR1_MCKDIV          (0xFUL << 20) 
#define SAI3_SAI_BCR1_MCKDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SAI3_SAI_BCR1_OSR          (0x1UL << 26) 
#define SAI3_SAI_BCR1_OSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SAI3_SAI_BCR2_FTH          (0x7UL << 0) 
#define SAI3_SAI_BCR2_FTH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI3_SAI_BCR2_FFLUSH          (0x1UL << 3) 
#define SAI3_SAI_BCR2_FFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI3_SAI_BCR2_TRIS          (0x1UL << 4) 
#define SAI3_SAI_BCR2_TRIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI3_SAI_BCR2_MUTE          (0x1UL << 5) 
#define SAI3_SAI_BCR2_MUTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI3_SAI_BCR2_MUTEVAL          (0x1UL << 6) 
#define SAI3_SAI_BCR2_MUTEVAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI3_SAI_BCR2_MUTECNT          (0x3FUL << 7) 
#define SAI3_SAI_BCR2_MUTECNT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 7)
#define SAI3_SAI_BCR2_CPL          (0x1UL << 13) 
#define SAI3_SAI_BCR2_CPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SAI3_SAI_BCR2_COMP          (0x3UL << 14) 
#define SAI3_SAI_BCR2_COMP_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SAI3_SAI_BFRCR_FRL          (0xFFUL << 0) 
#define SAI3_SAI_BFRCR_FRL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SAI3_SAI_BFRCR_FSALL          (0x7FUL << 8) 
#define SAI3_SAI_BFRCR_FSALL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define SAI3_SAI_BFRCR_FSDEF          (0x1UL << 16) 
#define SAI3_SAI_BFRCR_FSDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SAI3_SAI_BFRCR_FSPOL          (0x1UL << 17) 
#define SAI3_SAI_BFRCR_FSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SAI3_SAI_BFRCR_FSOFF          (0x1UL << 18) 
#define SAI3_SAI_BFRCR_FSOFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SAI3_SAI_BSLOTR_FBOFF          (0x1FUL << 0) 
#define SAI3_SAI_BSLOTR_FBOFF_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SAI3_SAI_BSLOTR_SLOTSZ          (0x3UL << 6) 
#define SAI3_SAI_BSLOTR_SLOTSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define SAI3_SAI_BSLOTR_NBSLOT          (0xFUL << 8) 
#define SAI3_SAI_BSLOTR_NBSLOT_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SAI3_SAI_BSLOTR_SLOTEN          (0xFFFFUL << 16) 
#define SAI3_SAI_BSLOTR_SLOTEN_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SAI3_SAI_BIM_OVRUDRIE          (0x1UL << 0) 
#define SAI3_SAI_BIM_OVRUDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI3_SAI_BIM_MUTEDETIE          (0x1UL << 1) 
#define SAI3_SAI_BIM_MUTEDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI3_SAI_BIM_WCKCFGIE          (0x1UL << 2) 
#define SAI3_SAI_BIM_WCKCFGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI3_SAI_BIM_FREQIE          (0x1UL << 3) 
#define SAI3_SAI_BIM_FREQIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI3_SAI_BIM_CNRDYIE          (0x1UL << 4) 
#define SAI3_SAI_BIM_CNRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI3_SAI_BIM_AFSDETIE          (0x1UL << 5) 
#define SAI3_SAI_BIM_AFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI3_SAI_BIM_LFSDETIE          (0x1UL << 6) 
#define SAI3_SAI_BIM_LFSDETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI3_SAI_BSR_OVRUDR          (0x1UL << 0) 
#define SAI3_SAI_BSR_OVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI3_SAI_BSR_MUTEDET          (0x1UL << 1) 
#define SAI3_SAI_BSR_MUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI3_SAI_BSR_WCKCFG          (0x1UL << 2) 
#define SAI3_SAI_BSR_WCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI3_SAI_BSR_FREQ          (0x1UL << 3) 
#define SAI3_SAI_BSR_FREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SAI3_SAI_BSR_CNRDY          (0x1UL << 4) 
#define SAI3_SAI_BSR_CNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI3_SAI_BSR_AFSDET          (0x1UL << 5) 
#define SAI3_SAI_BSR_AFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI3_SAI_BSR_LFSDET          (0x1UL << 6) 
#define SAI3_SAI_BSR_LFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI3_SAI_BSR_FLVL          (0x7UL << 16) 
#define SAI3_SAI_BSR_FLVL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI3_SAI_BCLRFR_COVRUDR          (0x1UL << 0) 
#define SAI3_SAI_BCLRFR_COVRUDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI3_SAI_BCLRFR_CMUTEDET          (0x1UL << 1) 
#define SAI3_SAI_BCLRFR_CMUTEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SAI3_SAI_BCLRFR_CWCKCFG          (0x1UL << 2) 
#define SAI3_SAI_BCLRFR_CWCKCFG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SAI3_SAI_BCLRFR_CCNRDY          (0x1UL << 4) 
#define SAI3_SAI_BCLRFR_CCNRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SAI3_SAI_BCLRFR_CAFSDET          (0x1UL << 5) 
#define SAI3_SAI_BCLRFR_CAFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SAI3_SAI_BCLRFR_CLFSDET          (0x1UL << 6) 
#define SAI3_SAI_BCLRFR_CLFSDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SAI3_SAI_BDR_DATA          (0xFFFFFFFFUL << 0) 
#define SAI3_SAI_BDR_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SAI3_SAI_PDMCR_PDMEN          (0x1UL << 0) 
#define SAI3_SAI_PDMCR_PDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SAI3_SAI_PDMCR_MICNBR          (0x3UL << 4) 
#define SAI3_SAI_PDMCR_MICNBR_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SAI3_SAI_PDMCR_CKEN1          (0x1UL << 8) 
#define SAI3_SAI_PDMCR_CKEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SAI3_SAI_PDMCR_CKEN2          (0x1UL << 9) 
#define SAI3_SAI_PDMCR_CKEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SAI3_SAI_PDMCR_CKEN3          (0x1UL << 10) 
#define SAI3_SAI_PDMCR_CKEN3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SAI3_SAI_PDMCR_CKEN4          (0x1UL << 11) 
#define SAI3_SAI_PDMCR_CKEN4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SAI3_SAI_PDMDLY_DLYM1L          (0x7UL << 0) 
#define SAI3_SAI_PDMDLY_DLYM1L_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define SAI3_SAI_PDMDLY_DLYM1R          (0x7UL << 4) 
#define SAI3_SAI_PDMDLY_DLYM1R_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define SAI3_SAI_PDMDLY_DLYM2L          (0x7UL << 8) 
#define SAI3_SAI_PDMDLY_DLYM2L_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define SAI3_SAI_PDMDLY_DLYM2R          (0x7UL << 12) 
#define SAI3_SAI_PDMDLY_DLYM2R_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define SAI3_SAI_PDMDLY_DLYM3L          (0x7UL << 16) 
#define SAI3_SAI_PDMDLY_DLYM3L_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SAI3_SAI_PDMDLY_DLYM3R          (0x7UL << 20) 
#define SAI3_SAI_PDMDLY_DLYM3R_VAL(X) (((uint32_t)(X) & 0x7UL) << 20)
#define SAI3_SAI_PDMDLY_DLYM4L          (0x7UL << 24) 
#define SAI3_SAI_PDMDLY_DLYM4L_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define SAI3_SAI_PDMDLY_DLYM4R          (0x7UL << 28) 
#define SAI3_SAI_PDMDLY_DLYM4R_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)

#define SAI3  ((struct SAI3*)(0x40016000UL))



struct SDMMC1 {
  volatile uint32_t POWER;
  volatile uint32_t CLKCR;
  volatile uint32_t ARGR;
  volatile uint32_t CMDR;
  volatile const uint32_t RESPCMDR;
  volatile const uint32_t RESP1R;
  volatile const uint32_t RESP2R;
  volatile const uint32_t RESP3R;
  volatile const uint32_t RESP4R;
  volatile uint32_t DTIMER;
  volatile uint32_t DLENR;
  volatile uint32_t DCTRL;
  volatile const uint32_t DCNTR;
  volatile const uint32_t STAR;
  volatile uint32_t ICR;
  volatile uint32_t MASKR;
  volatile uint32_t ACKTIMER;
  volatile const uint32_t RESERVED_68[3];
  volatile uint32_t IDMACTRLR;
  volatile uint32_t IDMABSIZER;
  volatile uint32_t IDMABASE0R;
  volatile uint32_t IDMABASE1R;
  volatile const uint32_t RESERVED_96[8];
  volatile uint32_t FIFOR;
  volatile const uint32_t RESERVED_132[220];
  volatile const uint32_t VER;
  volatile const uint32_t ID;
};
#define SDMMC1_POWER_PWRCTRL          (0x3UL << 0) 
#define SDMMC1_POWER_PWRCTRL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SDMMC1_POWER_VSWITCH          (0x1UL << 2) 
#define SDMMC1_POWER_VSWITCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC1_POWER_VSWITCHEN          (0x1UL << 3) 
#define SDMMC1_POWER_VSWITCHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SDMMC1_POWER_DIRPOL          (0x1UL << 4) 
#define SDMMC1_POWER_DIRPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SDMMC1_CLKCR_CLKDIV          (0x3FFUL << 0) 
#define SDMMC1_CLKCR_CLKDIV_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define SDMMC1_CLKCR_PWRSAV          (0x1UL << 12) 
#define SDMMC1_CLKCR_PWRSAV_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SDMMC1_CLKCR_WIDBUS          (0x3UL << 14) 
#define SDMMC1_CLKCR_WIDBUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SDMMC1_CLKCR_NEGEDGE          (0x1UL << 16) 
#define SDMMC1_CLKCR_NEGEDGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SDMMC1_CLKCR_HWFC_EN          (0x1UL << 17) 
#define SDMMC1_CLKCR_HWFC_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SDMMC1_CLKCR_DDR          (0x1UL << 18) 
#define SDMMC1_CLKCR_DDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SDMMC1_CLKCR_BUSSPEED          (0x1UL << 19) 
#define SDMMC1_CLKCR_BUSSPEED_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SDMMC1_CLKCR_SELCLKRX          (0x3UL << 20) 
#define SDMMC1_CLKCR_SELCLKRX_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define SDMMC1_ARGR_CMDARG          (0xFFFFFFFFUL << 0) 
#define SDMMC1_ARGR_CMDARG_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_CMDR_CMDINDEX          (0x3FUL << 0) 
#define SDMMC1_CMDR_CMDINDEX_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define SDMMC1_CMDR_CMDTRANS          (0x1UL << 6) 
#define SDMMC1_CMDR_CMDTRANS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SDMMC1_CMDR_CMDSTOP          (0x1UL << 7) 
#define SDMMC1_CMDR_CMDSTOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SDMMC1_CMDR_WAITRESP          (0x3UL << 8) 
#define SDMMC1_CMDR_WAITRESP_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define SDMMC1_CMDR_WAITINT          (0x1UL << 10) 
#define SDMMC1_CMDR_WAITINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC1_CMDR_WAITPEND          (0x1UL << 11) 
#define SDMMC1_CMDR_WAITPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC1_CMDR_CPSMEN          (0x1UL << 12) 
#define SDMMC1_CMDR_CPSMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SDMMC1_CMDR_DTHOLD          (0x1UL << 13) 
#define SDMMC1_CMDR_DTHOLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SDMMC1_CMDR_BOOTMODE          (0x1UL << 14) 
#define SDMMC1_CMDR_BOOTMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SDMMC1_CMDR_BOOTEN          (0x1UL << 15) 
#define SDMMC1_CMDR_BOOTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SDMMC1_CMDR_CMDSUSPEND          (0x1UL << 16) 
#define SDMMC1_CMDR_CMDSUSPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SDMMC1_RESPCMDR_RESPCMD          (0x3FUL << 0) 
#define SDMMC1_RESPCMDR_RESPCMD_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define SDMMC1_RESP1R_CARDSTATUS1          (0xFFFFFFFFUL << 0) 
#define SDMMC1_RESP1R_CARDSTATUS1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_RESP2R_CARDSTATUS2          (0xFFFFFFFFUL << 0) 
#define SDMMC1_RESP2R_CARDSTATUS2_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_RESP3R_CARDSTATUS3          (0xFFFFFFFFUL << 0) 
#define SDMMC1_RESP3R_CARDSTATUS3_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_RESP4R_CARDSTATUS4          (0xFFFFFFFFUL << 0) 
#define SDMMC1_RESP4R_CARDSTATUS4_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_DTIMER_DATATIME          (0xFFFFFFFFUL << 0) 
#define SDMMC1_DTIMER_DATATIME_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_DLENR_DATALENGTH          (0x1FFFFFFUL << 0) 
#define SDMMC1_DLENR_DATALENGTH_VAL(X) (((uint32_t)(X) & 0x1FFFFFFUL) << 0)
#define SDMMC1_DCTRL_DTEN          (0x1UL << 0) 
#define SDMMC1_DCTRL_DTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC1_DCTRL_DTDIR          (0x1UL << 1) 
#define SDMMC1_DCTRL_DTDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC1_DCTRL_DTMODE          (0x3UL << 2) 
#define SDMMC1_DCTRL_DTMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SDMMC1_DCTRL_DBLOCKSIZE          (0xFUL << 4) 
#define SDMMC1_DCTRL_DBLOCKSIZE_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SDMMC1_DCTRL_RWSTART          (0x1UL << 8) 
#define SDMMC1_DCTRL_RWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SDMMC1_DCTRL_RWSTOP          (0x1UL << 9) 
#define SDMMC1_DCTRL_RWSTOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SDMMC1_DCTRL_RWMOD          (0x1UL << 10) 
#define SDMMC1_DCTRL_RWMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC1_DCTRL_SDIOEN          (0x1UL << 11) 
#define SDMMC1_DCTRL_SDIOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC1_DCTRL_BOOTACKEN          (0x1UL << 12) 
#define SDMMC1_DCTRL_BOOTACKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SDMMC1_DCTRL_FIFORST          (0x1UL << 13) 
#define SDMMC1_DCTRL_FIFORST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SDMMC1_DCNTR_DATACOUNT          (0x1FFFFFFUL << 0) 
#define SDMMC1_DCNTR_DATACOUNT_VAL(X) (((uint32_t)(X) & 0x1FFFFFFUL) << 0)
#define SDMMC1_STAR_CCRCFAIL          (0x1UL << 0) 
#define SDMMC1_STAR_CCRCFAIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC1_STAR_DCRCFAIL          (0x1UL << 1) 
#define SDMMC1_STAR_DCRCFAIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC1_STAR_CTIMEOUT          (0x1UL << 2) 
#define SDMMC1_STAR_CTIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC1_STAR_DTIMEOUT          (0x1UL << 3) 
#define SDMMC1_STAR_DTIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SDMMC1_STAR_TXUNDERR          (0x1UL << 4) 
#define SDMMC1_STAR_TXUNDERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SDMMC1_STAR_RXOVERR          (0x1UL << 5) 
#define SDMMC1_STAR_RXOVERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SDMMC1_STAR_CMDREND          (0x1UL << 6) 
#define SDMMC1_STAR_CMDREND_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SDMMC1_STAR_CMDSENT          (0x1UL << 7) 
#define SDMMC1_STAR_CMDSENT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SDMMC1_STAR_DATAEND          (0x1UL << 8) 
#define SDMMC1_STAR_DATAEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SDMMC1_STAR_DHOLD          (0x1UL << 9) 
#define SDMMC1_STAR_DHOLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SDMMC1_STAR_DBCKEND          (0x1UL << 10) 
#define SDMMC1_STAR_DBCKEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC1_STAR_DABORT          (0x1UL << 11) 
#define SDMMC1_STAR_DABORT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC1_STAR_DPSMACT          (0x1UL << 12) 
#define SDMMC1_STAR_DPSMACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SDMMC1_STAR_CPSMACT          (0x1UL << 13) 
#define SDMMC1_STAR_CPSMACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SDMMC1_STAR_TXFIFOHE          (0x1UL << 14) 
#define SDMMC1_STAR_TXFIFOHE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SDMMC1_STAR_RXFIFOHF          (0x1UL << 15) 
#define SDMMC1_STAR_RXFIFOHF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SDMMC1_STAR_TXFIFOF          (0x1UL << 16) 
#define SDMMC1_STAR_TXFIFOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SDMMC1_STAR_RXFIFOF          (0x1UL << 17) 
#define SDMMC1_STAR_RXFIFOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SDMMC1_STAR_TXFIFOE          (0x1UL << 18) 
#define SDMMC1_STAR_TXFIFOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SDMMC1_STAR_RXFIFOE          (0x1UL << 19) 
#define SDMMC1_STAR_RXFIFOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SDMMC1_STAR_BUSYD0          (0x1UL << 20) 
#define SDMMC1_STAR_BUSYD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define SDMMC1_STAR_BUSYD0END          (0x1UL << 21) 
#define SDMMC1_STAR_BUSYD0END_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define SDMMC1_STAR_SDIOIT          (0x1UL << 22) 
#define SDMMC1_STAR_SDIOIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SDMMC1_STAR_ACKFAIL          (0x1UL << 23) 
#define SDMMC1_STAR_ACKFAIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SDMMC1_STAR_ACKTIMEOUT          (0x1UL << 24) 
#define SDMMC1_STAR_ACKTIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SDMMC1_STAR_VSWEND          (0x1UL << 25) 
#define SDMMC1_STAR_VSWEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SDMMC1_STAR_CKSTOP          (0x1UL << 26) 
#define SDMMC1_STAR_CKSTOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SDMMC1_STAR_IDMATE          (0x1UL << 27) 
#define SDMMC1_STAR_IDMATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define SDMMC1_STAR_IDMABTC          (0x1UL << 28) 
#define SDMMC1_STAR_IDMABTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SDMMC1_ICR_CCRCFAILC          (0x1UL << 0) 
#define SDMMC1_ICR_CCRCFAILC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC1_ICR_DCRCFAILC          (0x1UL << 1) 
#define SDMMC1_ICR_DCRCFAILC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC1_ICR_CTIMEOUTC          (0x1UL << 2) 
#define SDMMC1_ICR_CTIMEOUTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC1_ICR_DTIMEOUTC          (0x1UL << 3) 
#define SDMMC1_ICR_DTIMEOUTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SDMMC1_ICR_TXUNDERRC          (0x1UL << 4) 
#define SDMMC1_ICR_TXUNDERRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SDMMC1_ICR_RXOVERRC          (0x1UL << 5) 
#define SDMMC1_ICR_RXOVERRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SDMMC1_ICR_CMDRENDC          (0x1UL << 6) 
#define SDMMC1_ICR_CMDRENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SDMMC1_ICR_CMDSENTC          (0x1UL << 7) 
#define SDMMC1_ICR_CMDSENTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SDMMC1_ICR_DATAENDC          (0x1UL << 8) 
#define SDMMC1_ICR_DATAENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SDMMC1_ICR_DHOLDC          (0x1UL << 9) 
#define SDMMC1_ICR_DHOLDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SDMMC1_ICR_DBCKENDC          (0x1UL << 10) 
#define SDMMC1_ICR_DBCKENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC1_ICR_DABORTC          (0x1UL << 11) 
#define SDMMC1_ICR_DABORTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC1_ICR_BUSYD0ENDC          (0x1UL << 21) 
#define SDMMC1_ICR_BUSYD0ENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define SDMMC1_ICR_SDIOITC          (0x1UL << 22) 
#define SDMMC1_ICR_SDIOITC_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SDMMC1_ICR_ACKFAILC          (0x1UL << 23) 
#define SDMMC1_ICR_ACKFAILC_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SDMMC1_ICR_ACKTIMEOUTC          (0x1UL << 24) 
#define SDMMC1_ICR_ACKTIMEOUTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SDMMC1_ICR_VSWENDC          (0x1UL << 25) 
#define SDMMC1_ICR_VSWENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SDMMC1_ICR_CKSTOPC          (0x1UL << 26) 
#define SDMMC1_ICR_CKSTOPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SDMMC1_ICR_IDMATEC          (0x1UL << 27) 
#define SDMMC1_ICR_IDMATEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define SDMMC1_ICR_IDMABTCC          (0x1UL << 28) 
#define SDMMC1_ICR_IDMABTCC_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SDMMC1_MASKR_CCRCFAILIE          (0x1UL << 0) 
#define SDMMC1_MASKR_CCRCFAILIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC1_MASKR_DCRCFAILIE          (0x1UL << 1) 
#define SDMMC1_MASKR_DCRCFAILIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC1_MASKR_CTIMEOUTIE          (0x1UL << 2) 
#define SDMMC1_MASKR_CTIMEOUTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC1_MASKR_DTIMEOUTIE          (0x1UL << 3) 
#define SDMMC1_MASKR_DTIMEOUTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SDMMC1_MASKR_TXUNDERRIE          (0x1UL << 4) 
#define SDMMC1_MASKR_TXUNDERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SDMMC1_MASKR_RXOVERRIE          (0x1UL << 5) 
#define SDMMC1_MASKR_RXOVERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SDMMC1_MASKR_CMDRENDIE          (0x1UL << 6) 
#define SDMMC1_MASKR_CMDRENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SDMMC1_MASKR_CMDSENTIE          (0x1UL << 7) 
#define SDMMC1_MASKR_CMDSENTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SDMMC1_MASKR_DATAENDIE          (0x1UL << 8) 
#define SDMMC1_MASKR_DATAENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SDMMC1_MASKR_DHOLDIE          (0x1UL << 9) 
#define SDMMC1_MASKR_DHOLDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SDMMC1_MASKR_DBCKENDIE          (0x1UL << 10) 
#define SDMMC1_MASKR_DBCKENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC1_MASKR_DABORTIE          (0x1UL << 11) 
#define SDMMC1_MASKR_DABORTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC1_MASKR_TXFIFOHEIE          (0x1UL << 14) 
#define SDMMC1_MASKR_TXFIFOHEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SDMMC1_MASKR_RXFIFOHFIE          (0x1UL << 15) 
#define SDMMC1_MASKR_RXFIFOHFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SDMMC1_MASKR_RXFIFOFIE          (0x1UL << 17) 
#define SDMMC1_MASKR_RXFIFOFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SDMMC1_MASKR_TXFIFOEIE          (0x1UL << 18) 
#define SDMMC1_MASKR_TXFIFOEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SDMMC1_MASKR_BUSYD0ENDIE          (0x1UL << 21) 
#define SDMMC1_MASKR_BUSYD0ENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define SDMMC1_MASKR_SDIOITIE          (0x1UL << 22) 
#define SDMMC1_MASKR_SDIOITIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SDMMC1_MASKR_ACKFAILIE          (0x1UL << 23) 
#define SDMMC1_MASKR_ACKFAILIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SDMMC1_MASKR_ACKTIMEOUTIE          (0x1UL << 24) 
#define SDMMC1_MASKR_ACKTIMEOUTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SDMMC1_MASKR_VSWENDIE          (0x1UL << 25) 
#define SDMMC1_MASKR_VSWENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SDMMC1_MASKR_CKSTOPIE          (0x1UL << 26) 
#define SDMMC1_MASKR_CKSTOPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SDMMC1_MASKR_IDMABTCIE          (0x1UL << 28) 
#define SDMMC1_MASKR_IDMABTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SDMMC1_ACKTIMER_ACKTIME          (0x1FFFFFFUL << 0) 
#define SDMMC1_ACKTIMER_ACKTIME_VAL(X) (((uint32_t)(X) & 0x1FFFFFFUL) << 0)
#define SDMMC1_IDMACTRLR_IDMAEN          (0x1UL << 0) 
#define SDMMC1_IDMACTRLR_IDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC1_IDMACTRLR_IDMABMODE          (0x1UL << 1) 
#define SDMMC1_IDMACTRLR_IDMABMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC1_IDMACTRLR_IDMABACT          (0x1UL << 2) 
#define SDMMC1_IDMACTRLR_IDMABACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC1_IDMABSIZER_IDMABNDT          (0xFFUL << 5) 
#define SDMMC1_IDMABSIZER_IDMABNDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 5)
#define SDMMC1_IDMABASE0R_IDMABASE0          (0xFFFFFFFFUL << 0) 
#define SDMMC1_IDMABASE0R_IDMABASE0_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_IDMABASE1R_IDMABASE1          (0xFFFFFFFFUL << 0) 
#define SDMMC1_IDMABASE1R_IDMABASE1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_FIFOR_FIFODATA          (0xFFFFFFFFUL << 0) 
#define SDMMC1_FIFOR_FIFODATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC1_VER_MINREV          (0xFUL << 0) 
#define SDMMC1_VER_MINREV_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SDMMC1_VER_MAJREV          (0xFUL << 4) 
#define SDMMC1_VER_MAJREV_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SDMMC1_ID_IP_ID          (0xFFFFFFFFUL << 0) 
#define SDMMC1_ID_IP_ID_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define SDMMC1  ((struct SDMMC1*)(0x52007000UL))



struct SDMMC2 {
  volatile uint32_t POWER;
  volatile uint32_t CLKCR;
  volatile uint32_t ARGR;
  volatile uint32_t CMDR;
  volatile const uint32_t RESPCMDR;
  volatile const uint32_t RESP1R;
  volatile const uint32_t RESP2R;
  volatile const uint32_t RESP3R;
  volatile const uint32_t RESP4R;
  volatile uint32_t DTIMER;
  volatile uint32_t DLENR;
  volatile uint32_t DCTRL;
  volatile const uint32_t DCNTR;
  volatile const uint32_t STAR;
  volatile uint32_t ICR;
  volatile uint32_t MASKR;
  volatile uint32_t ACKTIMER;
  volatile const uint32_t RESERVED_68[3];
  volatile uint32_t IDMACTRLR;
  volatile uint32_t IDMABSIZER;
  volatile uint32_t IDMABASE0R;
  volatile uint32_t IDMABASE1R;
  volatile const uint32_t RESERVED_96[8];
  volatile uint32_t FIFOR;
  volatile const uint32_t RESERVED_132[220];
  volatile const uint32_t VER;
  volatile const uint32_t ID;
};
#define SDMMC2_POWER_PWRCTRL          (0x3UL << 0) 
#define SDMMC2_POWER_PWRCTRL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SDMMC2_POWER_VSWITCH          (0x1UL << 2) 
#define SDMMC2_POWER_VSWITCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC2_POWER_VSWITCHEN          (0x1UL << 3) 
#define SDMMC2_POWER_VSWITCHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SDMMC2_POWER_DIRPOL          (0x1UL << 4) 
#define SDMMC2_POWER_DIRPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SDMMC2_CLKCR_CLKDIV          (0x3FFUL << 0) 
#define SDMMC2_CLKCR_CLKDIV_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define SDMMC2_CLKCR_PWRSAV          (0x1UL << 12) 
#define SDMMC2_CLKCR_PWRSAV_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SDMMC2_CLKCR_WIDBUS          (0x3UL << 14) 
#define SDMMC2_CLKCR_WIDBUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define SDMMC2_CLKCR_NEGEDGE          (0x1UL << 16) 
#define SDMMC2_CLKCR_NEGEDGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SDMMC2_CLKCR_HWFC_EN          (0x1UL << 17) 
#define SDMMC2_CLKCR_HWFC_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SDMMC2_CLKCR_DDR          (0x1UL << 18) 
#define SDMMC2_CLKCR_DDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SDMMC2_CLKCR_BUSSPEED          (0x1UL << 19) 
#define SDMMC2_CLKCR_BUSSPEED_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SDMMC2_CLKCR_SELCLKRX          (0x3UL << 20) 
#define SDMMC2_CLKCR_SELCLKRX_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define SDMMC2_ARGR_CMDARG          (0xFFFFFFFFUL << 0) 
#define SDMMC2_ARGR_CMDARG_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_CMDR_CMDINDEX          (0x3FUL << 0) 
#define SDMMC2_CMDR_CMDINDEX_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define SDMMC2_CMDR_CMDTRANS          (0x1UL << 6) 
#define SDMMC2_CMDR_CMDTRANS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SDMMC2_CMDR_CMDSTOP          (0x1UL << 7) 
#define SDMMC2_CMDR_CMDSTOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SDMMC2_CMDR_WAITRESP          (0x3UL << 8) 
#define SDMMC2_CMDR_WAITRESP_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define SDMMC2_CMDR_WAITINT          (0x1UL << 10) 
#define SDMMC2_CMDR_WAITINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC2_CMDR_WAITPEND          (0x1UL << 11) 
#define SDMMC2_CMDR_WAITPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC2_CMDR_CPSMEN          (0x1UL << 12) 
#define SDMMC2_CMDR_CPSMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SDMMC2_CMDR_DTHOLD          (0x1UL << 13) 
#define SDMMC2_CMDR_DTHOLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SDMMC2_CMDR_BOOTMODE          (0x1UL << 14) 
#define SDMMC2_CMDR_BOOTMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SDMMC2_CMDR_BOOTEN          (0x1UL << 15) 
#define SDMMC2_CMDR_BOOTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SDMMC2_CMDR_CMDSUSPEND          (0x1UL << 16) 
#define SDMMC2_CMDR_CMDSUSPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SDMMC2_RESPCMDR_RESPCMD          (0x3FUL << 0) 
#define SDMMC2_RESPCMDR_RESPCMD_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define SDMMC2_RESP1R_CARDSTATUS1          (0xFFFFFFFFUL << 0) 
#define SDMMC2_RESP1R_CARDSTATUS1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_RESP2R_CARDSTATUS2          (0xFFFFFFFFUL << 0) 
#define SDMMC2_RESP2R_CARDSTATUS2_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_RESP3R_CARDSTATUS3          (0xFFFFFFFFUL << 0) 
#define SDMMC2_RESP3R_CARDSTATUS3_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_RESP4R_CARDSTATUS4          (0xFFFFFFFFUL << 0) 
#define SDMMC2_RESP4R_CARDSTATUS4_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_DTIMER_DATATIME          (0xFFFFFFFFUL << 0) 
#define SDMMC2_DTIMER_DATATIME_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_DLENR_DATALENGTH          (0x1FFFFFFUL << 0) 
#define SDMMC2_DLENR_DATALENGTH_VAL(X) (((uint32_t)(X) & 0x1FFFFFFUL) << 0)
#define SDMMC2_DCTRL_DTEN          (0x1UL << 0) 
#define SDMMC2_DCTRL_DTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC2_DCTRL_DTDIR          (0x1UL << 1) 
#define SDMMC2_DCTRL_DTDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC2_DCTRL_DTMODE          (0x3UL << 2) 
#define SDMMC2_DCTRL_DTMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define SDMMC2_DCTRL_DBLOCKSIZE          (0xFUL << 4) 
#define SDMMC2_DCTRL_DBLOCKSIZE_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SDMMC2_DCTRL_RWSTART          (0x1UL << 8) 
#define SDMMC2_DCTRL_RWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SDMMC2_DCTRL_RWSTOP          (0x1UL << 9) 
#define SDMMC2_DCTRL_RWSTOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SDMMC2_DCTRL_RWMOD          (0x1UL << 10) 
#define SDMMC2_DCTRL_RWMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC2_DCTRL_SDIOEN          (0x1UL << 11) 
#define SDMMC2_DCTRL_SDIOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC2_DCTRL_BOOTACKEN          (0x1UL << 12) 
#define SDMMC2_DCTRL_BOOTACKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SDMMC2_DCTRL_FIFORST          (0x1UL << 13) 
#define SDMMC2_DCTRL_FIFORST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SDMMC2_DCNTR_DATACOUNT          (0x1FFFFFFUL << 0) 
#define SDMMC2_DCNTR_DATACOUNT_VAL(X) (((uint32_t)(X) & 0x1FFFFFFUL) << 0)
#define SDMMC2_STAR_CCRCFAIL          (0x1UL << 0) 
#define SDMMC2_STAR_CCRCFAIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC2_STAR_DCRCFAIL          (0x1UL << 1) 
#define SDMMC2_STAR_DCRCFAIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC2_STAR_CTIMEOUT          (0x1UL << 2) 
#define SDMMC2_STAR_CTIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC2_STAR_DTIMEOUT          (0x1UL << 3) 
#define SDMMC2_STAR_DTIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SDMMC2_STAR_TXUNDERR          (0x1UL << 4) 
#define SDMMC2_STAR_TXUNDERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SDMMC2_STAR_RXOVERR          (0x1UL << 5) 
#define SDMMC2_STAR_RXOVERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SDMMC2_STAR_CMDREND          (0x1UL << 6) 
#define SDMMC2_STAR_CMDREND_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SDMMC2_STAR_CMDSENT          (0x1UL << 7) 
#define SDMMC2_STAR_CMDSENT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SDMMC2_STAR_DATAEND          (0x1UL << 8) 
#define SDMMC2_STAR_DATAEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SDMMC2_STAR_DHOLD          (0x1UL << 9) 
#define SDMMC2_STAR_DHOLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SDMMC2_STAR_DBCKEND          (0x1UL << 10) 
#define SDMMC2_STAR_DBCKEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC2_STAR_DABORT          (0x1UL << 11) 
#define SDMMC2_STAR_DABORT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC2_STAR_DPSMACT          (0x1UL << 12) 
#define SDMMC2_STAR_DPSMACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SDMMC2_STAR_CPSMACT          (0x1UL << 13) 
#define SDMMC2_STAR_CPSMACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SDMMC2_STAR_TXFIFOHE          (0x1UL << 14) 
#define SDMMC2_STAR_TXFIFOHE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SDMMC2_STAR_RXFIFOHF          (0x1UL << 15) 
#define SDMMC2_STAR_RXFIFOHF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SDMMC2_STAR_TXFIFOF          (0x1UL << 16) 
#define SDMMC2_STAR_TXFIFOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SDMMC2_STAR_RXFIFOF          (0x1UL << 17) 
#define SDMMC2_STAR_RXFIFOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SDMMC2_STAR_TXFIFOE          (0x1UL << 18) 
#define SDMMC2_STAR_TXFIFOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SDMMC2_STAR_RXFIFOE          (0x1UL << 19) 
#define SDMMC2_STAR_RXFIFOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SDMMC2_STAR_BUSYD0          (0x1UL << 20) 
#define SDMMC2_STAR_BUSYD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define SDMMC2_STAR_BUSYD0END          (0x1UL << 21) 
#define SDMMC2_STAR_BUSYD0END_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define SDMMC2_STAR_SDIOIT          (0x1UL << 22) 
#define SDMMC2_STAR_SDIOIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SDMMC2_STAR_ACKFAIL          (0x1UL << 23) 
#define SDMMC2_STAR_ACKFAIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SDMMC2_STAR_ACKTIMEOUT          (0x1UL << 24) 
#define SDMMC2_STAR_ACKTIMEOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SDMMC2_STAR_VSWEND          (0x1UL << 25) 
#define SDMMC2_STAR_VSWEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SDMMC2_STAR_CKSTOP          (0x1UL << 26) 
#define SDMMC2_STAR_CKSTOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SDMMC2_STAR_IDMATE          (0x1UL << 27) 
#define SDMMC2_STAR_IDMATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define SDMMC2_STAR_IDMABTC          (0x1UL << 28) 
#define SDMMC2_STAR_IDMABTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SDMMC2_ICR_CCRCFAILC          (0x1UL << 0) 
#define SDMMC2_ICR_CCRCFAILC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC2_ICR_DCRCFAILC          (0x1UL << 1) 
#define SDMMC2_ICR_DCRCFAILC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC2_ICR_CTIMEOUTC          (0x1UL << 2) 
#define SDMMC2_ICR_CTIMEOUTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC2_ICR_DTIMEOUTC          (0x1UL << 3) 
#define SDMMC2_ICR_DTIMEOUTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SDMMC2_ICR_TXUNDERRC          (0x1UL << 4) 
#define SDMMC2_ICR_TXUNDERRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SDMMC2_ICR_RXOVERRC          (0x1UL << 5) 
#define SDMMC2_ICR_RXOVERRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SDMMC2_ICR_CMDRENDC          (0x1UL << 6) 
#define SDMMC2_ICR_CMDRENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SDMMC2_ICR_CMDSENTC          (0x1UL << 7) 
#define SDMMC2_ICR_CMDSENTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SDMMC2_ICR_DATAENDC          (0x1UL << 8) 
#define SDMMC2_ICR_DATAENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SDMMC2_ICR_DHOLDC          (0x1UL << 9) 
#define SDMMC2_ICR_DHOLDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SDMMC2_ICR_DBCKENDC          (0x1UL << 10) 
#define SDMMC2_ICR_DBCKENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC2_ICR_DABORTC          (0x1UL << 11) 
#define SDMMC2_ICR_DABORTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC2_ICR_BUSYD0ENDC          (0x1UL << 21) 
#define SDMMC2_ICR_BUSYD0ENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define SDMMC2_ICR_SDIOITC          (0x1UL << 22) 
#define SDMMC2_ICR_SDIOITC_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SDMMC2_ICR_ACKFAILC          (0x1UL << 23) 
#define SDMMC2_ICR_ACKFAILC_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SDMMC2_ICR_ACKTIMEOUTC          (0x1UL << 24) 
#define SDMMC2_ICR_ACKTIMEOUTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SDMMC2_ICR_VSWENDC          (0x1UL << 25) 
#define SDMMC2_ICR_VSWENDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SDMMC2_ICR_CKSTOPC          (0x1UL << 26) 
#define SDMMC2_ICR_CKSTOPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SDMMC2_ICR_IDMATEC          (0x1UL << 27) 
#define SDMMC2_ICR_IDMATEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define SDMMC2_ICR_IDMABTCC          (0x1UL << 28) 
#define SDMMC2_ICR_IDMABTCC_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SDMMC2_MASKR_CCRCFAILIE          (0x1UL << 0) 
#define SDMMC2_MASKR_CCRCFAILIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC2_MASKR_DCRCFAILIE          (0x1UL << 1) 
#define SDMMC2_MASKR_DCRCFAILIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC2_MASKR_CTIMEOUTIE          (0x1UL << 2) 
#define SDMMC2_MASKR_CTIMEOUTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC2_MASKR_DTIMEOUTIE          (0x1UL << 3) 
#define SDMMC2_MASKR_DTIMEOUTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SDMMC2_MASKR_TXUNDERRIE          (0x1UL << 4) 
#define SDMMC2_MASKR_TXUNDERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SDMMC2_MASKR_RXOVERRIE          (0x1UL << 5) 
#define SDMMC2_MASKR_RXOVERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SDMMC2_MASKR_CMDRENDIE          (0x1UL << 6) 
#define SDMMC2_MASKR_CMDRENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SDMMC2_MASKR_CMDSENTIE          (0x1UL << 7) 
#define SDMMC2_MASKR_CMDSENTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SDMMC2_MASKR_DATAENDIE          (0x1UL << 8) 
#define SDMMC2_MASKR_DATAENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SDMMC2_MASKR_DHOLDIE          (0x1UL << 9) 
#define SDMMC2_MASKR_DHOLDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SDMMC2_MASKR_DBCKENDIE          (0x1UL << 10) 
#define SDMMC2_MASKR_DBCKENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SDMMC2_MASKR_DABORTIE          (0x1UL << 11) 
#define SDMMC2_MASKR_DABORTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SDMMC2_MASKR_TXFIFOHEIE          (0x1UL << 14) 
#define SDMMC2_MASKR_TXFIFOHEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SDMMC2_MASKR_RXFIFOHFIE          (0x1UL << 15) 
#define SDMMC2_MASKR_RXFIFOHFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SDMMC2_MASKR_RXFIFOFIE          (0x1UL << 17) 
#define SDMMC2_MASKR_RXFIFOFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SDMMC2_MASKR_TXFIFOEIE          (0x1UL << 18) 
#define SDMMC2_MASKR_TXFIFOEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SDMMC2_MASKR_BUSYD0ENDIE          (0x1UL << 21) 
#define SDMMC2_MASKR_BUSYD0ENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define SDMMC2_MASKR_SDIOITIE          (0x1UL << 22) 
#define SDMMC2_MASKR_SDIOITIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SDMMC2_MASKR_ACKFAILIE          (0x1UL << 23) 
#define SDMMC2_MASKR_ACKFAILIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SDMMC2_MASKR_ACKTIMEOUTIE          (0x1UL << 24) 
#define SDMMC2_MASKR_ACKTIMEOUTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SDMMC2_MASKR_VSWENDIE          (0x1UL << 25) 
#define SDMMC2_MASKR_VSWENDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SDMMC2_MASKR_CKSTOPIE          (0x1UL << 26) 
#define SDMMC2_MASKR_CKSTOPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SDMMC2_MASKR_IDMABTCIE          (0x1UL << 28) 
#define SDMMC2_MASKR_IDMABTCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SDMMC2_ACKTIMER_ACKTIME          (0x1FFFFFFUL << 0) 
#define SDMMC2_ACKTIMER_ACKTIME_VAL(X) (((uint32_t)(X) & 0x1FFFFFFUL) << 0)
#define SDMMC2_IDMACTRLR_IDMAEN          (0x1UL << 0) 
#define SDMMC2_IDMACTRLR_IDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SDMMC2_IDMACTRLR_IDMABMODE          (0x1UL << 1) 
#define SDMMC2_IDMACTRLR_IDMABMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SDMMC2_IDMACTRLR_IDMABACT          (0x1UL << 2) 
#define SDMMC2_IDMACTRLR_IDMABACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SDMMC2_IDMABSIZER_IDMABNDT          (0xFFUL << 5) 
#define SDMMC2_IDMABSIZER_IDMABNDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 5)
#define SDMMC2_IDMABASE0R_IDMABASE0          (0xFFFFFFFFUL << 0) 
#define SDMMC2_IDMABASE0R_IDMABASE0_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_IDMABASE1R_IDMABASE1          (0xFFFFFFFFUL << 0) 
#define SDMMC2_IDMABASE1R_IDMABASE1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_FIFOR_FIFODATA          (0xFFFFFFFFUL << 0) 
#define SDMMC2_FIFOR_FIFODATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SDMMC2_VER_MINREV          (0xFUL << 0) 
#define SDMMC2_VER_MINREV_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SDMMC2_VER_MAJREV          (0xFUL << 4) 
#define SDMMC2_VER_MAJREV_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SDMMC2_ID_IP_ID          (0xFFFFFFFFUL << 0) 
#define SDMMC2_ID_IP_ID_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define SDMMC2  ((struct SDMMC2*)(0x48022400UL))



struct VREFBUF {
  volatile uint32_t CSR;
  volatile uint32_t CCR;
};
#define VREFBUF_CSR_ENVR          (0x1UL << 0) 
#define VREFBUF_CSR_ENVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define VREFBUF_CSR_HIZ          (0x1UL << 1) 
#define VREFBUF_CSR_HIZ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define VREFBUF_CSR_VRR          (0x1UL << 3) 
#define VREFBUF_CSR_VRR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define VREFBUF_CSR_VRS          (0x7UL << 4) 
#define VREFBUF_CSR_VRS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define VREFBUF_CCR_TRIM          (0x3FUL << 0) 
#define VREFBUF_CCR_TRIM_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)

#define VREFBUF  ((struct VREFBUF*)(0x58003C00UL))



struct IWDG {
  volatile uint32_t KR;
  volatile uint32_t PR;
  volatile uint32_t RLR;
  volatile const uint32_t SR;
  volatile uint32_t WINR;
};
#define IWDG_KR_KEY          (0xFFFFUL << 0) 
#define IWDG_KR_KEY_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define IWDG_PR_PR          (0x7UL << 0) 
#define IWDG_PR_PR_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define IWDG_RLR_RL          (0xFFFUL << 0) 
#define IWDG_RLR_RL_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define IWDG_SR_PVU          (0x1UL << 0) 
#define IWDG_SR_PVU_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define IWDG_SR_RVU          (0x1UL << 1) 
#define IWDG_SR_RVU_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define IWDG_SR_WVU          (0x1UL << 2) 
#define IWDG_SR_WVU_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define IWDG_WINR_WIN          (0xFFFUL << 0) 
#define IWDG_WINR_WIN_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)

#define IWDG  ((struct IWDG*)(0x58004800UL))



struct WWDG {
  volatile uint32_t CR;
  volatile uint32_t CFR;
  volatile uint32_t SR;
};
#define WWDG_CR_T          (0x7FUL << 0) 
#define WWDG_CR_T_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define WWDG_CR_WDGA          (0x1UL << 7) 
#define WWDG_CR_WDGA_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define WWDG_CFR_W          (0x7FUL << 0) 
#define WWDG_CFR_W_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define WWDG_CFR_WDGTB          (0x3UL << 11) 
#define WWDG_CFR_WDGTB_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define WWDG_CFR_EWI          (0x1UL << 9) 
#define WWDG_CFR_EWI_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define WWDG_SR_EWIF          (0x1UL << 0) 
#define WWDG_SR_EWIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define WWDG  ((struct WWDG*)(0x50003000UL))



struct PWR {
  volatile uint32_t CR1;
  volatile const uint32_t CSR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t CPUCR;
  volatile const uint32_t RESERVED_20;
  volatile uint32_t D3CR;
  volatile const uint32_t RESERVED_28;
  volatile uint32_t WKUPCR;
  volatile uint32_t WKUPFR;
  volatile uint32_t WKUPEPR;
};
#define PWR_CR1_LPDS          (0x1UL << 0) 
#define PWR_CR1_LPDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define PWR_CR1_PVDE          (0x1UL << 4) 
#define PWR_CR1_PVDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define PWR_CR1_PLS          (0x7UL << 5) 
#define PWR_CR1_PLS_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define PWR_CR1_DBP          (0x1UL << 8) 
#define PWR_CR1_DBP_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define PWR_CR1_FLPS          (0x1UL << 9) 
#define PWR_CR1_FLPS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define PWR_CR1_SVOS          (0x3UL << 14) 
#define PWR_CR1_SVOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define PWR_CR1_AVDEN          (0x1UL << 16) 
#define PWR_CR1_AVDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define PWR_CR1_ALS          (0x3UL << 17) 
#define PWR_CR1_ALS_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define PWR_CSR1_PVDO          (0x1UL << 4) 
#define PWR_CSR1_PVDO_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define PWR_CSR1_ACTVOSRDY          (0x1UL << 13) 
#define PWR_CSR1_ACTVOSRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define PWR_CSR1_ACTVOS          (0x3UL << 14) 
#define PWR_CSR1_ACTVOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define PWR_CSR1_AVDO          (0x1UL << 16) 
#define PWR_CSR1_AVDO_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define PWR_CR2_BREN          (0x1UL << 0) 
#define PWR_CR2_BREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define PWR_CR2_MONEN          (0x1UL << 4) 
#define PWR_CR2_MONEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define PWR_CR2_BRRDY          (0x1UL << 16) 
#define PWR_CR2_BRRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define PWR_CR2_VBATL          (0x1UL << 20) 
#define PWR_CR2_VBATL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define PWR_CR2_VBATH          (0x1UL << 21) 
#define PWR_CR2_VBATH_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define PWR_CR2_TEMPL          (0x1UL << 22) 
#define PWR_CR2_TEMPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define PWR_CR2_TEMPH          (0x1UL << 23) 
#define PWR_CR2_TEMPH_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define PWR_CR3_BYPASS          (0x1UL << 0) 
#define PWR_CR3_BYPASS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define PWR_CR3_LDOEN          (0x1UL << 1) 
#define PWR_CR3_LDOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define PWR_CR3_SCUEN          (0x1UL << 2) 
#define PWR_CR3_SCUEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define PWR_CR3_VBE          (0x1UL << 8) 
#define PWR_CR3_VBE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define PWR_CR3_VBRS          (0x1UL << 9) 
#define PWR_CR3_VBRS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define PWR_CR3_USB33DEN          (0x1UL << 24) 
#define PWR_CR3_USB33DEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define PWR_CR3_USBREGEN          (0x1UL << 25) 
#define PWR_CR3_USBREGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define PWR_CR3_USB33RDY          (0x1UL << 26) 
#define PWR_CR3_USB33RDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define PWR_CPUCR_PDDS_D1          (0x1UL << 0) 
#define PWR_CPUCR_PDDS_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define PWR_CPUCR_PDDS_D2          (0x1UL << 1) 
#define PWR_CPUCR_PDDS_D2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define PWR_CPUCR_PDDS_D3          (0x1UL << 2) 
#define PWR_CPUCR_PDDS_D3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define PWR_CPUCR_STOPF          (0x1UL << 5) 
#define PWR_CPUCR_STOPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define PWR_CPUCR_SBF          (0x1UL << 6) 
#define PWR_CPUCR_SBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define PWR_CPUCR_SBF_D1          (0x1UL << 7) 
#define PWR_CPUCR_SBF_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define PWR_CPUCR_SBF_D2          (0x1UL << 8) 
#define PWR_CPUCR_SBF_D2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define PWR_CPUCR_CSSF          (0x1UL << 9) 
#define PWR_CPUCR_CSSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define PWR_CPUCR_RUN_D3          (0x1UL << 11) 
#define PWR_CPUCR_RUN_D3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define PWR_D3CR_VOSRDY          (0x1UL << 13) 
#define PWR_D3CR_VOSRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define PWR_D3CR_VOS          (0x3UL << 14) 
#define PWR_D3CR_VOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define PWR_WKUPCR_WKUPC          (0x3FUL << 0) 
#define PWR_WKUPCR_WKUPC_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define PWR_WKUPFR_WKUPF1          (0x1UL << 0) 
#define PWR_WKUPFR_WKUPF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define PWR_WKUPFR_WKUPF2          (0x1UL << 1) 
#define PWR_WKUPFR_WKUPF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define PWR_WKUPFR_WKUPF3          (0x1UL << 2) 
#define PWR_WKUPFR_WKUPF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define PWR_WKUPFR_WKUPF4          (0x1UL << 3) 
#define PWR_WKUPFR_WKUPF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define PWR_WKUPFR_WKUPF5          (0x1UL << 4) 
#define PWR_WKUPFR_WKUPF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define PWR_WKUPFR_WKUPF6          (0x1UL << 5) 
#define PWR_WKUPFR_WKUPF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define PWR_WKUPEPR_WKUPEN1          (0x1UL << 0) 
#define PWR_WKUPEPR_WKUPEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define PWR_WKUPEPR_WKUPEN2          (0x1UL << 1) 
#define PWR_WKUPEPR_WKUPEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define PWR_WKUPEPR_WKUPEN3          (0x1UL << 2) 
#define PWR_WKUPEPR_WKUPEN3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define PWR_WKUPEPR_WKUPEN4          (0x1UL << 3) 
#define PWR_WKUPEPR_WKUPEN4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define PWR_WKUPEPR_WKUPEN5          (0x1UL << 4) 
#define PWR_WKUPEPR_WKUPEN5_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define PWR_WKUPEPR_WKUPEN6          (0x1UL << 5) 
#define PWR_WKUPEPR_WKUPEN6_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define PWR_WKUPEPR_WKUPP1          (0x1UL << 8) 
#define PWR_WKUPEPR_WKUPP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define PWR_WKUPEPR_WKUPP2          (0x1UL << 9) 
#define PWR_WKUPEPR_WKUPP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define PWR_WKUPEPR_WKUPP3          (0x1UL << 10) 
#define PWR_WKUPEPR_WKUPP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define PWR_WKUPEPR_WKUPP4          (0x1UL << 11) 
#define PWR_WKUPEPR_WKUPP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define PWR_WKUPEPR_WKUPP5          (0x1UL << 12) 
#define PWR_WKUPEPR_WKUPP5_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define PWR_WKUPEPR_WKUPP6          (0x1UL << 13) 
#define PWR_WKUPEPR_WKUPP6_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define PWR_WKUPEPR_WKUPPUPD1          (0x3UL << 16) 
#define PWR_WKUPEPR_WKUPPUPD1_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define PWR_WKUPEPR_WKUPPUPD2          (0x3UL << 18) 
#define PWR_WKUPEPR_WKUPPUPD2_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define PWR_WKUPEPR_WKUPPUPD3          (0x3UL << 20) 
#define PWR_WKUPEPR_WKUPPUPD3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define PWR_WKUPEPR_WKUPPUPD4          (0x3UL << 22) 
#define PWR_WKUPEPR_WKUPPUPD4_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define PWR_WKUPEPR_WKUPPUPD5          (0x3UL << 24) 
#define PWR_WKUPEPR_WKUPPUPD5_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define PWR_WKUPEPR_WKUPPUPD6          (0x3UL << 26) 
#define PWR_WKUPEPR_WKUPPUPD6_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)

#define PWR  ((struct PWR*)(0x58024800UL))



struct SPI1 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CFG1;
  volatile uint32_t CFG2;
  volatile uint32_t IER;
  volatile const uint32_t SR;
  volatile uint32_t IFCR;
  volatile const uint32_t RESERVED_28;
  volatile uint32_t TXDR;
  volatile const uint32_t RESERVED_36[3];
  volatile const uint32_t RXDR;
  volatile const uint32_t RESERVED_52[3];
  volatile uint32_t CRCPOLY;
  volatile uint32_t TXCRC;
  volatile uint32_t RXCRC;
  volatile uint32_t UDRDR;
  volatile uint32_t CGFR;
};
#define SPI1_CR1_IOLOCK          (0x1UL << 16) 
#define SPI1_CR1_IOLOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SPI1_CR1_TCRCI          (0x1UL << 15) 
#define SPI1_CR1_TCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI1_CR1_RCRCI          (0x1UL << 14) 
#define SPI1_CR1_RCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI1_CR1_CRC33_17          (0x1UL << 13) 
#define SPI1_CR1_CRC33_17_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI1_CR1_SSI          (0x1UL << 12) 
#define SPI1_CR1_SSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI1_CR1_HDDIR          (0x1UL << 11) 
#define SPI1_CR1_HDDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI1_CR1_CSUSP          (0x1UL << 10) 
#define SPI1_CR1_CSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI1_CR1_CSTART          (0x1UL << 9) 
#define SPI1_CR1_CSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI1_CR1_MASRX          (0x1UL << 8) 
#define SPI1_CR1_MASRX_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI1_CR1_SPE          (0x1UL << 0) 
#define SPI1_CR1_SPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI1_CR2_TSER          (0xFFFFUL << 16) 
#define SPI1_CR2_TSER_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI1_CR2_TSIZE          (0xFFFFUL << 0) 
#define SPI1_CR2_TSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define SPI1_CFG1_MBR          (0x7UL << 28) 
#define SPI1_CFG1_MBR_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define SPI1_CFG1_CRCEN          (0x1UL << 22) 
#define SPI1_CFG1_CRCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI1_CFG1_CRCSIZE          (0x1FUL << 16) 
#define SPI1_CFG1_CRCSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define SPI1_CFG1_TXDMAEN          (0x1UL << 15) 
#define SPI1_CFG1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI1_CFG1_RXDMAEN          (0x1UL << 14) 
#define SPI1_CFG1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI1_CFG1_UDRDET          (0x3UL << 11) 
#define SPI1_CFG1_UDRDET_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define SPI1_CFG1_UDRCFG          (0x3UL << 9) 
#define SPI1_CFG1_UDRCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define SPI1_CFG1_FTHVL          (0xFUL << 5) 
#define SPI1_CFG1_FTHVL_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define SPI1_CFG1_DSIZE          (0x1FUL << 0) 
#define SPI1_CFG1_DSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SPI1_CFG2_AFCNTR          (0x1UL << 31) 
#define SPI1_CFG2_AFCNTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define SPI1_CFG2_SSOM          (0x1UL << 30) 
#define SPI1_CFG2_SSOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define SPI1_CFG2_SSOE          (0x1UL << 29) 
#define SPI1_CFG2_SSOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define SPI1_CFG2_SSIOP          (0x1UL << 28) 
#define SPI1_CFG2_SSIOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SPI1_CFG2_SSM          (0x1UL << 26) 
#define SPI1_CFG2_SSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SPI1_CFG2_CPOL          (0x1UL << 25) 
#define SPI1_CFG2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI1_CFG2_CPHA          (0x1UL << 24) 
#define SPI1_CFG2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI1_CFG2_LSBFRST          (0x1UL << 23) 
#define SPI1_CFG2_LSBFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SPI1_CFG2_MASTER          (0x1UL << 22) 
#define SPI1_CFG2_MASTER_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI1_CFG2_SP          (0x7UL << 19) 
#define SPI1_CFG2_SP_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define SPI1_CFG2_COMM          (0x3UL << 17) 
#define SPI1_CFG2_COMM_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define SPI1_CFG2_IOSWP          (0x1UL << 15) 
#define SPI1_CFG2_IOSWP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI1_CFG2_MIDI          (0xFUL << 4) 
#define SPI1_CFG2_MIDI_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SPI1_CFG2_MSSI          (0xFUL << 0) 
#define SPI1_CFG2_MSSI_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SPI1_IER_TSERFIE          (0x1UL << 10) 
#define SPI1_IER_TSERFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI1_IER_MODFIE          (0x1UL << 9) 
#define SPI1_IER_MODFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI1_IER_TIFREIE          (0x1UL << 8) 
#define SPI1_IER_TIFREIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI1_IER_CRCEIE          (0x1UL << 7) 
#define SPI1_IER_CRCEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI1_IER_OVRIE          (0x1UL << 6) 
#define SPI1_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI1_IER_UDRIE          (0x1UL << 5) 
#define SPI1_IER_UDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI1_IER_TXTFIE          (0x1UL << 4) 
#define SPI1_IER_TXTFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI1_IER_EOTIE          (0x1UL << 3) 
#define SPI1_IER_EOTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI1_IER_DPXPIE          (0x1UL << 2) 
#define SPI1_IER_DPXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI1_IER_TXPIE          (0x1UL << 1) 
#define SPI1_IER_TXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI1_IER_RXPIE          (0x1UL << 0) 
#define SPI1_IER_RXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI1_SR_CTSIZE          (0xFFFFUL << 16) 
#define SPI1_SR_CTSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI1_SR_RXWNE          (0x1UL << 15) 
#define SPI1_SR_RXWNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI1_SR_RXPLVL          (0x3UL << 13) 
#define SPI1_SR_RXPLVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define SPI1_SR_TXC          (0x1UL << 12) 
#define SPI1_SR_TXC_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI1_SR_SUSP          (0x1UL << 11) 
#define SPI1_SR_SUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI1_SR_TSERF          (0x1UL << 10) 
#define SPI1_SR_TSERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI1_SR_MODF          (0x1UL << 9) 
#define SPI1_SR_MODF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI1_SR_TIFRE          (0x1UL << 8) 
#define SPI1_SR_TIFRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI1_SR_CRCE          (0x1UL << 7) 
#define SPI1_SR_CRCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI1_SR_OVR          (0x1UL << 6) 
#define SPI1_SR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI1_SR_UDR          (0x1UL << 5) 
#define SPI1_SR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI1_SR_TXTF          (0x1UL << 4) 
#define SPI1_SR_TXTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI1_SR_EOT          (0x1UL << 3) 
#define SPI1_SR_EOT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI1_SR_DXP          (0x1UL << 2) 
#define SPI1_SR_DXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI1_SR_TXP          (0x1UL << 1) 
#define SPI1_SR_TXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI1_SR_RXP          (0x1UL << 0) 
#define SPI1_SR_RXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI1_IFCR_SUSPC          (0x1UL << 11) 
#define SPI1_IFCR_SUSPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI1_IFCR_TSERFC          (0x1UL << 10) 
#define SPI1_IFCR_TSERFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI1_IFCR_MODFC          (0x1UL << 9) 
#define SPI1_IFCR_MODFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI1_IFCR_TIFREC          (0x1UL << 8) 
#define SPI1_IFCR_TIFREC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI1_IFCR_CRCEC          (0x1UL << 7) 
#define SPI1_IFCR_CRCEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI1_IFCR_OVRC          (0x1UL << 6) 
#define SPI1_IFCR_OVRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI1_IFCR_UDRC          (0x1UL << 5) 
#define SPI1_IFCR_UDRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI1_IFCR_TXTFC          (0x1UL << 4) 
#define SPI1_IFCR_TXTFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI1_IFCR_EOTC          (0x1UL << 3) 
#define SPI1_IFCR_EOTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI1_TXDR_TXDR          (0xFFFFFFFFUL << 0) 
#define SPI1_TXDR_TXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI1_RXDR_RXDR          (0xFFFFFFFFUL << 0) 
#define SPI1_RXDR_RXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI1_CRCPOLY_CRCPOLY          (0xFFFFFFFFUL << 0) 
#define SPI1_CRCPOLY_CRCPOLY_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI1_TXCRC_TXCRC          (0xFFFFFFFFUL << 0) 
#define SPI1_TXCRC_TXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI1_RXCRC_RXCRC          (0xFFFFFFFFUL << 0) 
#define SPI1_RXCRC_RXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI1_UDRDR_UDRDR          (0xFFFFFFFFUL << 0) 
#define SPI1_UDRDR_UDRDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI1_CGFR_MCKOE          (0x1UL << 25) 
#define SPI1_CGFR_MCKOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI1_CGFR_ODD          (0x1UL << 24) 
#define SPI1_CGFR_ODD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI1_CGFR_I2SDIV          (0xFFUL << 16) 
#define SPI1_CGFR_I2SDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SPI1_CGFR_DATFMT          (0x1UL << 14) 
#define SPI1_CGFR_DATFMT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI1_CGFR_WSINV          (0x1UL << 13) 
#define SPI1_CGFR_WSINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI1_CGFR_FIXCH          (0x1UL << 12) 
#define SPI1_CGFR_FIXCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI1_CGFR_CKPOL          (0x1UL << 11) 
#define SPI1_CGFR_CKPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI1_CGFR_CHLEN          (0x1UL << 10) 
#define SPI1_CGFR_CHLEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI1_CGFR_DATLEN          (0x3UL << 8) 
#define SPI1_CGFR_DATLEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define SPI1_CGFR_PCMSYNC          (0x1UL << 7) 
#define SPI1_CGFR_PCMSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI1_CGFR_I2SSTD          (0x3UL << 4) 
#define SPI1_CGFR_I2SSTD_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SPI1_CGFR_I2SCFG          (0x7UL << 1) 
#define SPI1_CGFR_I2SCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 1)
#define SPI1_CGFR_I2SMOD          (0x1UL << 0) 
#define SPI1_CGFR_I2SMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define SPI1  ((struct SPI1*)(0x40013000UL))



struct SPI2 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CFG1;
  volatile uint32_t CFG2;
  volatile uint32_t IER;
  volatile const uint32_t SR;
  volatile uint32_t IFCR;
  volatile const uint32_t RESERVED_28;
  volatile uint32_t TXDR;
  volatile const uint32_t RESERVED_36[3];
  volatile const uint32_t RXDR;
  volatile const uint32_t RESERVED_52[3];
  volatile uint32_t CRCPOLY;
  volatile uint32_t TXCRC;
  volatile uint32_t RXCRC;
  volatile uint32_t UDRDR;
  volatile uint32_t CGFR;
};
#define SPI2_CR1_IOLOCK          (0x1UL << 16) 
#define SPI2_CR1_IOLOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SPI2_CR1_TCRCI          (0x1UL << 15) 
#define SPI2_CR1_TCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI2_CR1_RCRCI          (0x1UL << 14) 
#define SPI2_CR1_RCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI2_CR1_CRC33_17          (0x1UL << 13) 
#define SPI2_CR1_CRC33_17_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI2_CR1_SSI          (0x1UL << 12) 
#define SPI2_CR1_SSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI2_CR1_HDDIR          (0x1UL << 11) 
#define SPI2_CR1_HDDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI2_CR1_CSUSP          (0x1UL << 10) 
#define SPI2_CR1_CSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI2_CR1_CSTART          (0x1UL << 9) 
#define SPI2_CR1_CSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI2_CR1_MASRX          (0x1UL << 8) 
#define SPI2_CR1_MASRX_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI2_CR1_SPE          (0x1UL << 0) 
#define SPI2_CR1_SPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI2_CR2_TSER          (0xFFFFUL << 16) 
#define SPI2_CR2_TSER_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI2_CR2_TSIZE          (0xFFFFUL << 0) 
#define SPI2_CR2_TSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define SPI2_CFG1_MBR          (0x7UL << 28) 
#define SPI2_CFG1_MBR_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define SPI2_CFG1_CRCEN          (0x1UL << 22) 
#define SPI2_CFG1_CRCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI2_CFG1_CRCSIZE          (0x1FUL << 16) 
#define SPI2_CFG1_CRCSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define SPI2_CFG1_TXDMAEN          (0x1UL << 15) 
#define SPI2_CFG1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI2_CFG1_RXDMAEN          (0x1UL << 14) 
#define SPI2_CFG1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI2_CFG1_UDRDET          (0x3UL << 11) 
#define SPI2_CFG1_UDRDET_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define SPI2_CFG1_UDRCFG          (0x3UL << 9) 
#define SPI2_CFG1_UDRCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define SPI2_CFG1_FTHVL          (0xFUL << 5) 
#define SPI2_CFG1_FTHVL_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define SPI2_CFG1_DSIZE          (0x1FUL << 0) 
#define SPI2_CFG1_DSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SPI2_CFG2_AFCNTR          (0x1UL << 31) 
#define SPI2_CFG2_AFCNTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define SPI2_CFG2_SSOM          (0x1UL << 30) 
#define SPI2_CFG2_SSOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define SPI2_CFG2_SSOE          (0x1UL << 29) 
#define SPI2_CFG2_SSOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define SPI2_CFG2_SSIOP          (0x1UL << 28) 
#define SPI2_CFG2_SSIOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SPI2_CFG2_SSM          (0x1UL << 26) 
#define SPI2_CFG2_SSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SPI2_CFG2_CPOL          (0x1UL << 25) 
#define SPI2_CFG2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI2_CFG2_CPHA          (0x1UL << 24) 
#define SPI2_CFG2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI2_CFG2_LSBFRST          (0x1UL << 23) 
#define SPI2_CFG2_LSBFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SPI2_CFG2_MASTER          (0x1UL << 22) 
#define SPI2_CFG2_MASTER_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI2_CFG2_SP          (0x7UL << 19) 
#define SPI2_CFG2_SP_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define SPI2_CFG2_COMM          (0x3UL << 17) 
#define SPI2_CFG2_COMM_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define SPI2_CFG2_IOSWP          (0x1UL << 15) 
#define SPI2_CFG2_IOSWP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI2_CFG2_MIDI          (0xFUL << 4) 
#define SPI2_CFG2_MIDI_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SPI2_CFG2_MSSI          (0xFUL << 0) 
#define SPI2_CFG2_MSSI_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SPI2_IER_TSERFIE          (0x1UL << 10) 
#define SPI2_IER_TSERFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI2_IER_MODFIE          (0x1UL << 9) 
#define SPI2_IER_MODFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI2_IER_TIFREIE          (0x1UL << 8) 
#define SPI2_IER_TIFREIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI2_IER_CRCEIE          (0x1UL << 7) 
#define SPI2_IER_CRCEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI2_IER_OVRIE          (0x1UL << 6) 
#define SPI2_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI2_IER_UDRIE          (0x1UL << 5) 
#define SPI2_IER_UDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI2_IER_TXTFIE          (0x1UL << 4) 
#define SPI2_IER_TXTFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI2_IER_EOTIE          (0x1UL << 3) 
#define SPI2_IER_EOTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI2_IER_DPXPIE          (0x1UL << 2) 
#define SPI2_IER_DPXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI2_IER_TXPIE          (0x1UL << 1) 
#define SPI2_IER_TXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI2_IER_RXPIE          (0x1UL << 0) 
#define SPI2_IER_RXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI2_SR_CTSIZE          (0xFFFFUL << 16) 
#define SPI2_SR_CTSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI2_SR_RXWNE          (0x1UL << 15) 
#define SPI2_SR_RXWNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI2_SR_RXPLVL          (0x3UL << 13) 
#define SPI2_SR_RXPLVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define SPI2_SR_TXC          (0x1UL << 12) 
#define SPI2_SR_TXC_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI2_SR_SUSP          (0x1UL << 11) 
#define SPI2_SR_SUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI2_SR_TSERF          (0x1UL << 10) 
#define SPI2_SR_TSERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI2_SR_MODF          (0x1UL << 9) 
#define SPI2_SR_MODF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI2_SR_TIFRE          (0x1UL << 8) 
#define SPI2_SR_TIFRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI2_SR_CRCE          (0x1UL << 7) 
#define SPI2_SR_CRCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI2_SR_OVR          (0x1UL << 6) 
#define SPI2_SR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI2_SR_UDR          (0x1UL << 5) 
#define SPI2_SR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI2_SR_TXTF          (0x1UL << 4) 
#define SPI2_SR_TXTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI2_SR_EOT          (0x1UL << 3) 
#define SPI2_SR_EOT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI2_SR_DXP          (0x1UL << 2) 
#define SPI2_SR_DXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI2_SR_TXP          (0x1UL << 1) 
#define SPI2_SR_TXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI2_SR_RXP          (0x1UL << 0) 
#define SPI2_SR_RXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI2_IFCR_SUSPC          (0x1UL << 11) 
#define SPI2_IFCR_SUSPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI2_IFCR_TSERFC          (0x1UL << 10) 
#define SPI2_IFCR_TSERFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI2_IFCR_MODFC          (0x1UL << 9) 
#define SPI2_IFCR_MODFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI2_IFCR_TIFREC          (0x1UL << 8) 
#define SPI2_IFCR_TIFREC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI2_IFCR_CRCEC          (0x1UL << 7) 
#define SPI2_IFCR_CRCEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI2_IFCR_OVRC          (0x1UL << 6) 
#define SPI2_IFCR_OVRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI2_IFCR_UDRC          (0x1UL << 5) 
#define SPI2_IFCR_UDRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI2_IFCR_TXTFC          (0x1UL << 4) 
#define SPI2_IFCR_TXTFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI2_IFCR_EOTC          (0x1UL << 3) 
#define SPI2_IFCR_EOTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI2_TXDR_TXDR          (0xFFFFFFFFUL << 0) 
#define SPI2_TXDR_TXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI2_RXDR_RXDR          (0xFFFFFFFFUL << 0) 
#define SPI2_RXDR_RXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI2_CRCPOLY_CRCPOLY          (0xFFFFFFFFUL << 0) 
#define SPI2_CRCPOLY_CRCPOLY_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI2_TXCRC_TXCRC          (0xFFFFFFFFUL << 0) 
#define SPI2_TXCRC_TXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI2_RXCRC_RXCRC          (0xFFFFFFFFUL << 0) 
#define SPI2_RXCRC_RXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI2_UDRDR_UDRDR          (0xFFFFFFFFUL << 0) 
#define SPI2_UDRDR_UDRDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI2_CGFR_MCKOE          (0x1UL << 25) 
#define SPI2_CGFR_MCKOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI2_CGFR_ODD          (0x1UL << 24) 
#define SPI2_CGFR_ODD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI2_CGFR_I2SDIV          (0xFFUL << 16) 
#define SPI2_CGFR_I2SDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SPI2_CGFR_DATFMT          (0x1UL << 14) 
#define SPI2_CGFR_DATFMT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI2_CGFR_WSINV          (0x1UL << 13) 
#define SPI2_CGFR_WSINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI2_CGFR_FIXCH          (0x1UL << 12) 
#define SPI2_CGFR_FIXCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI2_CGFR_CKPOL          (0x1UL << 11) 
#define SPI2_CGFR_CKPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI2_CGFR_CHLEN          (0x1UL << 10) 
#define SPI2_CGFR_CHLEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI2_CGFR_DATLEN          (0x3UL << 8) 
#define SPI2_CGFR_DATLEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define SPI2_CGFR_PCMSYNC          (0x1UL << 7) 
#define SPI2_CGFR_PCMSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI2_CGFR_I2SSTD          (0x3UL << 4) 
#define SPI2_CGFR_I2SSTD_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SPI2_CGFR_I2SCFG          (0x7UL << 1) 
#define SPI2_CGFR_I2SCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 1)
#define SPI2_CGFR_I2SMOD          (0x1UL << 0) 
#define SPI2_CGFR_I2SMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define SPI2  ((struct SPI2*)(0x40003800UL))



struct SPI3 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CFG1;
  volatile uint32_t CFG2;
  volatile uint32_t IER;
  volatile const uint32_t SR;
  volatile uint32_t IFCR;
  volatile const uint32_t RESERVED_28;
  volatile uint32_t TXDR;
  volatile const uint32_t RESERVED_36[3];
  volatile const uint32_t RXDR;
  volatile const uint32_t RESERVED_52[3];
  volatile uint32_t CRCPOLY;
  volatile uint32_t TXCRC;
  volatile uint32_t RXCRC;
  volatile uint32_t UDRDR;
  volatile uint32_t CGFR;
};
#define SPI3_CR1_IOLOCK          (0x1UL << 16) 
#define SPI3_CR1_IOLOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SPI3_CR1_TCRCI          (0x1UL << 15) 
#define SPI3_CR1_TCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI3_CR1_RCRCI          (0x1UL << 14) 
#define SPI3_CR1_RCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI3_CR1_CRC33_17          (0x1UL << 13) 
#define SPI3_CR1_CRC33_17_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI3_CR1_SSI          (0x1UL << 12) 
#define SPI3_CR1_SSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI3_CR1_HDDIR          (0x1UL << 11) 
#define SPI3_CR1_HDDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI3_CR1_CSUSP          (0x1UL << 10) 
#define SPI3_CR1_CSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI3_CR1_CSTART          (0x1UL << 9) 
#define SPI3_CR1_CSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI3_CR1_MASRX          (0x1UL << 8) 
#define SPI3_CR1_MASRX_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI3_CR1_SPE          (0x1UL << 0) 
#define SPI3_CR1_SPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI3_CR2_TSER          (0xFFFFUL << 16) 
#define SPI3_CR2_TSER_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI3_CR2_TSIZE          (0xFFFFUL << 0) 
#define SPI3_CR2_TSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define SPI3_CFG1_MBR          (0x7UL << 28) 
#define SPI3_CFG1_MBR_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define SPI3_CFG1_CRCEN          (0x1UL << 22) 
#define SPI3_CFG1_CRCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI3_CFG1_CRCSIZE          (0x1FUL << 16) 
#define SPI3_CFG1_CRCSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define SPI3_CFG1_TXDMAEN          (0x1UL << 15) 
#define SPI3_CFG1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI3_CFG1_RXDMAEN          (0x1UL << 14) 
#define SPI3_CFG1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI3_CFG1_UDRDET          (0x3UL << 11) 
#define SPI3_CFG1_UDRDET_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define SPI3_CFG1_UDRCFG          (0x3UL << 9) 
#define SPI3_CFG1_UDRCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define SPI3_CFG1_FTHVL          (0xFUL << 5) 
#define SPI3_CFG1_FTHVL_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define SPI3_CFG1_DSIZE          (0x1FUL << 0) 
#define SPI3_CFG1_DSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SPI3_CFG2_AFCNTR          (0x1UL << 31) 
#define SPI3_CFG2_AFCNTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define SPI3_CFG2_SSOM          (0x1UL << 30) 
#define SPI3_CFG2_SSOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define SPI3_CFG2_SSOE          (0x1UL << 29) 
#define SPI3_CFG2_SSOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define SPI3_CFG2_SSIOP          (0x1UL << 28) 
#define SPI3_CFG2_SSIOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SPI3_CFG2_SSM          (0x1UL << 26) 
#define SPI3_CFG2_SSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SPI3_CFG2_CPOL          (0x1UL << 25) 
#define SPI3_CFG2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI3_CFG2_CPHA          (0x1UL << 24) 
#define SPI3_CFG2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI3_CFG2_LSBFRST          (0x1UL << 23) 
#define SPI3_CFG2_LSBFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SPI3_CFG2_MASTER          (0x1UL << 22) 
#define SPI3_CFG2_MASTER_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI3_CFG2_SP          (0x7UL << 19) 
#define SPI3_CFG2_SP_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define SPI3_CFG2_COMM          (0x3UL << 17) 
#define SPI3_CFG2_COMM_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define SPI3_CFG2_IOSWP          (0x1UL << 15) 
#define SPI3_CFG2_IOSWP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI3_CFG2_MIDI          (0xFUL << 4) 
#define SPI3_CFG2_MIDI_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SPI3_CFG2_MSSI          (0xFUL << 0) 
#define SPI3_CFG2_MSSI_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SPI3_IER_TSERFIE          (0x1UL << 10) 
#define SPI3_IER_TSERFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI3_IER_MODFIE          (0x1UL << 9) 
#define SPI3_IER_MODFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI3_IER_TIFREIE          (0x1UL << 8) 
#define SPI3_IER_TIFREIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI3_IER_CRCEIE          (0x1UL << 7) 
#define SPI3_IER_CRCEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI3_IER_OVRIE          (0x1UL << 6) 
#define SPI3_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI3_IER_UDRIE          (0x1UL << 5) 
#define SPI3_IER_UDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI3_IER_TXTFIE          (0x1UL << 4) 
#define SPI3_IER_TXTFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI3_IER_EOTIE          (0x1UL << 3) 
#define SPI3_IER_EOTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI3_IER_DPXPIE          (0x1UL << 2) 
#define SPI3_IER_DPXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI3_IER_TXPIE          (0x1UL << 1) 
#define SPI3_IER_TXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI3_IER_RXPIE          (0x1UL << 0) 
#define SPI3_IER_RXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI3_SR_CTSIZE          (0xFFFFUL << 16) 
#define SPI3_SR_CTSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI3_SR_RXWNE          (0x1UL << 15) 
#define SPI3_SR_RXWNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI3_SR_RXPLVL          (0x3UL << 13) 
#define SPI3_SR_RXPLVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define SPI3_SR_TXC          (0x1UL << 12) 
#define SPI3_SR_TXC_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI3_SR_SUSP          (0x1UL << 11) 
#define SPI3_SR_SUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI3_SR_TSERF          (0x1UL << 10) 
#define SPI3_SR_TSERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI3_SR_MODF          (0x1UL << 9) 
#define SPI3_SR_MODF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI3_SR_TIFRE          (0x1UL << 8) 
#define SPI3_SR_TIFRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI3_SR_CRCE          (0x1UL << 7) 
#define SPI3_SR_CRCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI3_SR_OVR          (0x1UL << 6) 
#define SPI3_SR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI3_SR_UDR          (0x1UL << 5) 
#define SPI3_SR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI3_SR_TXTF          (0x1UL << 4) 
#define SPI3_SR_TXTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI3_SR_EOT          (0x1UL << 3) 
#define SPI3_SR_EOT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI3_SR_DXP          (0x1UL << 2) 
#define SPI3_SR_DXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI3_SR_TXP          (0x1UL << 1) 
#define SPI3_SR_TXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI3_SR_RXP          (0x1UL << 0) 
#define SPI3_SR_RXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI3_IFCR_SUSPC          (0x1UL << 11) 
#define SPI3_IFCR_SUSPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI3_IFCR_TSERFC          (0x1UL << 10) 
#define SPI3_IFCR_TSERFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI3_IFCR_MODFC          (0x1UL << 9) 
#define SPI3_IFCR_MODFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI3_IFCR_TIFREC          (0x1UL << 8) 
#define SPI3_IFCR_TIFREC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI3_IFCR_CRCEC          (0x1UL << 7) 
#define SPI3_IFCR_CRCEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI3_IFCR_OVRC          (0x1UL << 6) 
#define SPI3_IFCR_OVRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI3_IFCR_UDRC          (0x1UL << 5) 
#define SPI3_IFCR_UDRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI3_IFCR_TXTFC          (0x1UL << 4) 
#define SPI3_IFCR_TXTFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI3_IFCR_EOTC          (0x1UL << 3) 
#define SPI3_IFCR_EOTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI3_TXDR_TXDR          (0xFFFFFFFFUL << 0) 
#define SPI3_TXDR_TXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI3_RXDR_RXDR          (0xFFFFFFFFUL << 0) 
#define SPI3_RXDR_RXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI3_CRCPOLY_CRCPOLY          (0xFFFFFFFFUL << 0) 
#define SPI3_CRCPOLY_CRCPOLY_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI3_TXCRC_TXCRC          (0xFFFFFFFFUL << 0) 
#define SPI3_TXCRC_TXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI3_RXCRC_RXCRC          (0xFFFFFFFFUL << 0) 
#define SPI3_RXCRC_RXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI3_UDRDR_UDRDR          (0xFFFFFFFFUL << 0) 
#define SPI3_UDRDR_UDRDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI3_CGFR_MCKOE          (0x1UL << 25) 
#define SPI3_CGFR_MCKOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI3_CGFR_ODD          (0x1UL << 24) 
#define SPI3_CGFR_ODD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI3_CGFR_I2SDIV          (0xFFUL << 16) 
#define SPI3_CGFR_I2SDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SPI3_CGFR_DATFMT          (0x1UL << 14) 
#define SPI3_CGFR_DATFMT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI3_CGFR_WSINV          (0x1UL << 13) 
#define SPI3_CGFR_WSINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI3_CGFR_FIXCH          (0x1UL << 12) 
#define SPI3_CGFR_FIXCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI3_CGFR_CKPOL          (0x1UL << 11) 
#define SPI3_CGFR_CKPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI3_CGFR_CHLEN          (0x1UL << 10) 
#define SPI3_CGFR_CHLEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI3_CGFR_DATLEN          (0x3UL << 8) 
#define SPI3_CGFR_DATLEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define SPI3_CGFR_PCMSYNC          (0x1UL << 7) 
#define SPI3_CGFR_PCMSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI3_CGFR_I2SSTD          (0x3UL << 4) 
#define SPI3_CGFR_I2SSTD_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SPI3_CGFR_I2SCFG          (0x7UL << 1) 
#define SPI3_CGFR_I2SCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 1)
#define SPI3_CGFR_I2SMOD          (0x1UL << 0) 
#define SPI3_CGFR_I2SMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define SPI3  ((struct SPI3*)(0x40003C00UL))



struct SPI4 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CFG1;
  volatile uint32_t CFG2;
  volatile uint32_t IER;
  volatile const uint32_t SR;
  volatile uint32_t IFCR;
  volatile const uint32_t RESERVED_28;
  volatile uint32_t TXDR;
  volatile const uint32_t RESERVED_36[3];
  volatile const uint32_t RXDR;
  volatile const uint32_t RESERVED_52[3];
  volatile uint32_t CRCPOLY;
  volatile uint32_t TXCRC;
  volatile uint32_t RXCRC;
  volatile uint32_t UDRDR;
  volatile uint32_t CGFR;
};
#define SPI4_CR1_IOLOCK          (0x1UL << 16) 
#define SPI4_CR1_IOLOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SPI4_CR1_TCRCI          (0x1UL << 15) 
#define SPI4_CR1_TCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI4_CR1_RCRCI          (0x1UL << 14) 
#define SPI4_CR1_RCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI4_CR1_CRC33_17          (0x1UL << 13) 
#define SPI4_CR1_CRC33_17_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI4_CR1_SSI          (0x1UL << 12) 
#define SPI4_CR1_SSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI4_CR1_HDDIR          (0x1UL << 11) 
#define SPI4_CR1_HDDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI4_CR1_CSUSP          (0x1UL << 10) 
#define SPI4_CR1_CSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI4_CR1_CSTART          (0x1UL << 9) 
#define SPI4_CR1_CSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI4_CR1_MASRX          (0x1UL << 8) 
#define SPI4_CR1_MASRX_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI4_CR1_SPE          (0x1UL << 0) 
#define SPI4_CR1_SPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI4_CR2_TSER          (0xFFFFUL << 16) 
#define SPI4_CR2_TSER_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI4_CR2_TSIZE          (0xFFFFUL << 0) 
#define SPI4_CR2_TSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define SPI4_CFG1_MBR          (0x7UL << 28) 
#define SPI4_CFG1_MBR_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define SPI4_CFG1_CRCEN          (0x1UL << 22) 
#define SPI4_CFG1_CRCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI4_CFG1_CRCSIZE          (0x1FUL << 16) 
#define SPI4_CFG1_CRCSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define SPI4_CFG1_TXDMAEN          (0x1UL << 15) 
#define SPI4_CFG1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI4_CFG1_RXDMAEN          (0x1UL << 14) 
#define SPI4_CFG1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI4_CFG1_UDRDET          (0x3UL << 11) 
#define SPI4_CFG1_UDRDET_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define SPI4_CFG1_UDRCFG          (0x3UL << 9) 
#define SPI4_CFG1_UDRCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define SPI4_CFG1_FTHVL          (0xFUL << 5) 
#define SPI4_CFG1_FTHVL_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define SPI4_CFG1_DSIZE          (0x1FUL << 0) 
#define SPI4_CFG1_DSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SPI4_CFG2_AFCNTR          (0x1UL << 31) 
#define SPI4_CFG2_AFCNTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define SPI4_CFG2_SSOM          (0x1UL << 30) 
#define SPI4_CFG2_SSOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define SPI4_CFG2_SSOE          (0x1UL << 29) 
#define SPI4_CFG2_SSOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define SPI4_CFG2_SSIOP          (0x1UL << 28) 
#define SPI4_CFG2_SSIOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SPI4_CFG2_SSM          (0x1UL << 26) 
#define SPI4_CFG2_SSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SPI4_CFG2_CPOL          (0x1UL << 25) 
#define SPI4_CFG2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI4_CFG2_CPHA          (0x1UL << 24) 
#define SPI4_CFG2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI4_CFG2_LSBFRST          (0x1UL << 23) 
#define SPI4_CFG2_LSBFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SPI4_CFG2_MASTER          (0x1UL << 22) 
#define SPI4_CFG2_MASTER_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI4_CFG2_SP          (0x7UL << 19) 
#define SPI4_CFG2_SP_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define SPI4_CFG2_COMM          (0x3UL << 17) 
#define SPI4_CFG2_COMM_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define SPI4_CFG2_IOSWP          (0x1UL << 15) 
#define SPI4_CFG2_IOSWP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI4_CFG2_MIDI          (0xFUL << 4) 
#define SPI4_CFG2_MIDI_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SPI4_CFG2_MSSI          (0xFUL << 0) 
#define SPI4_CFG2_MSSI_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SPI4_IER_TSERFIE          (0x1UL << 10) 
#define SPI4_IER_TSERFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI4_IER_MODFIE          (0x1UL << 9) 
#define SPI4_IER_MODFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI4_IER_TIFREIE          (0x1UL << 8) 
#define SPI4_IER_TIFREIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI4_IER_CRCEIE          (0x1UL << 7) 
#define SPI4_IER_CRCEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI4_IER_OVRIE          (0x1UL << 6) 
#define SPI4_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI4_IER_UDRIE          (0x1UL << 5) 
#define SPI4_IER_UDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI4_IER_TXTFIE          (0x1UL << 4) 
#define SPI4_IER_TXTFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI4_IER_EOTIE          (0x1UL << 3) 
#define SPI4_IER_EOTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI4_IER_DPXPIE          (0x1UL << 2) 
#define SPI4_IER_DPXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI4_IER_TXPIE          (0x1UL << 1) 
#define SPI4_IER_TXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI4_IER_RXPIE          (0x1UL << 0) 
#define SPI4_IER_RXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI4_SR_CTSIZE          (0xFFFFUL << 16) 
#define SPI4_SR_CTSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI4_SR_RXWNE          (0x1UL << 15) 
#define SPI4_SR_RXWNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI4_SR_RXPLVL          (0x3UL << 13) 
#define SPI4_SR_RXPLVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define SPI4_SR_TXC          (0x1UL << 12) 
#define SPI4_SR_TXC_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI4_SR_SUSP          (0x1UL << 11) 
#define SPI4_SR_SUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI4_SR_TSERF          (0x1UL << 10) 
#define SPI4_SR_TSERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI4_SR_MODF          (0x1UL << 9) 
#define SPI4_SR_MODF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI4_SR_TIFRE          (0x1UL << 8) 
#define SPI4_SR_TIFRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI4_SR_CRCE          (0x1UL << 7) 
#define SPI4_SR_CRCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI4_SR_OVR          (0x1UL << 6) 
#define SPI4_SR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI4_SR_UDR          (0x1UL << 5) 
#define SPI4_SR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI4_SR_TXTF          (0x1UL << 4) 
#define SPI4_SR_TXTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI4_SR_EOT          (0x1UL << 3) 
#define SPI4_SR_EOT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI4_SR_DXP          (0x1UL << 2) 
#define SPI4_SR_DXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI4_SR_TXP          (0x1UL << 1) 
#define SPI4_SR_TXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI4_SR_RXP          (0x1UL << 0) 
#define SPI4_SR_RXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI4_IFCR_SUSPC          (0x1UL << 11) 
#define SPI4_IFCR_SUSPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI4_IFCR_TSERFC          (0x1UL << 10) 
#define SPI4_IFCR_TSERFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI4_IFCR_MODFC          (0x1UL << 9) 
#define SPI4_IFCR_MODFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI4_IFCR_TIFREC          (0x1UL << 8) 
#define SPI4_IFCR_TIFREC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI4_IFCR_CRCEC          (0x1UL << 7) 
#define SPI4_IFCR_CRCEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI4_IFCR_OVRC          (0x1UL << 6) 
#define SPI4_IFCR_OVRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI4_IFCR_UDRC          (0x1UL << 5) 
#define SPI4_IFCR_UDRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI4_IFCR_TXTFC          (0x1UL << 4) 
#define SPI4_IFCR_TXTFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI4_IFCR_EOTC          (0x1UL << 3) 
#define SPI4_IFCR_EOTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI4_TXDR_TXDR          (0xFFFFFFFFUL << 0) 
#define SPI4_TXDR_TXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI4_RXDR_RXDR          (0xFFFFFFFFUL << 0) 
#define SPI4_RXDR_RXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI4_CRCPOLY_CRCPOLY          (0xFFFFFFFFUL << 0) 
#define SPI4_CRCPOLY_CRCPOLY_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI4_TXCRC_TXCRC          (0xFFFFFFFFUL << 0) 
#define SPI4_TXCRC_TXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI4_RXCRC_RXCRC          (0xFFFFFFFFUL << 0) 
#define SPI4_RXCRC_RXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI4_UDRDR_UDRDR          (0xFFFFFFFFUL << 0) 
#define SPI4_UDRDR_UDRDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI4_CGFR_MCKOE          (0x1UL << 25) 
#define SPI4_CGFR_MCKOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI4_CGFR_ODD          (0x1UL << 24) 
#define SPI4_CGFR_ODD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI4_CGFR_I2SDIV          (0xFFUL << 16) 
#define SPI4_CGFR_I2SDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SPI4_CGFR_DATFMT          (0x1UL << 14) 
#define SPI4_CGFR_DATFMT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI4_CGFR_WSINV          (0x1UL << 13) 
#define SPI4_CGFR_WSINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI4_CGFR_FIXCH          (0x1UL << 12) 
#define SPI4_CGFR_FIXCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI4_CGFR_CKPOL          (0x1UL << 11) 
#define SPI4_CGFR_CKPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI4_CGFR_CHLEN          (0x1UL << 10) 
#define SPI4_CGFR_CHLEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI4_CGFR_DATLEN          (0x3UL << 8) 
#define SPI4_CGFR_DATLEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define SPI4_CGFR_PCMSYNC          (0x1UL << 7) 
#define SPI4_CGFR_PCMSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI4_CGFR_I2SSTD          (0x3UL << 4) 
#define SPI4_CGFR_I2SSTD_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SPI4_CGFR_I2SCFG          (0x7UL << 1) 
#define SPI4_CGFR_I2SCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 1)
#define SPI4_CGFR_I2SMOD          (0x1UL << 0) 
#define SPI4_CGFR_I2SMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define SPI4  ((struct SPI4*)(0x40013400UL))



struct SPI5 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CFG1;
  volatile uint32_t CFG2;
  volatile uint32_t IER;
  volatile const uint32_t SR;
  volatile uint32_t IFCR;
  volatile const uint32_t RESERVED_28;
  volatile uint32_t TXDR;
  volatile const uint32_t RESERVED_36[3];
  volatile const uint32_t RXDR;
  volatile const uint32_t RESERVED_52[3];
  volatile uint32_t CRCPOLY;
  volatile uint32_t TXCRC;
  volatile uint32_t RXCRC;
  volatile uint32_t UDRDR;
  volatile uint32_t CGFR;
};
#define SPI5_CR1_IOLOCK          (0x1UL << 16) 
#define SPI5_CR1_IOLOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SPI5_CR1_TCRCI          (0x1UL << 15) 
#define SPI5_CR1_TCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI5_CR1_RCRCI          (0x1UL << 14) 
#define SPI5_CR1_RCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI5_CR1_CRC33_17          (0x1UL << 13) 
#define SPI5_CR1_CRC33_17_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI5_CR1_SSI          (0x1UL << 12) 
#define SPI5_CR1_SSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI5_CR1_HDDIR          (0x1UL << 11) 
#define SPI5_CR1_HDDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI5_CR1_CSUSP          (0x1UL << 10) 
#define SPI5_CR1_CSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI5_CR1_CSTART          (0x1UL << 9) 
#define SPI5_CR1_CSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI5_CR1_MASRX          (0x1UL << 8) 
#define SPI5_CR1_MASRX_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI5_CR1_SPE          (0x1UL << 0) 
#define SPI5_CR1_SPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI5_CR2_TSER          (0xFFFFUL << 16) 
#define SPI5_CR2_TSER_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI5_CR2_TSIZE          (0xFFFFUL << 0) 
#define SPI5_CR2_TSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define SPI5_CFG1_MBR          (0x7UL << 28) 
#define SPI5_CFG1_MBR_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define SPI5_CFG1_CRCEN          (0x1UL << 22) 
#define SPI5_CFG1_CRCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI5_CFG1_CRCSIZE          (0x1FUL << 16) 
#define SPI5_CFG1_CRCSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define SPI5_CFG1_TXDMAEN          (0x1UL << 15) 
#define SPI5_CFG1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI5_CFG1_RXDMAEN          (0x1UL << 14) 
#define SPI5_CFG1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI5_CFG1_UDRDET          (0x3UL << 11) 
#define SPI5_CFG1_UDRDET_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define SPI5_CFG1_UDRCFG          (0x3UL << 9) 
#define SPI5_CFG1_UDRCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define SPI5_CFG1_FTHVL          (0xFUL << 5) 
#define SPI5_CFG1_FTHVL_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define SPI5_CFG1_DSIZE          (0x1FUL << 0) 
#define SPI5_CFG1_DSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SPI5_CFG2_AFCNTR          (0x1UL << 31) 
#define SPI5_CFG2_AFCNTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define SPI5_CFG2_SSOM          (0x1UL << 30) 
#define SPI5_CFG2_SSOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define SPI5_CFG2_SSOE          (0x1UL << 29) 
#define SPI5_CFG2_SSOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define SPI5_CFG2_SSIOP          (0x1UL << 28) 
#define SPI5_CFG2_SSIOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SPI5_CFG2_SSM          (0x1UL << 26) 
#define SPI5_CFG2_SSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SPI5_CFG2_CPOL          (0x1UL << 25) 
#define SPI5_CFG2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI5_CFG2_CPHA          (0x1UL << 24) 
#define SPI5_CFG2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI5_CFG2_LSBFRST          (0x1UL << 23) 
#define SPI5_CFG2_LSBFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SPI5_CFG2_MASTER          (0x1UL << 22) 
#define SPI5_CFG2_MASTER_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI5_CFG2_SP          (0x7UL << 19) 
#define SPI5_CFG2_SP_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define SPI5_CFG2_COMM          (0x3UL << 17) 
#define SPI5_CFG2_COMM_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define SPI5_CFG2_IOSWP          (0x1UL << 15) 
#define SPI5_CFG2_IOSWP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI5_CFG2_MIDI          (0xFUL << 4) 
#define SPI5_CFG2_MIDI_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SPI5_CFG2_MSSI          (0xFUL << 0) 
#define SPI5_CFG2_MSSI_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SPI5_IER_TSERFIE          (0x1UL << 10) 
#define SPI5_IER_TSERFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI5_IER_MODFIE          (0x1UL << 9) 
#define SPI5_IER_MODFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI5_IER_TIFREIE          (0x1UL << 8) 
#define SPI5_IER_TIFREIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI5_IER_CRCEIE          (0x1UL << 7) 
#define SPI5_IER_CRCEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI5_IER_OVRIE          (0x1UL << 6) 
#define SPI5_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI5_IER_UDRIE          (0x1UL << 5) 
#define SPI5_IER_UDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI5_IER_TXTFIE          (0x1UL << 4) 
#define SPI5_IER_TXTFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI5_IER_EOTIE          (0x1UL << 3) 
#define SPI5_IER_EOTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI5_IER_DPXPIE          (0x1UL << 2) 
#define SPI5_IER_DPXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI5_IER_TXPIE          (0x1UL << 1) 
#define SPI5_IER_TXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI5_IER_RXPIE          (0x1UL << 0) 
#define SPI5_IER_RXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI5_SR_CTSIZE          (0xFFFFUL << 16) 
#define SPI5_SR_CTSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI5_SR_RXWNE          (0x1UL << 15) 
#define SPI5_SR_RXWNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI5_SR_RXPLVL          (0x3UL << 13) 
#define SPI5_SR_RXPLVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define SPI5_SR_TXC          (0x1UL << 12) 
#define SPI5_SR_TXC_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI5_SR_SUSP          (0x1UL << 11) 
#define SPI5_SR_SUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI5_SR_TSERF          (0x1UL << 10) 
#define SPI5_SR_TSERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI5_SR_MODF          (0x1UL << 9) 
#define SPI5_SR_MODF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI5_SR_TIFRE          (0x1UL << 8) 
#define SPI5_SR_TIFRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI5_SR_CRCE          (0x1UL << 7) 
#define SPI5_SR_CRCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI5_SR_OVR          (0x1UL << 6) 
#define SPI5_SR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI5_SR_UDR          (0x1UL << 5) 
#define SPI5_SR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI5_SR_TXTF          (0x1UL << 4) 
#define SPI5_SR_TXTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI5_SR_EOT          (0x1UL << 3) 
#define SPI5_SR_EOT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI5_SR_DXP          (0x1UL << 2) 
#define SPI5_SR_DXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI5_SR_TXP          (0x1UL << 1) 
#define SPI5_SR_TXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI5_SR_RXP          (0x1UL << 0) 
#define SPI5_SR_RXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI5_IFCR_SUSPC          (0x1UL << 11) 
#define SPI5_IFCR_SUSPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI5_IFCR_TSERFC          (0x1UL << 10) 
#define SPI5_IFCR_TSERFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI5_IFCR_MODFC          (0x1UL << 9) 
#define SPI5_IFCR_MODFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI5_IFCR_TIFREC          (0x1UL << 8) 
#define SPI5_IFCR_TIFREC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI5_IFCR_CRCEC          (0x1UL << 7) 
#define SPI5_IFCR_CRCEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI5_IFCR_OVRC          (0x1UL << 6) 
#define SPI5_IFCR_OVRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI5_IFCR_UDRC          (0x1UL << 5) 
#define SPI5_IFCR_UDRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI5_IFCR_TXTFC          (0x1UL << 4) 
#define SPI5_IFCR_TXTFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI5_IFCR_EOTC          (0x1UL << 3) 
#define SPI5_IFCR_EOTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI5_TXDR_TXDR          (0xFFFFFFFFUL << 0) 
#define SPI5_TXDR_TXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI5_RXDR_RXDR          (0xFFFFFFFFUL << 0) 
#define SPI5_RXDR_RXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI5_CRCPOLY_CRCPOLY          (0xFFFFFFFFUL << 0) 
#define SPI5_CRCPOLY_CRCPOLY_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI5_TXCRC_TXCRC          (0xFFFFFFFFUL << 0) 
#define SPI5_TXCRC_TXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI5_RXCRC_RXCRC          (0xFFFFFFFFUL << 0) 
#define SPI5_RXCRC_RXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI5_UDRDR_UDRDR          (0xFFFFFFFFUL << 0) 
#define SPI5_UDRDR_UDRDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI5_CGFR_MCKOE          (0x1UL << 25) 
#define SPI5_CGFR_MCKOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI5_CGFR_ODD          (0x1UL << 24) 
#define SPI5_CGFR_ODD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI5_CGFR_I2SDIV          (0xFFUL << 16) 
#define SPI5_CGFR_I2SDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SPI5_CGFR_DATFMT          (0x1UL << 14) 
#define SPI5_CGFR_DATFMT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI5_CGFR_WSINV          (0x1UL << 13) 
#define SPI5_CGFR_WSINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI5_CGFR_FIXCH          (0x1UL << 12) 
#define SPI5_CGFR_FIXCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI5_CGFR_CKPOL          (0x1UL << 11) 
#define SPI5_CGFR_CKPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI5_CGFR_CHLEN          (0x1UL << 10) 
#define SPI5_CGFR_CHLEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI5_CGFR_DATLEN          (0x3UL << 8) 
#define SPI5_CGFR_DATLEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define SPI5_CGFR_PCMSYNC          (0x1UL << 7) 
#define SPI5_CGFR_PCMSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI5_CGFR_I2SSTD          (0x3UL << 4) 
#define SPI5_CGFR_I2SSTD_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SPI5_CGFR_I2SCFG          (0x7UL << 1) 
#define SPI5_CGFR_I2SCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 1)
#define SPI5_CGFR_I2SMOD          (0x1UL << 0) 
#define SPI5_CGFR_I2SMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define SPI5  ((struct SPI5*)(0x40015000UL))



struct SPI6 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CFG1;
  volatile uint32_t CFG2;
  volatile uint32_t IER;
  volatile const uint32_t SR;
  volatile uint32_t IFCR;
  volatile const uint32_t RESERVED_28;
  volatile uint32_t TXDR;
  volatile const uint32_t RESERVED_36[3];
  volatile const uint32_t RXDR;
  volatile const uint32_t RESERVED_52[3];
  volatile uint32_t CRCPOLY;
  volatile uint32_t TXCRC;
  volatile uint32_t RXCRC;
  volatile uint32_t UDRDR;
  volatile uint32_t CGFR;
};
#define SPI6_CR1_IOLOCK          (0x1UL << 16) 
#define SPI6_CR1_IOLOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SPI6_CR1_TCRCI          (0x1UL << 15) 
#define SPI6_CR1_TCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI6_CR1_RCRCI          (0x1UL << 14) 
#define SPI6_CR1_RCRCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI6_CR1_CRC33_17          (0x1UL << 13) 
#define SPI6_CR1_CRC33_17_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI6_CR1_SSI          (0x1UL << 12) 
#define SPI6_CR1_SSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI6_CR1_HDDIR          (0x1UL << 11) 
#define SPI6_CR1_HDDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI6_CR1_CSUSP          (0x1UL << 10) 
#define SPI6_CR1_CSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI6_CR1_CSTART          (0x1UL << 9) 
#define SPI6_CR1_CSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI6_CR1_MASRX          (0x1UL << 8) 
#define SPI6_CR1_MASRX_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI6_CR1_SPE          (0x1UL << 0) 
#define SPI6_CR1_SPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI6_CR2_TSER          (0xFFFFUL << 16) 
#define SPI6_CR2_TSER_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI6_CR2_TSIZE          (0xFFFFUL << 0) 
#define SPI6_CR2_TSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define SPI6_CFG1_MBR          (0x7UL << 28) 
#define SPI6_CFG1_MBR_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define SPI6_CFG1_CRCEN          (0x1UL << 22) 
#define SPI6_CFG1_CRCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI6_CFG1_CRCSIZE          (0x1FUL << 16) 
#define SPI6_CFG1_CRCSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define SPI6_CFG1_TXDMAEN          (0x1UL << 15) 
#define SPI6_CFG1_TXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI6_CFG1_RXDMAEN          (0x1UL << 14) 
#define SPI6_CFG1_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI6_CFG1_UDRDET          (0x3UL << 11) 
#define SPI6_CFG1_UDRDET_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define SPI6_CFG1_UDRCFG          (0x3UL << 9) 
#define SPI6_CFG1_UDRCFG_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define SPI6_CFG1_FTHVL          (0xFUL << 5) 
#define SPI6_CFG1_FTHVL_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define SPI6_CFG1_DSIZE          (0x1FUL << 0) 
#define SPI6_CFG1_DSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SPI6_CFG2_AFCNTR          (0x1UL << 31) 
#define SPI6_CFG2_AFCNTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define SPI6_CFG2_SSOM          (0x1UL << 30) 
#define SPI6_CFG2_SSOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define SPI6_CFG2_SSOE          (0x1UL << 29) 
#define SPI6_CFG2_SSOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define SPI6_CFG2_SSIOP          (0x1UL << 28) 
#define SPI6_CFG2_SSIOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SPI6_CFG2_SSM          (0x1UL << 26) 
#define SPI6_CFG2_SSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SPI6_CFG2_CPOL          (0x1UL << 25) 
#define SPI6_CFG2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI6_CFG2_CPHA          (0x1UL << 24) 
#define SPI6_CFG2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI6_CFG2_LSBFRST          (0x1UL << 23) 
#define SPI6_CFG2_LSBFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define SPI6_CFG2_MASTER          (0x1UL << 22) 
#define SPI6_CFG2_MASTER_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SPI6_CFG2_SP          (0x7UL << 19) 
#define SPI6_CFG2_SP_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define SPI6_CFG2_COMM          (0x3UL << 17) 
#define SPI6_CFG2_COMM_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define SPI6_CFG2_IOSWP          (0x1UL << 15) 
#define SPI6_CFG2_IOSWP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI6_CFG2_MIDI          (0xFUL << 4) 
#define SPI6_CFG2_MIDI_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SPI6_CFG2_MSSI          (0xFUL << 0) 
#define SPI6_CFG2_MSSI_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SPI6_IER_TSERFIE          (0x1UL << 10) 
#define SPI6_IER_TSERFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI6_IER_MODFIE          (0x1UL << 9) 
#define SPI6_IER_MODFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI6_IER_TIFREIE          (0x1UL << 8) 
#define SPI6_IER_TIFREIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI6_IER_CRCEIE          (0x1UL << 7) 
#define SPI6_IER_CRCEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI6_IER_OVRIE          (0x1UL << 6) 
#define SPI6_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI6_IER_UDRIE          (0x1UL << 5) 
#define SPI6_IER_UDRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI6_IER_TXTFIE          (0x1UL << 4) 
#define SPI6_IER_TXTFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI6_IER_EOTIE          (0x1UL << 3) 
#define SPI6_IER_EOTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI6_IER_DPXPIE          (0x1UL << 2) 
#define SPI6_IER_DPXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI6_IER_TXPIE          (0x1UL << 1) 
#define SPI6_IER_TXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI6_IER_RXPIE          (0x1UL << 0) 
#define SPI6_IER_RXPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI6_SR_CTSIZE          (0xFFFFUL << 16) 
#define SPI6_SR_CTSIZE_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPI6_SR_RXWNE          (0x1UL << 15) 
#define SPI6_SR_RXWNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SPI6_SR_RXPLVL          (0x3UL << 13) 
#define SPI6_SR_RXPLVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define SPI6_SR_TXC          (0x1UL << 12) 
#define SPI6_SR_TXC_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI6_SR_SUSP          (0x1UL << 11) 
#define SPI6_SR_SUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI6_SR_TSERF          (0x1UL << 10) 
#define SPI6_SR_TSERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI6_SR_MODF          (0x1UL << 9) 
#define SPI6_SR_MODF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI6_SR_TIFRE          (0x1UL << 8) 
#define SPI6_SR_TIFRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI6_SR_CRCE          (0x1UL << 7) 
#define SPI6_SR_CRCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI6_SR_OVR          (0x1UL << 6) 
#define SPI6_SR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI6_SR_UDR          (0x1UL << 5) 
#define SPI6_SR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI6_SR_TXTF          (0x1UL << 4) 
#define SPI6_SR_TXTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI6_SR_EOT          (0x1UL << 3) 
#define SPI6_SR_EOT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI6_SR_DXP          (0x1UL << 2) 
#define SPI6_SR_DXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPI6_SR_TXP          (0x1UL << 1) 
#define SPI6_SR_TXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPI6_SR_RXP          (0x1UL << 0) 
#define SPI6_SR_RXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPI6_IFCR_SUSPC          (0x1UL << 11) 
#define SPI6_IFCR_SUSPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI6_IFCR_TSERFC          (0x1UL << 10) 
#define SPI6_IFCR_TSERFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI6_IFCR_MODFC          (0x1UL << 9) 
#define SPI6_IFCR_MODFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPI6_IFCR_TIFREC          (0x1UL << 8) 
#define SPI6_IFCR_TIFREC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPI6_IFCR_CRCEC          (0x1UL << 7) 
#define SPI6_IFCR_CRCEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI6_IFCR_OVRC          (0x1UL << 6) 
#define SPI6_IFCR_OVRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPI6_IFCR_UDRC          (0x1UL << 5) 
#define SPI6_IFCR_UDRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPI6_IFCR_TXTFC          (0x1UL << 4) 
#define SPI6_IFCR_TXTFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPI6_IFCR_EOTC          (0x1UL << 3) 
#define SPI6_IFCR_EOTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPI6_TXDR_TXDR          (0xFFFFFFFFUL << 0) 
#define SPI6_TXDR_TXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI6_RXDR_RXDR          (0xFFFFFFFFUL << 0) 
#define SPI6_RXDR_RXDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI6_CRCPOLY_CRCPOLY          (0xFFFFFFFFUL << 0) 
#define SPI6_CRCPOLY_CRCPOLY_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI6_TXCRC_TXCRC          (0xFFFFFFFFUL << 0) 
#define SPI6_TXCRC_TXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI6_RXCRC_RXCRC          (0xFFFFFFFFUL << 0) 
#define SPI6_RXCRC_RXCRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI6_UDRDR_UDRDR          (0xFFFFFFFFUL << 0) 
#define SPI6_UDRDR_UDRDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPI6_CGFR_MCKOE          (0x1UL << 25) 
#define SPI6_CGFR_MCKOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPI6_CGFR_ODD          (0x1UL << 24) 
#define SPI6_CGFR_ODD_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPI6_CGFR_I2SDIV          (0xFFUL << 16) 
#define SPI6_CGFR_I2SDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SPI6_CGFR_DATFMT          (0x1UL << 14) 
#define SPI6_CGFR_DATFMT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPI6_CGFR_WSINV          (0x1UL << 13) 
#define SPI6_CGFR_WSINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SPI6_CGFR_FIXCH          (0x1UL << 12) 
#define SPI6_CGFR_FIXCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SPI6_CGFR_CKPOL          (0x1UL << 11) 
#define SPI6_CGFR_CKPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPI6_CGFR_CHLEN          (0x1UL << 10) 
#define SPI6_CGFR_CHLEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPI6_CGFR_DATLEN          (0x3UL << 8) 
#define SPI6_CGFR_DATLEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define SPI6_CGFR_PCMSYNC          (0x1UL << 7) 
#define SPI6_CGFR_PCMSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPI6_CGFR_I2SSTD          (0x3UL << 4) 
#define SPI6_CGFR_I2SSTD_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SPI6_CGFR_I2SCFG          (0x7UL << 1) 
#define SPI6_CGFR_I2SCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 1)
#define SPI6_CGFR_I2SMOD          (0x1UL << 0) 
#define SPI6_CGFR_I2SMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define SPI6  ((struct SPI6*)(0x58001400UL))



struct LTDC {
  volatile const uint32_t RESERVED_0[2];
  volatile uint32_t SSCR;
  volatile uint32_t BPCR;
  volatile uint32_t AWCR;
  volatile uint32_t TWCR;
  volatile uint32_t GCR;
  volatile const uint32_t RESERVED_28[2];
  volatile uint32_t SRCR;
  volatile const uint32_t RESERVED_40;
  volatile uint32_t BCCR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t IER;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile uint32_t LIPCR;
  volatile const uint32_t CPSR;
  volatile const uint32_t CDSR;
  volatile const uint32_t RESERVED_76[14];
  volatile uint32_t L1CR;
  volatile uint32_t L1WHPCR;
  volatile uint32_t L1WVPCR;
  volatile uint32_t L1CKCR;
  volatile uint32_t L1PFCR;
  volatile uint32_t L1CACR;
  volatile uint32_t L1DCCR;
  volatile uint32_t L1BFCR;
  volatile const uint32_t RESERVED_164[2];
  volatile uint32_t L1CFBAR;
  volatile uint32_t L1CFBLR;
  volatile uint32_t L1CFBLNR;
  volatile const uint32_t RESERVED_184[3];
  volatile uint32_t L1CLUTWR;
  volatile const uint32_t RESERVED_200[15];
  volatile uint32_t L2CR;
  volatile uint32_t L2WHPCR;
  volatile uint32_t L2WVPCR;
  volatile uint32_t L2CKCR;
  volatile uint32_t L2PFCR;
  volatile uint32_t L2CACR;
  volatile uint32_t L2DCCR;
  volatile uint32_t L2BFCR;
  volatile const uint32_t RESERVED_292[2];
  volatile uint32_t L2CFBAR;
  volatile uint32_t L2CFBLR;
  volatile uint32_t L2CFBLNR;
  volatile const uint32_t RESERVED_312[3];
  volatile uint32_t L2CLUTWR;
};
#define LTDC_SSCR_HSW          (0x3FFUL << 16) 
#define LTDC_SSCR_HSW_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define LTDC_SSCR_VSH          (0x7FFUL << 0) 
#define LTDC_SSCR_VSH_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_BPCR_AHBP          (0xFFFUL << 16) 
#define LTDC_BPCR_AHBP_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define LTDC_BPCR_AVBP          (0x7FFUL << 0) 
#define LTDC_BPCR_AVBP_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_AWCR_AAV          (0xFFFUL << 16) 
#define LTDC_AWCR_AAV_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define LTDC_AWCR_AAH          (0x7FFUL << 0) 
#define LTDC_AWCR_AAH_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_TWCR_TOTALW          (0xFFFUL << 16) 
#define LTDC_TWCR_TOTALW_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define LTDC_TWCR_TOTALH          (0x7FFUL << 0) 
#define LTDC_TWCR_TOTALH_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_GCR_HSPOL          (0x1UL << 31) 
#define LTDC_GCR_HSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define LTDC_GCR_VSPOL          (0x1UL << 30) 
#define LTDC_GCR_VSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define LTDC_GCR_DEPOL          (0x1UL << 29) 
#define LTDC_GCR_DEPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define LTDC_GCR_PCPOL          (0x1UL << 28) 
#define LTDC_GCR_PCPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define LTDC_GCR_DEN          (0x1UL << 16) 
#define LTDC_GCR_DEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define LTDC_GCR_DRW          (0x7UL << 12) 
#define LTDC_GCR_DRW_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define LTDC_GCR_DGW          (0x7UL << 8) 
#define LTDC_GCR_DGW_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define LTDC_GCR_DBW          (0x7UL << 4) 
#define LTDC_GCR_DBW_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define LTDC_GCR_LTDCEN          (0x1UL << 0) 
#define LTDC_GCR_LTDCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LTDC_SRCR_VBR          (0x1UL << 1) 
#define LTDC_SRCR_VBR_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LTDC_SRCR_IMR          (0x1UL << 0) 
#define LTDC_SRCR_IMR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LTDC_BCCR_BCBLUE          (0xFFUL << 0) 
#define LTDC_BCCR_BCBLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LTDC_BCCR_BCGREEN          (0xFFUL << 8) 
#define LTDC_BCCR_BCGREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define LTDC_BCCR_BCRED          (0xFFUL << 16) 
#define LTDC_BCCR_BCRED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define LTDC_IER_RRIE          (0x1UL << 3) 
#define LTDC_IER_RRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LTDC_IER_TERRIE          (0x1UL << 2) 
#define LTDC_IER_TERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LTDC_IER_FUIE          (0x1UL << 1) 
#define LTDC_IER_FUIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LTDC_IER_LIE          (0x1UL << 0) 
#define LTDC_IER_LIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LTDC_ISR_RRIF          (0x1UL << 3) 
#define LTDC_ISR_RRIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LTDC_ISR_TERRIF          (0x1UL << 2) 
#define LTDC_ISR_TERRIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LTDC_ISR_FUIF          (0x1UL << 1) 
#define LTDC_ISR_FUIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LTDC_ISR_LIF          (0x1UL << 0) 
#define LTDC_ISR_LIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LTDC_ICR_CRRIF          (0x1UL << 3) 
#define LTDC_ICR_CRRIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LTDC_ICR_CTERRIF          (0x1UL << 2) 
#define LTDC_ICR_CTERRIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LTDC_ICR_CFUIF          (0x1UL << 1) 
#define LTDC_ICR_CFUIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LTDC_ICR_CLIF          (0x1UL << 0) 
#define LTDC_ICR_CLIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LTDC_LIPCR_LIPOS          (0x7FFUL << 0) 
#define LTDC_LIPCR_LIPOS_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_CPSR_CXPOS          (0xFFFFUL << 16) 
#define LTDC_CPSR_CXPOS_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define LTDC_CPSR_CYPOS          (0xFFFFUL << 0) 
#define LTDC_CPSR_CYPOS_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LTDC_CDSR_HSYNCS          (0x1UL << 3) 
#define LTDC_CDSR_HSYNCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LTDC_CDSR_VSYNCS          (0x1UL << 2) 
#define LTDC_CDSR_VSYNCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LTDC_CDSR_HDES          (0x1UL << 1) 
#define LTDC_CDSR_HDES_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LTDC_CDSR_VDES          (0x1UL << 0) 
#define LTDC_CDSR_VDES_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LTDC_L1CR_CLUTEN          (0x1UL << 4) 
#define LTDC_L1CR_CLUTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LTDC_L1CR_COLKEN          (0x1UL << 1) 
#define LTDC_L1CR_COLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LTDC_L1CR_LEN          (0x1UL << 0) 
#define LTDC_L1CR_LEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LTDC_L1WHPCR_WHSPPOS          (0xFFFUL << 16) 
#define LTDC_L1WHPCR_WHSPPOS_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define LTDC_L1WHPCR_WHSTPOS          (0xFFFUL << 0) 
#define LTDC_L1WHPCR_WHSTPOS_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define LTDC_L1WVPCR_WVSPPOS          (0x7FFUL << 16) 
#define LTDC_L1WVPCR_WVSPPOS_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 16)
#define LTDC_L1WVPCR_WVSTPOS          (0x7FFUL << 0) 
#define LTDC_L1WVPCR_WVSTPOS_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_L1CKCR_CKRED          (0xFFUL << 16) 
#define LTDC_L1CKCR_CKRED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define LTDC_L1CKCR_CKGREEN          (0xFFUL << 8) 
#define LTDC_L1CKCR_CKGREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define LTDC_L1CKCR_CKBLUE          (0xFFUL << 0) 
#define LTDC_L1CKCR_CKBLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LTDC_L1PFCR_PF          (0x7UL << 0) 
#define LTDC_L1PFCR_PF_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define LTDC_L1CACR_CONSTA          (0xFFUL << 0) 
#define LTDC_L1CACR_CONSTA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LTDC_L1DCCR_DCALPHA          (0xFFUL << 24) 
#define LTDC_L1DCCR_DCALPHA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define LTDC_L1DCCR_DCRED          (0xFFUL << 16) 
#define LTDC_L1DCCR_DCRED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define LTDC_L1DCCR_DCGREEN          (0xFFUL << 8) 
#define LTDC_L1DCCR_DCGREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define LTDC_L1DCCR_DCBLUE          (0xFFUL << 0) 
#define LTDC_L1DCCR_DCBLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LTDC_L1BFCR_BF1          (0x7UL << 8) 
#define LTDC_L1BFCR_BF1_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define LTDC_L1BFCR_BF2          (0x7UL << 0) 
#define LTDC_L1BFCR_BF2_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define LTDC_L1CFBAR_CFBADD          (0xFFFFFFFFUL << 0) 
#define LTDC_L1CFBAR_CFBADD_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define LTDC_L1CFBLR_CFBP          (0x1FFFUL << 16) 
#define LTDC_L1CFBLR_CFBP_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 16)
#define LTDC_L1CFBLR_CFBLL          (0x1FFFUL << 0) 
#define LTDC_L1CFBLR_CFBLL_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 0)
#define LTDC_L1CFBLNR_CFBLNBR          (0x7FFUL << 0) 
#define LTDC_L1CFBLNR_CFBLNBR_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_L1CLUTWR_CLUTADD          (0xFFUL << 24) 
#define LTDC_L1CLUTWR_CLUTADD_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define LTDC_L1CLUTWR_RED          (0xFFUL << 16) 
#define LTDC_L1CLUTWR_RED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define LTDC_L1CLUTWR_GREEN          (0xFFUL << 8) 
#define LTDC_L1CLUTWR_GREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define LTDC_L1CLUTWR_BLUE          (0xFFUL << 0) 
#define LTDC_L1CLUTWR_BLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LTDC_L2CR_CLUTEN          (0x1UL << 4) 
#define LTDC_L2CR_CLUTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LTDC_L2CR_COLKEN          (0x1UL << 1) 
#define LTDC_L2CR_COLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LTDC_L2CR_LEN          (0x1UL << 0) 
#define LTDC_L2CR_LEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LTDC_L2WHPCR_WHSPPOS          (0xFFFUL << 16) 
#define LTDC_L2WHPCR_WHSPPOS_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define LTDC_L2WHPCR_WHSTPOS          (0xFFFUL << 0) 
#define LTDC_L2WHPCR_WHSTPOS_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define LTDC_L2WVPCR_WVSPPOS          (0x7FFUL << 16) 
#define LTDC_L2WVPCR_WVSPPOS_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 16)
#define LTDC_L2WVPCR_WVSTPOS          (0x7FFUL << 0) 
#define LTDC_L2WVPCR_WVSTPOS_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_L2CKCR_CKRED          (0xFFUL << 16) 
#define LTDC_L2CKCR_CKRED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define LTDC_L2CKCR_CKGREEN          (0xFFUL << 8) 
#define LTDC_L2CKCR_CKGREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define LTDC_L2CKCR_CKBLUE          (0xFFUL << 0) 
#define LTDC_L2CKCR_CKBLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LTDC_L2PFCR_PF          (0x7UL << 0) 
#define LTDC_L2PFCR_PF_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define LTDC_L2CACR_CONSTA          (0xFFUL << 0) 
#define LTDC_L2CACR_CONSTA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LTDC_L2DCCR_DCALPHA          (0xFFUL << 24) 
#define LTDC_L2DCCR_DCALPHA_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define LTDC_L2DCCR_DCRED          (0xFFUL << 16) 
#define LTDC_L2DCCR_DCRED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define LTDC_L2DCCR_DCGREEN          (0xFFUL << 8) 
#define LTDC_L2DCCR_DCGREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define LTDC_L2DCCR_DCBLUE          (0xFFUL << 0) 
#define LTDC_L2DCCR_DCBLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LTDC_L2BFCR_BF1          (0x7UL << 8) 
#define LTDC_L2BFCR_BF1_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define LTDC_L2BFCR_BF2          (0x7UL << 0) 
#define LTDC_L2BFCR_BF2_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define LTDC_L2CFBAR_CFBADD          (0xFFFFFFFFUL << 0) 
#define LTDC_L2CFBAR_CFBADD_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define LTDC_L2CFBLR_CFBP          (0x1FFFUL << 16) 
#define LTDC_L2CFBLR_CFBP_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 16)
#define LTDC_L2CFBLR_CFBLL          (0x1FFFUL << 0) 
#define LTDC_L2CFBLR_CFBLL_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 0)
#define LTDC_L2CFBLNR_CFBLNBR          (0x7FFUL << 0) 
#define LTDC_L2CFBLNR_CFBLNBR_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define LTDC_L2CLUTWR_CLUTADD          (0xFFUL << 24) 
#define LTDC_L2CLUTWR_CLUTADD_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define LTDC_L2CLUTWR_RED          (0xFFUL << 16) 
#define LTDC_L2CLUTWR_RED_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define LTDC_L2CLUTWR_GREEN          (0xFFUL << 8) 
#define LTDC_L2CLUTWR_GREEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define LTDC_L2CLUTWR_BLUE          (0xFFUL << 0) 
#define LTDC_L2CLUTWR_BLUE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)

#define LTDC  ((struct LTDC*)(0x50001000UL))



struct SPDIFRX {
  volatile uint32_t CR;
  volatile uint32_t IMR;
  volatile const uint32_t SR;
  volatile uint32_t IFCR;
  union {
    volatile const uint32_t DR_00;
    volatile const uint32_t DR_01;
    volatile const uint32_t DR_10;
  };
  volatile const uint32_t CSR;
  volatile const uint32_t DIR;
  volatile const uint32_t RESERVED_28[246];
  volatile const uint32_t VERR;
  volatile const uint32_t IDR;
  volatile const uint32_t SIDR;
};
#define SPDIFRX_CR_SPDIFRXEN          (0x3UL << 0) 
#define SPDIFRX_CR_SPDIFRXEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SPDIFRX_CR_RXDMAEN          (0x1UL << 2) 
#define SPDIFRX_CR_RXDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPDIFRX_CR_RXSTEO          (0x1UL << 3) 
#define SPDIFRX_CR_RXSTEO_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPDIFRX_CR_DRFMT          (0x3UL << 4) 
#define SPDIFRX_CR_DRFMT_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SPDIFRX_CR_PMSK          (0x1UL << 6) 
#define SPDIFRX_CR_PMSK_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPDIFRX_CR_VMSK          (0x1UL << 7) 
#define SPDIFRX_CR_VMSK_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPDIFRX_CR_CUMSK          (0x1UL << 8) 
#define SPDIFRX_CR_CUMSK_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPDIFRX_CR_PTMSK          (0x1UL << 9) 
#define SPDIFRX_CR_PTMSK_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SPDIFRX_CR_CBDMAEN          (0x1UL << 10) 
#define SPDIFRX_CR_CBDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SPDIFRX_CR_CHSEL          (0x1UL << 11) 
#define SPDIFRX_CR_CHSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SPDIFRX_CR_NBTR          (0x3UL << 12) 
#define SPDIFRX_CR_NBTR_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define SPDIFRX_CR_WFA          (0x1UL << 14) 
#define SPDIFRX_CR_WFA_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SPDIFRX_CR_INSEL          (0x7UL << 16) 
#define SPDIFRX_CR_INSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define SPDIFRX_CR_CKSEN          (0x1UL << 20) 
#define SPDIFRX_CR_CKSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define SPDIFRX_CR_CKSBKPEN          (0x1UL << 21) 
#define SPDIFRX_CR_CKSBKPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define SPDIFRX_IMR_RXNEIE          (0x1UL << 0) 
#define SPDIFRX_IMR_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPDIFRX_IMR_CSRNEIE          (0x1UL << 1) 
#define SPDIFRX_IMR_CSRNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPDIFRX_IMR_PERRIE          (0x1UL << 2) 
#define SPDIFRX_IMR_PERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPDIFRX_IMR_OVRIE          (0x1UL << 3) 
#define SPDIFRX_IMR_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPDIFRX_IMR_SBLKIE          (0x1UL << 4) 
#define SPDIFRX_IMR_SBLKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPDIFRX_IMR_SYNCDIE          (0x1UL << 5) 
#define SPDIFRX_IMR_SYNCDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPDIFRX_IMR_IFEIE          (0x1UL << 6) 
#define SPDIFRX_IMR_IFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPDIFRX_SR_RXNE          (0x1UL << 0) 
#define SPDIFRX_SR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPDIFRX_SR_CSRNE          (0x1UL << 1) 
#define SPDIFRX_SR_CSRNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPDIFRX_SR_PERR          (0x1UL << 2) 
#define SPDIFRX_SR_PERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPDIFRX_SR_OVR          (0x1UL << 3) 
#define SPDIFRX_SR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPDIFRX_SR_SBD          (0x1UL << 4) 
#define SPDIFRX_SR_SBD_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPDIFRX_SR_SYNCD          (0x1UL << 5) 
#define SPDIFRX_SR_SYNCD_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPDIFRX_SR_FERR          (0x1UL << 6) 
#define SPDIFRX_SR_FERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SPDIFRX_SR_SERR          (0x1UL << 7) 
#define SPDIFRX_SR_SERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SPDIFRX_SR_TERR          (0x1UL << 8) 
#define SPDIFRX_SR_TERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SPDIFRX_SR_WIDTH5          (0x7FFFUL << 16) 
#define SPDIFRX_SR_WIDTH5_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 16)
#define SPDIFRX_IFCR_PERRCF          (0x1UL << 2) 
#define SPDIFRX_IFCR_PERRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPDIFRX_IFCR_OVRCF          (0x1UL << 3) 
#define SPDIFRX_IFCR_OVRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPDIFRX_IFCR_SBDCF          (0x1UL << 4) 
#define SPDIFRX_IFCR_SBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SPDIFRX_IFCR_SYNCDCF          (0x1UL << 5) 
#define SPDIFRX_IFCR_SYNCDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SPDIFRX_DR_00_DR          (0xFFFFFFUL << 0) 
#define SPDIFRX_DR_00_DR_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define SPDIFRX_DR_00_PE          (0x1UL << 24) 
#define SPDIFRX_DR_00_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPDIFRX_DR_00_V          (0x1UL << 25) 
#define SPDIFRX_DR_00_V_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SPDIFRX_DR_00_U          (0x1UL << 26) 
#define SPDIFRX_DR_00_U_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SPDIFRX_DR_00_C          (0x1UL << 27) 
#define SPDIFRX_DR_00_C_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define SPDIFRX_DR_00_PT          (0x3UL << 28) 
#define SPDIFRX_DR_00_PT_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define SPDIFRX_DR_01_PE          (0x1UL << 0) 
#define SPDIFRX_DR_01_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SPDIFRX_DR_01_V          (0x1UL << 1) 
#define SPDIFRX_DR_01_V_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SPDIFRX_DR_01_U          (0x1UL << 2) 
#define SPDIFRX_DR_01_U_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SPDIFRX_DR_01_C          (0x1UL << 3) 
#define SPDIFRX_DR_01_C_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SPDIFRX_DR_01_PT          (0x3UL << 4) 
#define SPDIFRX_DR_01_PT_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define SPDIFRX_DR_01_DR          (0xFFFFFFUL << 8) 
#define SPDIFRX_DR_01_DR_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define SPDIFRX_DR_10_DRNL1          (0xFFFFUL << 0) 
#define SPDIFRX_DR_10_DRNL1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define SPDIFRX_DR_10_DRNL2          (0xFFFFUL << 16) 
#define SPDIFRX_DR_10_DRNL2_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SPDIFRX_CSR_USR          (0xFFFFUL << 0) 
#define SPDIFRX_CSR_USR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define SPDIFRX_CSR_CS          (0xFFUL << 16) 
#define SPDIFRX_CSR_CS_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SPDIFRX_CSR_SOB          (0x1UL << 24) 
#define SPDIFRX_CSR_SOB_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SPDIFRX_DIR_THI          (0x1FFFUL << 0) 
#define SPDIFRX_DIR_THI_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 0)
#define SPDIFRX_DIR_TLO          (0x1FFFUL << 16) 
#define SPDIFRX_DIR_TLO_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 16)
#define SPDIFRX_VERR_MINREV          (0xFUL << 0) 
#define SPDIFRX_VERR_MINREV_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SPDIFRX_VERR_MAJREV          (0xFUL << 4) 
#define SPDIFRX_VERR_MAJREV_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SPDIFRX_IDR_ID          (0xFFFFFFFFUL << 0) 
#define SPDIFRX_IDR_ID_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SPDIFRX_SIDR_SID          (0xFFFFFFFFUL << 0) 
#define SPDIFRX_SIDR_SID_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define SPDIFRX  ((struct SPDIFRX*)(0x40004000UL))



struct ADC3 {
  volatile uint32_t ISR;
  volatile uint32_t IER;
  volatile uint32_t CR;
  volatile uint32_t CFGR;
  volatile uint32_t CFGR2;
  volatile uint32_t SMPR1;
  volatile uint32_t SMPR2;
  volatile uint32_t PCSEL;
  volatile uint32_t LTR1;
  volatile uint32_t LHTR1;
  volatile const uint32_t RESERVED_40[2];
  volatile uint32_t SQR1;
  volatile uint32_t SQR2;
  volatile uint32_t SQR3;
  volatile uint32_t SQR4;
  volatile const uint32_t DR;
  volatile const uint32_t RESERVED_68[2];
  volatile uint32_t JSQR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t OFR1;
  volatile uint32_t OFR2;
  volatile uint32_t OFR3;
  volatile uint32_t OFR4;
  volatile const uint32_t RESERVED_112[4];
  volatile const uint32_t JDR1;
  volatile const uint32_t JDR2;
  volatile const uint32_t JDR3;
  volatile const uint32_t JDR4;
  volatile const uint32_t RESERVED_144[4];
  volatile uint32_t AWD2CR;
  volatile uint32_t AWD3CR;
  volatile const uint32_t RESERVED_168[2];
  volatile uint32_t LTR2;
  volatile uint32_t HTR2;
  volatile uint32_t LTR3;
  volatile uint32_t HTR3;
  volatile uint32_t DIFSEL;
  volatile uint32_t CALFACT;
  volatile uint32_t CALFACT2;
};
#define ADC3_ISR_JQOVF          (0x1UL << 10) 
#define ADC3_ISR_JQOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC3_ISR_AWD3          (0x1UL << 9) 
#define ADC3_ISR_AWD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC3_ISR_AWD2          (0x1UL << 8) 
#define ADC3_ISR_AWD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC3_ISR_AWD1          (0x1UL << 7) 
#define ADC3_ISR_AWD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define ADC3_ISR_JEOS          (0x1UL << 6) 
#define ADC3_ISR_JEOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define ADC3_ISR_JEOC          (0x1UL << 5) 
#define ADC3_ISR_JEOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC3_ISR_OVR          (0x1UL << 4) 
#define ADC3_ISR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC3_ISR_EOS          (0x1UL << 3) 
#define ADC3_ISR_EOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC3_ISR_EOC          (0x1UL << 2) 
#define ADC3_ISR_EOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC3_ISR_EOSMP          (0x1UL << 1) 
#define ADC3_ISR_EOSMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC3_ISR_ADRDY          (0x1UL << 0) 
#define ADC3_ISR_ADRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC3_IER_JQOVFIE          (0x1UL << 10) 
#define ADC3_IER_JQOVFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC3_IER_AWD3IE          (0x1UL << 9) 
#define ADC3_IER_AWD3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC3_IER_AWD2IE          (0x1UL << 8) 
#define ADC3_IER_AWD2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC3_IER_AWD1IE          (0x1UL << 7) 
#define ADC3_IER_AWD1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define ADC3_IER_JEOSIE          (0x1UL << 6) 
#define ADC3_IER_JEOSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define ADC3_IER_JEOCIE          (0x1UL << 5) 
#define ADC3_IER_JEOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC3_IER_OVRIE          (0x1UL << 4) 
#define ADC3_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC3_IER_EOSIE          (0x1UL << 3) 
#define ADC3_IER_EOSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC3_IER_EOCIE          (0x1UL << 2) 
#define ADC3_IER_EOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC3_IER_EOSMPIE          (0x1UL << 1) 
#define ADC3_IER_EOSMPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC3_IER_ADRDYIE          (0x1UL << 0) 
#define ADC3_IER_ADRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC3_CR_ADCAL          (0x1UL << 31) 
#define ADC3_CR_ADCAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC3_CR_ADCALDIF          (0x1UL << 30) 
#define ADC3_CR_ADCALDIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define ADC3_CR_DEEPPWD          (0x1UL << 29) 
#define ADC3_CR_DEEPPWD_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define ADC3_CR_ADVREGEN          (0x1UL << 28) 
#define ADC3_CR_ADVREGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define ADC3_CR_LINCALRDYW6          (0x1UL << 27) 
#define ADC3_CR_LINCALRDYW6_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define ADC3_CR_LINCALRDYW5          (0x1UL << 26) 
#define ADC3_CR_LINCALRDYW5_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define ADC3_CR_LINCALRDYW4          (0x1UL << 25) 
#define ADC3_CR_LINCALRDYW4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define ADC3_CR_LINCALRDYW3          (0x1UL << 24) 
#define ADC3_CR_LINCALRDYW3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC3_CR_LINCALRDYW2          (0x1UL << 23) 
#define ADC3_CR_LINCALRDYW2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC3_CR_LINCALRDYW1          (0x1UL << 22) 
#define ADC3_CR_LINCALRDYW1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC3_CR_ADCALLIN          (0x1UL << 16) 
#define ADC3_CR_ADCALLIN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define ADC3_CR_BOOST          (0x1UL << 8) 
#define ADC3_CR_BOOST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC3_CR_JADSTP          (0x1UL << 5) 
#define ADC3_CR_JADSTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC3_CR_ADSTP          (0x1UL << 4) 
#define ADC3_CR_ADSTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC3_CR_JADSTART          (0x1UL << 3) 
#define ADC3_CR_JADSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC3_CR_ADSTART          (0x1UL << 2) 
#define ADC3_CR_ADSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC3_CR_ADDIS          (0x1UL << 1) 
#define ADC3_CR_ADDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC3_CR_ADEN          (0x1UL << 0) 
#define ADC3_CR_ADEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC3_CFGR_JQDIS          (0x1UL << 31) 
#define ADC3_CFGR_JQDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC3_CFGR_AWDCH1CH          (0x1FUL << 26) 
#define ADC3_CFGR_AWDCH1CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC3_CFGR_JAUTO          (0x1UL << 25) 
#define ADC3_CFGR_JAUTO_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define ADC3_CFGR_JAWD1EN          (0x1UL << 24) 
#define ADC3_CFGR_JAWD1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC3_CFGR_AWD1EN          (0x1UL << 23) 
#define ADC3_CFGR_AWD1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC3_CFGR_AWD1SGL          (0x1UL << 22) 
#define ADC3_CFGR_AWD1SGL_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC3_CFGR_JQM          (0x1UL << 21) 
#define ADC3_CFGR_JQM_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define ADC3_CFGR_JDISCEN          (0x1UL << 20) 
#define ADC3_CFGR_JDISCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define ADC3_CFGR_DISCNUM          (0x7UL << 17) 
#define ADC3_CFGR_DISCNUM_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define ADC3_CFGR_DISCEN          (0x1UL << 16) 
#define ADC3_CFGR_DISCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define ADC3_CFGR_AUTDLY          (0x1UL << 14) 
#define ADC3_CFGR_AUTDLY_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define ADC3_CFGR_CONT          (0x1UL << 13) 
#define ADC3_CFGR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define ADC3_CFGR_OVRMOD          (0x1UL << 12) 
#define ADC3_CFGR_OVRMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define ADC3_CFGR_EXTEN          (0x3UL << 10) 
#define ADC3_CFGR_EXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define ADC3_CFGR_EXTSEL          (0x1FUL << 5) 
#define ADC3_CFGR_EXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 5)
#define ADC3_CFGR_RES          (0x7UL << 2) 
#define ADC3_CFGR_RES_VAL(X) (((uint32_t)(X) & 0x7UL) << 2)
#define ADC3_CFGR_DMNGT          (0x3UL << 0) 
#define ADC3_CFGR_DMNGT_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define ADC3_CFGR2_ROVSE          (0x1UL << 0) 
#define ADC3_CFGR2_ROVSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC3_CFGR2_JOVSE          (0x1UL << 1) 
#define ADC3_CFGR2_JOVSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC3_CFGR2_OVSS          (0xFUL << 5) 
#define ADC3_CFGR2_OVSS_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define ADC3_CFGR2_TROVS          (0x1UL << 9) 
#define ADC3_CFGR2_TROVS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC3_CFGR2_ROVSM          (0x1UL << 10) 
#define ADC3_CFGR2_ROVSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC3_CFGR2_RSHIFT1          (0x1UL << 11) 
#define ADC3_CFGR2_RSHIFT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define ADC3_CFGR2_RSHIFT2          (0x1UL << 12) 
#define ADC3_CFGR2_RSHIFT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define ADC3_CFGR2_RSHIFT3          (0x1UL << 13) 
#define ADC3_CFGR2_RSHIFT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define ADC3_CFGR2_RSHIFT4          (0x1UL << 14) 
#define ADC3_CFGR2_RSHIFT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define ADC3_CFGR2_OSR          (0x3FFUL << 16) 
#define ADC3_CFGR2_OSR_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define ADC3_CFGR2_LSHIFT          (0xFUL << 28) 
#define ADC3_CFGR2_LSHIFT_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define ADC3_SMPR1_SMP9          (0x7UL << 27) 
#define ADC3_SMPR1_SMP9_VAL(X) (((uint32_t)(X) & 0x7UL) << 27)
#define ADC3_SMPR1_SMP8          (0x7UL << 24) 
#define ADC3_SMPR1_SMP8_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define ADC3_SMPR1_SMP7          (0x7UL << 21) 
#define ADC3_SMPR1_SMP7_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define ADC3_SMPR1_SMP6          (0x7UL << 18) 
#define ADC3_SMPR1_SMP6_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define ADC3_SMPR1_SMP5          (0x7UL << 15) 
#define ADC3_SMPR1_SMP5_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define ADC3_SMPR1_SMP4          (0x7UL << 12) 
#define ADC3_SMPR1_SMP4_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define ADC3_SMPR1_SMP3          (0x7UL << 9) 
#define ADC3_SMPR1_SMP3_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define ADC3_SMPR1_SMP2          (0x7UL << 6) 
#define ADC3_SMPR1_SMP2_VAL(X) (((uint32_t)(X) & 0x7UL) << 6)
#define ADC3_SMPR1_SMP1          (0x7UL << 3) 
#define ADC3_SMPR1_SMP1_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define ADC3_SMPR2_SMP19          (0x7UL << 27) 
#define ADC3_SMPR2_SMP19_VAL(X) (((uint32_t)(X) & 0x7UL) << 27)
#define ADC3_SMPR2_SMP18          (0x7UL << 24) 
#define ADC3_SMPR2_SMP18_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define ADC3_SMPR2_SMP17          (0x7UL << 21) 
#define ADC3_SMPR2_SMP17_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define ADC3_SMPR2_SMP16          (0x7UL << 18) 
#define ADC3_SMPR2_SMP16_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define ADC3_SMPR2_SMP15          (0x7UL << 15) 
#define ADC3_SMPR2_SMP15_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define ADC3_SMPR2_SMP14          (0x7UL << 12) 
#define ADC3_SMPR2_SMP14_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define ADC3_SMPR2_SMP13          (0x7UL << 9) 
#define ADC3_SMPR2_SMP13_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define ADC3_SMPR2_SMP12          (0x7UL << 6) 
#define ADC3_SMPR2_SMP12_VAL(X) (((uint32_t)(X) & 0x7UL) << 6)
#define ADC3_SMPR2_SMP11          (0x7UL << 3) 
#define ADC3_SMPR2_SMP11_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define ADC3_SMPR2_SMP10          (0x7UL << 0) 
#define ADC3_SMPR2_SMP10_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define ADC3_PCSEL_PCSEL          (0xFFFFFUL << 0) 
#define ADC3_PCSEL_PCSEL_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC3_LTR1_LTR1          (0x3FFFFFFUL << 0) 
#define ADC3_LTR1_LTR1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_LHTR1_LHTR1          (0x3FFFFFFUL << 0) 
#define ADC3_LHTR1_LHTR1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_SQR1_SQ4          (0x1FUL << 24) 
#define ADC3_SQR1_SQ4_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC3_SQR1_SQ3          (0x1FUL << 18) 
#define ADC3_SQR1_SQ3_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC3_SQR1_SQ2          (0x1FUL << 12) 
#define ADC3_SQR1_SQ2_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC3_SQR1_SQ1          (0x1FUL << 6) 
#define ADC3_SQR1_SQ1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC3_SQR1_L3          (0xFUL << 0) 
#define ADC3_SQR1_L3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define ADC3_SQR2_SQ9          (0x1FUL << 24) 
#define ADC3_SQR2_SQ9_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC3_SQR2_SQ8          (0x1FUL << 18) 
#define ADC3_SQR2_SQ8_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC3_SQR2_SQ7          (0x1FUL << 12) 
#define ADC3_SQR2_SQ7_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC3_SQR2_SQ6          (0x1FUL << 6) 
#define ADC3_SQR2_SQ6_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC3_SQR2_SQ5          (0x1FUL << 0) 
#define ADC3_SQR2_SQ5_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC3_SQR3_SQ14          (0x1FUL << 24) 
#define ADC3_SQR3_SQ14_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC3_SQR3_SQ13          (0x1FUL << 18) 
#define ADC3_SQR3_SQ13_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC3_SQR3_SQ12          (0x1FUL << 12) 
#define ADC3_SQR3_SQ12_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC3_SQR3_SQ11          (0x1FUL << 6) 
#define ADC3_SQR3_SQ11_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC3_SQR3_SQ10          (0x1FUL << 0) 
#define ADC3_SQR3_SQ10_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC3_SQR4_SQ16          (0x1FUL << 6) 
#define ADC3_SQR4_SQ16_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC3_SQR4_SQ15          (0x1FUL << 0) 
#define ADC3_SQR4_SQ15_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC3_DR_RDATA          (0xFFFFUL << 0) 
#define ADC3_DR_RDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define ADC3_JSQR_JSQ4          (0x1FUL << 27) 
#define ADC3_JSQR_JSQ4_VAL(X) (((uint32_t)(X) & 0x1FUL) << 27)
#define ADC3_JSQR_JSQ3          (0x1FUL << 21) 
#define ADC3_JSQR_JSQ3_VAL(X) (((uint32_t)(X) & 0x1FUL) << 21)
#define ADC3_JSQR_JSQ2          (0x1FUL << 15) 
#define ADC3_JSQR_JSQ2_VAL(X) (((uint32_t)(X) & 0x1FUL) << 15)
#define ADC3_JSQR_JSQ1          (0x1FUL << 9) 
#define ADC3_JSQR_JSQ1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 9)
#define ADC3_JSQR_JEXTEN          (0x3UL << 7) 
#define ADC3_JSQR_JEXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 7)
#define ADC3_JSQR_JEXTSEL          (0x1FUL << 2) 
#define ADC3_JSQR_JEXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 2)
#define ADC3_JSQR_JL          (0x3UL << 0) 
#define ADC3_JSQR_JL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define ADC3_OFR1_SSATE          (0x1UL << 31) 
#define ADC3_OFR1_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC3_OFR1_OFFSET1_CH          (0x1FUL << 26) 
#define ADC3_OFR1_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC3_OFR1_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC3_OFR1_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_OFR2_SSATE          (0x1UL << 31) 
#define ADC3_OFR2_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC3_OFR2_OFFSET1_CH          (0x1FUL << 26) 
#define ADC3_OFR2_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC3_OFR2_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC3_OFR2_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_OFR3_SSATE          (0x1UL << 31) 
#define ADC3_OFR3_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC3_OFR3_OFFSET1_CH          (0x1FUL << 26) 
#define ADC3_OFR3_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC3_OFR3_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC3_OFR3_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_OFR4_SSATE          (0x1UL << 31) 
#define ADC3_OFR4_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC3_OFR4_OFFSET1_CH          (0x1FUL << 26) 
#define ADC3_OFR4_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC3_OFR4_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC3_OFR4_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_JDR1_JDATA1          (0xFFFFFFFFUL << 0) 
#define ADC3_JDR1_JDATA1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC3_JDR2_JDATA2          (0xFFFFFFFFUL << 0) 
#define ADC3_JDR2_JDATA2_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC3_JDR3_JDATA3          (0xFFFFFFFFUL << 0) 
#define ADC3_JDR3_JDATA3_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC3_JDR4_JDATA4          (0xFFFFFFFFUL << 0) 
#define ADC3_JDR4_JDATA4_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC3_AWD2CR_AWD2CH          (0xFFFFFUL << 0) 
#define ADC3_AWD2CR_AWD2CH_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC3_AWD3CR_AWD3CH          (0xFFFFFUL << 1) 
#define ADC3_AWD3CR_AWD3CH_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 1)
#define ADC3_LTR2_LTR2          (0x3FFFFFFUL << 0) 
#define ADC3_LTR2_LTR2_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_HTR2_HTR2          (0x3FFFFFFUL << 0) 
#define ADC3_HTR2_HTR2_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_LTR3_LTR3          (0x3FFFFFFUL << 0) 
#define ADC3_LTR3_LTR3_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_HTR3_HTR3          (0x3FFFFFFUL << 0) 
#define ADC3_HTR3_HTR3_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC3_DIFSEL_DIFSEL          (0xFFFFFUL << 0) 
#define ADC3_DIFSEL_DIFSEL_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC3_CALFACT_CALFACT_D          (0x7FFUL << 16) 
#define ADC3_CALFACT_CALFACT_D_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 16)
#define ADC3_CALFACT_CALFACT_S          (0x7FFUL << 0) 
#define ADC3_CALFACT_CALFACT_S_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define ADC3_CALFACT2_LINCALFACT          (0x3FFFFFFFUL << 0) 
#define ADC3_CALFACT2_LINCALFACT_VAL(X) (((uint32_t)(X) & 0x3FFFFFFFUL) << 0)

#define ADC3  ((struct ADC3*)(0x58026000UL))



struct ADC1 {
  volatile uint32_t ISR;
  volatile uint32_t IER;
  volatile uint32_t CR;
  volatile uint32_t CFGR;
  volatile uint32_t CFGR2;
  volatile uint32_t SMPR1;
  volatile uint32_t SMPR2;
  volatile uint32_t PCSEL;
  volatile uint32_t LTR1;
  volatile uint32_t LHTR1;
  volatile const uint32_t RESERVED_40[2];
  volatile uint32_t SQR1;
  volatile uint32_t SQR2;
  volatile uint32_t SQR3;
  volatile uint32_t SQR4;
  volatile const uint32_t DR;
  volatile const uint32_t RESERVED_68[2];
  volatile uint32_t JSQR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t OFR1;
  volatile uint32_t OFR2;
  volatile uint32_t OFR3;
  volatile uint32_t OFR4;
  volatile const uint32_t RESERVED_112[4];
  volatile const uint32_t JDR1;
  volatile const uint32_t JDR2;
  volatile const uint32_t JDR3;
  volatile const uint32_t JDR4;
  volatile const uint32_t RESERVED_144[4];
  volatile uint32_t AWD2CR;
  volatile uint32_t AWD3CR;
  volatile const uint32_t RESERVED_168[2];
  volatile uint32_t LTR2;
  volatile uint32_t HTR2;
  volatile uint32_t LTR3;
  volatile uint32_t HTR3;
  volatile uint32_t DIFSEL;
  volatile uint32_t CALFACT;
  volatile uint32_t CALFACT2;
};
#define ADC1_ISR_JQOVF          (0x1UL << 10) 
#define ADC1_ISR_JQOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC1_ISR_AWD3          (0x1UL << 9) 
#define ADC1_ISR_AWD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC1_ISR_AWD2          (0x1UL << 8) 
#define ADC1_ISR_AWD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC1_ISR_AWD1          (0x1UL << 7) 
#define ADC1_ISR_AWD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define ADC1_ISR_JEOS          (0x1UL << 6) 
#define ADC1_ISR_JEOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define ADC1_ISR_JEOC          (0x1UL << 5) 
#define ADC1_ISR_JEOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC1_ISR_OVR          (0x1UL << 4) 
#define ADC1_ISR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC1_ISR_EOS          (0x1UL << 3) 
#define ADC1_ISR_EOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC1_ISR_EOC          (0x1UL << 2) 
#define ADC1_ISR_EOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC1_ISR_EOSMP          (0x1UL << 1) 
#define ADC1_ISR_EOSMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC1_ISR_ADRDY          (0x1UL << 0) 
#define ADC1_ISR_ADRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC1_IER_JQOVFIE          (0x1UL << 10) 
#define ADC1_IER_JQOVFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC1_IER_AWD3IE          (0x1UL << 9) 
#define ADC1_IER_AWD3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC1_IER_AWD2IE          (0x1UL << 8) 
#define ADC1_IER_AWD2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC1_IER_AWD1IE          (0x1UL << 7) 
#define ADC1_IER_AWD1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define ADC1_IER_JEOSIE          (0x1UL << 6) 
#define ADC1_IER_JEOSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define ADC1_IER_JEOCIE          (0x1UL << 5) 
#define ADC1_IER_JEOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC1_IER_OVRIE          (0x1UL << 4) 
#define ADC1_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC1_IER_EOSIE          (0x1UL << 3) 
#define ADC1_IER_EOSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC1_IER_EOCIE          (0x1UL << 2) 
#define ADC1_IER_EOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC1_IER_EOSMPIE          (0x1UL << 1) 
#define ADC1_IER_EOSMPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC1_IER_ADRDYIE          (0x1UL << 0) 
#define ADC1_IER_ADRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC1_CR_ADCAL          (0x1UL << 31) 
#define ADC1_CR_ADCAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC1_CR_ADCALDIF          (0x1UL << 30) 
#define ADC1_CR_ADCALDIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define ADC1_CR_DEEPPWD          (0x1UL << 29) 
#define ADC1_CR_DEEPPWD_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define ADC1_CR_ADVREGEN          (0x1UL << 28) 
#define ADC1_CR_ADVREGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define ADC1_CR_LINCALRDYW6          (0x1UL << 27) 
#define ADC1_CR_LINCALRDYW6_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define ADC1_CR_LINCALRDYW5          (0x1UL << 26) 
#define ADC1_CR_LINCALRDYW5_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define ADC1_CR_LINCALRDYW4          (0x1UL << 25) 
#define ADC1_CR_LINCALRDYW4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define ADC1_CR_LINCALRDYW3          (0x1UL << 24) 
#define ADC1_CR_LINCALRDYW3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC1_CR_LINCALRDYW2          (0x1UL << 23) 
#define ADC1_CR_LINCALRDYW2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC1_CR_LINCALRDYW1          (0x1UL << 22) 
#define ADC1_CR_LINCALRDYW1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC1_CR_ADCALLIN          (0x1UL << 16) 
#define ADC1_CR_ADCALLIN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define ADC1_CR_BOOST          (0x1UL << 8) 
#define ADC1_CR_BOOST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC1_CR_JADSTP          (0x1UL << 5) 
#define ADC1_CR_JADSTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC1_CR_ADSTP          (0x1UL << 4) 
#define ADC1_CR_ADSTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC1_CR_JADSTART          (0x1UL << 3) 
#define ADC1_CR_JADSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC1_CR_ADSTART          (0x1UL << 2) 
#define ADC1_CR_ADSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC1_CR_ADDIS          (0x1UL << 1) 
#define ADC1_CR_ADDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC1_CR_ADEN          (0x1UL << 0) 
#define ADC1_CR_ADEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC1_CFGR_JQDIS          (0x1UL << 31) 
#define ADC1_CFGR_JQDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC1_CFGR_AWDCH1CH          (0x1FUL << 26) 
#define ADC1_CFGR_AWDCH1CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC1_CFGR_JAUTO          (0x1UL << 25) 
#define ADC1_CFGR_JAUTO_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define ADC1_CFGR_JAWD1EN          (0x1UL << 24) 
#define ADC1_CFGR_JAWD1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC1_CFGR_AWD1EN          (0x1UL << 23) 
#define ADC1_CFGR_AWD1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC1_CFGR_AWD1SGL          (0x1UL << 22) 
#define ADC1_CFGR_AWD1SGL_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC1_CFGR_JQM          (0x1UL << 21) 
#define ADC1_CFGR_JQM_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define ADC1_CFGR_JDISCEN          (0x1UL << 20) 
#define ADC1_CFGR_JDISCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define ADC1_CFGR_DISCNUM          (0x7UL << 17) 
#define ADC1_CFGR_DISCNUM_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define ADC1_CFGR_DISCEN          (0x1UL << 16) 
#define ADC1_CFGR_DISCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define ADC1_CFGR_AUTDLY          (0x1UL << 14) 
#define ADC1_CFGR_AUTDLY_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define ADC1_CFGR_CONT          (0x1UL << 13) 
#define ADC1_CFGR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define ADC1_CFGR_OVRMOD          (0x1UL << 12) 
#define ADC1_CFGR_OVRMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define ADC1_CFGR_EXTEN          (0x3UL << 10) 
#define ADC1_CFGR_EXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define ADC1_CFGR_EXTSEL          (0x1FUL << 5) 
#define ADC1_CFGR_EXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 5)
#define ADC1_CFGR_RES          (0x7UL << 2) 
#define ADC1_CFGR_RES_VAL(X) (((uint32_t)(X) & 0x7UL) << 2)
#define ADC1_CFGR_DMNGT          (0x3UL << 0) 
#define ADC1_CFGR_DMNGT_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define ADC1_CFGR2_ROVSE          (0x1UL << 0) 
#define ADC1_CFGR2_ROVSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC1_CFGR2_JOVSE          (0x1UL << 1) 
#define ADC1_CFGR2_JOVSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC1_CFGR2_OVSS          (0xFUL << 5) 
#define ADC1_CFGR2_OVSS_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define ADC1_CFGR2_TROVS          (0x1UL << 9) 
#define ADC1_CFGR2_TROVS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC1_CFGR2_ROVSM          (0x1UL << 10) 
#define ADC1_CFGR2_ROVSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC1_CFGR2_RSHIFT1          (0x1UL << 11) 
#define ADC1_CFGR2_RSHIFT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define ADC1_CFGR2_RSHIFT2          (0x1UL << 12) 
#define ADC1_CFGR2_RSHIFT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define ADC1_CFGR2_RSHIFT3          (0x1UL << 13) 
#define ADC1_CFGR2_RSHIFT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define ADC1_CFGR2_RSHIFT4          (0x1UL << 14) 
#define ADC1_CFGR2_RSHIFT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define ADC1_CFGR2_OSR          (0x3FFUL << 16) 
#define ADC1_CFGR2_OSR_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define ADC1_CFGR2_LSHIFT          (0xFUL << 28) 
#define ADC1_CFGR2_LSHIFT_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define ADC1_SMPR1_SMP9          (0x7UL << 27) 
#define ADC1_SMPR1_SMP9_VAL(X) (((uint32_t)(X) & 0x7UL) << 27)
#define ADC1_SMPR1_SMP8          (0x7UL << 24) 
#define ADC1_SMPR1_SMP8_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define ADC1_SMPR1_SMP7          (0x7UL << 21) 
#define ADC1_SMPR1_SMP7_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define ADC1_SMPR1_SMP6          (0x7UL << 18) 
#define ADC1_SMPR1_SMP6_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define ADC1_SMPR1_SMP5          (0x7UL << 15) 
#define ADC1_SMPR1_SMP5_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define ADC1_SMPR1_SMP4          (0x7UL << 12) 
#define ADC1_SMPR1_SMP4_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define ADC1_SMPR1_SMP3          (0x7UL << 9) 
#define ADC1_SMPR1_SMP3_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define ADC1_SMPR1_SMP2          (0x7UL << 6) 
#define ADC1_SMPR1_SMP2_VAL(X) (((uint32_t)(X) & 0x7UL) << 6)
#define ADC1_SMPR1_SMP1          (0x7UL << 3) 
#define ADC1_SMPR1_SMP1_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define ADC1_SMPR2_SMP19          (0x7UL << 27) 
#define ADC1_SMPR2_SMP19_VAL(X) (((uint32_t)(X) & 0x7UL) << 27)
#define ADC1_SMPR2_SMP18          (0x7UL << 24) 
#define ADC1_SMPR2_SMP18_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define ADC1_SMPR2_SMP17          (0x7UL << 21) 
#define ADC1_SMPR2_SMP17_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define ADC1_SMPR2_SMP16          (0x7UL << 18) 
#define ADC1_SMPR2_SMP16_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define ADC1_SMPR2_SMP15          (0x7UL << 15) 
#define ADC1_SMPR2_SMP15_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define ADC1_SMPR2_SMP14          (0x7UL << 12) 
#define ADC1_SMPR2_SMP14_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define ADC1_SMPR2_SMP13          (0x7UL << 9) 
#define ADC1_SMPR2_SMP13_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define ADC1_SMPR2_SMP12          (0x7UL << 6) 
#define ADC1_SMPR2_SMP12_VAL(X) (((uint32_t)(X) & 0x7UL) << 6)
#define ADC1_SMPR2_SMP11          (0x7UL << 3) 
#define ADC1_SMPR2_SMP11_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define ADC1_SMPR2_SMP10          (0x7UL << 0) 
#define ADC1_SMPR2_SMP10_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define ADC1_PCSEL_PCSEL          (0xFFFFFUL << 0) 
#define ADC1_PCSEL_PCSEL_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC1_LTR1_LTR1          (0x3FFFFFFUL << 0) 
#define ADC1_LTR1_LTR1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_LHTR1_LHTR1          (0x3FFFFFFUL << 0) 
#define ADC1_LHTR1_LHTR1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_SQR1_SQ4          (0x1FUL << 24) 
#define ADC1_SQR1_SQ4_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC1_SQR1_SQ3          (0x1FUL << 18) 
#define ADC1_SQR1_SQ3_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC1_SQR1_SQ2          (0x1FUL << 12) 
#define ADC1_SQR1_SQ2_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC1_SQR1_SQ1          (0x1FUL << 6) 
#define ADC1_SQR1_SQ1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC1_SQR1_L3          (0xFUL << 0) 
#define ADC1_SQR1_L3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define ADC1_SQR2_SQ9          (0x1FUL << 24) 
#define ADC1_SQR2_SQ9_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC1_SQR2_SQ8          (0x1FUL << 18) 
#define ADC1_SQR2_SQ8_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC1_SQR2_SQ7          (0x1FUL << 12) 
#define ADC1_SQR2_SQ7_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC1_SQR2_SQ6          (0x1FUL << 6) 
#define ADC1_SQR2_SQ6_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC1_SQR2_SQ5          (0x1FUL << 0) 
#define ADC1_SQR2_SQ5_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC1_SQR3_SQ14          (0x1FUL << 24) 
#define ADC1_SQR3_SQ14_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC1_SQR3_SQ13          (0x1FUL << 18) 
#define ADC1_SQR3_SQ13_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC1_SQR3_SQ12          (0x1FUL << 12) 
#define ADC1_SQR3_SQ12_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC1_SQR3_SQ11          (0x1FUL << 6) 
#define ADC1_SQR3_SQ11_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC1_SQR3_SQ10          (0x1FUL << 0) 
#define ADC1_SQR3_SQ10_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC1_SQR4_SQ16          (0x1FUL << 6) 
#define ADC1_SQR4_SQ16_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC1_SQR4_SQ15          (0x1FUL << 0) 
#define ADC1_SQR4_SQ15_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC1_DR_RDATA          (0xFFFFUL << 0) 
#define ADC1_DR_RDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define ADC1_JSQR_JSQ4          (0x1FUL << 27) 
#define ADC1_JSQR_JSQ4_VAL(X) (((uint32_t)(X) & 0x1FUL) << 27)
#define ADC1_JSQR_JSQ3          (0x1FUL << 21) 
#define ADC1_JSQR_JSQ3_VAL(X) (((uint32_t)(X) & 0x1FUL) << 21)
#define ADC1_JSQR_JSQ2          (0x1FUL << 15) 
#define ADC1_JSQR_JSQ2_VAL(X) (((uint32_t)(X) & 0x1FUL) << 15)
#define ADC1_JSQR_JSQ1          (0x1FUL << 9) 
#define ADC1_JSQR_JSQ1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 9)
#define ADC1_JSQR_JEXTEN          (0x3UL << 7) 
#define ADC1_JSQR_JEXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 7)
#define ADC1_JSQR_JEXTSEL          (0x1FUL << 2) 
#define ADC1_JSQR_JEXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 2)
#define ADC1_JSQR_JL          (0x3UL << 0) 
#define ADC1_JSQR_JL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define ADC1_OFR1_SSATE          (0x1UL << 31) 
#define ADC1_OFR1_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC1_OFR1_OFFSET1_CH          (0x1FUL << 26) 
#define ADC1_OFR1_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC1_OFR1_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC1_OFR1_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_OFR2_SSATE          (0x1UL << 31) 
#define ADC1_OFR2_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC1_OFR2_OFFSET1_CH          (0x1FUL << 26) 
#define ADC1_OFR2_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC1_OFR2_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC1_OFR2_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_OFR3_SSATE          (0x1UL << 31) 
#define ADC1_OFR3_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC1_OFR3_OFFSET1_CH          (0x1FUL << 26) 
#define ADC1_OFR3_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC1_OFR3_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC1_OFR3_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_OFR4_SSATE          (0x1UL << 31) 
#define ADC1_OFR4_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC1_OFR4_OFFSET1_CH          (0x1FUL << 26) 
#define ADC1_OFR4_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC1_OFR4_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC1_OFR4_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_JDR1_JDATA1          (0xFFFFFFFFUL << 0) 
#define ADC1_JDR1_JDATA1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC1_JDR2_JDATA2          (0xFFFFFFFFUL << 0) 
#define ADC1_JDR2_JDATA2_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC1_JDR3_JDATA3          (0xFFFFFFFFUL << 0) 
#define ADC1_JDR3_JDATA3_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC1_JDR4_JDATA4          (0xFFFFFFFFUL << 0) 
#define ADC1_JDR4_JDATA4_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC1_AWD2CR_AWD2CH          (0xFFFFFUL << 0) 
#define ADC1_AWD2CR_AWD2CH_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC1_AWD3CR_AWD3CH          (0xFFFFFUL << 1) 
#define ADC1_AWD3CR_AWD3CH_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 1)
#define ADC1_LTR2_LTR2          (0x3FFFFFFUL << 0) 
#define ADC1_LTR2_LTR2_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_HTR2_HTR2          (0x3FFFFFFUL << 0) 
#define ADC1_HTR2_HTR2_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_LTR3_LTR3          (0x3FFFFFFUL << 0) 
#define ADC1_LTR3_LTR3_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_HTR3_HTR3          (0x3FFFFFFUL << 0) 
#define ADC1_HTR3_HTR3_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC1_DIFSEL_DIFSEL          (0xFFFFFUL << 0) 
#define ADC1_DIFSEL_DIFSEL_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC1_CALFACT_CALFACT_D          (0x7FFUL << 16) 
#define ADC1_CALFACT_CALFACT_D_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 16)
#define ADC1_CALFACT_CALFACT_S          (0x7FFUL << 0) 
#define ADC1_CALFACT_CALFACT_S_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define ADC1_CALFACT2_LINCALFACT          (0x3FFFFFFFUL << 0) 
#define ADC1_CALFACT2_LINCALFACT_VAL(X) (((uint32_t)(X) & 0x3FFFFFFFUL) << 0)

#define ADC1  ((struct ADC1*)(0x40022000UL))



struct ADC2 {
  volatile uint32_t ISR;
  volatile uint32_t IER;
  volatile uint32_t CR;
  volatile uint32_t CFGR;
  volatile uint32_t CFGR2;
  volatile uint32_t SMPR1;
  volatile uint32_t SMPR2;
  volatile uint32_t PCSEL;
  volatile uint32_t LTR1;
  volatile uint32_t LHTR1;
  volatile const uint32_t RESERVED_40[2];
  volatile uint32_t SQR1;
  volatile uint32_t SQR2;
  volatile uint32_t SQR3;
  volatile uint32_t SQR4;
  volatile const uint32_t DR;
  volatile const uint32_t RESERVED_68[2];
  volatile uint32_t JSQR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t OFR1;
  volatile uint32_t OFR2;
  volatile uint32_t OFR3;
  volatile uint32_t OFR4;
  volatile const uint32_t RESERVED_112[4];
  volatile const uint32_t JDR1;
  volatile const uint32_t JDR2;
  volatile const uint32_t JDR3;
  volatile const uint32_t JDR4;
  volatile const uint32_t RESERVED_144[4];
  volatile uint32_t AWD2CR;
  volatile uint32_t AWD3CR;
  volatile const uint32_t RESERVED_168[2];
  volatile uint32_t LTR2;
  volatile uint32_t HTR2;
  volatile uint32_t LTR3;
  volatile uint32_t HTR3;
  volatile uint32_t DIFSEL;
  volatile uint32_t CALFACT;
  volatile uint32_t CALFACT2;
};
#define ADC2_ISR_JQOVF          (0x1UL << 10) 
#define ADC2_ISR_JQOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC2_ISR_AWD3          (0x1UL << 9) 
#define ADC2_ISR_AWD3_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC2_ISR_AWD2          (0x1UL << 8) 
#define ADC2_ISR_AWD2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC2_ISR_AWD1          (0x1UL << 7) 
#define ADC2_ISR_AWD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define ADC2_ISR_JEOS          (0x1UL << 6) 
#define ADC2_ISR_JEOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define ADC2_ISR_JEOC          (0x1UL << 5) 
#define ADC2_ISR_JEOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC2_ISR_OVR          (0x1UL << 4) 
#define ADC2_ISR_OVR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC2_ISR_EOS          (0x1UL << 3) 
#define ADC2_ISR_EOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC2_ISR_EOC          (0x1UL << 2) 
#define ADC2_ISR_EOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC2_ISR_EOSMP          (0x1UL << 1) 
#define ADC2_ISR_EOSMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC2_ISR_ADRDY          (0x1UL << 0) 
#define ADC2_ISR_ADRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC2_IER_JQOVFIE          (0x1UL << 10) 
#define ADC2_IER_JQOVFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC2_IER_AWD3IE          (0x1UL << 9) 
#define ADC2_IER_AWD3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC2_IER_AWD2IE          (0x1UL << 8) 
#define ADC2_IER_AWD2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC2_IER_AWD1IE          (0x1UL << 7) 
#define ADC2_IER_AWD1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define ADC2_IER_JEOSIE          (0x1UL << 6) 
#define ADC2_IER_JEOSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define ADC2_IER_JEOCIE          (0x1UL << 5) 
#define ADC2_IER_JEOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC2_IER_OVRIE          (0x1UL << 4) 
#define ADC2_IER_OVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC2_IER_EOSIE          (0x1UL << 3) 
#define ADC2_IER_EOSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC2_IER_EOCIE          (0x1UL << 2) 
#define ADC2_IER_EOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC2_IER_EOSMPIE          (0x1UL << 1) 
#define ADC2_IER_EOSMPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC2_IER_ADRDYIE          (0x1UL << 0) 
#define ADC2_IER_ADRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC2_CR_ADCAL          (0x1UL << 31) 
#define ADC2_CR_ADCAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC2_CR_ADCALDIF          (0x1UL << 30) 
#define ADC2_CR_ADCALDIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define ADC2_CR_DEEPPWD          (0x1UL << 29) 
#define ADC2_CR_DEEPPWD_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define ADC2_CR_ADVREGEN          (0x1UL << 28) 
#define ADC2_CR_ADVREGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define ADC2_CR_LINCALRDYW6          (0x1UL << 27) 
#define ADC2_CR_LINCALRDYW6_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define ADC2_CR_LINCALRDYW5          (0x1UL << 26) 
#define ADC2_CR_LINCALRDYW5_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define ADC2_CR_LINCALRDYW4          (0x1UL << 25) 
#define ADC2_CR_LINCALRDYW4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define ADC2_CR_LINCALRDYW3          (0x1UL << 24) 
#define ADC2_CR_LINCALRDYW3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC2_CR_LINCALRDYW2          (0x1UL << 23) 
#define ADC2_CR_LINCALRDYW2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC2_CR_LINCALRDYW1          (0x1UL << 22) 
#define ADC2_CR_LINCALRDYW1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC2_CR_ADCALLIN          (0x1UL << 16) 
#define ADC2_CR_ADCALLIN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define ADC2_CR_BOOST          (0x1UL << 8) 
#define ADC2_CR_BOOST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC2_CR_JADSTP          (0x1UL << 5) 
#define ADC2_CR_JADSTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC2_CR_ADSTP          (0x1UL << 4) 
#define ADC2_CR_ADSTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC2_CR_JADSTART          (0x1UL << 3) 
#define ADC2_CR_JADSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC2_CR_ADSTART          (0x1UL << 2) 
#define ADC2_CR_ADSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC2_CR_ADDIS          (0x1UL << 1) 
#define ADC2_CR_ADDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC2_CR_ADEN          (0x1UL << 0) 
#define ADC2_CR_ADEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC2_CFGR_JQDIS          (0x1UL << 31) 
#define ADC2_CFGR_JQDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC2_CFGR_AWDCH1CH          (0x1FUL << 26) 
#define ADC2_CFGR_AWDCH1CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC2_CFGR_JAUTO          (0x1UL << 25) 
#define ADC2_CFGR_JAUTO_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define ADC2_CFGR_JAWD1EN          (0x1UL << 24) 
#define ADC2_CFGR_JAWD1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC2_CFGR_AWD1EN          (0x1UL << 23) 
#define ADC2_CFGR_AWD1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC2_CFGR_AWD1SGL          (0x1UL << 22) 
#define ADC2_CFGR_AWD1SGL_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC2_CFGR_JQM          (0x1UL << 21) 
#define ADC2_CFGR_JQM_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define ADC2_CFGR_JDISCEN          (0x1UL << 20) 
#define ADC2_CFGR_JDISCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define ADC2_CFGR_DISCNUM          (0x7UL << 17) 
#define ADC2_CFGR_DISCNUM_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define ADC2_CFGR_DISCEN          (0x1UL << 16) 
#define ADC2_CFGR_DISCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define ADC2_CFGR_AUTDLY          (0x1UL << 14) 
#define ADC2_CFGR_AUTDLY_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define ADC2_CFGR_CONT          (0x1UL << 13) 
#define ADC2_CFGR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define ADC2_CFGR_OVRMOD          (0x1UL << 12) 
#define ADC2_CFGR_OVRMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define ADC2_CFGR_EXTEN          (0x3UL << 10) 
#define ADC2_CFGR_EXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define ADC2_CFGR_EXTSEL          (0x1FUL << 5) 
#define ADC2_CFGR_EXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 5)
#define ADC2_CFGR_RES          (0x7UL << 2) 
#define ADC2_CFGR_RES_VAL(X) (((uint32_t)(X) & 0x7UL) << 2)
#define ADC2_CFGR_DMNGT          (0x3UL << 0) 
#define ADC2_CFGR_DMNGT_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define ADC2_CFGR2_ROVSE          (0x1UL << 0) 
#define ADC2_CFGR2_ROVSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC2_CFGR2_JOVSE          (0x1UL << 1) 
#define ADC2_CFGR2_JOVSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC2_CFGR2_OVSS          (0xFUL << 5) 
#define ADC2_CFGR2_OVSS_VAL(X) (((uint32_t)(X) & 0xFUL) << 5)
#define ADC2_CFGR2_TROVS          (0x1UL << 9) 
#define ADC2_CFGR2_TROVS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC2_CFGR2_ROVSM          (0x1UL << 10) 
#define ADC2_CFGR2_ROVSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC2_CFGR2_RSHIFT1          (0x1UL << 11) 
#define ADC2_CFGR2_RSHIFT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define ADC2_CFGR2_RSHIFT2          (0x1UL << 12) 
#define ADC2_CFGR2_RSHIFT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define ADC2_CFGR2_RSHIFT3          (0x1UL << 13) 
#define ADC2_CFGR2_RSHIFT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define ADC2_CFGR2_RSHIFT4          (0x1UL << 14) 
#define ADC2_CFGR2_RSHIFT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define ADC2_CFGR2_OSR          (0x3FFUL << 16) 
#define ADC2_CFGR2_OSR_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define ADC2_CFGR2_LSHIFT          (0xFUL << 28) 
#define ADC2_CFGR2_LSHIFT_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define ADC2_SMPR1_SMP9          (0x7UL << 27) 
#define ADC2_SMPR1_SMP9_VAL(X) (((uint32_t)(X) & 0x7UL) << 27)
#define ADC2_SMPR1_SMP8          (0x7UL << 24) 
#define ADC2_SMPR1_SMP8_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define ADC2_SMPR1_SMP7          (0x7UL << 21) 
#define ADC2_SMPR1_SMP7_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define ADC2_SMPR1_SMP6          (0x7UL << 18) 
#define ADC2_SMPR1_SMP6_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define ADC2_SMPR1_SMP5          (0x7UL << 15) 
#define ADC2_SMPR1_SMP5_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define ADC2_SMPR1_SMP4          (0x7UL << 12) 
#define ADC2_SMPR1_SMP4_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define ADC2_SMPR1_SMP3          (0x7UL << 9) 
#define ADC2_SMPR1_SMP3_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define ADC2_SMPR1_SMP2          (0x7UL << 6) 
#define ADC2_SMPR1_SMP2_VAL(X) (((uint32_t)(X) & 0x7UL) << 6)
#define ADC2_SMPR1_SMP1          (0x7UL << 3) 
#define ADC2_SMPR1_SMP1_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define ADC2_SMPR2_SMP19          (0x7UL << 27) 
#define ADC2_SMPR2_SMP19_VAL(X) (((uint32_t)(X) & 0x7UL) << 27)
#define ADC2_SMPR2_SMP18          (0x7UL << 24) 
#define ADC2_SMPR2_SMP18_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define ADC2_SMPR2_SMP17          (0x7UL << 21) 
#define ADC2_SMPR2_SMP17_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define ADC2_SMPR2_SMP16          (0x7UL << 18) 
#define ADC2_SMPR2_SMP16_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define ADC2_SMPR2_SMP15          (0x7UL << 15) 
#define ADC2_SMPR2_SMP15_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define ADC2_SMPR2_SMP14          (0x7UL << 12) 
#define ADC2_SMPR2_SMP14_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define ADC2_SMPR2_SMP13          (0x7UL << 9) 
#define ADC2_SMPR2_SMP13_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define ADC2_SMPR2_SMP12          (0x7UL << 6) 
#define ADC2_SMPR2_SMP12_VAL(X) (((uint32_t)(X) & 0x7UL) << 6)
#define ADC2_SMPR2_SMP11          (0x7UL << 3) 
#define ADC2_SMPR2_SMP11_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define ADC2_SMPR2_SMP10          (0x7UL << 0) 
#define ADC2_SMPR2_SMP10_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define ADC2_PCSEL_PCSEL          (0xFFFFFUL << 0) 
#define ADC2_PCSEL_PCSEL_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC2_LTR1_LTR1          (0x3FFFFFFUL << 0) 
#define ADC2_LTR1_LTR1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_LHTR1_LHTR1          (0x3FFFFFFUL << 0) 
#define ADC2_LHTR1_LHTR1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_SQR1_SQ4          (0x1FUL << 24) 
#define ADC2_SQR1_SQ4_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC2_SQR1_SQ3          (0x1FUL << 18) 
#define ADC2_SQR1_SQ3_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC2_SQR1_SQ2          (0x1FUL << 12) 
#define ADC2_SQR1_SQ2_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC2_SQR1_SQ1          (0x1FUL << 6) 
#define ADC2_SQR1_SQ1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC2_SQR1_L3          (0xFUL << 0) 
#define ADC2_SQR1_L3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define ADC2_SQR2_SQ9          (0x1FUL << 24) 
#define ADC2_SQR2_SQ9_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC2_SQR2_SQ8          (0x1FUL << 18) 
#define ADC2_SQR2_SQ8_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC2_SQR2_SQ7          (0x1FUL << 12) 
#define ADC2_SQR2_SQ7_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC2_SQR2_SQ6          (0x1FUL << 6) 
#define ADC2_SQR2_SQ6_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC2_SQR2_SQ5          (0x1FUL << 0) 
#define ADC2_SQR2_SQ5_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC2_SQR3_SQ14          (0x1FUL << 24) 
#define ADC2_SQR3_SQ14_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define ADC2_SQR3_SQ13          (0x1FUL << 18) 
#define ADC2_SQR3_SQ13_VAL(X) (((uint32_t)(X) & 0x1FUL) << 18)
#define ADC2_SQR3_SQ12          (0x1FUL << 12) 
#define ADC2_SQR3_SQ12_VAL(X) (((uint32_t)(X) & 0x1FUL) << 12)
#define ADC2_SQR3_SQ11          (0x1FUL << 6) 
#define ADC2_SQR3_SQ11_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC2_SQR3_SQ10          (0x1FUL << 0) 
#define ADC2_SQR3_SQ10_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC2_SQR4_SQ16          (0x1FUL << 6) 
#define ADC2_SQR4_SQ16_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define ADC2_SQR4_SQ15          (0x1FUL << 0) 
#define ADC2_SQR4_SQ15_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC2_DR_RDATA          (0xFFFFUL << 0) 
#define ADC2_DR_RDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define ADC2_JSQR_JSQ4          (0x1FUL << 27) 
#define ADC2_JSQR_JSQ4_VAL(X) (((uint32_t)(X) & 0x1FUL) << 27)
#define ADC2_JSQR_JSQ3          (0x1FUL << 21) 
#define ADC2_JSQR_JSQ3_VAL(X) (((uint32_t)(X) & 0x1FUL) << 21)
#define ADC2_JSQR_JSQ2          (0x1FUL << 15) 
#define ADC2_JSQR_JSQ2_VAL(X) (((uint32_t)(X) & 0x1FUL) << 15)
#define ADC2_JSQR_JSQ1          (0x1FUL << 9) 
#define ADC2_JSQR_JSQ1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 9)
#define ADC2_JSQR_JEXTEN          (0x3UL << 7) 
#define ADC2_JSQR_JEXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 7)
#define ADC2_JSQR_JEXTSEL          (0x1FUL << 2) 
#define ADC2_JSQR_JEXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 2)
#define ADC2_JSQR_JL          (0x3UL << 0) 
#define ADC2_JSQR_JL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define ADC2_OFR1_SSATE          (0x1UL << 31) 
#define ADC2_OFR1_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC2_OFR1_OFFSET1_CH          (0x1FUL << 26) 
#define ADC2_OFR1_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC2_OFR1_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC2_OFR1_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_OFR2_SSATE          (0x1UL << 31) 
#define ADC2_OFR2_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC2_OFR2_OFFSET1_CH          (0x1FUL << 26) 
#define ADC2_OFR2_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC2_OFR2_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC2_OFR2_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_OFR3_SSATE          (0x1UL << 31) 
#define ADC2_OFR3_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC2_OFR3_OFFSET1_CH          (0x1FUL << 26) 
#define ADC2_OFR3_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC2_OFR3_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC2_OFR3_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_OFR4_SSATE          (0x1UL << 31) 
#define ADC2_OFR4_SSATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define ADC2_OFR4_OFFSET1_CH          (0x1FUL << 26) 
#define ADC2_OFR4_OFFSET1_CH_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define ADC2_OFR4_OFFSET1          (0x3FFFFFFUL << 0) 
#define ADC2_OFR4_OFFSET1_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_JDR1_JDATA1          (0xFFFFFFFFUL << 0) 
#define ADC2_JDR1_JDATA1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC2_JDR2_JDATA2          (0xFFFFFFFFUL << 0) 
#define ADC2_JDR2_JDATA2_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC2_JDR3_JDATA3          (0xFFFFFFFFUL << 0) 
#define ADC2_JDR3_JDATA3_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC2_JDR4_JDATA4          (0xFFFFFFFFUL << 0) 
#define ADC2_JDR4_JDATA4_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define ADC2_AWD2CR_AWD2CH          (0xFFFFFUL << 0) 
#define ADC2_AWD2CR_AWD2CH_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC2_AWD3CR_AWD3CH          (0xFFFFFUL << 1) 
#define ADC2_AWD3CR_AWD3CH_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 1)
#define ADC2_LTR2_LTR2          (0x3FFFFFFUL << 0) 
#define ADC2_LTR2_LTR2_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_HTR2_HTR2          (0x3FFFFFFUL << 0) 
#define ADC2_HTR2_HTR2_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_LTR3_LTR3          (0x3FFFFFFUL << 0) 
#define ADC2_LTR3_LTR3_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_HTR3_HTR3          (0x3FFFFFFUL << 0) 
#define ADC2_HTR3_HTR3_VAL(X) (((uint32_t)(X) & 0x3FFFFFFUL) << 0)
#define ADC2_DIFSEL_DIFSEL          (0xFFFFFUL << 0) 
#define ADC2_DIFSEL_DIFSEL_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define ADC2_CALFACT_CALFACT_D          (0x7FFUL << 16) 
#define ADC2_CALFACT_CALFACT_D_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 16)
#define ADC2_CALFACT_CALFACT_S          (0x7FFUL << 0) 
#define ADC2_CALFACT_CALFACT_S_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define ADC2_CALFACT2_LINCALFACT          (0x3FFFFFFFUL << 0) 
#define ADC2_CALFACT2_LINCALFACT_VAL(X) (((uint32_t)(X) & 0x3FFFFFFFUL) << 0)

#define ADC2  ((struct ADC2*)(0x40022100UL))



struct ADC3_Common {
  volatile const uint32_t CSR;
  volatile const uint32_t RESERVED_4;
  volatile uint32_t CCR;
  volatile const uint32_t CDR;
  volatile const uint32_t CDR2;
};
#define ADC3_Common_CSR_ADRDY_MST          (0x1UL << 0) 
#define ADC3_Common_CSR_ADRDY_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC3_Common_CSR_EOSMP_MST          (0x1UL << 1) 
#define ADC3_Common_CSR_EOSMP_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC3_Common_CSR_EOC_MST          (0x1UL << 2) 
#define ADC3_Common_CSR_EOC_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC3_Common_CSR_EOS_MST          (0x1UL << 3) 
#define ADC3_Common_CSR_EOS_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC3_Common_CSR_OVR_MST          (0x1UL << 4) 
#define ADC3_Common_CSR_OVR_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC3_Common_CSR_JEOC_MST          (0x1UL << 5) 
#define ADC3_Common_CSR_JEOC_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC3_Common_CSR_JEOS_MST          (0x1UL << 6) 
#define ADC3_Common_CSR_JEOS_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define ADC3_Common_CSR_AWD1_MST          (0x1UL << 7) 
#define ADC3_Common_CSR_AWD1_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define ADC3_Common_CSR_AWD2_MST          (0x1UL << 8) 
#define ADC3_Common_CSR_AWD2_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC3_Common_CSR_AWD3_MST          (0x1UL << 9) 
#define ADC3_Common_CSR_AWD3_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC3_Common_CSR_JQOVF_MST          (0x1UL << 10) 
#define ADC3_Common_CSR_JQOVF_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC3_Common_CSR_ADRDY_SLV          (0x1UL << 16) 
#define ADC3_Common_CSR_ADRDY_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define ADC3_Common_CSR_EOSMP_SLV          (0x1UL << 17) 
#define ADC3_Common_CSR_EOSMP_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define ADC3_Common_CSR_EOC_SLV          (0x1UL << 18) 
#define ADC3_Common_CSR_EOC_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define ADC3_Common_CSR_EOS_SLV          (0x1UL << 19) 
#define ADC3_Common_CSR_EOS_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define ADC3_Common_CSR_OVR_SLV          (0x1UL << 20) 
#define ADC3_Common_CSR_OVR_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define ADC3_Common_CSR_JEOC_SLV          (0x1UL << 21) 
#define ADC3_Common_CSR_JEOC_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define ADC3_Common_CSR_JEOS_SLV          (0x1UL << 22) 
#define ADC3_Common_CSR_JEOS_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC3_Common_CSR_AWD1_SLV          (0x1UL << 23) 
#define ADC3_Common_CSR_AWD1_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC3_Common_CSR_AWD2_SLV          (0x1UL << 24) 
#define ADC3_Common_CSR_AWD2_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC3_Common_CSR_AWD3_SLV          (0x1UL << 25) 
#define ADC3_Common_CSR_AWD3_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define ADC3_Common_CSR_JQOVF_SLV          (0x1UL << 26) 
#define ADC3_Common_CSR_JQOVF_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define ADC3_Common_CCR_DUAL          (0x1FUL << 0) 
#define ADC3_Common_CCR_DUAL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC3_Common_CCR_DELAY          (0xFUL << 8) 
#define ADC3_Common_CCR_DELAY_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define ADC3_Common_CCR_DAMDF          (0x3UL << 14) 
#define ADC3_Common_CCR_DAMDF_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define ADC3_Common_CCR_CKMODE          (0x3UL << 16) 
#define ADC3_Common_CCR_CKMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define ADC3_Common_CCR_PRESC          (0xFUL << 18) 
#define ADC3_Common_CCR_PRESC_VAL(X) (((uint32_t)(X) & 0xFUL) << 18)
#define ADC3_Common_CCR_VREFEN          (0x1UL << 22) 
#define ADC3_Common_CCR_VREFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC3_Common_CCR_VSENSEEN          (0x1UL << 23) 
#define ADC3_Common_CCR_VSENSEEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC3_Common_CCR_VBATEN          (0x1UL << 24) 
#define ADC3_Common_CCR_VBATEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC3_Common_CDR_RDATA_SLV          (0xFFFFUL << 16) 
#define ADC3_Common_CDR_RDATA_SLV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define ADC3_Common_CDR_RDATA_MST          (0xFFFFUL << 0) 
#define ADC3_Common_CDR_RDATA_MST_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define ADC3_Common_CDR2_RDATA_ALT          (0xFFFFFFFFUL << 0) 
#define ADC3_Common_CDR2_RDATA_ALT_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define ADC3_Common  ((struct ADC3_Common*)(0x58026300UL))



struct ADC12_Common {
  volatile const uint32_t CSR;
  volatile const uint32_t RESERVED_4;
  volatile uint32_t CCR;
  volatile const uint32_t CDR;
  volatile const uint32_t CDR2;
};
#define ADC12_Common_CSR_ADRDY_MST          (0x1UL << 0) 
#define ADC12_Common_CSR_ADRDY_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define ADC12_Common_CSR_EOSMP_MST          (0x1UL << 1) 
#define ADC12_Common_CSR_EOSMP_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define ADC12_Common_CSR_EOC_MST          (0x1UL << 2) 
#define ADC12_Common_CSR_EOC_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define ADC12_Common_CSR_EOS_MST          (0x1UL << 3) 
#define ADC12_Common_CSR_EOS_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define ADC12_Common_CSR_OVR_MST          (0x1UL << 4) 
#define ADC12_Common_CSR_OVR_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define ADC12_Common_CSR_JEOC_MST          (0x1UL << 5) 
#define ADC12_Common_CSR_JEOC_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define ADC12_Common_CSR_JEOS_MST          (0x1UL << 6) 
#define ADC12_Common_CSR_JEOS_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define ADC12_Common_CSR_AWD1_MST          (0x1UL << 7) 
#define ADC12_Common_CSR_AWD1_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define ADC12_Common_CSR_AWD2_MST          (0x1UL << 8) 
#define ADC12_Common_CSR_AWD2_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define ADC12_Common_CSR_AWD3_MST          (0x1UL << 9) 
#define ADC12_Common_CSR_AWD3_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define ADC12_Common_CSR_JQOVF_MST          (0x1UL << 10) 
#define ADC12_Common_CSR_JQOVF_MST_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define ADC12_Common_CSR_ADRDY_SLV          (0x1UL << 16) 
#define ADC12_Common_CSR_ADRDY_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define ADC12_Common_CSR_EOSMP_SLV          (0x1UL << 17) 
#define ADC12_Common_CSR_EOSMP_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define ADC12_Common_CSR_EOC_SLV          (0x1UL << 18) 
#define ADC12_Common_CSR_EOC_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define ADC12_Common_CSR_EOS_SLV          (0x1UL << 19) 
#define ADC12_Common_CSR_EOS_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define ADC12_Common_CSR_OVR_SLV          (0x1UL << 20) 
#define ADC12_Common_CSR_OVR_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define ADC12_Common_CSR_JEOC_SLV          (0x1UL << 21) 
#define ADC12_Common_CSR_JEOC_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define ADC12_Common_CSR_JEOS_SLV          (0x1UL << 22) 
#define ADC12_Common_CSR_JEOS_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC12_Common_CSR_AWD1_SLV          (0x1UL << 23) 
#define ADC12_Common_CSR_AWD1_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC12_Common_CSR_AWD2_SLV          (0x1UL << 24) 
#define ADC12_Common_CSR_AWD2_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC12_Common_CSR_AWD3_SLV          (0x1UL << 25) 
#define ADC12_Common_CSR_AWD3_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define ADC12_Common_CSR_JQOVF_SLV          (0x1UL << 26) 
#define ADC12_Common_CSR_JQOVF_SLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define ADC12_Common_CCR_DUAL          (0x1FUL << 0) 
#define ADC12_Common_CCR_DUAL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define ADC12_Common_CCR_DELAY          (0xFUL << 8) 
#define ADC12_Common_CCR_DELAY_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define ADC12_Common_CCR_DAMDF          (0x3UL << 14) 
#define ADC12_Common_CCR_DAMDF_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define ADC12_Common_CCR_CKMODE          (0x3UL << 16) 
#define ADC12_Common_CCR_CKMODE_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define ADC12_Common_CCR_PRESC          (0xFUL << 18) 
#define ADC12_Common_CCR_PRESC_VAL(X) (((uint32_t)(X) & 0xFUL) << 18)
#define ADC12_Common_CCR_VREFEN          (0x1UL << 22) 
#define ADC12_Common_CCR_VREFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define ADC12_Common_CCR_VSENSEEN          (0x1UL << 23) 
#define ADC12_Common_CCR_VSENSEEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define ADC12_Common_CCR_VBATEN          (0x1UL << 24) 
#define ADC12_Common_CCR_VBATEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define ADC12_Common_CDR_RDATA_SLV          (0xFFFFUL << 16) 
#define ADC12_Common_CDR_RDATA_SLV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define ADC12_Common_CDR_RDATA_MST          (0xFFFFUL << 0) 
#define ADC12_Common_CDR_RDATA_MST_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define ADC12_Common_CDR2_RDATA_ALT          (0xFFFFFFFFUL << 0) 
#define ADC12_Common_CDR2_RDATA_ALT_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define ADC12_Common  ((struct ADC12_Common*)(0x40022300UL))



struct DMAMUX1 {
  volatile uint32_t C0CR;
  volatile uint32_t C1CR;
  volatile uint32_t C2CR;
  volatile uint32_t C3CR;
  volatile uint32_t C4CR;
  volatile uint32_t C5CR;
  volatile uint32_t C6CR;
  volatile uint32_t C7CR;
  volatile uint32_t C8CR;
  volatile uint32_t C9CR;
  volatile uint32_t C10CR;
  volatile uint32_t C11CR;
  volatile uint32_t C12CR;
  volatile uint32_t C13CR;
  volatile uint32_t C14CR;
  volatile uint32_t C15CR;
  volatile const uint32_t RESERVED_64[16];
  volatile const uint32_t CSR;
  volatile uint32_t CFR;
  volatile const uint32_t RESERVED_136[30];
  volatile uint32_t RG0CR;
  volatile uint32_t RG1CR;
  volatile uint32_t RG2CR;
  volatile uint32_t RG3CR;
  volatile uint32_t RG4CR;
  volatile uint32_t RG5CR;
  volatile uint32_t RG6CR;
  volatile uint32_t RG7CR;
  volatile const uint32_t RESERVED_288[8];
  volatile const uint32_t RGSR;
  volatile uint32_t RGCFR;
};
#define DMAMUX1_C0CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C0CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C0CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C0CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C0CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C0CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C0CR_SE          (0x1UL << 16) 
#define DMAMUX1_C0CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C0CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C0CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C0CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C0CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C0CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C0CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C1CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C1CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C1CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C1CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C1CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C1CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C1CR_SE          (0x1UL << 16) 
#define DMAMUX1_C1CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C1CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C1CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C1CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C1CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C1CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C1CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C2CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C2CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C2CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C2CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C2CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C2CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C2CR_SE          (0x1UL << 16) 
#define DMAMUX1_C2CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C2CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C2CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C2CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C2CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C2CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C2CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C3CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C3CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C3CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C3CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C3CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C3CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C3CR_SE          (0x1UL << 16) 
#define DMAMUX1_C3CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C3CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C3CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C3CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C3CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C3CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C3CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C4CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C4CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C4CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C4CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C4CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C4CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C4CR_SE          (0x1UL << 16) 
#define DMAMUX1_C4CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C4CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C4CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C4CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C4CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C4CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C4CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C5CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C5CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C5CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C5CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C5CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C5CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C5CR_SE          (0x1UL << 16) 
#define DMAMUX1_C5CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C5CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C5CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C5CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C5CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C5CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C5CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C6CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C6CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C6CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C6CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C6CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C6CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C6CR_SE          (0x1UL << 16) 
#define DMAMUX1_C6CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C6CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C6CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C6CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C6CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C6CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C6CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C7CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C7CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C7CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C7CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C7CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C7CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C7CR_SE          (0x1UL << 16) 
#define DMAMUX1_C7CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C7CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C7CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C7CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C7CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C7CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C7CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C8CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C8CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C8CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C8CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C8CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C8CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C8CR_SE          (0x1UL << 16) 
#define DMAMUX1_C8CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C8CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C8CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C8CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C8CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C8CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C8CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C9CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C9CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C9CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C9CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C9CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C9CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C9CR_SE          (0x1UL << 16) 
#define DMAMUX1_C9CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C9CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C9CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C9CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C9CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C9CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C9CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C10CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C10CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C10CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C10CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C10CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C10CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C10CR_SE          (0x1UL << 16) 
#define DMAMUX1_C10CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C10CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C10CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C10CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C10CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C10CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C10CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C11CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C11CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C11CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C11CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C11CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C11CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C11CR_SE          (0x1UL << 16) 
#define DMAMUX1_C11CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C11CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C11CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C11CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C11CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C11CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C11CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C12CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C12CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C12CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C12CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C12CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C12CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C12CR_SE          (0x1UL << 16) 
#define DMAMUX1_C12CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C12CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C12CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C12CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C12CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C12CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C12CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C13CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C13CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C13CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C13CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C13CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C13CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C13CR_SE          (0x1UL << 16) 
#define DMAMUX1_C13CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C13CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C13CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C13CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C13CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C13CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C13CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C14CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C14CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C14CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C14CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C14CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C14CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C14CR_SE          (0x1UL << 16) 
#define DMAMUX1_C14CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C14CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C14CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C14CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C14CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C14CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C14CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_C15CR_DMAREQ_ID          (0xFFUL << 0) 
#define DMAMUX1_C15CR_DMAREQ_ID_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_C15CR_SOIE          (0x1UL << 8) 
#define DMAMUX1_C15CR_SOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_C15CR_EGE          (0x1UL << 9) 
#define DMAMUX1_C15CR_EGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMAMUX1_C15CR_SE          (0x1UL << 16) 
#define DMAMUX1_C15CR_SE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_C15CR_SPOL          (0x3UL << 17) 
#define DMAMUX1_C15CR_SPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_C15CR_NBREQ          (0x1FUL << 19) 
#define DMAMUX1_C15CR_NBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_C15CR_SYNC_ID          (0x1FUL << 24) 
#define DMAMUX1_C15CR_SYNC_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define DMAMUX1_CSR_SOF          (0xFFFFUL << 0) 
#define DMAMUX1_CSR_SOF_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMAMUX1_CFR_CSOF          (0xFFFFUL << 0) 
#define DMAMUX1_CFR_CSOF_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMAMUX1_RG0CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX1_RG0CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX1_RG0CR_OIE          (0x1UL << 8) 
#define DMAMUX1_RG0CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_RG0CR_GE          (0x1UL << 16) 
#define DMAMUX1_RG0CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_RG0CR_GPOL          (0x3UL << 17) 
#define DMAMUX1_RG0CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_RG0CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX1_RG0CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_RG1CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX1_RG1CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX1_RG1CR_OIE          (0x1UL << 8) 
#define DMAMUX1_RG1CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_RG1CR_GE          (0x1UL << 16) 
#define DMAMUX1_RG1CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_RG1CR_GPOL          (0x3UL << 17) 
#define DMAMUX1_RG1CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_RG1CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX1_RG1CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_RG2CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX1_RG2CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX1_RG2CR_OIE          (0x1UL << 8) 
#define DMAMUX1_RG2CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_RG2CR_GE          (0x1UL << 16) 
#define DMAMUX1_RG2CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_RG2CR_GPOL          (0x3UL << 17) 
#define DMAMUX1_RG2CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_RG2CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX1_RG2CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_RG3CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX1_RG3CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX1_RG3CR_OIE          (0x1UL << 8) 
#define DMAMUX1_RG3CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_RG3CR_GE          (0x1UL << 16) 
#define DMAMUX1_RG3CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_RG3CR_GPOL          (0x3UL << 17) 
#define DMAMUX1_RG3CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_RG3CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX1_RG3CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_RG4CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX1_RG4CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX1_RG4CR_OIE          (0x1UL << 8) 
#define DMAMUX1_RG4CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_RG4CR_GE          (0x1UL << 16) 
#define DMAMUX1_RG4CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_RG4CR_GPOL          (0x3UL << 17) 
#define DMAMUX1_RG4CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_RG4CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX1_RG4CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_RG5CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX1_RG5CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX1_RG5CR_OIE          (0x1UL << 8) 
#define DMAMUX1_RG5CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_RG5CR_GE          (0x1UL << 16) 
#define DMAMUX1_RG5CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_RG5CR_GPOL          (0x3UL << 17) 
#define DMAMUX1_RG5CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_RG5CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX1_RG5CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_RG6CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX1_RG6CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX1_RG6CR_OIE          (0x1UL << 8) 
#define DMAMUX1_RG6CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_RG6CR_GE          (0x1UL << 16) 
#define DMAMUX1_RG6CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_RG6CR_GPOL          (0x3UL << 17) 
#define DMAMUX1_RG6CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_RG6CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX1_RG6CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_RG7CR_SIG_ID          (0x1FUL << 0) 
#define DMAMUX1_RG7CR_SIG_ID_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define DMAMUX1_RG7CR_OIE          (0x1UL << 8) 
#define DMAMUX1_RG7CR_OIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMAMUX1_RG7CR_GE          (0x1UL << 16) 
#define DMAMUX1_RG7CR_GE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMAMUX1_RG7CR_GPOL          (0x3UL << 17) 
#define DMAMUX1_RG7CR_GPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define DMAMUX1_RG7CR_GNBREQ          (0x1FUL << 19) 
#define DMAMUX1_RG7CR_GNBREQ_VAL(X) (((uint32_t)(X) & 0x1FUL) << 19)
#define DMAMUX1_RGSR_OF          (0xFFUL << 0) 
#define DMAMUX1_RGSR_OF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DMAMUX1_RGCFR_COF          (0xFFUL << 0) 
#define DMAMUX1_RGCFR_COF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)

#define DMAMUX1  ((struct DMAMUX1*)(0x40020800UL))



struct CRC {
  volatile uint32_t DR;
  volatile uint32_t IDR;
  volatile uint32_t CR;
  volatile uint32_t INIT;
  volatile uint32_t POL;
};
#define CRC_DR_DR          (0xFFFFFFFFUL << 0) 
#define CRC_DR_DR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define CRC_IDR_IDR          (0xFFFFFFFFUL << 0) 
#define CRC_IDR_IDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define CRC_CR_RESET          (0x1UL << 0) 
#define CRC_CR_RESET_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CRC_CR_POLYSIZE          (0x3UL << 3) 
#define CRC_CR_POLYSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define CRC_CR_REV_IN          (0x3UL << 5) 
#define CRC_CR_REV_IN_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define CRC_CR_REV_OUT          (0x1UL << 7) 
#define CRC_CR_REV_OUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define CRC_INIT_CRC_INIT          (0xFFFFFFFFUL << 0) 
#define CRC_INIT_CRC_INIT_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define CRC_POL_POL          (0xFFFFFFFFUL << 0) 
#define CRC_POL_POL_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define CRC  ((struct CRC*)(0x58024C00UL))



struct RCC {
  volatile uint32_t CR;
  volatile uint32_t ICSCR;
  volatile const uint32_t CRRCR;
  volatile const uint32_t RESERVED_12;
  volatile uint32_t CFGR;
  volatile const uint32_t RESERVED_20;
  volatile uint32_t D1CFGR;
  volatile uint32_t D2CFGR;
  volatile uint32_t D3CFGR;
  volatile const uint32_t RESERVED_36;
  volatile uint32_t PLLCKSELR;
  volatile uint32_t PLLCFGR;
  volatile uint32_t PLL1DIVR;
  volatile uint32_t PLL1FRACR;
  volatile uint32_t PLL2DIVR;
  volatile uint32_t PLL2FRACR;
  volatile uint32_t PLL3DIVR;
  volatile uint32_t PLL3FRACR;
  volatile const uint32_t RESERVED_72;
  volatile uint32_t D1CCIPR;
  volatile uint32_t D2CCIP1R;
  volatile uint32_t D2CCIP2R;
  volatile uint32_t D3CCIPR;
  volatile const uint32_t RESERVED_92;
  volatile uint32_t CIER;
  volatile uint32_t CIFR;
  volatile uint32_t CICR;
  volatile const uint32_t RESERVED_108;
  volatile uint32_t BDCR;
  volatile uint32_t CSR;
  volatile const uint32_t RESERVED_120;
  volatile uint32_t AHB3RSTR;
  volatile uint32_t AHB1RSTR;
  volatile uint32_t AHB2RSTR;
  volatile uint32_t AHB4RSTR;
  volatile uint32_t APB3RSTR;
  volatile uint32_t APB1LRSTR;
  volatile uint32_t APB1HRSTR;
  volatile uint32_t APB2RSTR;
  volatile uint32_t APB4RSTR;
  volatile uint32_t GCR;
  volatile const uint32_t RESERVED_164;
  volatile uint32_t D3AMR;
  volatile const uint32_t RESERVED_172[9];
  volatile uint32_t RSR;
  volatile uint32_t AHB3ENR;
  volatile uint32_t AHB1ENR;
  volatile uint32_t AHB2ENR;
  volatile uint32_t AHB4ENR;
  volatile uint32_t APB3ENR;
  volatile uint32_t APB1LENR;
  volatile uint32_t APB1HENR;
  volatile uint32_t APB2ENR;
  volatile uint32_t APB4ENR;
  volatile const uint32_t RESERVED_248;
  volatile uint32_t AHB3LPENR;
  volatile uint32_t AHB1LPENR;
  volatile uint32_t AHB2LPENR;
  volatile uint32_t AHB4LPENR;
  volatile uint32_t APB3LPENR;
  volatile uint32_t APB1LLPENR;
  volatile uint32_t APB1HLPENR;
  volatile uint32_t APB2LPENR;
  volatile uint32_t APB4LPENR;
  volatile const uint32_t RESERVED_288[4];
  volatile uint32_t C1_RSR;
  volatile uint32_t C1_AHB3ENR;
  volatile uint32_t C1_AHB1ENR;
  volatile uint32_t C1_AHB2ENR;
  volatile uint32_t C1_AHB4ENR;
  volatile uint32_t C1_APB3ENR;
  volatile uint32_t C1_APB1LENR;
  volatile uint32_t C1_APB1HENR;
  volatile uint32_t C1_APB2ENR;
  volatile uint32_t C1_APB4ENR;
  volatile const uint32_t RESERVED_344;
  volatile uint32_t C1_AHB3LPENR;
  volatile uint32_t C1_AHB1LPENR;
  volatile uint32_t C1_AHB2LPENR;
  volatile uint32_t C1_AHB4LPENR;
  volatile uint32_t C1_APB3LPENR;
  volatile uint32_t C1_APB1LLPENR;
  volatile uint32_t C1_APB1HLPENR;
  volatile uint32_t C1_APB2LPENR;
  volatile uint32_t C1_APB4LPENR;
};
#define RCC_CR_HSION          (0x1UL << 0) 
#define RCC_CR_HSION_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_CR_HSIKERON          (0x1UL << 1) 
#define RCC_CR_HSIKERON_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_CR_HSIRDY          (0x1UL << 2) 
#define RCC_CR_HSIRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_CR_HSIDIV          (0x3UL << 3) 
#define RCC_CR_HSIDIV_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define RCC_CR_HSIDIVF          (0x1UL << 5) 
#define RCC_CR_HSIDIVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_CR_CSION          (0x1UL << 7) 
#define RCC_CR_CSION_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_CR_CSIRDY          (0x1UL << 8) 
#define RCC_CR_CSIRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_CR_CSIKERON          (0x1UL << 9) 
#define RCC_CR_CSIKERON_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_CR_RC48ON          (0x1UL << 12) 
#define RCC_CR_RC48ON_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_CR_RC48RDY          (0x1UL << 13) 
#define RCC_CR_RC48RDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RCC_CR_D1CKRDY          (0x1UL << 14) 
#define RCC_CR_D1CKRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_CR_D2CKRDY          (0x1UL << 15) 
#define RCC_CR_D2CKRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_CR_HSEON          (0x1UL << 16) 
#define RCC_CR_HSEON_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_CR_HSERDY          (0x1UL << 17) 
#define RCC_CR_HSERDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_CR_HSEBYP          (0x1UL << 18) 
#define RCC_CR_HSEBYP_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_CR_HSECSSON          (0x1UL << 19) 
#define RCC_CR_HSECSSON_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_CR_PLL1ON          (0x1UL << 24) 
#define RCC_CR_PLL1ON_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_CR_PLL1RDY          (0x1UL << 25) 
#define RCC_CR_PLL1RDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_CR_PLL2ON          (0x1UL << 26) 
#define RCC_CR_PLL2ON_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define RCC_CR_PLL2RDY          (0x1UL << 27) 
#define RCC_CR_PLL2RDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_CR_PLL3ON          (0x1UL << 28) 
#define RCC_CR_PLL3ON_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_CR_PLL3RDY          (0x1UL << 29) 
#define RCC_CR_PLL3RDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_ICSCR_HSICAL          (0xFFFUL << 0) 
#define RCC_ICSCR_HSICAL_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define RCC_ICSCR_HSITRIM          (0x3FUL << 12) 
#define RCC_ICSCR_HSITRIM_VAL(X) (((uint32_t)(X) & 0x3FUL) << 12)
#define RCC_ICSCR_CSICAL          (0xFFUL << 18) 
#define RCC_ICSCR_CSICAL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 18)
#define RCC_ICSCR_CSITRIM          (0x1FUL << 26) 
#define RCC_ICSCR_CSITRIM_VAL(X) (((uint32_t)(X) & 0x1FUL) << 26)
#define RCC_CRRCR_RC48CAL          (0x3FFUL << 0) 
#define RCC_CRRCR_RC48CAL_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define RCC_CFGR_SW          (0x7UL << 0) 
#define RCC_CFGR_SW_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define RCC_CFGR_SWS          (0x7UL << 3) 
#define RCC_CFGR_SWS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define RCC_CFGR_STOPWUCK          (0x1UL << 6) 
#define RCC_CFGR_STOPWUCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_CFGR_STOPKERWUCK          (0x1UL << 7) 
#define RCC_CFGR_STOPKERWUCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_CFGR_RTCPRE          (0x3FUL << 8) 
#define RCC_CFGR_RTCPRE_VAL(X) (((uint32_t)(X) & 0x3FUL) << 8)
#define RCC_CFGR_HRTIMSEL          (0x1UL << 14) 
#define RCC_CFGR_HRTIMSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_CFGR_TIMPRE          (0x1UL << 15) 
#define RCC_CFGR_TIMPRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_CFGR_MCO1PRE          (0xFUL << 18) 
#define RCC_CFGR_MCO1PRE_VAL(X) (((uint32_t)(X) & 0xFUL) << 18)
#define RCC_CFGR_MCO1SEL          (0x7UL << 22) 
#define RCC_CFGR_MCO1SEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 22)
#define RCC_CFGR_MCO2PRE          (0xFUL << 25) 
#define RCC_CFGR_MCO2PRE_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define RCC_CFGR_MCO2SEL          (0x7UL << 29) 
#define RCC_CFGR_MCO2SEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define RCC_D1CFGR_HPRE          (0xFUL << 0) 
#define RCC_D1CFGR_HPRE_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define RCC_D1CFGR_D1PPRE          (0x7UL << 4) 
#define RCC_D1CFGR_D1PPRE_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define RCC_D1CFGR_D1CPRE          (0xFUL << 8) 
#define RCC_D1CFGR_D1CPRE_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define RCC_D2CFGR_D2PPRE1          (0x7UL << 4) 
#define RCC_D2CFGR_D2PPRE1_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define RCC_D2CFGR_D2PPRE2          (0x7UL << 8) 
#define RCC_D2CFGR_D2PPRE2_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define RCC_D3CFGR_D3PPRE          (0x7UL << 4) 
#define RCC_D3CFGR_D3PPRE_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define RCC_PLLCKSELR_PLLSRC          (0x3UL << 0) 
#define RCC_PLLCKSELR_PLLSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define RCC_PLLCKSELR_DIVM1          (0x3FUL << 4) 
#define RCC_PLLCKSELR_DIVM1_VAL(X) (((uint32_t)(X) & 0x3FUL) << 4)
#define RCC_PLLCKSELR_DIVM2          (0x3FUL << 12) 
#define RCC_PLLCKSELR_DIVM2_VAL(X) (((uint32_t)(X) & 0x3FUL) << 12)
#define RCC_PLLCKSELR_DIVM3          (0x3FUL << 20) 
#define RCC_PLLCKSELR_DIVM3_VAL(X) (((uint32_t)(X) & 0x3FUL) << 20)
#define RCC_PLLCFGR_PLL1FRACEN          (0x1UL << 0) 
#define RCC_PLLCFGR_PLL1FRACEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_PLLCFGR_PLL1VCOSEL          (0x1UL << 1) 
#define RCC_PLLCFGR_PLL1VCOSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_PLLCFGR_PLL1RGE          (0x3UL << 2) 
#define RCC_PLLCFGR_PLL1RGE_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define RCC_PLLCFGR_PLL2FRACEN          (0x1UL << 4) 
#define RCC_PLLCFGR_PLL2FRACEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_PLLCFGR_PLL2VCOSEL          (0x1UL << 5) 
#define RCC_PLLCFGR_PLL2VCOSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_PLLCFGR_PLL2RGE          (0x3UL << 6) 
#define RCC_PLLCFGR_PLL2RGE_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define RCC_PLLCFGR_PLL3FRACEN          (0x1UL << 8) 
#define RCC_PLLCFGR_PLL3FRACEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_PLLCFGR_PLL3VCOSEL          (0x1UL << 9) 
#define RCC_PLLCFGR_PLL3VCOSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_PLLCFGR_PLL3RGE          (0x3UL << 10) 
#define RCC_PLLCFGR_PLL3RGE_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define RCC_PLLCFGR_DIVP1EN          (0x1UL << 16) 
#define RCC_PLLCFGR_DIVP1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_PLLCFGR_DIVQ1EN          (0x1UL << 17) 
#define RCC_PLLCFGR_DIVQ1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_PLLCFGR_DIVR1EN          (0x1UL << 18) 
#define RCC_PLLCFGR_DIVR1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_PLLCFGR_DIVP2EN          (0x1UL << 19) 
#define RCC_PLLCFGR_DIVP2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_PLLCFGR_DIVQ2EN          (0x1UL << 20) 
#define RCC_PLLCFGR_DIVQ2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_PLLCFGR_DIVR2EN          (0x1UL << 21) 
#define RCC_PLLCFGR_DIVR2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_PLLCFGR_DIVP3EN          (0x1UL << 22) 
#define RCC_PLLCFGR_DIVP3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_PLLCFGR_DIVQ3EN          (0x1UL << 23) 
#define RCC_PLLCFGR_DIVQ3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_PLLCFGR_DIVR3EN          (0x1UL << 24) 
#define RCC_PLLCFGR_DIVR3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_PLL1DIVR_DIVN1          (0x1FFUL << 0) 
#define RCC_PLL1DIVR_DIVN1_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define RCC_PLL1DIVR_DIVP1          (0x7FUL << 9) 
#define RCC_PLL1DIVR_DIVP1_VAL(X) (((uint32_t)(X) & 0x7FUL) << 9)
#define RCC_PLL1DIVR_DIVQ1          (0x7FUL << 16) 
#define RCC_PLL1DIVR_DIVQ1_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define RCC_PLL1DIVR_DIVR1          (0x7FUL << 24) 
#define RCC_PLL1DIVR_DIVR1_VAL(X) (((uint32_t)(X) & 0x7FUL) << 24)
#define RCC_PLL1FRACR_FRACN1          (0x1FFFUL << 3) 
#define RCC_PLL1FRACR_FRACN1_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 3)
#define RCC_PLL2DIVR_DIVN1          (0x1FFUL << 0) 
#define RCC_PLL2DIVR_DIVN1_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define RCC_PLL2DIVR_DIVP1          (0x7FUL << 9) 
#define RCC_PLL2DIVR_DIVP1_VAL(X) (((uint32_t)(X) & 0x7FUL) << 9)
#define RCC_PLL2DIVR_DIVQ1          (0x7FUL << 16) 
#define RCC_PLL2DIVR_DIVQ1_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define RCC_PLL2DIVR_DIVR1          (0x7FUL << 24) 
#define RCC_PLL2DIVR_DIVR1_VAL(X) (((uint32_t)(X) & 0x7FUL) << 24)
#define RCC_PLL2FRACR_FRACN2          (0x1FFFUL << 3) 
#define RCC_PLL2FRACR_FRACN2_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 3)
#define RCC_PLL3DIVR_DIVN3          (0x1FFUL << 0) 
#define RCC_PLL3DIVR_DIVN3_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define RCC_PLL3DIVR_DIVP3          (0x7FUL << 9) 
#define RCC_PLL3DIVR_DIVP3_VAL(X) (((uint32_t)(X) & 0x7FUL) << 9)
#define RCC_PLL3DIVR_DIVQ3          (0x7FUL << 16) 
#define RCC_PLL3DIVR_DIVQ3_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define RCC_PLL3DIVR_DIVR3          (0x7FUL << 24) 
#define RCC_PLL3DIVR_DIVR3_VAL(X) (((uint32_t)(X) & 0x7FUL) << 24)
#define RCC_PLL3FRACR_FRACN3          (0x1FFFUL << 3) 
#define RCC_PLL3FRACR_FRACN3_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 3)
#define RCC_D1CCIPR_FMCSRC          (0x3UL << 0) 
#define RCC_D1CCIPR_FMCSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define RCC_D1CCIPR_QSPISRC          (0x3UL << 4) 
#define RCC_D1CCIPR_QSPISRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define RCC_D1CCIPR_SDMMCSRC          (0x1UL << 16) 
#define RCC_D1CCIPR_SDMMCSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_D1CCIPR_CKPERSRC          (0x3UL << 28) 
#define RCC_D1CCIPR_CKPERSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define RCC_D2CCIP1R_SAI1SRC          (0x7UL << 0) 
#define RCC_D2CCIP1R_SAI1SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define RCC_D2CCIP1R_SAI23SRC          (0x7UL << 6) 
#define RCC_D2CCIP1R_SAI23SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 6)
#define RCC_D2CCIP1R_SPI123SRC          (0x7UL << 12) 
#define RCC_D2CCIP1R_SPI123SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define RCC_D2CCIP1R_SPI45SRC          (0x7UL << 16) 
#define RCC_D2CCIP1R_SPI45SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define RCC_D2CCIP1R_SPDIFSRC          (0x3UL << 20) 
#define RCC_D2CCIP1R_SPDIFSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define RCC_D2CCIP1R_DFSDM1SRC          (0x1UL << 24) 
#define RCC_D2CCIP1R_DFSDM1SRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_D2CCIP1R_FDCANSRC          (0x3UL << 28) 
#define RCC_D2CCIP1R_FDCANSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define RCC_D2CCIP1R_SWPSRC          (0x1UL << 31) 
#define RCC_D2CCIP1R_SWPSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_D2CCIP2R_USART234578SRC          (0x7UL << 0) 
#define RCC_D2CCIP2R_USART234578SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define RCC_D2CCIP2R_USART16SRC          (0x7UL << 3) 
#define RCC_D2CCIP2R_USART16SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define RCC_D2CCIP2R_RNGSRC          (0x3UL << 8) 
#define RCC_D2CCIP2R_RNGSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define RCC_D2CCIP2R_I2C123SRC          (0x3UL << 12) 
#define RCC_D2CCIP2R_I2C123SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define RCC_D2CCIP2R_USBSRC          (0x3UL << 20) 
#define RCC_D2CCIP2R_USBSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define RCC_D2CCIP2R_CECSRC          (0x3UL << 22) 
#define RCC_D2CCIP2R_CECSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define RCC_D2CCIP2R_LPTIM1SRC          (0x7UL << 28) 
#define RCC_D2CCIP2R_LPTIM1SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define RCC_D3CCIPR_LPUART1SRC          (0x7UL << 0) 
#define RCC_D3CCIPR_LPUART1SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define RCC_D3CCIPR_I2C4SRC          (0x3UL << 8) 
#define RCC_D3CCIPR_I2C4SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define RCC_D3CCIPR_LPTIM2SRC          (0x7UL << 10) 
#define RCC_D3CCIPR_LPTIM2SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define RCC_D3CCIPR_LPTIM345SRC          (0x7UL << 13) 
#define RCC_D3CCIPR_LPTIM345SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 13)
#define RCC_D3CCIPR_ADCSRC          (0x3UL << 16) 
#define RCC_D3CCIPR_ADCSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define RCC_D3CCIPR_SAI4ASRC          (0x7UL << 21) 
#define RCC_D3CCIPR_SAI4ASRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define RCC_D3CCIPR_SAI4BSRC          (0x7UL << 24) 
#define RCC_D3CCIPR_SAI4BSRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define RCC_D3CCIPR_SPI6SRC          (0x7UL << 28) 
#define RCC_D3CCIPR_SPI6SRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define RCC_CIER_LSIRDYIE          (0x1UL << 0) 
#define RCC_CIER_LSIRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_CIER_LSERDYIE          (0x1UL << 1) 
#define RCC_CIER_LSERDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_CIER_HSIRDYIE          (0x1UL << 2) 
#define RCC_CIER_HSIRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_CIER_HSERDYIE          (0x1UL << 3) 
#define RCC_CIER_HSERDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_CIER_CSIRDYIE          (0x1UL << 4) 
#define RCC_CIER_CSIRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_CIER_RC48RDYIE          (0x1UL << 5) 
#define RCC_CIER_RC48RDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_CIER_PLL1RDYIE          (0x1UL << 6) 
#define RCC_CIER_PLL1RDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_CIER_PLL2RDYIE          (0x1UL << 7) 
#define RCC_CIER_PLL2RDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_CIER_PLL3RDYIE          (0x1UL << 8) 
#define RCC_CIER_PLL3RDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_CIER_LSECSSIE          (0x1UL << 9) 
#define RCC_CIER_LSECSSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_CIFR_LSIRDYF          (0x1UL << 0) 
#define RCC_CIFR_LSIRDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_CIFR_LSERDYF          (0x1UL << 1) 
#define RCC_CIFR_LSERDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_CIFR_HSIRDYF          (0x1UL << 2) 
#define RCC_CIFR_HSIRDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_CIFR_HSERDYF          (0x1UL << 3) 
#define RCC_CIFR_HSERDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_CIFR_CSIRDY          (0x1UL << 4) 
#define RCC_CIFR_CSIRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_CIFR_RC48RDYF          (0x1UL << 5) 
#define RCC_CIFR_RC48RDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_CIFR_PLL1RDYF          (0x1UL << 6) 
#define RCC_CIFR_PLL1RDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_CIFR_PLL2RDYF          (0x1UL << 7) 
#define RCC_CIFR_PLL2RDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_CIFR_PLL3RDYF          (0x1UL << 8) 
#define RCC_CIFR_PLL3RDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_CIFR_LSECSSF          (0x1UL << 9) 
#define RCC_CIFR_LSECSSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_CIFR_HSECSSF          (0x1UL << 10) 
#define RCC_CIFR_HSECSSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_CICR_LSIRDYC          (0x1UL << 0) 
#define RCC_CICR_LSIRDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_CICR_LSERDYC          (0x1UL << 1) 
#define RCC_CICR_LSERDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_CICR_HSIRDYC          (0x1UL << 2) 
#define RCC_CICR_HSIRDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_CICR_HSERDYC          (0x1UL << 3) 
#define RCC_CICR_HSERDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_CICR_HSE_ready_Interrupt_Clear          (0x1UL << 4) 
#define RCC_CICR_HSE_ready_Interrupt_Clear_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_CICR_RC48RDYC          (0x1UL << 5) 
#define RCC_CICR_RC48RDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_CICR_PLL1RDYC          (0x1UL << 6) 
#define RCC_CICR_PLL1RDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_CICR_PLL2RDYC          (0x1UL << 7) 
#define RCC_CICR_PLL2RDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_CICR_PLL3RDYC          (0x1UL << 8) 
#define RCC_CICR_PLL3RDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_CICR_LSECSSC          (0x1UL << 9) 
#define RCC_CICR_LSECSSC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_CICR_HSECSSC          (0x1UL << 10) 
#define RCC_CICR_HSECSSC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_BDCR_LSEON          (0x1UL << 0) 
#define RCC_BDCR_LSEON_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_BDCR_LSERDY          (0x1UL << 1) 
#define RCC_BDCR_LSERDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_BDCR_LSEBYP          (0x1UL << 2) 
#define RCC_BDCR_LSEBYP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_BDCR_LSEDRV          (0x3UL << 3) 
#define RCC_BDCR_LSEDRV_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define RCC_BDCR_LSECSSON          (0x1UL << 5) 
#define RCC_BDCR_LSECSSON_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_BDCR_LSECSSD          (0x1UL << 6) 
#define RCC_BDCR_LSECSSD_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_BDCR_RTCSRC          (0x3UL << 8) 
#define RCC_BDCR_RTCSRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define RCC_BDCR_RTCEN          (0x1UL << 15) 
#define RCC_BDCR_RTCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_BDCR_VSWRST          (0x1UL << 16) 
#define RCC_BDCR_VSWRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_CSR_LSION          (0x1UL << 0) 
#define RCC_CSR_LSION_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_CSR_LSIRDY          (0x1UL << 1) 
#define RCC_CSR_LSIRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_AHB3RSTR_MDMARST          (0x1UL << 0) 
#define RCC_AHB3RSTR_MDMARST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB3RSTR_DMA2DRST          (0x1UL << 4) 
#define RCC_AHB3RSTR_DMA2DRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB3RSTR_JPGDECRST          (0x1UL << 5) 
#define RCC_AHB3RSTR_JPGDECRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB3RSTR_FMCRST          (0x1UL << 12) 
#define RCC_AHB3RSTR_FMCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_AHB3RSTR_QSPIRST          (0x1UL << 14) 
#define RCC_AHB3RSTR_QSPIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_AHB3RSTR_SDMMC1RST          (0x1UL << 16) 
#define RCC_AHB3RSTR_SDMMC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_AHB3RSTR_CPURST          (0x1UL << 31) 
#define RCC_AHB3RSTR_CPURST_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_AHB1RSTR_DMA1RST          (0x1UL << 0) 
#define RCC_AHB1RSTR_DMA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB1RSTR_DMA2RST          (0x1UL << 1) 
#define RCC_AHB1RSTR_DMA2RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_AHB1RSTR_ADC12RST          (0x1UL << 5) 
#define RCC_AHB1RSTR_ADC12RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB1RSTR_ETH1MACRST          (0x1UL << 15) 
#define RCC_AHB1RSTR_ETH1MACRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_AHB1RSTR_USB1OTGRST          (0x1UL << 25) 
#define RCC_AHB1RSTR_USB1OTGRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_AHB1RSTR_USB2OTGRST          (0x1UL << 27) 
#define RCC_AHB1RSTR_USB2OTGRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_AHB2RSTR_CAMITFRST          (0x1UL << 0) 
#define RCC_AHB2RSTR_CAMITFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB2RSTR_CRYPTRST          (0x1UL << 4) 
#define RCC_AHB2RSTR_CRYPTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB2RSTR_HASHRST          (0x1UL << 5) 
#define RCC_AHB2RSTR_HASHRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB2RSTR_RNGRST          (0x1UL << 6) 
#define RCC_AHB2RSTR_RNGRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_AHB2RSTR_SDMMC2RST          (0x1UL << 9) 
#define RCC_AHB2RSTR_SDMMC2RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_AHB4RSTR_GPIOARST          (0x1UL << 0) 
#define RCC_AHB4RSTR_GPIOARST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB4RSTR_GPIOBRST          (0x1UL << 1) 
#define RCC_AHB4RSTR_GPIOBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_AHB4RSTR_GPIOCRST          (0x1UL << 2) 
#define RCC_AHB4RSTR_GPIOCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_AHB4RSTR_GPIODRST          (0x1UL << 3) 
#define RCC_AHB4RSTR_GPIODRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_AHB4RSTR_GPIOERST          (0x1UL << 4) 
#define RCC_AHB4RSTR_GPIOERST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB4RSTR_GPIOFRST          (0x1UL << 5) 
#define RCC_AHB4RSTR_GPIOFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB4RSTR_GPIOGRST          (0x1UL << 6) 
#define RCC_AHB4RSTR_GPIOGRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_AHB4RSTR_GPIOHRST          (0x1UL << 7) 
#define RCC_AHB4RSTR_GPIOHRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_AHB4RSTR_GPIOIRST          (0x1UL << 8) 
#define RCC_AHB4RSTR_GPIOIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_AHB4RSTR_GPIOJRST          (0x1UL << 9) 
#define RCC_AHB4RSTR_GPIOJRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_AHB4RSTR_GPIOKRST          (0x1UL << 10) 
#define RCC_AHB4RSTR_GPIOKRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_AHB4RSTR_CRCRST          (0x1UL << 19) 
#define RCC_AHB4RSTR_CRCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_AHB4RSTR_BDMARST          (0x1UL << 21) 
#define RCC_AHB4RSTR_BDMARST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_AHB4RSTR_ADC3RST          (0x1UL << 24) 
#define RCC_AHB4RSTR_ADC3RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_AHB4RSTR_HSEMRST          (0x1UL << 25) 
#define RCC_AHB4RSTR_HSEMRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_APB3RSTR_LTDCRST          (0x1UL << 3) 
#define RCC_APB3RSTR_LTDCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB1LRSTR_TIM2RST          (0x1UL << 0) 
#define RCC_APB1LRSTR_TIM2RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_APB1LRSTR_TIM3RST          (0x1UL << 1) 
#define RCC_APB1LRSTR_TIM3RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB1LRSTR_TIM4RST          (0x1UL << 2) 
#define RCC_APB1LRSTR_TIM4RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_APB1LRSTR_TIM5RST          (0x1UL << 3) 
#define RCC_APB1LRSTR_TIM5RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB1LRSTR_TIM6RST          (0x1UL << 4) 
#define RCC_APB1LRSTR_TIM6RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB1LRSTR_TIM7RST          (0x1UL << 5) 
#define RCC_APB1LRSTR_TIM7RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB1LRSTR_TIM12RST          (0x1UL << 6) 
#define RCC_APB1LRSTR_TIM12RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_APB1LRSTR_TIM13RST          (0x1UL << 7) 
#define RCC_APB1LRSTR_TIM13RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_APB1LRSTR_TIM14RST          (0x1UL << 8) 
#define RCC_APB1LRSTR_TIM14RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_APB1LRSTR_LPTIM1RST          (0x1UL << 9) 
#define RCC_APB1LRSTR_LPTIM1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_APB1LRSTR_SPI2RST          (0x1UL << 14) 
#define RCC_APB1LRSTR_SPI2RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_APB1LRSTR_SPI3RST          (0x1UL << 15) 
#define RCC_APB1LRSTR_SPI3RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_APB1LRSTR_SPDIFRXRST          (0x1UL << 16) 
#define RCC_APB1LRSTR_SPDIFRXRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_APB1LRSTR_USART2RST          (0x1UL << 17) 
#define RCC_APB1LRSTR_USART2RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_APB1LRSTR_USART3RST          (0x1UL << 18) 
#define RCC_APB1LRSTR_USART3RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_APB1LRSTR_UART4RST          (0x1UL << 19) 
#define RCC_APB1LRSTR_UART4RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_APB1LRSTR_UART5RST          (0x1UL << 20) 
#define RCC_APB1LRSTR_UART5RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_APB1LRSTR_I2C1RST          (0x1UL << 21) 
#define RCC_APB1LRSTR_I2C1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_APB1LRSTR_I2C2RST          (0x1UL << 22) 
#define RCC_APB1LRSTR_I2C2RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_APB1LRSTR_I2C3RST          (0x1UL << 23) 
#define RCC_APB1LRSTR_I2C3RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_APB1LRSTR_CECRST          (0x1UL << 27) 
#define RCC_APB1LRSTR_CECRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_APB1LRSTR_DAC12RST          (0x1UL << 29) 
#define RCC_APB1LRSTR_DAC12RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_APB1LRSTR_USART7RST          (0x1UL << 30) 
#define RCC_APB1LRSTR_USART7RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_APB1LRSTR_USART8RST          (0x1UL << 31) 
#define RCC_APB1LRSTR_USART8RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_APB1HRSTR_CRSRST          (0x1UL << 1) 
#define RCC_APB1HRSTR_CRSRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB1HRSTR_SWPRST          (0x1UL << 2) 
#define RCC_APB1HRSTR_SWPRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_APB1HRSTR_OPAMPRST          (0x1UL << 4) 
#define RCC_APB1HRSTR_OPAMPRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB1HRSTR_MDIOSRST          (0x1UL << 5) 
#define RCC_APB1HRSTR_MDIOSRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB1HRSTR_FDCANRST          (0x1UL << 8) 
#define RCC_APB1HRSTR_FDCANRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_APB2RSTR_TIM1RST          (0x1UL << 0) 
#define RCC_APB2RSTR_TIM1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_APB2RSTR_TIM8RST          (0x1UL << 1) 
#define RCC_APB2RSTR_TIM8RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB2RSTR_USART1RST          (0x1UL << 4) 
#define RCC_APB2RSTR_USART1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB2RSTR_USART6RST          (0x1UL << 5) 
#define RCC_APB2RSTR_USART6RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB2RSTR_SPI1RST          (0x1UL << 12) 
#define RCC_APB2RSTR_SPI1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_APB2RSTR_SPI4RST          (0x1UL << 13) 
#define RCC_APB2RSTR_SPI4RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RCC_APB2RSTR_TIM15RST          (0x1UL << 16) 
#define RCC_APB2RSTR_TIM15RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_APB2RSTR_TIM16RST          (0x1UL << 17) 
#define RCC_APB2RSTR_TIM16RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_APB2RSTR_TIM17RST          (0x1UL << 18) 
#define RCC_APB2RSTR_TIM17RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_APB2RSTR_SPI5RST          (0x1UL << 20) 
#define RCC_APB2RSTR_SPI5RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_APB2RSTR_SAI1RST          (0x1UL << 22) 
#define RCC_APB2RSTR_SAI1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_APB2RSTR_SAI2RST          (0x1UL << 23) 
#define RCC_APB2RSTR_SAI2RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_APB2RSTR_SAI3RST          (0x1UL << 24) 
#define RCC_APB2RSTR_SAI3RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_APB2RSTR_DFSDM1RST          (0x1UL << 28) 
#define RCC_APB2RSTR_DFSDM1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_APB2RSTR_HRTIMRST          (0x1UL << 29) 
#define RCC_APB2RSTR_HRTIMRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_APB4RSTR_SYSCFGRST          (0x1UL << 1) 
#define RCC_APB4RSTR_SYSCFGRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB4RSTR_LPUART1RST          (0x1UL << 3) 
#define RCC_APB4RSTR_LPUART1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB4RSTR_SPI6RST          (0x1UL << 5) 
#define RCC_APB4RSTR_SPI6RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB4RSTR_I2C4RST          (0x1UL << 7) 
#define RCC_APB4RSTR_I2C4RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_APB4RSTR_LPTIM2RST          (0x1UL << 9) 
#define RCC_APB4RSTR_LPTIM2RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_APB4RSTR_LPTIM3RST          (0x1UL << 10) 
#define RCC_APB4RSTR_LPTIM3RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_APB4RSTR_LPTIM4RST          (0x1UL << 11) 
#define RCC_APB4RSTR_LPTIM4RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define RCC_APB4RSTR_LPTIM5RST          (0x1UL << 12) 
#define RCC_APB4RSTR_LPTIM5RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_APB4RSTR_COMP12RST          (0x1UL << 14) 
#define RCC_APB4RSTR_COMP12RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_APB4RSTR_VREFRST          (0x1UL << 15) 
#define RCC_APB4RSTR_VREFRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_APB4RSTR_SAI4RST          (0x1UL << 21) 
#define RCC_APB4RSTR_SAI4RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_GCR_WW1RSC          (0x1UL << 0) 
#define RCC_GCR_WW1RSC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_D3AMR_BDMAAMEN          (0x1UL << 0) 
#define RCC_D3AMR_BDMAAMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_D3AMR_LPUART1AMEN          (0x1UL << 3) 
#define RCC_D3AMR_LPUART1AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_D3AMR_SPI6AMEN          (0x1UL << 5) 
#define RCC_D3AMR_SPI6AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_D3AMR_I2C4AMEN          (0x1UL << 7) 
#define RCC_D3AMR_I2C4AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_D3AMR_LPTIM2AMEN          (0x1UL << 9) 
#define RCC_D3AMR_LPTIM2AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_D3AMR_LPTIM3AMEN          (0x1UL << 10) 
#define RCC_D3AMR_LPTIM3AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_D3AMR_LPTIM4AMEN          (0x1UL << 11) 
#define RCC_D3AMR_LPTIM4AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define RCC_D3AMR_LPTIM5AMEN          (0x1UL << 12) 
#define RCC_D3AMR_LPTIM5AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_D3AMR_COMP12AMEN          (0x1UL << 14) 
#define RCC_D3AMR_COMP12AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_D3AMR_VREFAMEN          (0x1UL << 15) 
#define RCC_D3AMR_VREFAMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_D3AMR_RTCAMEN          (0x1UL << 16) 
#define RCC_D3AMR_RTCAMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_D3AMR_CRCAMEN          (0x1UL << 19) 
#define RCC_D3AMR_CRCAMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_D3AMR_SAI4AMEN          (0x1UL << 21) 
#define RCC_D3AMR_SAI4AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_D3AMR_ADC3AMEN          (0x1UL << 24) 
#define RCC_D3AMR_ADC3AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_D3AMR_BKPRAMAMEN          (0x1UL << 28) 
#define RCC_D3AMR_BKPRAMAMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_D3AMR_SRAM4AMEN          (0x1UL << 29) 
#define RCC_D3AMR_SRAM4AMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_RSR_RMVF          (0x1UL << 16) 
#define RCC_RSR_RMVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_RSR_CPURSTF          (0x1UL << 17) 
#define RCC_RSR_CPURSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_RSR_D1RSTF          (0x1UL << 19) 
#define RCC_RSR_D1RSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_RSR_D2RSTF          (0x1UL << 20) 
#define RCC_RSR_D2RSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_RSR_BORRSTF          (0x1UL << 21) 
#define RCC_RSR_BORRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_RSR_PINRSTF          (0x1UL << 22) 
#define RCC_RSR_PINRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_RSR_PORRSTF          (0x1UL << 23) 
#define RCC_RSR_PORRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_RSR_SFTRSTF          (0x1UL << 24) 
#define RCC_RSR_SFTRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_RSR_IWDG1RSTF          (0x1UL << 26) 
#define RCC_RSR_IWDG1RSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define RCC_RSR_WWDG1RSTF          (0x1UL << 28) 
#define RCC_RSR_WWDG1RSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_RSR_LPWRRSTF          (0x1UL << 30) 
#define RCC_RSR_LPWRRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_AHB3ENR_MDMAEN          (0x1UL << 0) 
#define RCC_AHB3ENR_MDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB3ENR_DMA2DEN          (0x1UL << 4) 
#define RCC_AHB3ENR_DMA2DEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB3ENR_JPGDECEN          (0x1UL << 5) 
#define RCC_AHB3ENR_JPGDECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB3ENR_FMCEN          (0x1UL << 12) 
#define RCC_AHB3ENR_FMCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_AHB3ENR_QSPIEN          (0x1UL << 14) 
#define RCC_AHB3ENR_QSPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_AHB3ENR_SDMMC1EN          (0x1UL << 16) 
#define RCC_AHB3ENR_SDMMC1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_AHB1ENR_DMA1EN          (0x1UL << 0) 
#define RCC_AHB1ENR_DMA1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB1ENR_DMA2EN          (0x1UL << 1) 
#define RCC_AHB1ENR_DMA2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_AHB1ENR_ADC12EN          (0x1UL << 5) 
#define RCC_AHB1ENR_ADC12EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB1ENR_ETH1MACEN          (0x1UL << 15) 
#define RCC_AHB1ENR_ETH1MACEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_AHB1ENR_ETH1TXEN          (0x1UL << 16) 
#define RCC_AHB1ENR_ETH1TXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_AHB1ENR_ETH1RXEN          (0x1UL << 17) 
#define RCC_AHB1ENR_ETH1RXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_AHB1ENR_USB2OTGHSULPIEN          (0x1UL << 18) 
#define RCC_AHB1ENR_USB2OTGHSULPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_AHB1ENR_USB1OTGEN          (0x1UL << 25) 
#define RCC_AHB1ENR_USB1OTGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_AHB1ENR_USB1ULPIEN          (0x1UL << 26) 
#define RCC_AHB1ENR_USB1ULPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define RCC_AHB1ENR_USB2OTGEN          (0x1UL << 27) 
#define RCC_AHB1ENR_USB2OTGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_AHB1ENR_USB2ULPIEN          (0x1UL << 28) 
#define RCC_AHB1ENR_USB2ULPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_AHB2ENR_CAMITFEN          (0x1UL << 0) 
#define RCC_AHB2ENR_CAMITFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB2ENR_CRYPTEN          (0x1UL << 4) 
#define RCC_AHB2ENR_CRYPTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB2ENR_HASHEN          (0x1UL << 5) 
#define RCC_AHB2ENR_HASHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB2ENR_RNGEN          (0x1UL << 6) 
#define RCC_AHB2ENR_RNGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_AHB2ENR_SDMMC2EN          (0x1UL << 9) 
#define RCC_AHB2ENR_SDMMC2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_AHB2ENR_SRAM1EN          (0x1UL << 29) 
#define RCC_AHB2ENR_SRAM1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_AHB2ENR_SRAM2EN          (0x1UL << 30) 
#define RCC_AHB2ENR_SRAM2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_AHB2ENR_SRAM3EN          (0x1UL << 31) 
#define RCC_AHB2ENR_SRAM3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_AHB4ENR_GPIOAEN          (0x1UL << 0) 
#define RCC_AHB4ENR_GPIOAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB4ENR_GPIOBEN          (0x1UL << 1) 
#define RCC_AHB4ENR_GPIOBEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_AHB4ENR_GPIOCEN          (0x1UL << 2) 
#define RCC_AHB4ENR_GPIOCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_AHB4ENR_GPIODEN          (0x1UL << 3) 
#define RCC_AHB4ENR_GPIODEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_AHB4ENR_GPIOEEN          (0x1UL << 4) 
#define RCC_AHB4ENR_GPIOEEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB4ENR_GPIOFEN          (0x1UL << 5) 
#define RCC_AHB4ENR_GPIOFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB4ENR_GPIOGEN          (0x1UL << 6) 
#define RCC_AHB4ENR_GPIOGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_AHB4ENR_GPIOHEN          (0x1UL << 7) 
#define RCC_AHB4ENR_GPIOHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_AHB4ENR_GPIOIEN          (0x1UL << 8) 
#define RCC_AHB4ENR_GPIOIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_AHB4ENR_GPIOJEN          (0x1UL << 9) 
#define RCC_AHB4ENR_GPIOJEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_AHB4ENR_GPIOKEN          (0x1UL << 10) 
#define RCC_AHB4ENR_GPIOKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_AHB4ENR_CRCEN          (0x1UL << 19) 
#define RCC_AHB4ENR_CRCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_AHB4ENR_BDMAEN          (0x1UL << 21) 
#define RCC_AHB4ENR_BDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_AHB4ENR_ADC3EN          (0x1UL << 24) 
#define RCC_AHB4ENR_ADC3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_AHB4ENR_HSEMEN          (0x1UL << 25) 
#define RCC_AHB4ENR_HSEMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_AHB4ENR_BKPRAMEN          (0x1UL << 28) 
#define RCC_AHB4ENR_BKPRAMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_APB3ENR_LTDCEN          (0x1UL << 3) 
#define RCC_APB3ENR_LTDCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB3ENR_WWDG1EN          (0x1UL << 6) 
#define RCC_APB3ENR_WWDG1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_APB1LENR_TIM2EN          (0x1UL << 0) 
#define RCC_APB1LENR_TIM2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_APB1LENR_TIM3EN          (0x1UL << 1) 
#define RCC_APB1LENR_TIM3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB1LENR_TIM4EN          (0x1UL << 2) 
#define RCC_APB1LENR_TIM4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_APB1LENR_TIM5EN          (0x1UL << 3) 
#define RCC_APB1LENR_TIM5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB1LENR_TIM6EN          (0x1UL << 4) 
#define RCC_APB1LENR_TIM6EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB1LENR_TIM7EN          (0x1UL << 5) 
#define RCC_APB1LENR_TIM7EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB1LENR_TIM12EN          (0x1UL << 6) 
#define RCC_APB1LENR_TIM12EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_APB1LENR_TIM13EN          (0x1UL << 7) 
#define RCC_APB1LENR_TIM13EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_APB1LENR_TIM14EN          (0x1UL << 8) 
#define RCC_APB1LENR_TIM14EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_APB1LENR_LPTIM1EN          (0x1UL << 9) 
#define RCC_APB1LENR_LPTIM1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_APB1LENR_SPI2EN          (0x1UL << 14) 
#define RCC_APB1LENR_SPI2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_APB1LENR_SPI3EN          (0x1UL << 15) 
#define RCC_APB1LENR_SPI3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_APB1LENR_SPDIFRXEN          (0x1UL << 16) 
#define RCC_APB1LENR_SPDIFRXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_APB1LENR_USART2EN          (0x1UL << 17) 
#define RCC_APB1LENR_USART2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_APB1LENR_USART3EN          (0x1UL << 18) 
#define RCC_APB1LENR_USART3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_APB1LENR_UART4EN          (0x1UL << 19) 
#define RCC_APB1LENR_UART4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_APB1LENR_UART5EN          (0x1UL << 20) 
#define RCC_APB1LENR_UART5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_APB1LENR_I2C1EN          (0x1UL << 21) 
#define RCC_APB1LENR_I2C1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_APB1LENR_I2C2EN          (0x1UL << 22) 
#define RCC_APB1LENR_I2C2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_APB1LENR_I2C3EN          (0x1UL << 23) 
#define RCC_APB1LENR_I2C3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_APB1LENR_CECEN          (0x1UL << 27) 
#define RCC_APB1LENR_CECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_APB1LENR_DAC12EN          (0x1UL << 29) 
#define RCC_APB1LENR_DAC12EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_APB1LENR_USART7EN          (0x1UL << 30) 
#define RCC_APB1LENR_USART7EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_APB1LENR_USART8EN          (0x1UL << 31) 
#define RCC_APB1LENR_USART8EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_APB1HENR_CRSEN          (0x1UL << 1) 
#define RCC_APB1HENR_CRSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB1HENR_SWPEN          (0x1UL << 2) 
#define RCC_APB1HENR_SWPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_APB1HENR_OPAMPEN          (0x1UL << 4) 
#define RCC_APB1HENR_OPAMPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB1HENR_MDIOSEN          (0x1UL << 5) 
#define RCC_APB1HENR_MDIOSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB1HENR_FDCANEN          (0x1UL << 8) 
#define RCC_APB1HENR_FDCANEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_APB2ENR_TIM1EN          (0x1UL << 0) 
#define RCC_APB2ENR_TIM1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_APB2ENR_TIM8EN          (0x1UL << 1) 
#define RCC_APB2ENR_TIM8EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB2ENR_USART1EN          (0x1UL << 4) 
#define RCC_APB2ENR_USART1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB2ENR_USART6EN          (0x1UL << 5) 
#define RCC_APB2ENR_USART6EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB2ENR_SPI1EN          (0x1UL << 12) 
#define RCC_APB2ENR_SPI1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_APB2ENR_SPI4EN          (0x1UL << 13) 
#define RCC_APB2ENR_SPI4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RCC_APB2ENR_TIM16EN          (0x1UL << 17) 
#define RCC_APB2ENR_TIM16EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_APB2ENR_TIM15EN          (0x1UL << 16) 
#define RCC_APB2ENR_TIM15EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_APB2ENR_TIM17EN          (0x1UL << 18) 
#define RCC_APB2ENR_TIM17EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_APB2ENR_SPI5EN          (0x1UL << 20) 
#define RCC_APB2ENR_SPI5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_APB2ENR_SAI1EN          (0x1UL << 22) 
#define RCC_APB2ENR_SAI1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_APB2ENR_SAI2EN          (0x1UL << 23) 
#define RCC_APB2ENR_SAI2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_APB2ENR_SAI3EN          (0x1UL << 24) 
#define RCC_APB2ENR_SAI3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_APB2ENR_DFSDM1EN          (0x1UL << 28) 
#define RCC_APB2ENR_DFSDM1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_APB2ENR_HRTIMEN          (0x1UL << 29) 
#define RCC_APB2ENR_HRTIMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_APB4ENR_SYSCFGEN          (0x1UL << 1) 
#define RCC_APB4ENR_SYSCFGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB4ENR_LPUART1EN          (0x1UL << 3) 
#define RCC_APB4ENR_LPUART1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB4ENR_SPI6EN          (0x1UL << 5) 
#define RCC_APB4ENR_SPI6EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB4ENR_I2C4EN          (0x1UL << 7) 
#define RCC_APB4ENR_I2C4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_APB4ENR_LPTIM2EN          (0x1UL << 9) 
#define RCC_APB4ENR_LPTIM2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_APB4ENR_LPTIM3EN          (0x1UL << 10) 
#define RCC_APB4ENR_LPTIM3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_APB4ENR_LPTIM4EN          (0x1UL << 11) 
#define RCC_APB4ENR_LPTIM4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define RCC_APB4ENR_LPTIM5EN          (0x1UL << 12) 
#define RCC_APB4ENR_LPTIM5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_APB4ENR_COMP12EN          (0x1UL << 14) 
#define RCC_APB4ENR_COMP12EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_APB4ENR_VREFEN          (0x1UL << 15) 
#define RCC_APB4ENR_VREFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_APB4ENR_RTCAPBEN          (0x1UL << 16) 
#define RCC_APB4ENR_RTCAPBEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_APB4ENR_SAI4EN          (0x1UL << 21) 
#define RCC_APB4ENR_SAI4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_AHB3LPENR_MDMALPEN          (0x1UL << 0) 
#define RCC_AHB3LPENR_MDMALPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB3LPENR_DMA2DLPEN          (0x1UL << 4) 
#define RCC_AHB3LPENR_DMA2DLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB3LPENR_JPGDECLPEN          (0x1UL << 5) 
#define RCC_AHB3LPENR_JPGDECLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB3LPENR_FLASHLPEN          (0x1UL << 8) 
#define RCC_AHB3LPENR_FLASHLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_AHB3LPENR_FMCLPEN          (0x1UL << 12) 
#define RCC_AHB3LPENR_FMCLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_AHB3LPENR_QSPILPEN          (0x1UL << 14) 
#define RCC_AHB3LPENR_QSPILPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_AHB3LPENR_SDMMC1LPEN          (0x1UL << 16) 
#define RCC_AHB3LPENR_SDMMC1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_AHB3LPENR_D1DTCM1LPEN          (0x1UL << 28) 
#define RCC_AHB3LPENR_D1DTCM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_AHB3LPENR_DTCM2LPEN          (0x1UL << 29) 
#define RCC_AHB3LPENR_DTCM2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_AHB3LPENR_ITCMLPEN          (0x1UL << 30) 
#define RCC_AHB3LPENR_ITCMLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_AHB3LPENR_AXISRAMLPEN          (0x1UL << 31) 
#define RCC_AHB3LPENR_AXISRAMLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_AHB1LPENR_DMA1LPEN          (0x1UL << 0) 
#define RCC_AHB1LPENR_DMA1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB1LPENR_DMA2LPEN          (0x1UL << 1) 
#define RCC_AHB1LPENR_DMA2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_AHB1LPENR_ADC12LPEN          (0x1UL << 5) 
#define RCC_AHB1LPENR_ADC12LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB1LPENR_ETH1MACLPEN          (0x1UL << 15) 
#define RCC_AHB1LPENR_ETH1MACLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_AHB1LPENR_ETH1TXLPEN          (0x1UL << 16) 
#define RCC_AHB1LPENR_ETH1TXLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_AHB1LPENR_ETH1RXLPEN          (0x1UL << 17) 
#define RCC_AHB1LPENR_ETH1RXLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_AHB1LPENR_USB1OTGHSLPEN          (0x1UL << 25) 
#define RCC_AHB1LPENR_USB1OTGHSLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_AHB1LPENR_USB1OTGHSULPILPEN          (0x1UL << 26) 
#define RCC_AHB1LPENR_USB1OTGHSULPILPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define RCC_AHB1LPENR_USB2OTGHSLPEN          (0x1UL << 27) 
#define RCC_AHB1LPENR_USB2OTGHSLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_AHB1LPENR_USB2OTGHSULPILPEN          (0x1UL << 28) 
#define RCC_AHB1LPENR_USB2OTGHSULPILPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_AHB2LPENR_CAMITFLPEN          (0x1UL << 0) 
#define RCC_AHB2LPENR_CAMITFLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB2LPENR_CRYPTLPEN          (0x1UL << 4) 
#define RCC_AHB2LPENR_CRYPTLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB2LPENR_HASHLPEN          (0x1UL << 5) 
#define RCC_AHB2LPENR_HASHLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB2LPENR_SDMMC2LPEN          (0x1UL << 9) 
#define RCC_AHB2LPENR_SDMMC2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_AHB2LPENR_RNGLPEN          (0x1UL << 6) 
#define RCC_AHB2LPENR_RNGLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_AHB2LPENR_SRAM1LPEN          (0x1UL << 29) 
#define RCC_AHB2LPENR_SRAM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_AHB2LPENR_SRAM2LPEN          (0x1UL << 30) 
#define RCC_AHB2LPENR_SRAM2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_AHB2LPENR_SRAM3LPEN          (0x1UL << 31) 
#define RCC_AHB2LPENR_SRAM3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_AHB4LPENR_GPIOALPEN          (0x1UL << 0) 
#define RCC_AHB4LPENR_GPIOALPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_AHB4LPENR_GPIOBLPEN          (0x1UL << 1) 
#define RCC_AHB4LPENR_GPIOBLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_AHB4LPENR_GPIOCLPEN          (0x1UL << 2) 
#define RCC_AHB4LPENR_GPIOCLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_AHB4LPENR_GPIODLPEN          (0x1UL << 3) 
#define RCC_AHB4LPENR_GPIODLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_AHB4LPENR_GPIOELPEN          (0x1UL << 4) 
#define RCC_AHB4LPENR_GPIOELPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_AHB4LPENR_GPIOFLPEN          (0x1UL << 5) 
#define RCC_AHB4LPENR_GPIOFLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_AHB4LPENR_GPIOGLPEN          (0x1UL << 6) 
#define RCC_AHB4LPENR_GPIOGLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_AHB4LPENR_GPIOHLPEN          (0x1UL << 7) 
#define RCC_AHB4LPENR_GPIOHLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_AHB4LPENR_GPIOILPEN          (0x1UL << 8) 
#define RCC_AHB4LPENR_GPIOILPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_AHB4LPENR_GPIOJLPEN          (0x1UL << 9) 
#define RCC_AHB4LPENR_GPIOJLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_AHB4LPENR_GPIOKLPEN          (0x1UL << 10) 
#define RCC_AHB4LPENR_GPIOKLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_AHB4LPENR_CRCLPEN          (0x1UL << 19) 
#define RCC_AHB4LPENR_CRCLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_AHB4LPENR_BDMALPEN          (0x1UL << 21) 
#define RCC_AHB4LPENR_BDMALPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_AHB4LPENR_ADC3LPEN          (0x1UL << 24) 
#define RCC_AHB4LPENR_ADC3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_AHB4LPENR_BKPRAMLPEN          (0x1UL << 28) 
#define RCC_AHB4LPENR_BKPRAMLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_AHB4LPENR_SRAM4LPEN          (0x1UL << 29) 
#define RCC_AHB4LPENR_SRAM4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_APB3LPENR_LTDCLPEN          (0x1UL << 3) 
#define RCC_APB3LPENR_LTDCLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB3LPENR_WWDG1LPEN          (0x1UL << 6) 
#define RCC_APB3LPENR_WWDG1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_APB1LLPENR_TIM2LPEN          (0x1UL << 0) 
#define RCC_APB1LLPENR_TIM2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_APB1LLPENR_TIM3LPEN          (0x1UL << 1) 
#define RCC_APB1LLPENR_TIM3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB1LLPENR_TIM4LPEN          (0x1UL << 2) 
#define RCC_APB1LLPENR_TIM4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_APB1LLPENR_TIM5LPEN          (0x1UL << 3) 
#define RCC_APB1LLPENR_TIM5LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB1LLPENR_TIM6LPEN          (0x1UL << 4) 
#define RCC_APB1LLPENR_TIM6LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB1LLPENR_TIM7LPEN          (0x1UL << 5) 
#define RCC_APB1LLPENR_TIM7LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB1LLPENR_TIM12LPEN          (0x1UL << 6) 
#define RCC_APB1LLPENR_TIM12LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_APB1LLPENR_TIM13LPEN          (0x1UL << 7) 
#define RCC_APB1LLPENR_TIM13LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_APB1LLPENR_TIM14LPEN          (0x1UL << 8) 
#define RCC_APB1LLPENR_TIM14LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_APB1LLPENR_LPTIM1LPEN          (0x1UL << 9) 
#define RCC_APB1LLPENR_LPTIM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_APB1LLPENR_SPI2LPEN          (0x1UL << 14) 
#define RCC_APB1LLPENR_SPI2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_APB1LLPENR_SPI3LPEN          (0x1UL << 15) 
#define RCC_APB1LLPENR_SPI3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_APB1LLPENR_SPDIFRXLPEN          (0x1UL << 16) 
#define RCC_APB1LLPENR_SPDIFRXLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_APB1LLPENR_USART2LPEN          (0x1UL << 17) 
#define RCC_APB1LLPENR_USART2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_APB1LLPENR_USART3LPEN          (0x1UL << 18) 
#define RCC_APB1LLPENR_USART3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_APB1LLPENR_UART4LPEN          (0x1UL << 19) 
#define RCC_APB1LLPENR_UART4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_APB1LLPENR_UART5LPEN          (0x1UL << 20) 
#define RCC_APB1LLPENR_UART5LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_APB1LLPENR_I2C1LPEN          (0x1UL << 21) 
#define RCC_APB1LLPENR_I2C1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_APB1LLPENR_I2C2LPEN          (0x1UL << 22) 
#define RCC_APB1LLPENR_I2C2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_APB1LLPENR_I2C3LPEN          (0x1UL << 23) 
#define RCC_APB1LLPENR_I2C3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_APB1LLPENR_HDMICECLPEN          (0x1UL << 27) 
#define RCC_APB1LLPENR_HDMICECLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_APB1LLPENR_DAC12LPEN          (0x1UL << 29) 
#define RCC_APB1LLPENR_DAC12LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_APB1LLPENR_USART7LPEN          (0x1UL << 30) 
#define RCC_APB1LLPENR_USART7LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_APB1LLPENR_USART8LPEN          (0x1UL << 31) 
#define RCC_APB1LLPENR_USART8LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_APB1HLPENR_CRSLPEN          (0x1UL << 1) 
#define RCC_APB1HLPENR_CRSLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB1HLPENR_SWPLPEN          (0x1UL << 2) 
#define RCC_APB1HLPENR_SWPLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_APB1HLPENR_OPAMPLPEN          (0x1UL << 4) 
#define RCC_APB1HLPENR_OPAMPLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB1HLPENR_MDIOSLPEN          (0x1UL << 5) 
#define RCC_APB1HLPENR_MDIOSLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB1HLPENR_FDCANLPEN          (0x1UL << 8) 
#define RCC_APB1HLPENR_FDCANLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_APB2LPENR_TIM1LPEN          (0x1UL << 0) 
#define RCC_APB2LPENR_TIM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_APB2LPENR_TIM8LPEN          (0x1UL << 1) 
#define RCC_APB2LPENR_TIM8LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB2LPENR_USART1LPEN          (0x1UL << 4) 
#define RCC_APB2LPENR_USART1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_APB2LPENR_USART6LPEN          (0x1UL << 5) 
#define RCC_APB2LPENR_USART6LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB2LPENR_SPI1LPEN          (0x1UL << 12) 
#define RCC_APB2LPENR_SPI1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_APB2LPENR_SPI4LPEN          (0x1UL << 13) 
#define RCC_APB2LPENR_SPI4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RCC_APB2LPENR_TIM15LPEN          (0x1UL << 16) 
#define RCC_APB2LPENR_TIM15LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_APB2LPENR_TIM16LPEN          (0x1UL << 17) 
#define RCC_APB2LPENR_TIM16LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_APB2LPENR_TIM17LPEN          (0x1UL << 18) 
#define RCC_APB2LPENR_TIM17LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_APB2LPENR_SPI5LPEN          (0x1UL << 20) 
#define RCC_APB2LPENR_SPI5LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_APB2LPENR_SAI1LPEN          (0x1UL << 22) 
#define RCC_APB2LPENR_SAI1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_APB2LPENR_SAI2LPEN          (0x1UL << 23) 
#define RCC_APB2LPENR_SAI2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_APB2LPENR_SAI3LPEN          (0x1UL << 24) 
#define RCC_APB2LPENR_SAI3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_APB2LPENR_DFSDM1LPEN          (0x1UL << 28) 
#define RCC_APB2LPENR_DFSDM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_APB2LPENR_HRTIMLPEN          (0x1UL << 29) 
#define RCC_APB2LPENR_HRTIMLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_APB4LPENR_SYSCFGLPEN          (0x1UL << 1) 
#define RCC_APB4LPENR_SYSCFGLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_APB4LPENR_LPUART1LPEN          (0x1UL << 3) 
#define RCC_APB4LPENR_LPUART1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_APB4LPENR_SPI6LPEN          (0x1UL << 5) 
#define RCC_APB4LPENR_SPI6LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_APB4LPENR_I2C4LPEN          (0x1UL << 7) 
#define RCC_APB4LPENR_I2C4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_APB4LPENR_LPTIM2LPEN          (0x1UL << 9) 
#define RCC_APB4LPENR_LPTIM2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_APB4LPENR_LPTIM3LPEN          (0x1UL << 10) 
#define RCC_APB4LPENR_LPTIM3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_APB4LPENR_LPTIM4LPEN          (0x1UL << 11) 
#define RCC_APB4LPENR_LPTIM4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define RCC_APB4LPENR_LPTIM5LPEN          (0x1UL << 12) 
#define RCC_APB4LPENR_LPTIM5LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_APB4LPENR_COMP12LPEN          (0x1UL << 14) 
#define RCC_APB4LPENR_COMP12LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_APB4LPENR_VREFLPEN          (0x1UL << 15) 
#define RCC_APB4LPENR_VREFLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_APB4LPENR_RTCAPBLPEN          (0x1UL << 16) 
#define RCC_APB4LPENR_RTCAPBLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_APB4LPENR_SAI4LPEN          (0x1UL << 21) 
#define RCC_APB4LPENR_SAI4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_C1_RSR_RMVF          (0x1UL << 16) 
#define RCC_C1_RSR_RMVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_RSR_CPURSTF          (0x1UL << 17) 
#define RCC_C1_RSR_CPURSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_C1_RSR_D1RSTF          (0x1UL << 19) 
#define RCC_C1_RSR_D1RSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_C1_RSR_D2RSTF          (0x1UL << 20) 
#define RCC_C1_RSR_D2RSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_C1_RSR_BORRSTF          (0x1UL << 21) 
#define RCC_C1_RSR_BORRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_C1_RSR_PINRSTF          (0x1UL << 22) 
#define RCC_C1_RSR_PINRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_C1_RSR_PORRSTF          (0x1UL << 23) 
#define RCC_C1_RSR_PORRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_C1_RSR_SFTRSTF          (0x1UL << 24) 
#define RCC_C1_RSR_SFTRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_C1_RSR_IWDG1RSTF          (0x1UL << 26) 
#define RCC_C1_RSR_IWDG1RSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define RCC_C1_RSR_WWDG1RSTF          (0x1UL << 28) 
#define RCC_C1_RSR_WWDG1RSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_C1_RSR_LPWRRSTF          (0x1UL << 30) 
#define RCC_C1_RSR_LPWRRSTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_C1_AHB3ENR_MDMAEN          (0x1UL << 0) 
#define RCC_C1_AHB3ENR_MDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_AHB3ENR_DMA2DEN          (0x1UL << 4) 
#define RCC_C1_AHB3ENR_DMA2DEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_AHB3ENR_JPGDECEN          (0x1UL << 5) 
#define RCC_C1_AHB3ENR_JPGDECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_AHB3ENR_FMCEN          (0x1UL << 12) 
#define RCC_C1_AHB3ENR_FMCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_C1_AHB3ENR_QSPIEN          (0x1UL << 14) 
#define RCC_C1_AHB3ENR_QSPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_C1_AHB3ENR_SDMMC1EN          (0x1UL << 16) 
#define RCC_C1_AHB3ENR_SDMMC1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_AHB1ENR_DMA1EN          (0x1UL << 0) 
#define RCC_C1_AHB1ENR_DMA1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_AHB1ENR_DMA2EN          (0x1UL << 1) 
#define RCC_C1_AHB1ENR_DMA2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_AHB1ENR_ADC12EN          (0x1UL << 5) 
#define RCC_C1_AHB1ENR_ADC12EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_AHB1ENR_ETH1MACEN          (0x1UL << 15) 
#define RCC_C1_AHB1ENR_ETH1MACEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_C1_AHB1ENR_ETH1TXEN          (0x1UL << 16) 
#define RCC_C1_AHB1ENR_ETH1TXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_AHB1ENR_ETH1RXEN          (0x1UL << 17) 
#define RCC_C1_AHB1ENR_ETH1RXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_C1_AHB1ENR_USB1OTGEN          (0x1UL << 25) 
#define RCC_C1_AHB1ENR_USB1OTGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_C1_AHB1ENR_USB1ULPIEN          (0x1UL << 26) 
#define RCC_C1_AHB1ENR_USB1ULPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define RCC_C1_AHB1ENR_USB2OTGEN          (0x1UL << 27) 
#define RCC_C1_AHB1ENR_USB2OTGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_C1_AHB1ENR_USB2ULPIEN          (0x1UL << 28) 
#define RCC_C1_AHB1ENR_USB2ULPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_C1_AHB2ENR_CAMITFEN          (0x1UL << 0) 
#define RCC_C1_AHB2ENR_CAMITFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_AHB2ENR_CRYPTEN          (0x1UL << 4) 
#define RCC_C1_AHB2ENR_CRYPTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_AHB2ENR_HASHEN          (0x1UL << 5) 
#define RCC_C1_AHB2ENR_HASHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_AHB2ENR_RNGEN          (0x1UL << 6) 
#define RCC_C1_AHB2ENR_RNGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_C1_AHB2ENR_SDMMC2EN          (0x1UL << 9) 
#define RCC_C1_AHB2ENR_SDMMC2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_C1_AHB2ENR_SRAM1EN          (0x1UL << 29) 
#define RCC_C1_AHB2ENR_SRAM1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_C1_AHB2ENR_SRAM2EN          (0x1UL << 30) 
#define RCC_C1_AHB2ENR_SRAM2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_C1_AHB2ENR_SRAM3EN          (0x1UL << 31) 
#define RCC_C1_AHB2ENR_SRAM3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_C1_AHB4ENR_GPIOAEN          (0x1UL << 0) 
#define RCC_C1_AHB4ENR_GPIOAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_AHB4ENR_GPIOBEN          (0x1UL << 1) 
#define RCC_C1_AHB4ENR_GPIOBEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_AHB4ENR_GPIOCEN          (0x1UL << 2) 
#define RCC_C1_AHB4ENR_GPIOCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_C1_AHB4ENR_GPIODEN          (0x1UL << 3) 
#define RCC_C1_AHB4ENR_GPIODEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_C1_AHB4ENR_GPIOEEN          (0x1UL << 4) 
#define RCC_C1_AHB4ENR_GPIOEEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_AHB4ENR_GPIOFEN          (0x1UL << 5) 
#define RCC_C1_AHB4ENR_GPIOFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_AHB4ENR_GPIOGEN          (0x1UL << 6) 
#define RCC_C1_AHB4ENR_GPIOGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_C1_AHB4ENR_GPIOHEN          (0x1UL << 7) 
#define RCC_C1_AHB4ENR_GPIOHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_C1_AHB4ENR_GPIOIEN          (0x1UL << 8) 
#define RCC_C1_AHB4ENR_GPIOIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_C1_AHB4ENR_GPIOJEN          (0x1UL << 9) 
#define RCC_C1_AHB4ENR_GPIOJEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_C1_AHB4ENR_GPIOKEN          (0x1UL << 10) 
#define RCC_C1_AHB4ENR_GPIOKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_C1_AHB4ENR_CRCEN          (0x1UL << 19) 
#define RCC_C1_AHB4ENR_CRCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_C1_AHB4ENR_BDMAEN          (0x1UL << 21) 
#define RCC_C1_AHB4ENR_BDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_C1_AHB4ENR_ADC3EN          (0x1UL << 24) 
#define RCC_C1_AHB4ENR_ADC3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_C1_AHB4ENR_HSEMEN          (0x1UL << 25) 
#define RCC_C1_AHB4ENR_HSEMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_C1_AHB4ENR_BKPRAMEN          (0x1UL << 28) 
#define RCC_C1_AHB4ENR_BKPRAMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_C1_APB3ENR_LTDCEN          (0x1UL << 3) 
#define RCC_C1_APB3ENR_LTDCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_C1_APB3ENR_WWDG1EN          (0x1UL << 6) 
#define RCC_C1_APB3ENR_WWDG1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_C1_APB1LENR_TIM2EN          (0x1UL << 0) 
#define RCC_C1_APB1LENR_TIM2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_APB1LENR_TIM3EN          (0x1UL << 1) 
#define RCC_C1_APB1LENR_TIM3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_APB1LENR_TIM4EN          (0x1UL << 2) 
#define RCC_C1_APB1LENR_TIM4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_C1_APB1LENR_TIM5EN          (0x1UL << 3) 
#define RCC_C1_APB1LENR_TIM5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_C1_APB1LENR_TIM6EN          (0x1UL << 4) 
#define RCC_C1_APB1LENR_TIM6EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_APB1LENR_TIM7EN          (0x1UL << 5) 
#define RCC_C1_APB1LENR_TIM7EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_APB1LENR_TIM12EN          (0x1UL << 6) 
#define RCC_C1_APB1LENR_TIM12EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_C1_APB1LENR_TIM13EN          (0x1UL << 7) 
#define RCC_C1_APB1LENR_TIM13EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_C1_APB1LENR_TIM14EN          (0x1UL << 8) 
#define RCC_C1_APB1LENR_TIM14EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_C1_APB1LENR_LPTIM1EN          (0x1UL << 9) 
#define RCC_C1_APB1LENR_LPTIM1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_C1_APB1LENR_SPI2EN          (0x1UL << 14) 
#define RCC_C1_APB1LENR_SPI2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_C1_APB1LENR_SPI3EN          (0x1UL << 15) 
#define RCC_C1_APB1LENR_SPI3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_C1_APB1LENR_SPDIFRXEN          (0x1UL << 16) 
#define RCC_C1_APB1LENR_SPDIFRXEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_APB1LENR_USART2EN          (0x1UL << 17) 
#define RCC_C1_APB1LENR_USART2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_C1_APB1LENR_USART3EN          (0x1UL << 18) 
#define RCC_C1_APB1LENR_USART3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_C1_APB1LENR_UART4EN          (0x1UL << 19) 
#define RCC_C1_APB1LENR_UART4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_C1_APB1LENR_UART5EN          (0x1UL << 20) 
#define RCC_C1_APB1LENR_UART5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_C1_APB1LENR_I2C1EN          (0x1UL << 21) 
#define RCC_C1_APB1LENR_I2C1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_C1_APB1LENR_I2C2EN          (0x1UL << 22) 
#define RCC_C1_APB1LENR_I2C2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_C1_APB1LENR_I2C3EN          (0x1UL << 23) 
#define RCC_C1_APB1LENR_I2C3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_C1_APB1LENR_HDMICECEN          (0x1UL << 27) 
#define RCC_C1_APB1LENR_HDMICECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_C1_APB1LENR_DAC12EN          (0x1UL << 29) 
#define RCC_C1_APB1LENR_DAC12EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_C1_APB1LENR_USART7EN          (0x1UL << 30) 
#define RCC_C1_APB1LENR_USART7EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_C1_APB1LENR_USART8EN          (0x1UL << 31) 
#define RCC_C1_APB1LENR_USART8EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_C1_APB1HENR_CRSEN          (0x1UL << 1) 
#define RCC_C1_APB1HENR_CRSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_APB1HENR_SWPEN          (0x1UL << 2) 
#define RCC_C1_APB1HENR_SWPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_C1_APB1HENR_OPAMPEN          (0x1UL << 4) 
#define RCC_C1_APB1HENR_OPAMPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_APB1HENR_MDIOSEN          (0x1UL << 5) 
#define RCC_C1_APB1HENR_MDIOSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_APB1HENR_FDCANEN          (0x1UL << 8) 
#define RCC_C1_APB1HENR_FDCANEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_C1_APB2ENR_TIM1EN          (0x1UL << 0) 
#define RCC_C1_APB2ENR_TIM1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_APB2ENR_TIM8EN          (0x1UL << 1) 
#define RCC_C1_APB2ENR_TIM8EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_APB2ENR_USART1EN          (0x1UL << 4) 
#define RCC_C1_APB2ENR_USART1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_APB2ENR_USART6EN          (0x1UL << 5) 
#define RCC_C1_APB2ENR_USART6EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_APB2ENR_SPI1EN          (0x1UL << 12) 
#define RCC_C1_APB2ENR_SPI1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_C1_APB2ENR_SPI4EN          (0x1UL << 13) 
#define RCC_C1_APB2ENR_SPI4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RCC_C1_APB2ENR_TIM16EN          (0x1UL << 17) 
#define RCC_C1_APB2ENR_TIM16EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_C1_APB2ENR_TIM15EN          (0x1UL << 16) 
#define RCC_C1_APB2ENR_TIM15EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_APB2ENR_TIM17EN          (0x1UL << 18) 
#define RCC_C1_APB2ENR_TIM17EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_C1_APB2ENR_SPI5EN          (0x1UL << 20) 
#define RCC_C1_APB2ENR_SPI5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_C1_APB2ENR_SAI1EN          (0x1UL << 22) 
#define RCC_C1_APB2ENR_SAI1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_C1_APB2ENR_SAI2EN          (0x1UL << 23) 
#define RCC_C1_APB2ENR_SAI2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_C1_APB2ENR_SAI3EN          (0x1UL << 24) 
#define RCC_C1_APB2ENR_SAI3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_C1_APB2ENR_DFSDM1EN          (0x1UL << 28) 
#define RCC_C1_APB2ENR_DFSDM1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_C1_APB2ENR_HRTIMEN          (0x1UL << 29) 
#define RCC_C1_APB2ENR_HRTIMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_C1_APB4ENR_SYSCFGEN          (0x1UL << 1) 
#define RCC_C1_APB4ENR_SYSCFGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_APB4ENR_LPUART1EN          (0x1UL << 3) 
#define RCC_C1_APB4ENR_LPUART1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_C1_APB4ENR_SPI6EN          (0x1UL << 5) 
#define RCC_C1_APB4ENR_SPI6EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_APB4ENR_I2C4EN          (0x1UL << 7) 
#define RCC_C1_APB4ENR_I2C4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_C1_APB4ENR_LPTIM2EN          (0x1UL << 9) 
#define RCC_C1_APB4ENR_LPTIM2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_C1_APB4ENR_LPTIM3EN          (0x1UL << 10) 
#define RCC_C1_APB4ENR_LPTIM3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_C1_APB4ENR_LPTIM4EN          (0x1UL << 11) 
#define RCC_C1_APB4ENR_LPTIM4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define RCC_C1_APB4ENR_LPTIM5EN          (0x1UL << 12) 
#define RCC_C1_APB4ENR_LPTIM5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_C1_APB4ENR_COMP12EN          (0x1UL << 14) 
#define RCC_C1_APB4ENR_COMP12EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_C1_APB4ENR_VREFEN          (0x1UL << 15) 
#define RCC_C1_APB4ENR_VREFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_C1_APB4ENR_RTCAPBEN          (0x1UL << 16) 
#define RCC_C1_APB4ENR_RTCAPBEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_APB4ENR_SAI4EN          (0x1UL << 21) 
#define RCC_C1_APB4ENR_SAI4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_C1_AHB3LPENR_MDMALPEN          (0x1UL << 0) 
#define RCC_C1_AHB3LPENR_MDMALPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_AHB3LPENR_DMA2DLPEN          (0x1UL << 4) 
#define RCC_C1_AHB3LPENR_DMA2DLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_AHB3LPENR_JPGDECLPEN          (0x1UL << 5) 
#define RCC_C1_AHB3LPENR_JPGDECLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_AHB3LPENR_FLITFLPEN          (0x1UL << 8) 
#define RCC_C1_AHB3LPENR_FLITFLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_C1_AHB3LPENR_FMCLPEN          (0x1UL << 12) 
#define RCC_C1_AHB3LPENR_FMCLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_C1_AHB3LPENR_QSPILPEN          (0x1UL << 14) 
#define RCC_C1_AHB3LPENR_QSPILPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_C1_AHB3LPENR_SDMMC1LPEN          (0x1UL << 16) 
#define RCC_C1_AHB3LPENR_SDMMC1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_AHB3LPENR_D1DTCM1LPEN          (0x1UL << 28) 
#define RCC_C1_AHB3LPENR_D1DTCM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_C1_AHB3LPENR_DTCM2LPEN          (0x1UL << 29) 
#define RCC_C1_AHB3LPENR_DTCM2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_C1_AHB3LPENR_ITCMLPEN          (0x1UL << 30) 
#define RCC_C1_AHB3LPENR_ITCMLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_C1_AHB3LPENR_AXISRAMLPEN          (0x1UL << 31) 
#define RCC_C1_AHB3LPENR_AXISRAMLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_C1_AHB1LPENR_DMA1LPEN          (0x1UL << 0) 
#define RCC_C1_AHB1LPENR_DMA1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_AHB1LPENR_DMA2LPEN          (0x1UL << 1) 
#define RCC_C1_AHB1LPENR_DMA2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_AHB1LPENR_ADC12LPEN          (0x1UL << 5) 
#define RCC_C1_AHB1LPENR_ADC12LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_AHB1LPENR_ETH1MACLPEN          (0x1UL << 15) 
#define RCC_C1_AHB1LPENR_ETH1MACLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_C1_AHB1LPENR_ETH1TXLPEN          (0x1UL << 16) 
#define RCC_C1_AHB1LPENR_ETH1TXLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_AHB1LPENR_ETH1RXLPEN          (0x1UL << 17) 
#define RCC_C1_AHB1LPENR_ETH1RXLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_C1_AHB1LPENR_USB1OTGLPEN          (0x1UL << 25) 
#define RCC_C1_AHB1LPENR_USB1OTGLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define RCC_C1_AHB1LPENR_USB1ULPILPEN          (0x1UL << 26) 
#define RCC_C1_AHB1LPENR_USB1ULPILPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define RCC_C1_AHB1LPENR_USB2OTGLPEN          (0x1UL << 27) 
#define RCC_C1_AHB1LPENR_USB2OTGLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_C1_AHB1LPENR_USB2ULPILPEN          (0x1UL << 28) 
#define RCC_C1_AHB1LPENR_USB2ULPILPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_C1_AHB2LPENR_CAMITFLPEN          (0x1UL << 0) 
#define RCC_C1_AHB2LPENR_CAMITFLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_AHB2LPENR_CRYPTLPEN          (0x1UL << 4) 
#define RCC_C1_AHB2LPENR_CRYPTLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_AHB2LPENR_HASHLPEN          (0x1UL << 5) 
#define RCC_C1_AHB2LPENR_HASHLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_AHB2LPENR_SDMMC2LPEN          (0x1UL << 9) 
#define RCC_C1_AHB2LPENR_SDMMC2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_C1_AHB2LPENR_RNGLPEN          (0x1UL << 6) 
#define RCC_C1_AHB2LPENR_RNGLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_C1_AHB2LPENR_SRAM1LPEN          (0x1UL << 29) 
#define RCC_C1_AHB2LPENR_SRAM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_C1_AHB2LPENR_SRAM2LPEN          (0x1UL << 30) 
#define RCC_C1_AHB2LPENR_SRAM2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_C1_AHB2LPENR_SRAM3LPEN          (0x1UL << 31) 
#define RCC_C1_AHB2LPENR_SRAM3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_C1_AHB4LPENR_GPIOALPEN          (0x1UL << 0) 
#define RCC_C1_AHB4LPENR_GPIOALPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_AHB4LPENR_GPIOBLPEN          (0x1UL << 1) 
#define RCC_C1_AHB4LPENR_GPIOBLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_AHB4LPENR_GPIOCLPEN          (0x1UL << 2) 
#define RCC_C1_AHB4LPENR_GPIOCLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_C1_AHB4LPENR_GPIODLPEN          (0x1UL << 3) 
#define RCC_C1_AHB4LPENR_GPIODLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_C1_AHB4LPENR_GPIOELPEN          (0x1UL << 4) 
#define RCC_C1_AHB4LPENR_GPIOELPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_AHB4LPENR_GPIOFLPEN          (0x1UL << 5) 
#define RCC_C1_AHB4LPENR_GPIOFLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_AHB4LPENR_GPIOGLPEN          (0x1UL << 6) 
#define RCC_C1_AHB4LPENR_GPIOGLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_C1_AHB4LPENR_GPIOHLPEN          (0x1UL << 7) 
#define RCC_C1_AHB4LPENR_GPIOHLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_C1_AHB4LPENR_GPIOILPEN          (0x1UL << 8) 
#define RCC_C1_AHB4LPENR_GPIOILPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_C1_AHB4LPENR_GPIOJLPEN          (0x1UL << 9) 
#define RCC_C1_AHB4LPENR_GPIOJLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_C1_AHB4LPENR_GPIOKLPEN          (0x1UL << 10) 
#define RCC_C1_AHB4LPENR_GPIOKLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_C1_AHB4LPENR_CRCLPEN          (0x1UL << 19) 
#define RCC_C1_AHB4LPENR_CRCLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_C1_AHB4LPENR_BDMALPEN          (0x1UL << 21) 
#define RCC_C1_AHB4LPENR_BDMALPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_C1_AHB4LPENR_ADC3LPEN          (0x1UL << 24) 
#define RCC_C1_AHB4LPENR_ADC3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_C1_AHB4LPENR_BKPRAMLPEN          (0x1UL << 28) 
#define RCC_C1_AHB4LPENR_BKPRAMLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_C1_AHB4LPENR_SRAM4LPEN          (0x1UL << 29) 
#define RCC_C1_AHB4LPENR_SRAM4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_C1_APB3LPENR_LTDCLPEN          (0x1UL << 3) 
#define RCC_C1_APB3LPENR_LTDCLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_C1_APB3LPENR_WWDG1LPEN          (0x1UL << 6) 
#define RCC_C1_APB3LPENR_WWDG1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_C1_APB1LLPENR_TIM2LPEN          (0x1UL << 0) 
#define RCC_C1_APB1LLPENR_TIM2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_APB1LLPENR_TIM3LPEN          (0x1UL << 1) 
#define RCC_C1_APB1LLPENR_TIM3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_APB1LLPENR_TIM4LPEN          (0x1UL << 2) 
#define RCC_C1_APB1LLPENR_TIM4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_C1_APB1LLPENR_TIM5LPEN          (0x1UL << 3) 
#define RCC_C1_APB1LLPENR_TIM5LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_C1_APB1LLPENR_TIM6LPEN          (0x1UL << 4) 
#define RCC_C1_APB1LLPENR_TIM6LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_APB1LLPENR_TIM7LPEN          (0x1UL << 5) 
#define RCC_C1_APB1LLPENR_TIM7LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_APB1LLPENR_TIM12LPEN          (0x1UL << 6) 
#define RCC_C1_APB1LLPENR_TIM12LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define RCC_C1_APB1LLPENR_TIM13LPEN          (0x1UL << 7) 
#define RCC_C1_APB1LLPENR_TIM13LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_C1_APB1LLPENR_TIM14LPEN          (0x1UL << 8) 
#define RCC_C1_APB1LLPENR_TIM14LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_C1_APB1LLPENR_LPTIM1LPEN          (0x1UL << 9) 
#define RCC_C1_APB1LLPENR_LPTIM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_C1_APB1LLPENR_SPI2LPEN          (0x1UL << 14) 
#define RCC_C1_APB1LLPENR_SPI2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_C1_APB1LLPENR_SPI3LPEN          (0x1UL << 15) 
#define RCC_C1_APB1LLPENR_SPI3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_C1_APB1LLPENR_SPDIFRXLPEN          (0x1UL << 16) 
#define RCC_C1_APB1LLPENR_SPDIFRXLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_APB1LLPENR_USART2LPEN          (0x1UL << 17) 
#define RCC_C1_APB1LLPENR_USART2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_C1_APB1LLPENR_USART3LPEN          (0x1UL << 18) 
#define RCC_C1_APB1LLPENR_USART3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_C1_APB1LLPENR_UART4LPEN          (0x1UL << 19) 
#define RCC_C1_APB1LLPENR_UART4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define RCC_C1_APB1LLPENR_UART5LPEN          (0x1UL << 20) 
#define RCC_C1_APB1LLPENR_UART5LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_C1_APB1LLPENR_I2C1LPEN          (0x1UL << 21) 
#define RCC_C1_APB1LLPENR_I2C1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define RCC_C1_APB1LLPENR_I2C2LPEN          (0x1UL << 22) 
#define RCC_C1_APB1LLPENR_I2C2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_C1_APB1LLPENR_I2C3LPEN          (0x1UL << 23) 
#define RCC_C1_APB1LLPENR_I2C3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_C1_APB1LLPENR_HDMICECLPEN          (0x1UL << 27) 
#define RCC_C1_APB1LLPENR_HDMICECLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define RCC_C1_APB1LLPENR_DAC12LPEN          (0x1UL << 29) 
#define RCC_C1_APB1LLPENR_DAC12LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_C1_APB1LLPENR_USART7LPEN          (0x1UL << 30) 
#define RCC_C1_APB1LLPENR_USART7LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define RCC_C1_APB1LLPENR_USART8LPEN          (0x1UL << 31) 
#define RCC_C1_APB1LLPENR_USART8LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define RCC_C1_APB1HLPENR_CRSLPEN          (0x1UL << 1) 
#define RCC_C1_APB1HLPENR_CRSLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_APB1HLPENR_SWPLPEN          (0x1UL << 2) 
#define RCC_C1_APB1HLPENR_SWPLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define RCC_C1_APB1HLPENR_OPAMPLPEN          (0x1UL << 4) 
#define RCC_C1_APB1HLPENR_OPAMPLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_APB1HLPENR_MDIOSLPEN          (0x1UL << 5) 
#define RCC_C1_APB1HLPENR_MDIOSLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_APB1HLPENR_FDCANLPEN          (0x1UL << 8) 
#define RCC_C1_APB1HLPENR_FDCANLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define RCC_C1_APB2LPENR_TIM1LPEN          (0x1UL << 0) 
#define RCC_C1_APB2LPENR_TIM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define RCC_C1_APB2LPENR_TIM8LPEN          (0x1UL << 1) 
#define RCC_C1_APB2LPENR_TIM8LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_APB2LPENR_USART1LPEN          (0x1UL << 4) 
#define RCC_C1_APB2LPENR_USART1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define RCC_C1_APB2LPENR_USART6LPEN          (0x1UL << 5) 
#define RCC_C1_APB2LPENR_USART6LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_APB2LPENR_SPI1LPEN          (0x1UL << 12) 
#define RCC_C1_APB2LPENR_SPI1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_C1_APB2LPENR_SPI4LPEN          (0x1UL << 13) 
#define RCC_C1_APB2LPENR_SPI4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define RCC_C1_APB2LPENR_TIM15LPEN          (0x1UL << 16) 
#define RCC_C1_APB2LPENR_TIM15LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_APB2LPENR_TIM16LPEN          (0x1UL << 17) 
#define RCC_C1_APB2LPENR_TIM16LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define RCC_C1_APB2LPENR_TIM17LPEN          (0x1UL << 18) 
#define RCC_C1_APB2LPENR_TIM17LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define RCC_C1_APB2LPENR_SPI5LPEN          (0x1UL << 20) 
#define RCC_C1_APB2LPENR_SPI5LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define RCC_C1_APB2LPENR_SAI1LPEN          (0x1UL << 22) 
#define RCC_C1_APB2LPENR_SAI1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define RCC_C1_APB2LPENR_SAI2LPEN          (0x1UL << 23) 
#define RCC_C1_APB2LPENR_SAI2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define RCC_C1_APB2LPENR_SAI3LPEN          (0x1UL << 24) 
#define RCC_C1_APB2LPENR_SAI3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define RCC_C1_APB2LPENR_DFSDM1LPEN          (0x1UL << 28) 
#define RCC_C1_APB2LPENR_DFSDM1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define RCC_C1_APB2LPENR_HRTIMLPEN          (0x1UL << 29) 
#define RCC_C1_APB2LPENR_HRTIMLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define RCC_C1_APB4LPENR_SYSCFGLPEN          (0x1UL << 1) 
#define RCC_C1_APB4LPENR_SYSCFGLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define RCC_C1_APB4LPENR_LPUART1LPEN          (0x1UL << 3) 
#define RCC_C1_APB4LPENR_LPUART1LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define RCC_C1_APB4LPENR_SPI6LPEN          (0x1UL << 5) 
#define RCC_C1_APB4LPENR_SPI6LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define RCC_C1_APB4LPENR_I2C4LPEN          (0x1UL << 7) 
#define RCC_C1_APB4LPENR_I2C4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define RCC_C1_APB4LPENR_LPTIM2LPEN          (0x1UL << 9) 
#define RCC_C1_APB4LPENR_LPTIM2LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define RCC_C1_APB4LPENR_LPTIM3LPEN          (0x1UL << 10) 
#define RCC_C1_APB4LPENR_LPTIM3LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define RCC_C1_APB4LPENR_LPTIM4LPEN          (0x1UL << 11) 
#define RCC_C1_APB4LPENR_LPTIM4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define RCC_C1_APB4LPENR_LPTIM5LPEN          (0x1UL << 12) 
#define RCC_C1_APB4LPENR_LPTIM5LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define RCC_C1_APB4LPENR_COMP12LPEN          (0x1UL << 14) 
#define RCC_C1_APB4LPENR_COMP12LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define RCC_C1_APB4LPENR_VREFLPEN          (0x1UL << 15) 
#define RCC_C1_APB4LPENR_VREFLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define RCC_C1_APB4LPENR_RTCAPBLPEN          (0x1UL << 16) 
#define RCC_C1_APB4LPENR_RTCAPBLPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define RCC_C1_APB4LPENR_SAI4LPEN          (0x1UL << 21) 
#define RCC_C1_APB4LPENR_SAI4LPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)

#define RCC  ((struct RCC*)(0x58024400UL))



struct LPTIM1 {
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile uint32_t IER;
  volatile uint32_t CFGR;
  volatile uint32_t CR;
  volatile uint32_t CMP;
  volatile uint32_t ARR;
  volatile const uint32_t CNT;
  volatile const uint32_t RESERVED_32;
  volatile uint32_t CFGR2;
};
#define LPTIM1_ISR_DOWN          (0x1UL << 6) 
#define LPTIM1_ISR_DOWN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM1_ISR_UP          (0x1UL << 5) 
#define LPTIM1_ISR_UP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM1_ISR_ARROK          (0x1UL << 4) 
#define LPTIM1_ISR_ARROK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM1_ISR_CMPOK          (0x1UL << 3) 
#define LPTIM1_ISR_CMPOK_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM1_ISR_EXTTRIG          (0x1UL << 2) 
#define LPTIM1_ISR_EXTTRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM1_ISR_ARRM          (0x1UL << 1) 
#define LPTIM1_ISR_ARRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM1_ISR_CMPM          (0x1UL << 0) 
#define LPTIM1_ISR_CMPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM1_ICR_DOWNCF          (0x1UL << 6) 
#define LPTIM1_ICR_DOWNCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM1_ICR_UPCF          (0x1UL << 5) 
#define LPTIM1_ICR_UPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM1_ICR_ARROKCF          (0x1UL << 4) 
#define LPTIM1_ICR_ARROKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM1_ICR_CMPOKCF          (0x1UL << 3) 
#define LPTIM1_ICR_CMPOKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM1_ICR_EXTTRIGCF          (0x1UL << 2) 
#define LPTIM1_ICR_EXTTRIGCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM1_ICR_ARRMCF          (0x1UL << 1) 
#define LPTIM1_ICR_ARRMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM1_ICR_CMPMCF          (0x1UL << 0) 
#define LPTIM1_ICR_CMPMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM1_IER_DOWNIE          (0x1UL << 6) 
#define LPTIM1_IER_DOWNIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM1_IER_UPIE          (0x1UL << 5) 
#define LPTIM1_IER_UPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM1_IER_ARROKIE          (0x1UL << 4) 
#define LPTIM1_IER_ARROKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM1_IER_CMPOKIE          (0x1UL << 3) 
#define LPTIM1_IER_CMPOKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM1_IER_EXTTRIGIE          (0x1UL << 2) 
#define LPTIM1_IER_EXTTRIGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM1_IER_ARRMIE          (0x1UL << 1) 
#define LPTIM1_IER_ARRMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM1_IER_CMPMIE          (0x1UL << 0) 
#define LPTIM1_IER_CMPMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM1_CFGR_ENC          (0x1UL << 24) 
#define LPTIM1_CFGR_ENC_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define LPTIM1_CFGR_COUNTMODE          (0x1UL << 23) 
#define LPTIM1_CFGR_COUNTMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define LPTIM1_CFGR_PRELOAD          (0x1UL << 22) 
#define LPTIM1_CFGR_PRELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define LPTIM1_CFGR_WAVPOL          (0x1UL << 21) 
#define LPTIM1_CFGR_WAVPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define LPTIM1_CFGR_WAVE          (0x1UL << 20) 
#define LPTIM1_CFGR_WAVE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define LPTIM1_CFGR_TIMOUT          (0x1UL << 19) 
#define LPTIM1_CFGR_TIMOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define LPTIM1_CFGR_TRIGEN          (0x3UL << 17) 
#define LPTIM1_CFGR_TRIGEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define LPTIM1_CFGR_TRIGSEL          (0x7UL << 13) 
#define LPTIM1_CFGR_TRIGSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 13)
#define LPTIM1_CFGR_PRESC          (0x7UL << 9) 
#define LPTIM1_CFGR_PRESC_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define LPTIM1_CFGR_TRGFLT          (0x3UL << 6) 
#define LPTIM1_CFGR_TRGFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define LPTIM1_CFGR_CKFLT          (0x3UL << 3) 
#define LPTIM1_CFGR_CKFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define LPTIM1_CFGR_CKPOL          (0x3UL << 1) 
#define LPTIM1_CFGR_CKPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define LPTIM1_CFGR_CKSEL          (0x1UL << 0) 
#define LPTIM1_CFGR_CKSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM1_CR_ENABLE          (0x1UL << 0) 
#define LPTIM1_CR_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM1_CR_SNGSTRT          (0x1UL << 1) 
#define LPTIM1_CR_SNGSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM1_CR_CNTSTRT          (0x1UL << 2) 
#define LPTIM1_CR_CNTSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM1_CR_COUNTRST          (0x1UL << 3) 
#define LPTIM1_CR_COUNTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM1_CR_RSTARE          (0x1UL << 4) 
#define LPTIM1_CR_RSTARE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM1_CMP_CMP          (0xFFFFUL << 0) 
#define LPTIM1_CMP_CMP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM1_ARR_ARR          (0xFFFFUL << 0) 
#define LPTIM1_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM1_CNT_CNT          (0xFFFFUL << 0) 
#define LPTIM1_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM1_CFGR2_IN1SEL          (0x3UL << 0) 
#define LPTIM1_CFGR2_IN1SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define LPTIM1_CFGR2_IN2SEL          (0x3UL << 4) 
#define LPTIM1_CFGR2_IN2SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)

#define LPTIM1  ((struct LPTIM1*)(0x40002400UL))



struct LPTIM2 {
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile uint32_t IER;
  volatile uint32_t CFGR;
  volatile uint32_t CR;
  volatile uint32_t CMP;
  volatile uint32_t ARR;
  volatile const uint32_t CNT;
  volatile const uint32_t RESERVED_32;
  volatile uint32_t CFGR2;
};
#define LPTIM2_ISR_DOWN          (0x1UL << 6) 
#define LPTIM2_ISR_DOWN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM2_ISR_UP          (0x1UL << 5) 
#define LPTIM2_ISR_UP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM2_ISR_ARROK          (0x1UL << 4) 
#define LPTIM2_ISR_ARROK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM2_ISR_CMPOK          (0x1UL << 3) 
#define LPTIM2_ISR_CMPOK_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM2_ISR_EXTTRIG          (0x1UL << 2) 
#define LPTIM2_ISR_EXTTRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM2_ISR_ARRM          (0x1UL << 1) 
#define LPTIM2_ISR_ARRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM2_ISR_CMPM          (0x1UL << 0) 
#define LPTIM2_ISR_CMPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM2_ICR_DOWNCF          (0x1UL << 6) 
#define LPTIM2_ICR_DOWNCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM2_ICR_UPCF          (0x1UL << 5) 
#define LPTIM2_ICR_UPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM2_ICR_ARROKCF          (0x1UL << 4) 
#define LPTIM2_ICR_ARROKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM2_ICR_CMPOKCF          (0x1UL << 3) 
#define LPTIM2_ICR_CMPOKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM2_ICR_EXTTRIGCF          (0x1UL << 2) 
#define LPTIM2_ICR_EXTTRIGCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM2_ICR_ARRMCF          (0x1UL << 1) 
#define LPTIM2_ICR_ARRMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM2_ICR_CMPMCF          (0x1UL << 0) 
#define LPTIM2_ICR_CMPMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM2_IER_DOWNIE          (0x1UL << 6) 
#define LPTIM2_IER_DOWNIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM2_IER_UPIE          (0x1UL << 5) 
#define LPTIM2_IER_UPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM2_IER_ARROKIE          (0x1UL << 4) 
#define LPTIM2_IER_ARROKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM2_IER_CMPOKIE          (0x1UL << 3) 
#define LPTIM2_IER_CMPOKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM2_IER_EXTTRIGIE          (0x1UL << 2) 
#define LPTIM2_IER_EXTTRIGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM2_IER_ARRMIE          (0x1UL << 1) 
#define LPTIM2_IER_ARRMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM2_IER_CMPMIE          (0x1UL << 0) 
#define LPTIM2_IER_CMPMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM2_CFGR_ENC          (0x1UL << 24) 
#define LPTIM2_CFGR_ENC_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define LPTIM2_CFGR_COUNTMODE          (0x1UL << 23) 
#define LPTIM2_CFGR_COUNTMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define LPTIM2_CFGR_PRELOAD          (0x1UL << 22) 
#define LPTIM2_CFGR_PRELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define LPTIM2_CFGR_WAVPOL          (0x1UL << 21) 
#define LPTIM2_CFGR_WAVPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define LPTIM2_CFGR_WAVE          (0x1UL << 20) 
#define LPTIM2_CFGR_WAVE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define LPTIM2_CFGR_TIMOUT          (0x1UL << 19) 
#define LPTIM2_CFGR_TIMOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define LPTIM2_CFGR_TRIGEN          (0x3UL << 17) 
#define LPTIM2_CFGR_TRIGEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define LPTIM2_CFGR_TRIGSEL          (0x7UL << 13) 
#define LPTIM2_CFGR_TRIGSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 13)
#define LPTIM2_CFGR_PRESC          (0x7UL << 9) 
#define LPTIM2_CFGR_PRESC_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define LPTIM2_CFGR_TRGFLT          (0x3UL << 6) 
#define LPTIM2_CFGR_TRGFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define LPTIM2_CFGR_CKFLT          (0x3UL << 3) 
#define LPTIM2_CFGR_CKFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define LPTIM2_CFGR_CKPOL          (0x3UL << 1) 
#define LPTIM2_CFGR_CKPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define LPTIM2_CFGR_CKSEL          (0x1UL << 0) 
#define LPTIM2_CFGR_CKSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM2_CR_ENABLE          (0x1UL << 0) 
#define LPTIM2_CR_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM2_CR_SNGSTRT          (0x1UL << 1) 
#define LPTIM2_CR_SNGSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM2_CR_CNTSTRT          (0x1UL << 2) 
#define LPTIM2_CR_CNTSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM2_CR_COUNTRST          (0x1UL << 3) 
#define LPTIM2_CR_COUNTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM2_CR_RSTARE          (0x1UL << 4) 
#define LPTIM2_CR_RSTARE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM2_CMP_CMP          (0xFFFFUL << 0) 
#define LPTIM2_CMP_CMP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM2_ARR_ARR          (0xFFFFUL << 0) 
#define LPTIM2_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM2_CNT_CNT          (0xFFFFUL << 0) 
#define LPTIM2_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM2_CFGR2_IN1SEL          (0x3UL << 0) 
#define LPTIM2_CFGR2_IN1SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define LPTIM2_CFGR2_IN2SEL          (0x3UL << 4) 
#define LPTIM2_CFGR2_IN2SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)

#define LPTIM2  ((struct LPTIM2*)(0x58002400UL))



struct LPTIM3 {
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile uint32_t IER;
  volatile uint32_t CFGR;
  volatile uint32_t CR;
  volatile uint32_t CMP;
  volatile uint32_t ARR;
  volatile const uint32_t CNT;
  volatile const uint32_t RESERVED_32;
  volatile uint32_t CFGR2;
};
#define LPTIM3_ISR_DOWN          (0x1UL << 6) 
#define LPTIM3_ISR_DOWN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM3_ISR_UP          (0x1UL << 5) 
#define LPTIM3_ISR_UP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM3_ISR_ARROK          (0x1UL << 4) 
#define LPTIM3_ISR_ARROK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM3_ISR_CMPOK          (0x1UL << 3) 
#define LPTIM3_ISR_CMPOK_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM3_ISR_EXTTRIG          (0x1UL << 2) 
#define LPTIM3_ISR_EXTTRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM3_ISR_ARRM          (0x1UL << 1) 
#define LPTIM3_ISR_ARRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM3_ISR_CMPM          (0x1UL << 0) 
#define LPTIM3_ISR_CMPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM3_ICR_DOWNCF          (0x1UL << 6) 
#define LPTIM3_ICR_DOWNCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM3_ICR_UPCF          (0x1UL << 5) 
#define LPTIM3_ICR_UPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM3_ICR_ARROKCF          (0x1UL << 4) 
#define LPTIM3_ICR_ARROKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM3_ICR_CMPOKCF          (0x1UL << 3) 
#define LPTIM3_ICR_CMPOKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM3_ICR_EXTTRIGCF          (0x1UL << 2) 
#define LPTIM3_ICR_EXTTRIGCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM3_ICR_ARRMCF          (0x1UL << 1) 
#define LPTIM3_ICR_ARRMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM3_ICR_CMPMCF          (0x1UL << 0) 
#define LPTIM3_ICR_CMPMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM3_IER_DOWNIE          (0x1UL << 6) 
#define LPTIM3_IER_DOWNIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM3_IER_UPIE          (0x1UL << 5) 
#define LPTIM3_IER_UPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM3_IER_ARROKIE          (0x1UL << 4) 
#define LPTIM3_IER_ARROKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM3_IER_CMPOKIE          (0x1UL << 3) 
#define LPTIM3_IER_CMPOKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM3_IER_EXTTRIGIE          (0x1UL << 2) 
#define LPTIM3_IER_EXTTRIGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM3_IER_ARRMIE          (0x1UL << 1) 
#define LPTIM3_IER_ARRMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM3_IER_CMPMIE          (0x1UL << 0) 
#define LPTIM3_IER_CMPMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM3_CFGR_ENC          (0x1UL << 24) 
#define LPTIM3_CFGR_ENC_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define LPTIM3_CFGR_COUNTMODE          (0x1UL << 23) 
#define LPTIM3_CFGR_COUNTMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define LPTIM3_CFGR_PRELOAD          (0x1UL << 22) 
#define LPTIM3_CFGR_PRELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define LPTIM3_CFGR_WAVPOL          (0x1UL << 21) 
#define LPTIM3_CFGR_WAVPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define LPTIM3_CFGR_WAVE          (0x1UL << 20) 
#define LPTIM3_CFGR_WAVE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define LPTIM3_CFGR_TIMOUT          (0x1UL << 19) 
#define LPTIM3_CFGR_TIMOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define LPTIM3_CFGR_TRIGEN          (0x3UL << 17) 
#define LPTIM3_CFGR_TRIGEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define LPTIM3_CFGR_TRIGSEL          (0x7UL << 13) 
#define LPTIM3_CFGR_TRIGSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 13)
#define LPTIM3_CFGR_PRESC          (0x7UL << 9) 
#define LPTIM3_CFGR_PRESC_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define LPTIM3_CFGR_TRGFLT          (0x3UL << 6) 
#define LPTIM3_CFGR_TRGFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define LPTIM3_CFGR_CKFLT          (0x3UL << 3) 
#define LPTIM3_CFGR_CKFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define LPTIM3_CFGR_CKPOL          (0x3UL << 1) 
#define LPTIM3_CFGR_CKPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define LPTIM3_CFGR_CKSEL          (0x1UL << 0) 
#define LPTIM3_CFGR_CKSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM3_CR_ENABLE          (0x1UL << 0) 
#define LPTIM3_CR_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM3_CR_SNGSTRT          (0x1UL << 1) 
#define LPTIM3_CR_SNGSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM3_CR_CNTSTRT          (0x1UL << 2) 
#define LPTIM3_CR_CNTSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM3_CR_COUNTRST          (0x1UL << 3) 
#define LPTIM3_CR_COUNTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM3_CR_RSTARE          (0x1UL << 4) 
#define LPTIM3_CR_RSTARE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM3_CMP_CMP          (0xFFFFUL << 0) 
#define LPTIM3_CMP_CMP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM3_ARR_ARR          (0xFFFFUL << 0) 
#define LPTIM3_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM3_CNT_CNT          (0xFFFFUL << 0) 
#define LPTIM3_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM3_CFGR2_IN1SEL          (0x3UL << 0) 
#define LPTIM3_CFGR2_IN1SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)

#define LPTIM3  ((struct LPTIM3*)(0x58002800UL))



struct LPTIM4 {
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile uint32_t IER;
  volatile uint32_t CFGR;
  volatile uint32_t CR;
  volatile uint32_t CMP;
  volatile uint32_t ARR;
  volatile const uint32_t CNT;
  volatile const uint32_t RESERVED_32;
  volatile uint32_t CFGR2;
};
#define LPTIM4_ISR_DOWN          (0x1UL << 6) 
#define LPTIM4_ISR_DOWN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM4_ISR_UP          (0x1UL << 5) 
#define LPTIM4_ISR_UP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM4_ISR_ARROK          (0x1UL << 4) 
#define LPTIM4_ISR_ARROK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM4_ISR_CMPOK          (0x1UL << 3) 
#define LPTIM4_ISR_CMPOK_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM4_ISR_EXTTRIG          (0x1UL << 2) 
#define LPTIM4_ISR_EXTTRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM4_ISR_ARRM          (0x1UL << 1) 
#define LPTIM4_ISR_ARRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM4_ISR_CMPM          (0x1UL << 0) 
#define LPTIM4_ISR_CMPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM4_ICR_DOWNCF          (0x1UL << 6) 
#define LPTIM4_ICR_DOWNCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM4_ICR_UPCF          (0x1UL << 5) 
#define LPTIM4_ICR_UPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM4_ICR_ARROKCF          (0x1UL << 4) 
#define LPTIM4_ICR_ARROKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM4_ICR_CMPOKCF          (0x1UL << 3) 
#define LPTIM4_ICR_CMPOKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM4_ICR_EXTTRIGCF          (0x1UL << 2) 
#define LPTIM4_ICR_EXTTRIGCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM4_ICR_ARRMCF          (0x1UL << 1) 
#define LPTIM4_ICR_ARRMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM4_ICR_CMPMCF          (0x1UL << 0) 
#define LPTIM4_ICR_CMPMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM4_IER_DOWNIE          (0x1UL << 6) 
#define LPTIM4_IER_DOWNIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM4_IER_UPIE          (0x1UL << 5) 
#define LPTIM4_IER_UPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM4_IER_ARROKIE          (0x1UL << 4) 
#define LPTIM4_IER_ARROKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM4_IER_CMPOKIE          (0x1UL << 3) 
#define LPTIM4_IER_CMPOKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM4_IER_EXTTRIGIE          (0x1UL << 2) 
#define LPTIM4_IER_EXTTRIGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM4_IER_ARRMIE          (0x1UL << 1) 
#define LPTIM4_IER_ARRMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM4_IER_CMPMIE          (0x1UL << 0) 
#define LPTIM4_IER_CMPMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM4_CFGR_ENC          (0x1UL << 24) 
#define LPTIM4_CFGR_ENC_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define LPTIM4_CFGR_COUNTMODE          (0x1UL << 23) 
#define LPTIM4_CFGR_COUNTMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define LPTIM4_CFGR_PRELOAD          (0x1UL << 22) 
#define LPTIM4_CFGR_PRELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define LPTIM4_CFGR_WAVPOL          (0x1UL << 21) 
#define LPTIM4_CFGR_WAVPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define LPTIM4_CFGR_WAVE          (0x1UL << 20) 
#define LPTIM4_CFGR_WAVE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define LPTIM4_CFGR_TIMOUT          (0x1UL << 19) 
#define LPTIM4_CFGR_TIMOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define LPTIM4_CFGR_TRIGEN          (0x3UL << 17) 
#define LPTIM4_CFGR_TRIGEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define LPTIM4_CFGR_TRIGSEL          (0x7UL << 13) 
#define LPTIM4_CFGR_TRIGSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 13)
#define LPTIM4_CFGR_PRESC          (0x7UL << 9) 
#define LPTIM4_CFGR_PRESC_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define LPTIM4_CFGR_TRGFLT          (0x3UL << 6) 
#define LPTIM4_CFGR_TRGFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define LPTIM4_CFGR_CKFLT          (0x3UL << 3) 
#define LPTIM4_CFGR_CKFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define LPTIM4_CFGR_CKPOL          (0x3UL << 1) 
#define LPTIM4_CFGR_CKPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define LPTIM4_CFGR_CKSEL          (0x1UL << 0) 
#define LPTIM4_CFGR_CKSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM4_CR_ENABLE          (0x1UL << 0) 
#define LPTIM4_CR_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM4_CR_SNGSTRT          (0x1UL << 1) 
#define LPTIM4_CR_SNGSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM4_CR_CNTSTRT          (0x1UL << 2) 
#define LPTIM4_CR_CNTSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM4_CR_COUNTRST          (0x1UL << 3) 
#define LPTIM4_CR_COUNTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM4_CR_RSTARE          (0x1UL << 4) 
#define LPTIM4_CR_RSTARE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM4_CMP_CMP          (0xFFFFUL << 0) 
#define LPTIM4_CMP_CMP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM4_ARR_ARR          (0xFFFFUL << 0) 
#define LPTIM4_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM4_CNT_CNT          (0xFFFFUL << 0) 
#define LPTIM4_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM4_CFGR2_IN1SEL          (0x3UL << 0) 
#define LPTIM4_CFGR2_IN1SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)

#define LPTIM4  ((struct LPTIM4*)(0x58002C00UL))



struct LPTIM5 {
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile uint32_t IER;
  volatile uint32_t CFGR;
  volatile uint32_t CR;
  volatile uint32_t CMP;
  volatile uint32_t ARR;
  volatile const uint32_t CNT;
  volatile const uint32_t RESERVED_32;
  volatile uint32_t CFGR2;
};
#define LPTIM5_ISR_DOWN          (0x1UL << 6) 
#define LPTIM5_ISR_DOWN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM5_ISR_UP          (0x1UL << 5) 
#define LPTIM5_ISR_UP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM5_ISR_ARROK          (0x1UL << 4) 
#define LPTIM5_ISR_ARROK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM5_ISR_CMPOK          (0x1UL << 3) 
#define LPTIM5_ISR_CMPOK_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM5_ISR_EXTTRIG          (0x1UL << 2) 
#define LPTIM5_ISR_EXTTRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM5_ISR_ARRM          (0x1UL << 1) 
#define LPTIM5_ISR_ARRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM5_ISR_CMPM          (0x1UL << 0) 
#define LPTIM5_ISR_CMPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM5_ICR_DOWNCF          (0x1UL << 6) 
#define LPTIM5_ICR_DOWNCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM5_ICR_UPCF          (0x1UL << 5) 
#define LPTIM5_ICR_UPCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM5_ICR_ARROKCF          (0x1UL << 4) 
#define LPTIM5_ICR_ARROKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM5_ICR_CMPOKCF          (0x1UL << 3) 
#define LPTIM5_ICR_CMPOKCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM5_ICR_EXTTRIGCF          (0x1UL << 2) 
#define LPTIM5_ICR_EXTTRIGCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM5_ICR_ARRMCF          (0x1UL << 1) 
#define LPTIM5_ICR_ARRMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM5_ICR_CMPMCF          (0x1UL << 0) 
#define LPTIM5_ICR_CMPMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM5_IER_DOWNIE          (0x1UL << 6) 
#define LPTIM5_IER_DOWNIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPTIM5_IER_UPIE          (0x1UL << 5) 
#define LPTIM5_IER_UPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPTIM5_IER_ARROKIE          (0x1UL << 4) 
#define LPTIM5_IER_ARROKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM5_IER_CMPOKIE          (0x1UL << 3) 
#define LPTIM5_IER_CMPOKIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM5_IER_EXTTRIGIE          (0x1UL << 2) 
#define LPTIM5_IER_EXTTRIGIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM5_IER_ARRMIE          (0x1UL << 1) 
#define LPTIM5_IER_ARRMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM5_IER_CMPMIE          (0x1UL << 0) 
#define LPTIM5_IER_CMPMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM5_CFGR_ENC          (0x1UL << 24) 
#define LPTIM5_CFGR_ENC_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define LPTIM5_CFGR_COUNTMODE          (0x1UL << 23) 
#define LPTIM5_CFGR_COUNTMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define LPTIM5_CFGR_PRELOAD          (0x1UL << 22) 
#define LPTIM5_CFGR_PRELOAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define LPTIM5_CFGR_WAVPOL          (0x1UL << 21) 
#define LPTIM5_CFGR_WAVPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define LPTIM5_CFGR_WAVE          (0x1UL << 20) 
#define LPTIM5_CFGR_WAVE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define LPTIM5_CFGR_TIMOUT          (0x1UL << 19) 
#define LPTIM5_CFGR_TIMOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define LPTIM5_CFGR_TRIGEN          (0x3UL << 17) 
#define LPTIM5_CFGR_TRIGEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define LPTIM5_CFGR_TRIGSEL          (0x7UL << 13) 
#define LPTIM5_CFGR_TRIGSEL_VAL(X) (((uint32_t)(X) & 0x7UL) << 13)
#define LPTIM5_CFGR_PRESC          (0x7UL << 9) 
#define LPTIM5_CFGR_PRESC_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define LPTIM5_CFGR_TRGFLT          (0x3UL << 6) 
#define LPTIM5_CFGR_TRGFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define LPTIM5_CFGR_CKFLT          (0x3UL << 3) 
#define LPTIM5_CFGR_CKFLT_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define LPTIM5_CFGR_CKPOL          (0x3UL << 1) 
#define LPTIM5_CFGR_CKPOL_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define LPTIM5_CFGR_CKSEL          (0x1UL << 0) 
#define LPTIM5_CFGR_CKSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM5_CR_ENABLE          (0x1UL << 0) 
#define LPTIM5_CR_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPTIM5_CR_SNGSTRT          (0x1UL << 1) 
#define LPTIM5_CR_SNGSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPTIM5_CR_CNTSTRT          (0x1UL << 2) 
#define LPTIM5_CR_CNTSTRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPTIM5_CR_COUNTRST          (0x1UL << 3) 
#define LPTIM5_CR_COUNTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPTIM5_CR_RSTARE          (0x1UL << 4) 
#define LPTIM5_CR_RSTARE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPTIM5_CMP_CMP          (0xFFFFUL << 0) 
#define LPTIM5_CMP_CMP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM5_ARR_ARR          (0xFFFFUL << 0) 
#define LPTIM5_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM5_CNT_CNT          (0xFFFFUL << 0) 
#define LPTIM5_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define LPTIM5_CFGR2_IN1SEL          (0x3UL << 0) 
#define LPTIM5_CFGR2_IN1SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)

#define LPTIM5  ((struct LPTIM5*)(0x58003000UL))



struct LPUART1 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define LPUART1_CR1_RXFFIE          (0x1UL << 31) 
#define LPUART1_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define LPUART1_CR1_TXFEIE          (0x1UL << 30) 
#define LPUART1_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define LPUART1_CR1_FIFOEN          (0x1UL << 29) 
#define LPUART1_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define LPUART1_CR1_M1          (0x1UL << 28) 
#define LPUART1_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define LPUART1_CR1_DEAT          (0x1FUL << 21) 
#define LPUART1_CR1_DEAT_VAL(X) (((uint32_t)(X) & 0x1FUL) << 21)
#define LPUART1_CR1_DEDT          (0x1FUL << 16) 
#define LPUART1_CR1_DEDT_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define LPUART1_CR1_CMIE          (0x1UL << 14) 
#define LPUART1_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define LPUART1_CR1_MME          (0x1UL << 13) 
#define LPUART1_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define LPUART1_CR1_M0          (0x1UL << 12) 
#define LPUART1_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define LPUART1_CR1_WAKE          (0x1UL << 11) 
#define LPUART1_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define LPUART1_CR1_PCE          (0x1UL << 10) 
#define LPUART1_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define LPUART1_CR1_PS          (0x1UL << 9) 
#define LPUART1_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define LPUART1_CR1_PEIE          (0x1UL << 8) 
#define LPUART1_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define LPUART1_CR1_TXEIE          (0x1UL << 7) 
#define LPUART1_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define LPUART1_CR1_TCIE          (0x1UL << 6) 
#define LPUART1_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPUART1_CR1_RXNEIE          (0x1UL << 5) 
#define LPUART1_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPUART1_CR1_IDLEIE          (0x1UL << 4) 
#define LPUART1_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPUART1_CR1_TE          (0x1UL << 3) 
#define LPUART1_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPUART1_CR1_RE          (0x1UL << 2) 
#define LPUART1_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPUART1_CR1_UESM          (0x1UL << 1) 
#define LPUART1_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPUART1_CR1_UE          (0x1UL << 0) 
#define LPUART1_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPUART1_CR2_ADD          (0xFFUL << 24) 
#define LPUART1_CR2_ADD_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define LPUART1_CR2_MSBFIRST          (0x1UL << 19) 
#define LPUART1_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define LPUART1_CR2_DATAINV          (0x1UL << 18) 
#define LPUART1_CR2_DATAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define LPUART1_CR2_TXINV          (0x1UL << 17) 
#define LPUART1_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define LPUART1_CR2_RXINV          (0x1UL << 16) 
#define LPUART1_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define LPUART1_CR2_SWAP          (0x1UL << 15) 
#define LPUART1_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define LPUART1_CR2_STOP          (0x3UL << 12) 
#define LPUART1_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define LPUART1_CR2_ADDM7          (0x1UL << 4) 
#define LPUART1_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPUART1_CR3_TXFTCFG          (0x7UL << 29) 
#define LPUART1_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define LPUART1_CR3_RXFTIE          (0x1UL << 28) 
#define LPUART1_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define LPUART1_CR3_RXFTCFG          (0x7UL << 25) 
#define LPUART1_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define LPUART1_CR3_TXFTIE          (0x1UL << 23) 
#define LPUART1_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define LPUART1_CR3_WUFIE          (0x1UL << 22) 
#define LPUART1_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define LPUART1_CR3_WUS          (0x3UL << 20) 
#define LPUART1_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define LPUART1_CR3_DEP          (0x1UL << 15) 
#define LPUART1_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define LPUART1_CR3_DEM          (0x1UL << 14) 
#define LPUART1_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define LPUART1_CR3_DDRE          (0x1UL << 13) 
#define LPUART1_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define LPUART1_CR3_OVRDIS          (0x1UL << 12) 
#define LPUART1_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define LPUART1_CR3_CTSIE          (0x1UL << 10) 
#define LPUART1_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define LPUART1_CR3_CTSE          (0x1UL << 9) 
#define LPUART1_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define LPUART1_CR3_RTSE          (0x1UL << 8) 
#define LPUART1_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define LPUART1_CR3_DMAT          (0x1UL << 7) 
#define LPUART1_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define LPUART1_CR3_DMAR          (0x1UL << 6) 
#define LPUART1_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPUART1_CR3_HDSEL          (0x1UL << 3) 
#define LPUART1_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPUART1_CR3_EIE          (0x1UL << 0) 
#define LPUART1_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPUART1_BRR_BRR          (0xFFFFFUL << 0) 
#define LPUART1_BRR_BRR_VAL(X) (((uint32_t)(X) & 0xFFFFFUL) << 0)
#define LPUART1_GTPR_GT          (0xFFUL << 8) 
#define LPUART1_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define LPUART1_GTPR_PSC          (0xFFUL << 0) 
#define LPUART1_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define LPUART1_RTOR_BLEN          (0xFFUL << 24) 
#define LPUART1_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define LPUART1_RTOR_RTO          (0xFFFFFFUL << 0) 
#define LPUART1_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define LPUART1_RQR_TXFRQ          (0x1UL << 4) 
#define LPUART1_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPUART1_RQR_RXFRQ          (0x1UL << 3) 
#define LPUART1_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPUART1_RQR_MMRQ          (0x1UL << 2) 
#define LPUART1_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPUART1_RQR_SBKRQ          (0x1UL << 1) 
#define LPUART1_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPUART1_RQR_ABRRQ          (0x1UL << 0) 
#define LPUART1_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPUART1_ISR_TXFT          (0x1UL << 27) 
#define LPUART1_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define LPUART1_ISR_RXFT          (0x1UL << 26) 
#define LPUART1_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define LPUART1_ISR_RXFF          (0x1UL << 24) 
#define LPUART1_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define LPUART1_ISR_TXFE          (0x1UL << 23) 
#define LPUART1_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define LPUART1_ISR_REACK          (0x1UL << 22) 
#define LPUART1_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define LPUART1_ISR_TEACK          (0x1UL << 21) 
#define LPUART1_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define LPUART1_ISR_WUF          (0x1UL << 20) 
#define LPUART1_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define LPUART1_ISR_RWU          (0x1UL << 19) 
#define LPUART1_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define LPUART1_ISR_SBKF          (0x1UL << 18) 
#define LPUART1_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define LPUART1_ISR_CMF          (0x1UL << 17) 
#define LPUART1_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define LPUART1_ISR_BUSY          (0x1UL << 16) 
#define LPUART1_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define LPUART1_ISR_CTS          (0x1UL << 10) 
#define LPUART1_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define LPUART1_ISR_CTSIF          (0x1UL << 9) 
#define LPUART1_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define LPUART1_ISR_TXE          (0x1UL << 7) 
#define LPUART1_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define LPUART1_ISR_TC          (0x1UL << 6) 
#define LPUART1_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPUART1_ISR_RXNE          (0x1UL << 5) 
#define LPUART1_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define LPUART1_ISR_IDLE          (0x1UL << 4) 
#define LPUART1_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPUART1_ISR_ORE          (0x1UL << 3) 
#define LPUART1_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPUART1_ISR_NE          (0x1UL << 2) 
#define LPUART1_ISR_NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPUART1_ISR_FE          (0x1UL << 1) 
#define LPUART1_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPUART1_ISR_PE          (0x1UL << 0) 
#define LPUART1_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPUART1_ICR_WUCF          (0x1UL << 20) 
#define LPUART1_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define LPUART1_ICR_CMCF          (0x1UL << 17) 
#define LPUART1_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define LPUART1_ICR_CTSCF          (0x1UL << 9) 
#define LPUART1_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define LPUART1_ICR_TCCF          (0x1UL << 6) 
#define LPUART1_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define LPUART1_ICR_IDLECF          (0x1UL << 4) 
#define LPUART1_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define LPUART1_ICR_ORECF          (0x1UL << 3) 
#define LPUART1_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define LPUART1_ICR_NCF          (0x1UL << 2) 
#define LPUART1_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define LPUART1_ICR_FECF          (0x1UL << 1) 
#define LPUART1_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define LPUART1_ICR_PECF          (0x1UL << 0) 
#define LPUART1_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define LPUART1_RDR_RDR          (0x1FFUL << 0) 
#define LPUART1_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define LPUART1_TDR_TDR          (0x1FFUL << 0) 
#define LPUART1_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define LPUART1_PRESC_PRESCALER          (0xFUL << 0) 
#define LPUART1_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define LPUART1  ((struct LPUART1*)(0x58000C00UL))



struct SYSCFG {
  volatile const uint32_t RESERVED_0;
  volatile uint32_t PMCR;
  volatile uint32_t EXTICR1;
  volatile uint32_t EXTICR2;
  volatile uint32_t EXTICR3;
  volatile uint32_t EXTICR4;
  volatile const uint32_t RESERVED_24[2];
  volatile uint32_t CCCSR;
  volatile const uint32_t CCVR;
  volatile uint32_t CCCR;
  volatile uint32_t PWRCR;
  volatile const uint32_t RESERVED_48[61];
  volatile const uint32_t PKGR;
  volatile const uint32_t RESERVED_296[118];
  volatile const uint32_t UR0;
  volatile const uint32_t RESERVED_772;
  volatile uint32_t UR2;
  volatile uint32_t UR3;
  volatile const uint32_t UR4;
  volatile const uint32_t UR5;
  volatile const uint32_t UR6;
  volatile const uint32_t UR7;
  volatile const uint32_t UR8;
  volatile const uint32_t UR9;
  volatile const uint32_t UR10;
  volatile const uint32_t UR11;
  volatile const uint32_t UR12;
  volatile const uint32_t UR13;
  volatile uint32_t UR14;
  volatile const uint32_t UR15;
  volatile const uint32_t UR16;
  volatile const uint32_t UR17;
};
#define SYSCFG_PMCR_I2C1FMP          (0x1UL << 0) 
#define SYSCFG_PMCR_I2C1FMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SYSCFG_PMCR_I2C2FMP          (0x1UL << 1) 
#define SYSCFG_PMCR_I2C2FMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SYSCFG_PMCR_I2C3FMP          (0x1UL << 2) 
#define SYSCFG_PMCR_I2C3FMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SYSCFG_PMCR_I2C4FMP          (0x1UL << 3) 
#define SYSCFG_PMCR_I2C4FMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SYSCFG_PMCR_PB6FMP          (0x1UL << 4) 
#define SYSCFG_PMCR_PB6FMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SYSCFG_PMCR_PB7FMP          (0x1UL << 5) 
#define SYSCFG_PMCR_PB7FMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SYSCFG_PMCR_PB8FMP          (0x1UL << 6) 
#define SYSCFG_PMCR_PB8FMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SYSCFG_PMCR_PB9FMP          (0x1UL << 7) 
#define SYSCFG_PMCR_PB9FMP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SYSCFG_PMCR_BOOSTE          (0x1UL << 8) 
#define SYSCFG_PMCR_BOOSTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SYSCFG_PMCR_BOOSTVDDSEL          (0x1UL << 9) 
#define SYSCFG_PMCR_BOOSTVDDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SYSCFG_PMCR_EPIS          (0x7UL << 21) 
#define SYSCFG_PMCR_EPIS_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define SYSCFG_PMCR_PA0SO          (0x1UL << 24) 
#define SYSCFG_PMCR_PA0SO_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SYSCFG_PMCR_PA1SO          (0x1UL << 25) 
#define SYSCFG_PMCR_PA1SO_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SYSCFG_PMCR_PC2SO          (0x1UL << 26) 
#define SYSCFG_PMCR_PC2SO_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SYSCFG_PMCR_PC3SO          (0x1UL << 27) 
#define SYSCFG_PMCR_PC3SO_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define SYSCFG_EXTICR1_EXTI3          (0xFUL << 12) 
#define SYSCFG_EXTICR1_EXTI3_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define SYSCFG_EXTICR1_EXTI2          (0xFUL << 8) 
#define SYSCFG_EXTICR1_EXTI2_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SYSCFG_EXTICR1_EXTI1          (0xFUL << 4) 
#define SYSCFG_EXTICR1_EXTI1_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SYSCFG_EXTICR1_EXTI0          (0xFUL << 0) 
#define SYSCFG_EXTICR1_EXTI0_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SYSCFG_EXTICR2_EXTI7          (0xFUL << 12) 
#define SYSCFG_EXTICR2_EXTI7_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define SYSCFG_EXTICR2_EXTI6          (0xFUL << 8) 
#define SYSCFG_EXTICR2_EXTI6_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SYSCFG_EXTICR2_EXTI5          (0xFUL << 4) 
#define SYSCFG_EXTICR2_EXTI5_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SYSCFG_EXTICR2_EXTI4          (0xFUL << 0) 
#define SYSCFG_EXTICR2_EXTI4_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SYSCFG_EXTICR3_EXTI11          (0xFUL << 12) 
#define SYSCFG_EXTICR3_EXTI11_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define SYSCFG_EXTICR3_EXTI10          (0xFUL << 8) 
#define SYSCFG_EXTICR3_EXTI10_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SYSCFG_EXTICR3_EXTI9          (0xFUL << 4) 
#define SYSCFG_EXTICR3_EXTI9_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SYSCFG_EXTICR3_EXTI8          (0xFUL << 0) 
#define SYSCFG_EXTICR3_EXTI8_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SYSCFG_EXTICR4_EXTI15          (0xFUL << 12) 
#define SYSCFG_EXTICR4_EXTI15_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define SYSCFG_EXTICR4_EXTI14          (0xFUL << 8) 
#define SYSCFG_EXTICR4_EXTI14_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define SYSCFG_EXTICR4_EXTI13          (0xFUL << 4) 
#define SYSCFG_EXTICR4_EXTI13_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SYSCFG_EXTICR4_EXTI12          (0xFUL << 0) 
#define SYSCFG_EXTICR4_EXTI12_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SYSCFG_CCCSR_EN          (0x1UL << 0) 
#define SYSCFG_CCCSR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SYSCFG_CCCSR_CS          (0x1UL << 1) 
#define SYSCFG_CCCSR_CS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SYSCFG_CCCSR_READY          (0x1UL << 8) 
#define SYSCFG_CCCSR_READY_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SYSCFG_CCCSR_HSLV          (0x1UL << 16) 
#define SYSCFG_CCCSR_HSLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SYSCFG_CCVR_NCV          (0xFUL << 0) 
#define SYSCFG_CCVR_NCV_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SYSCFG_CCVR_PCV          (0xFUL << 4) 
#define SYSCFG_CCVR_PCV_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SYSCFG_CCCR_NCC          (0xFUL << 0) 
#define SYSCFG_CCCR_NCC_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SYSCFG_CCCR_PCC          (0xFUL << 4) 
#define SYSCFG_CCCR_PCC_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define SYSCFG_PWRCR_ODEN          (0xFUL << 0) 
#define SYSCFG_PWRCR_ODEN_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SYSCFG_PKGR_PKG          (0xFUL << 0) 
#define SYSCFG_PKGR_PKG_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SYSCFG_UR0_BKS          (0x1UL << 0) 
#define SYSCFG_UR0_BKS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SYSCFG_UR0_RDP          (0xFFUL << 16) 
#define SYSCFG_UR0_RDP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SYSCFG_UR2_BORH          (0x3UL << 0) 
#define SYSCFG_UR2_BORH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SYSCFG_UR2_BOOT_ADD0          (0xFFFFUL << 16) 
#define SYSCFG_UR2_BOOT_ADD0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SYSCFG_UR3_BOOT_ADD1          (0xFFFFUL << 16) 
#define SYSCFG_UR3_BOOT_ADD1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SYSCFG_UR4_MEPAD_1          (0x1UL << 16) 
#define SYSCFG_UR4_MEPAD_1_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SYSCFG_UR5_MESAD_1          (0x1UL << 0) 
#define SYSCFG_UR5_MESAD_1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SYSCFG_UR5_WRPN_1          (0xFFUL << 16) 
#define SYSCFG_UR5_WRPN_1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SYSCFG_UR6_PA_BEG_1          (0xFFFUL << 0) 
#define SYSCFG_UR6_PA_BEG_1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define SYSCFG_UR6_PA_END_1          (0xFFFUL << 16) 
#define SYSCFG_UR6_PA_END_1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define SYSCFG_UR7_SA_BEG_1          (0xFFFUL << 0) 
#define SYSCFG_UR7_SA_BEG_1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define SYSCFG_UR7_SA_END_1          (0xFFFUL << 16) 
#define SYSCFG_UR7_SA_END_1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define SYSCFG_UR8_MEPAD_2          (0x1UL << 0) 
#define SYSCFG_UR8_MEPAD_2_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SYSCFG_UR8_MESAD_2          (0x1UL << 16) 
#define SYSCFG_UR8_MESAD_2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SYSCFG_UR9_WRPN_2          (0xFFUL << 0) 
#define SYSCFG_UR9_WRPN_2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SYSCFG_UR9_PA_BEG_2          (0xFFFUL << 16) 
#define SYSCFG_UR9_PA_BEG_2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define SYSCFG_UR10_PA_END_2          (0xFFFUL << 0) 
#define SYSCFG_UR10_PA_END_2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define SYSCFG_UR10_SA_BEG_2          (0xFFFUL << 16) 
#define SYSCFG_UR10_SA_BEG_2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define SYSCFG_UR11_SA_END_2          (0xFFFUL << 0) 
#define SYSCFG_UR11_SA_END_2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define SYSCFG_UR11_IWDG1M          (0x1UL << 16) 
#define SYSCFG_UR11_IWDG1M_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SYSCFG_UR12_SECURE          (0x1UL << 16) 
#define SYSCFG_UR12_SECURE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SYSCFG_UR13_SDRS          (0x3UL << 0) 
#define SYSCFG_UR13_SDRS_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define SYSCFG_UR13_D1SBRST          (0x1UL << 16) 
#define SYSCFG_UR13_D1SBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SYSCFG_UR14_D1STPRST          (0x1UL << 0) 
#define SYSCFG_UR14_D1STPRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SYSCFG_UR15_FZIWDGSTB          (0x1UL << 16) 
#define SYSCFG_UR15_FZIWDGSTB_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SYSCFG_UR16_FZIWDGSTP          (0x1UL << 0) 
#define SYSCFG_UR16_FZIWDGSTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SYSCFG_UR16_PKP          (0x1UL << 16) 
#define SYSCFG_UR16_PKP_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SYSCFG_UR17_IO_HSLV          (0x1UL << 0) 
#define SYSCFG_UR17_IO_HSLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define SYSCFG  ((struct SYSCFG*)(0x58000400UL))



struct EXTI {
  volatile uint32_t RTSR1;
  volatile uint32_t FTSR1;
  volatile uint32_t SWIER1;
  volatile uint32_t D3PMR1;
  volatile uint32_t D3PCR1L;
  volatile uint32_t D3PCR1H;
  volatile const uint32_t RESERVED_24[2];
  volatile uint32_t RTSR2;
  volatile uint32_t FTSR2;
  volatile uint32_t SWIER2;
  volatile uint32_t D3PMR2;
  volatile uint32_t D3PCR2L;
  volatile uint32_t D3PCR2H;
  volatile const uint32_t RESERVED_56[2];
  volatile uint32_t RTSR3;
  volatile uint32_t FTSR3;
  volatile uint32_t SWIER3;
  volatile uint32_t D3PMR3;
  volatile const uint32_t RESERVED_80;
  volatile uint32_t D3PCR3H;
  volatile const uint32_t RESERVED_88[10];
  volatile uint32_t CPUIMR1;
  volatile uint32_t CPUEMR1;
  volatile uint32_t CPUPR1;
  volatile const uint32_t RESERVED_140;
  volatile uint32_t CPUIMR2;
  volatile uint32_t CPUEMR2;
  volatile const uint32_t CPUPR2;
  volatile const uint32_t RESERVED_156;
  volatile const uint32_t CPUIMR3;
  volatile const uint32_t CPUEMR3;
  volatile const uint32_t CPUPR3;
};
#define EXTI_RTSR1_TR0          (0x1UL << 0) 
#define EXTI_RTSR1_TR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_RTSR1_TR1          (0x1UL << 1) 
#define EXTI_RTSR1_TR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_RTSR1_TR2          (0x1UL << 2) 
#define EXTI_RTSR1_TR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_RTSR1_TR3          (0x1UL << 3) 
#define EXTI_RTSR1_TR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_RTSR1_TR4          (0x1UL << 4) 
#define EXTI_RTSR1_TR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_RTSR1_TR5          (0x1UL << 5) 
#define EXTI_RTSR1_TR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_RTSR1_TR6          (0x1UL << 6) 
#define EXTI_RTSR1_TR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_RTSR1_TR7          (0x1UL << 7) 
#define EXTI_RTSR1_TR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_RTSR1_TR8          (0x1UL << 8) 
#define EXTI_RTSR1_TR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_RTSR1_TR9          (0x1UL << 9) 
#define EXTI_RTSR1_TR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_RTSR1_TR10          (0x1UL << 10) 
#define EXTI_RTSR1_TR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_RTSR1_TR11          (0x1UL << 11) 
#define EXTI_RTSR1_TR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_RTSR1_TR12          (0x1UL << 12) 
#define EXTI_RTSR1_TR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_RTSR1_TR13          (0x1UL << 13) 
#define EXTI_RTSR1_TR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_RTSR1_TR14          (0x1UL << 14) 
#define EXTI_RTSR1_TR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_RTSR1_TR15          (0x1UL << 15) 
#define EXTI_RTSR1_TR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_RTSR1_TR16          (0x1UL << 16) 
#define EXTI_RTSR1_TR16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_RTSR1_TR17          (0x1UL << 17) 
#define EXTI_RTSR1_TR17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_RTSR1_TR18          (0x1UL << 18) 
#define EXTI_RTSR1_TR18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_RTSR1_TR19          (0x1UL << 19) 
#define EXTI_RTSR1_TR19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_RTSR1_TR20          (0x1UL << 20) 
#define EXTI_RTSR1_TR20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_RTSR1_TR21          (0x1UL << 21) 
#define EXTI_RTSR1_TR21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_FTSR1_TR0          (0x1UL << 0) 
#define EXTI_FTSR1_TR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_FTSR1_TR1          (0x1UL << 1) 
#define EXTI_FTSR1_TR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_FTSR1_TR2          (0x1UL << 2) 
#define EXTI_FTSR1_TR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_FTSR1_TR3          (0x1UL << 3) 
#define EXTI_FTSR1_TR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_FTSR1_TR4          (0x1UL << 4) 
#define EXTI_FTSR1_TR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_FTSR1_TR5          (0x1UL << 5) 
#define EXTI_FTSR1_TR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_FTSR1_TR6          (0x1UL << 6) 
#define EXTI_FTSR1_TR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_FTSR1_TR7          (0x1UL << 7) 
#define EXTI_FTSR1_TR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_FTSR1_TR8          (0x1UL << 8) 
#define EXTI_FTSR1_TR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_FTSR1_TR9          (0x1UL << 9) 
#define EXTI_FTSR1_TR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_FTSR1_TR10          (0x1UL << 10) 
#define EXTI_FTSR1_TR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_FTSR1_TR11          (0x1UL << 11) 
#define EXTI_FTSR1_TR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_FTSR1_TR12          (0x1UL << 12) 
#define EXTI_FTSR1_TR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_FTSR1_TR13          (0x1UL << 13) 
#define EXTI_FTSR1_TR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_FTSR1_TR14          (0x1UL << 14) 
#define EXTI_FTSR1_TR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_FTSR1_TR15          (0x1UL << 15) 
#define EXTI_FTSR1_TR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_FTSR1_TR16          (0x1UL << 16) 
#define EXTI_FTSR1_TR16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_FTSR1_TR17          (0x1UL << 17) 
#define EXTI_FTSR1_TR17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_FTSR1_TR18          (0x1UL << 18) 
#define EXTI_FTSR1_TR18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_FTSR1_TR19          (0x1UL << 19) 
#define EXTI_FTSR1_TR19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_FTSR1_TR20          (0x1UL << 20) 
#define EXTI_FTSR1_TR20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_FTSR1_TR21          (0x1UL << 21) 
#define EXTI_FTSR1_TR21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_SWIER1_SWIER0          (0x1UL << 0) 
#define EXTI_SWIER1_SWIER0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_SWIER1_SWIER1          (0x1UL << 1) 
#define EXTI_SWIER1_SWIER1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_SWIER1_SWIER2          (0x1UL << 2) 
#define EXTI_SWIER1_SWIER2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_SWIER1_SWIER3          (0x1UL << 3) 
#define EXTI_SWIER1_SWIER3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_SWIER1_SWIER4          (0x1UL << 4) 
#define EXTI_SWIER1_SWIER4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_SWIER1_SWIER5          (0x1UL << 5) 
#define EXTI_SWIER1_SWIER5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_SWIER1_SWIER6          (0x1UL << 6) 
#define EXTI_SWIER1_SWIER6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_SWIER1_SWIER7          (0x1UL << 7) 
#define EXTI_SWIER1_SWIER7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_SWIER1_SWIER8          (0x1UL << 8) 
#define EXTI_SWIER1_SWIER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_SWIER1_SWIER9          (0x1UL << 9) 
#define EXTI_SWIER1_SWIER9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_SWIER1_SWIER10          (0x1UL << 10) 
#define EXTI_SWIER1_SWIER10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_SWIER1_SWIER11          (0x1UL << 11) 
#define EXTI_SWIER1_SWIER11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_SWIER1_SWIER12          (0x1UL << 12) 
#define EXTI_SWIER1_SWIER12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_SWIER1_SWIER13          (0x1UL << 13) 
#define EXTI_SWIER1_SWIER13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_SWIER1_SWIER14          (0x1UL << 14) 
#define EXTI_SWIER1_SWIER14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_SWIER1_SWIER15          (0x1UL << 15) 
#define EXTI_SWIER1_SWIER15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_SWIER1_SWIER16          (0x1UL << 16) 
#define EXTI_SWIER1_SWIER16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_SWIER1_SWIER17          (0x1UL << 17) 
#define EXTI_SWIER1_SWIER17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_SWIER1_SWIER18          (0x1UL << 18) 
#define EXTI_SWIER1_SWIER18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_SWIER1_SWIER19          (0x1UL << 19) 
#define EXTI_SWIER1_SWIER19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_SWIER1_SWIER20          (0x1UL << 20) 
#define EXTI_SWIER1_SWIER20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_SWIER1_SWIER21          (0x1UL << 21) 
#define EXTI_SWIER1_SWIER21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_D3PMR1_MR0          (0x1UL << 0) 
#define EXTI_D3PMR1_MR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_D3PMR1_MR1          (0x1UL << 1) 
#define EXTI_D3PMR1_MR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_D3PMR1_MR2          (0x1UL << 2) 
#define EXTI_D3PMR1_MR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_D3PMR1_MR3          (0x1UL << 3) 
#define EXTI_D3PMR1_MR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_D3PMR1_MR4          (0x1UL << 4) 
#define EXTI_D3PMR1_MR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_D3PMR1_MR5          (0x1UL << 5) 
#define EXTI_D3PMR1_MR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_D3PMR1_MR6          (0x1UL << 6) 
#define EXTI_D3PMR1_MR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_D3PMR1_MR7          (0x1UL << 7) 
#define EXTI_D3PMR1_MR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_D3PMR1_MR8          (0x1UL << 8) 
#define EXTI_D3PMR1_MR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_D3PMR1_MR9          (0x1UL << 9) 
#define EXTI_D3PMR1_MR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_D3PMR1_MR10          (0x1UL << 10) 
#define EXTI_D3PMR1_MR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_D3PMR1_MR11          (0x1UL << 11) 
#define EXTI_D3PMR1_MR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_D3PMR1_MR12          (0x1UL << 12) 
#define EXTI_D3PMR1_MR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_D3PMR1_MR13          (0x1UL << 13) 
#define EXTI_D3PMR1_MR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_D3PMR1_MR14          (0x1UL << 14) 
#define EXTI_D3PMR1_MR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_D3PMR1_MR15          (0x1UL << 15) 
#define EXTI_D3PMR1_MR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_D3PMR1_MR19          (0x1UL << 19) 
#define EXTI_D3PMR1_MR19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_D3PMR1_MR20          (0x1UL << 20) 
#define EXTI_D3PMR1_MR20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_D3PMR1_MR21          (0x1UL << 21) 
#define EXTI_D3PMR1_MR21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_D3PMR1_MR25          (0x1UL << 25) 
#define EXTI_D3PMR1_MR25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define EXTI_D3PCR1L_PCS0          (0x3UL << 0) 
#define EXTI_D3PCR1L_PCS0_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define EXTI_D3PCR1L_PCS1          (0x3UL << 2) 
#define EXTI_D3PCR1L_PCS1_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define EXTI_D3PCR1L_PCS2          (0x3UL << 4) 
#define EXTI_D3PCR1L_PCS2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define EXTI_D3PCR1L_PCS3          (0x3UL << 6) 
#define EXTI_D3PCR1L_PCS3_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define EXTI_D3PCR1L_PCS4          (0x3UL << 8) 
#define EXTI_D3PCR1L_PCS4_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define EXTI_D3PCR1L_PCS5          (0x3UL << 10) 
#define EXTI_D3PCR1L_PCS5_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define EXTI_D3PCR1L_PCS6          (0x3UL << 12) 
#define EXTI_D3PCR1L_PCS6_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define EXTI_D3PCR1L_PCS7          (0x3UL << 14) 
#define EXTI_D3PCR1L_PCS7_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define EXTI_D3PCR1L_PCS8          (0x3UL << 16) 
#define EXTI_D3PCR1L_PCS8_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define EXTI_D3PCR1L_PCS9          (0x3UL << 18) 
#define EXTI_D3PCR1L_PCS9_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define EXTI_D3PCR1L_PCS10          (0x3UL << 20) 
#define EXTI_D3PCR1L_PCS10_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define EXTI_D3PCR1L_PCS11          (0x3UL << 22) 
#define EXTI_D3PCR1L_PCS11_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define EXTI_D3PCR1L_PCS12          (0x3UL << 24) 
#define EXTI_D3PCR1L_PCS12_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define EXTI_D3PCR1L_PCS13          (0x3UL << 26) 
#define EXTI_D3PCR1L_PCS13_VAL(X) (((uint32_t)(X) & 0x3UL) << 26)
#define EXTI_D3PCR1L_PCS14          (0x3UL << 28) 
#define EXTI_D3PCR1L_PCS14_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define EXTI_D3PCR1L_PCS15          (0x3UL << 30) 
#define EXTI_D3PCR1L_PCS15_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define EXTI_D3PCR1H_PCS19          (0x3UL << 6) 
#define EXTI_D3PCR1H_PCS19_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define EXTI_D3PCR1H_PCS20          (0x3UL << 8) 
#define EXTI_D3PCR1H_PCS20_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define EXTI_D3PCR1H_PCS21          (0x3UL << 10) 
#define EXTI_D3PCR1H_PCS21_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define EXTI_D3PCR1H_PCS25          (0x3UL << 18) 
#define EXTI_D3PCR1H_PCS25_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define EXTI_RTSR2_TR49          (0x1UL << 17) 
#define EXTI_RTSR2_TR49_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_RTSR2_TR51          (0x1UL << 19) 
#define EXTI_RTSR2_TR51_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_FTSR2_TR49          (0x1UL << 17) 
#define EXTI_FTSR2_TR49_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_FTSR2_TR51          (0x1UL << 19) 
#define EXTI_FTSR2_TR51_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_SWIER2_SWIER49          (0x1UL << 17) 
#define EXTI_SWIER2_SWIER49_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_SWIER2_SWIER51          (0x1UL << 19) 
#define EXTI_SWIER2_SWIER51_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_D3PMR2_MR34          (0x1UL << 2) 
#define EXTI_D3PMR2_MR34_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_D3PMR2_MR35          (0x1UL << 3) 
#define EXTI_D3PMR2_MR35_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_D3PMR2_MR41          (0x1UL << 9) 
#define EXTI_D3PMR2_MR41_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_D3PMR2_MR48          (0x1UL << 16) 
#define EXTI_D3PMR2_MR48_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_D3PMR2_MR49          (0x1UL << 17) 
#define EXTI_D3PMR2_MR49_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_D3PMR2_MR50          (0x1UL << 18) 
#define EXTI_D3PMR2_MR50_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_D3PMR2_MR51          (0x1UL << 19) 
#define EXTI_D3PMR2_MR51_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_D3PMR2_MR52          (0x1UL << 20) 
#define EXTI_D3PMR2_MR52_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_D3PMR2_MR53          (0x1UL << 21) 
#define EXTI_D3PMR2_MR53_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_D3PCR2L_PCS35          (0x3UL << 6) 
#define EXTI_D3PCR2L_PCS35_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define EXTI_D3PCR2L_PCS34          (0x3UL << 4) 
#define EXTI_D3PCR2L_PCS34_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define EXTI_D3PCR2L_PCS41          (0x3UL << 18) 
#define EXTI_D3PCR2L_PCS41_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define EXTI_D3PCR2H_PCS48          (0x3UL << 0) 
#define EXTI_D3PCR2H_PCS48_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define EXTI_D3PCR2H_PCS49          (0x3UL << 2) 
#define EXTI_D3PCR2H_PCS49_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define EXTI_D3PCR2H_PCS50          (0x3UL << 4) 
#define EXTI_D3PCR2H_PCS50_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define EXTI_D3PCR2H_PCS51          (0x3UL << 6) 
#define EXTI_D3PCR2H_PCS51_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define EXTI_D3PCR2H_PCS52          (0x3UL << 8) 
#define EXTI_D3PCR2H_PCS52_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define EXTI_D3PCR2H_PCS53          (0x3UL << 10) 
#define EXTI_D3PCR2H_PCS53_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define EXTI_RTSR3_TR82          (0x1UL << 18) 
#define EXTI_RTSR3_TR82_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_RTSR3_TR84          (0x1UL << 20) 
#define EXTI_RTSR3_TR84_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_RTSR3_TR85          (0x1UL << 21) 
#define EXTI_RTSR3_TR85_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_RTSR3_TR86          (0x1UL << 22) 
#define EXTI_RTSR3_TR86_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_FTSR3_TR82          (0x1UL << 18) 
#define EXTI_FTSR3_TR82_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_FTSR3_TR84          (0x1UL << 20) 
#define EXTI_FTSR3_TR84_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_FTSR3_TR85          (0x1UL << 21) 
#define EXTI_FTSR3_TR85_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_FTSR3_TR86          (0x1UL << 22) 
#define EXTI_FTSR3_TR86_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_SWIER3_SWIER82          (0x1UL << 18) 
#define EXTI_SWIER3_SWIER82_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_SWIER3_SWIER84          (0x1UL << 20) 
#define EXTI_SWIER3_SWIER84_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_SWIER3_SWIER85          (0x1UL << 21) 
#define EXTI_SWIER3_SWIER85_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_SWIER3_SWIER86          (0x1UL << 22) 
#define EXTI_SWIER3_SWIER86_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_D3PMR3_MR88          (0x1UL << 24) 
#define EXTI_D3PMR3_MR88_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define EXTI_D3PCR3H_PCS88          (0x3UL << 18) 
#define EXTI_D3PCR3H_PCS88_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define EXTI_CPUIMR1_MR0          (0x1UL << 0) 
#define EXTI_CPUIMR1_MR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_CPUIMR1_MR1          (0x1UL << 1) 
#define EXTI_CPUIMR1_MR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_CPUIMR1_MR2          (0x1UL << 2) 
#define EXTI_CPUIMR1_MR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_CPUIMR1_MR3          (0x1UL << 3) 
#define EXTI_CPUIMR1_MR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_CPUIMR1_MR4          (0x1UL << 4) 
#define EXTI_CPUIMR1_MR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_CPUIMR1_MR5          (0x1UL << 5) 
#define EXTI_CPUIMR1_MR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_CPUIMR1_MR6          (0x1UL << 6) 
#define EXTI_CPUIMR1_MR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_CPUIMR1_MR7          (0x1UL << 7) 
#define EXTI_CPUIMR1_MR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_CPUIMR1_MR8          (0x1UL << 8) 
#define EXTI_CPUIMR1_MR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_CPUIMR1_MR9          (0x1UL << 9) 
#define EXTI_CPUIMR1_MR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_CPUIMR1_MR10          (0x1UL << 10) 
#define EXTI_CPUIMR1_MR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_CPUIMR1_MR11          (0x1UL << 11) 
#define EXTI_CPUIMR1_MR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_CPUIMR1_MR12          (0x1UL << 12) 
#define EXTI_CPUIMR1_MR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_CPUIMR1_MR13          (0x1UL << 13) 
#define EXTI_CPUIMR1_MR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_CPUIMR1_MR14          (0x1UL << 14) 
#define EXTI_CPUIMR1_MR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_CPUIMR1_MR15          (0x1UL << 15) 
#define EXTI_CPUIMR1_MR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_CPUIMR1_MR16          (0x1UL << 16) 
#define EXTI_CPUIMR1_MR16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_CPUIMR1_MR17          (0x1UL << 17) 
#define EXTI_CPUIMR1_MR17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_CPUIMR1_MR18          (0x1UL << 18) 
#define EXTI_CPUIMR1_MR18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_CPUIMR1_MR19          (0x1UL << 19) 
#define EXTI_CPUIMR1_MR19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_CPUIMR1_MR20          (0x1UL << 20) 
#define EXTI_CPUIMR1_MR20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_CPUIMR1_MR21          (0x1UL << 21) 
#define EXTI_CPUIMR1_MR21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_CPUIMR1_MR22          (0x1UL << 22) 
#define EXTI_CPUIMR1_MR22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_CPUIMR1_MR23          (0x1UL << 23) 
#define EXTI_CPUIMR1_MR23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define EXTI_CPUIMR1_MR24          (0x1UL << 24) 
#define EXTI_CPUIMR1_MR24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define EXTI_CPUIMR1_MR25          (0x1UL << 25) 
#define EXTI_CPUIMR1_MR25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define EXTI_CPUIMR1_MR26          (0x1UL << 26) 
#define EXTI_CPUIMR1_MR26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define EXTI_CPUIMR1_MR27          (0x1UL << 27) 
#define EXTI_CPUIMR1_MR27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define EXTI_CPUIMR1_MR28          (0x1UL << 28) 
#define EXTI_CPUIMR1_MR28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define EXTI_CPUIMR1_MR29          (0x1UL << 29) 
#define EXTI_CPUIMR1_MR29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define EXTI_CPUIMR1_MR30          (0x1UL << 30) 
#define EXTI_CPUIMR1_MR30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define EXTI_CPUIMR1_MR31          (0x1UL << 31) 
#define EXTI_CPUIMR1_MR31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define EXTI_CPUEMR1_MR0          (0x1UL << 0) 
#define EXTI_CPUEMR1_MR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_CPUEMR1_MR1          (0x1UL << 1) 
#define EXTI_CPUEMR1_MR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_CPUEMR1_MR2          (0x1UL << 2) 
#define EXTI_CPUEMR1_MR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_CPUEMR1_MR3          (0x1UL << 3) 
#define EXTI_CPUEMR1_MR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_CPUEMR1_MR4          (0x1UL << 4) 
#define EXTI_CPUEMR1_MR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_CPUEMR1_MR5          (0x1UL << 5) 
#define EXTI_CPUEMR1_MR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_CPUEMR1_MR6          (0x1UL << 6) 
#define EXTI_CPUEMR1_MR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_CPUEMR1_MR7          (0x1UL << 7) 
#define EXTI_CPUEMR1_MR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_CPUEMR1_MR8          (0x1UL << 8) 
#define EXTI_CPUEMR1_MR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_CPUEMR1_MR9          (0x1UL << 9) 
#define EXTI_CPUEMR1_MR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_CPUEMR1_MR10          (0x1UL << 10) 
#define EXTI_CPUEMR1_MR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_CPUEMR1_MR11          (0x1UL << 11) 
#define EXTI_CPUEMR1_MR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_CPUEMR1_MR12          (0x1UL << 12) 
#define EXTI_CPUEMR1_MR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_CPUEMR1_MR13          (0x1UL << 13) 
#define EXTI_CPUEMR1_MR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_CPUEMR1_MR14          (0x1UL << 14) 
#define EXTI_CPUEMR1_MR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_CPUEMR1_MR15          (0x1UL << 15) 
#define EXTI_CPUEMR1_MR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_CPUEMR1_MR16          (0x1UL << 16) 
#define EXTI_CPUEMR1_MR16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_CPUEMR1_MR17          (0x1UL << 17) 
#define EXTI_CPUEMR1_MR17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_CPUEMR1_MR18          (0x1UL << 18) 
#define EXTI_CPUEMR1_MR18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_CPUEMR1_MR19          (0x1UL << 19) 
#define EXTI_CPUEMR1_MR19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_CPUEMR1_MR20          (0x1UL << 20) 
#define EXTI_CPUEMR1_MR20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_CPUEMR1_MR21          (0x1UL << 21) 
#define EXTI_CPUEMR1_MR21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_CPUEMR1_MR22          (0x1UL << 22) 
#define EXTI_CPUEMR1_MR22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_CPUEMR1_MR23          (0x1UL << 23) 
#define EXTI_CPUEMR1_MR23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define EXTI_CPUEMR1_MR24          (0x1UL << 24) 
#define EXTI_CPUEMR1_MR24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define EXTI_CPUEMR1_MR25          (0x1UL << 25) 
#define EXTI_CPUEMR1_MR25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define EXTI_CPUEMR1_MR26          (0x1UL << 26) 
#define EXTI_CPUEMR1_MR26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define EXTI_CPUEMR1_MR27          (0x1UL << 27) 
#define EXTI_CPUEMR1_MR27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define EXTI_CPUEMR1_MR28          (0x1UL << 28) 
#define EXTI_CPUEMR1_MR28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define EXTI_CPUEMR1_MR29          (0x1UL << 29) 
#define EXTI_CPUEMR1_MR29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define EXTI_CPUEMR1_MR30          (0x1UL << 30) 
#define EXTI_CPUEMR1_MR30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define EXTI_CPUEMR1_MR31          (0x1UL << 31) 
#define EXTI_CPUEMR1_MR31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define EXTI_CPUPR1_PR0          (0x1UL << 0) 
#define EXTI_CPUPR1_PR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_CPUPR1_PR1          (0x1UL << 1) 
#define EXTI_CPUPR1_PR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_CPUPR1_PR2          (0x1UL << 2) 
#define EXTI_CPUPR1_PR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_CPUPR1_PR3          (0x1UL << 3) 
#define EXTI_CPUPR1_PR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_CPUPR1_PR4          (0x1UL << 4) 
#define EXTI_CPUPR1_PR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_CPUPR1_PR5          (0x1UL << 5) 
#define EXTI_CPUPR1_PR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_CPUPR1_PR6          (0x1UL << 6) 
#define EXTI_CPUPR1_PR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_CPUPR1_PR7          (0x1UL << 7) 
#define EXTI_CPUPR1_PR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_CPUPR1_PR8          (0x1UL << 8) 
#define EXTI_CPUPR1_PR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_CPUPR1_PR9          (0x1UL << 9) 
#define EXTI_CPUPR1_PR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_CPUPR1_PR10          (0x1UL << 10) 
#define EXTI_CPUPR1_PR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_CPUPR1_PR11          (0x1UL << 11) 
#define EXTI_CPUPR1_PR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_CPUPR1_PR12          (0x1UL << 12) 
#define EXTI_CPUPR1_PR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_CPUPR1_PR13          (0x1UL << 13) 
#define EXTI_CPUPR1_PR13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_CPUPR1_PR14          (0x1UL << 14) 
#define EXTI_CPUPR1_PR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_CPUPR1_PR15          (0x1UL << 15) 
#define EXTI_CPUPR1_PR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_CPUPR1_PR16          (0x1UL << 16) 
#define EXTI_CPUPR1_PR16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_CPUPR1_PR17          (0x1UL << 17) 
#define EXTI_CPUPR1_PR17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_CPUPR1_PR18          (0x1UL << 18) 
#define EXTI_CPUPR1_PR18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_CPUPR1_PR19          (0x1UL << 19) 
#define EXTI_CPUPR1_PR19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_CPUPR1_PR20          (0x1UL << 20) 
#define EXTI_CPUPR1_PR20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_CPUPR1_PR21          (0x1UL << 21) 
#define EXTI_CPUPR1_PR21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_CPUIMR2_MR0          (0x1UL << 0) 
#define EXTI_CPUIMR2_MR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_CPUIMR2_MR1          (0x1UL << 1) 
#define EXTI_CPUIMR2_MR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_CPUIMR2_MR2          (0x1UL << 2) 
#define EXTI_CPUIMR2_MR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_CPUIMR2_MR3          (0x1UL << 3) 
#define EXTI_CPUIMR2_MR3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_CPUIMR2_MR4          (0x1UL << 4) 
#define EXTI_CPUIMR2_MR4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_CPUIMR2_MR5          (0x1UL << 5) 
#define EXTI_CPUIMR2_MR5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_CPUIMR2_MR6          (0x1UL << 6) 
#define EXTI_CPUIMR2_MR6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_CPUIMR2_MR7          (0x1UL << 7) 
#define EXTI_CPUIMR2_MR7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_CPUIMR2_MR8          (0x1UL << 8) 
#define EXTI_CPUIMR2_MR8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_CPUIMR2_MR9          (0x1UL << 9) 
#define EXTI_CPUIMR2_MR9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_CPUIMR2_MR10          (0x1UL << 10) 
#define EXTI_CPUIMR2_MR10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_CPUIMR2_MR11          (0x1UL << 11) 
#define EXTI_CPUIMR2_MR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_CPUIMR2_MR12          (0x1UL << 12) 
#define EXTI_CPUIMR2_MR12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_CPUIMR2_MR14          (0x1UL << 14) 
#define EXTI_CPUIMR2_MR14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_CPUIMR2_MR15          (0x1UL << 15) 
#define EXTI_CPUIMR2_MR15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_CPUIMR2_MR16          (0x1UL << 16) 
#define EXTI_CPUIMR2_MR16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_CPUIMR2_MR17          (0x1UL << 17) 
#define EXTI_CPUIMR2_MR17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_CPUIMR2_MR18          (0x1UL << 18) 
#define EXTI_CPUIMR2_MR18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_CPUIMR2_MR19          (0x1UL << 19) 
#define EXTI_CPUIMR2_MR19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_CPUIMR2_MR20          (0x1UL << 20) 
#define EXTI_CPUIMR2_MR20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_CPUIMR2_MR21          (0x1UL << 21) 
#define EXTI_CPUIMR2_MR21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_CPUIMR2_MR22          (0x1UL << 22) 
#define EXTI_CPUIMR2_MR22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_CPUIMR2_MR23          (0x1UL << 23) 
#define EXTI_CPUIMR2_MR23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define EXTI_CPUIMR2_MR24          (0x1UL << 24) 
#define EXTI_CPUIMR2_MR24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define EXTI_CPUIMR2_MR25          (0x1UL << 25) 
#define EXTI_CPUIMR2_MR25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define EXTI_CPUIMR2_MR26          (0x1UL << 26) 
#define EXTI_CPUIMR2_MR26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define EXTI_CPUIMR2_MR27          (0x1UL << 27) 
#define EXTI_CPUIMR2_MR27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define EXTI_CPUIMR2_MR28          (0x1UL << 28) 
#define EXTI_CPUIMR2_MR28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define EXTI_CPUIMR2_MR29          (0x1UL << 29) 
#define EXTI_CPUIMR2_MR29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define EXTI_CPUIMR2_MR30          (0x1UL << 30) 
#define EXTI_CPUIMR2_MR30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define EXTI_CPUIMR2_MR31          (0x1UL << 31) 
#define EXTI_CPUIMR2_MR31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define EXTI_CPUEMR2_MR32          (0x1UL << 0) 
#define EXTI_CPUEMR2_MR32_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_CPUEMR2_MR33          (0x1UL << 1) 
#define EXTI_CPUEMR2_MR33_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_CPUEMR2_MR34          (0x1UL << 2) 
#define EXTI_CPUEMR2_MR34_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_CPUEMR2_MR35          (0x1UL << 3) 
#define EXTI_CPUEMR2_MR35_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_CPUEMR2_MR36          (0x1UL << 4) 
#define EXTI_CPUEMR2_MR36_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_CPUEMR2_MR37          (0x1UL << 5) 
#define EXTI_CPUEMR2_MR37_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_CPUEMR2_MR38          (0x1UL << 6) 
#define EXTI_CPUEMR2_MR38_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_CPUEMR2_MR39          (0x1UL << 7) 
#define EXTI_CPUEMR2_MR39_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_CPUEMR2_MR40          (0x1UL << 8) 
#define EXTI_CPUEMR2_MR40_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_CPUEMR2_MR41          (0x1UL << 9) 
#define EXTI_CPUEMR2_MR41_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_CPUEMR2_MR42          (0x1UL << 10) 
#define EXTI_CPUEMR2_MR42_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_CPUEMR2_MR43          (0x1UL << 11) 
#define EXTI_CPUEMR2_MR43_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_CPUEMR2_MR44          (0x1UL << 12) 
#define EXTI_CPUEMR2_MR44_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_CPUEMR2_MR46          (0x1UL << 14) 
#define EXTI_CPUEMR2_MR46_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_CPUEMR2_MR47          (0x1UL << 15) 
#define EXTI_CPUEMR2_MR47_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_CPUEMR2_MR48          (0x1UL << 16) 
#define EXTI_CPUEMR2_MR48_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_CPUEMR2_MR49          (0x1UL << 17) 
#define EXTI_CPUEMR2_MR49_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_CPUEMR2_MR50          (0x1UL << 18) 
#define EXTI_CPUEMR2_MR50_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_CPUEMR2_MR51          (0x1UL << 19) 
#define EXTI_CPUEMR2_MR51_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_CPUEMR2_MR52          (0x1UL << 20) 
#define EXTI_CPUEMR2_MR52_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_CPUEMR2_MR53          (0x1UL << 21) 
#define EXTI_CPUEMR2_MR53_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_CPUEMR2_MR54          (0x1UL << 22) 
#define EXTI_CPUEMR2_MR54_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_CPUEMR2_MR55          (0x1UL << 23) 
#define EXTI_CPUEMR2_MR55_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define EXTI_CPUEMR2_MR56          (0x1UL << 24) 
#define EXTI_CPUEMR2_MR56_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define EXTI_CPUEMR2_MR57          (0x1UL << 25) 
#define EXTI_CPUEMR2_MR57_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define EXTI_CPUEMR2_MR58          (0x1UL << 26) 
#define EXTI_CPUEMR2_MR58_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define EXTI_CPUEMR2_MR59          (0x1UL << 27) 
#define EXTI_CPUEMR2_MR59_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define EXTI_CPUEMR2_MR60          (0x1UL << 28) 
#define EXTI_CPUEMR2_MR60_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define EXTI_CPUEMR2_MR61          (0x1UL << 29) 
#define EXTI_CPUEMR2_MR61_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define EXTI_CPUEMR2_MR62          (0x1UL << 30) 
#define EXTI_CPUEMR2_MR62_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define EXTI_CPUEMR2_MR63          (0x1UL << 31) 
#define EXTI_CPUEMR2_MR63_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define EXTI_CPUPR2_PR49          (0x1UL << 17) 
#define EXTI_CPUPR2_PR49_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define EXTI_CPUPR2_PR51          (0x1UL << 19) 
#define EXTI_CPUPR2_PR51_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define EXTI_CPUIMR3_MR64          (0x1UL << 0) 
#define EXTI_CPUIMR3_MR64_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_CPUIMR3_MR65          (0x1UL << 1) 
#define EXTI_CPUIMR3_MR65_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_CPUIMR3_MR66          (0x1UL << 2) 
#define EXTI_CPUIMR3_MR66_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_CPUIMR3_MR67          (0x1UL << 3) 
#define EXTI_CPUIMR3_MR67_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_CPUIMR3_MR68          (0x1UL << 4) 
#define EXTI_CPUIMR3_MR68_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_CPUIMR3_MR69          (0x1UL << 5) 
#define EXTI_CPUIMR3_MR69_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_CPUIMR3_MR70          (0x1UL << 6) 
#define EXTI_CPUIMR3_MR70_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_CPUIMR3_MR71          (0x1UL << 7) 
#define EXTI_CPUIMR3_MR71_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_CPUIMR3_MR72          (0x1UL << 8) 
#define EXTI_CPUIMR3_MR72_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_CPUIMR3_MR73          (0x1UL << 9) 
#define EXTI_CPUIMR3_MR73_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_CPUIMR3_MR74          (0x1UL << 10) 
#define EXTI_CPUIMR3_MR74_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_CPUIMR3_MR75          (0x1UL << 11) 
#define EXTI_CPUIMR3_MR75_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_CPUIMR3_MR76          (0x1UL << 12) 
#define EXTI_CPUIMR3_MR76_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_CPUIMR3_MR77          (0x1UL << 13) 
#define EXTI_CPUIMR3_MR77_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_CPUIMR3_MR78          (0x1UL << 14) 
#define EXTI_CPUIMR3_MR78_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_CPUIMR3_MR79          (0x1UL << 15) 
#define EXTI_CPUIMR3_MR79_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_CPUIMR3_MR80          (0x1UL << 16) 
#define EXTI_CPUIMR3_MR80_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_CPUIMR3_MR82          (0x1UL << 18) 
#define EXTI_CPUIMR3_MR82_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_CPUIMR3_MR84          (0x1UL << 20) 
#define EXTI_CPUIMR3_MR84_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_CPUIMR3_MR85          (0x1UL << 21) 
#define EXTI_CPUIMR3_MR85_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_CPUIMR3_MR86          (0x1UL << 22) 
#define EXTI_CPUIMR3_MR86_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_CPUIMR3_MR87          (0x1UL << 23) 
#define EXTI_CPUIMR3_MR87_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define EXTI_CPUIMR3_MR88          (0x1UL << 24) 
#define EXTI_CPUIMR3_MR88_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define EXTI_CPUEMR3_MR64          (0x1UL << 0) 
#define EXTI_CPUEMR3_MR64_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define EXTI_CPUEMR3_MR65          (0x1UL << 1) 
#define EXTI_CPUEMR3_MR65_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define EXTI_CPUEMR3_MR66          (0x1UL << 2) 
#define EXTI_CPUEMR3_MR66_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define EXTI_CPUEMR3_MR67          (0x1UL << 3) 
#define EXTI_CPUEMR3_MR67_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define EXTI_CPUEMR3_MR68          (0x1UL << 4) 
#define EXTI_CPUEMR3_MR68_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define EXTI_CPUEMR3_MR69          (0x1UL << 5) 
#define EXTI_CPUEMR3_MR69_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define EXTI_CPUEMR3_MR70          (0x1UL << 6) 
#define EXTI_CPUEMR3_MR70_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define EXTI_CPUEMR3_MR71          (0x1UL << 7) 
#define EXTI_CPUEMR3_MR71_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define EXTI_CPUEMR3_MR72          (0x1UL << 8) 
#define EXTI_CPUEMR3_MR72_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define EXTI_CPUEMR3_MR73          (0x1UL << 9) 
#define EXTI_CPUEMR3_MR73_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define EXTI_CPUEMR3_MR74          (0x1UL << 10) 
#define EXTI_CPUEMR3_MR74_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define EXTI_CPUEMR3_MR75          (0x1UL << 11) 
#define EXTI_CPUEMR3_MR75_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define EXTI_CPUEMR3_MR76          (0x1UL << 12) 
#define EXTI_CPUEMR3_MR76_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define EXTI_CPUEMR3_MR77          (0x1UL << 13) 
#define EXTI_CPUEMR3_MR77_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define EXTI_CPUEMR3_MR78          (0x1UL << 14) 
#define EXTI_CPUEMR3_MR78_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define EXTI_CPUEMR3_MR79          (0x1UL << 15) 
#define EXTI_CPUEMR3_MR79_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define EXTI_CPUEMR3_MR80          (0x1UL << 16) 
#define EXTI_CPUEMR3_MR80_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define EXTI_CPUEMR3_MR82          (0x1UL << 18) 
#define EXTI_CPUEMR3_MR82_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_CPUEMR3_MR84          (0x1UL << 20) 
#define EXTI_CPUEMR3_MR84_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_CPUEMR3_MR85          (0x1UL << 21) 
#define EXTI_CPUEMR3_MR85_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_CPUEMR3_MR86          (0x1UL << 22) 
#define EXTI_CPUEMR3_MR86_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define EXTI_CPUEMR3_MR87          (0x1UL << 23) 
#define EXTI_CPUEMR3_MR87_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define EXTI_CPUEMR3_MR88          (0x1UL << 24) 
#define EXTI_CPUEMR3_MR88_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define EXTI_CPUPR3_PR82          (0x1UL << 18) 
#define EXTI_CPUPR3_PR82_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define EXTI_CPUPR3_PR84          (0x1UL << 20) 
#define EXTI_CPUPR3_PR84_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define EXTI_CPUPR3_PR85          (0x1UL << 21) 
#define EXTI_CPUPR3_PR85_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define EXTI_CPUPR3_PR86          (0x1UL << 22) 
#define EXTI_CPUPR3_PR86_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)

#define EXTI  ((struct EXTI*)(0x58000000UL))



struct DELAY_Block_SDMMC1 {
  volatile uint32_t CR;
  volatile uint32_t CFGR;
};
#define DELAY_Block_SDMMC1_CR_DEN          (0x1UL << 0) 
#define DELAY_Block_SDMMC1_CR_DEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DELAY_Block_SDMMC1_CR_SEN          (0x1UL << 1) 
#define DELAY_Block_SDMMC1_CR_SEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DELAY_Block_SDMMC1_CFGR_SEL          (0xFUL << 0) 
#define DELAY_Block_SDMMC1_CFGR_SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DELAY_Block_SDMMC1_CFGR_UNIT          (0x7FUL << 8) 
#define DELAY_Block_SDMMC1_CFGR_UNIT_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define DELAY_Block_SDMMC1_CFGR_LNG          (0xFFFUL << 16) 
#define DELAY_Block_SDMMC1_CFGR_LNG_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define DELAY_Block_SDMMC1_CFGR_LNGF          (0x1UL << 31) 
#define DELAY_Block_SDMMC1_CFGR_LNGF_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)

#define DELAY_Block_SDMMC1  ((struct DELAY_Block_SDMMC1*)(0x52008000UL))



struct DELAY_Block_QUADSPI {
  volatile uint32_t CR;
  volatile uint32_t CFGR;
};
#define DELAY_Block_QUADSPI_CR_DEN          (0x1UL << 0) 
#define DELAY_Block_QUADSPI_CR_DEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DELAY_Block_QUADSPI_CR_SEN          (0x1UL << 1) 
#define DELAY_Block_QUADSPI_CR_SEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DELAY_Block_QUADSPI_CFGR_SEL          (0xFUL << 0) 
#define DELAY_Block_QUADSPI_CFGR_SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DELAY_Block_QUADSPI_CFGR_UNIT          (0x7FUL << 8) 
#define DELAY_Block_QUADSPI_CFGR_UNIT_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define DELAY_Block_QUADSPI_CFGR_LNG          (0xFFFUL << 16) 
#define DELAY_Block_QUADSPI_CFGR_LNG_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define DELAY_Block_QUADSPI_CFGR_LNGF          (0x1UL << 31) 
#define DELAY_Block_QUADSPI_CFGR_LNGF_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)

#define DELAY_Block_QUADSPI  ((struct DELAY_Block_QUADSPI*)(0x52006000UL))



struct DELAY_Block_SDMMC2 {
  volatile uint32_t CR;
  volatile uint32_t CFGR;
};
#define DELAY_Block_SDMMC2_CR_DEN          (0x1UL << 0) 
#define DELAY_Block_SDMMC2_CR_DEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DELAY_Block_SDMMC2_CR_SEN          (0x1UL << 1) 
#define DELAY_Block_SDMMC2_CR_SEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DELAY_Block_SDMMC2_CFGR_SEL          (0xFUL << 0) 
#define DELAY_Block_SDMMC2_CFGR_SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DELAY_Block_SDMMC2_CFGR_UNIT          (0x7FUL << 8) 
#define DELAY_Block_SDMMC2_CFGR_UNIT_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define DELAY_Block_SDMMC2_CFGR_LNG          (0xFFFUL << 16) 
#define DELAY_Block_SDMMC2_CFGR_LNG_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define DELAY_Block_SDMMC2_CFGR_LNGF          (0x1UL << 31) 
#define DELAY_Block_SDMMC2_CFGR_LNGF_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)

#define DELAY_Block_SDMMC2  ((struct DELAY_Block_SDMMC2*)(0x48022800UL))



struct Flash {
  volatile uint32_t ACR;
  volatile uint32_t KEYR1;
  volatile uint32_t OPTKEYR;
  volatile uint32_t CR1;
  volatile uint32_t SR1;
  volatile uint32_t CCR1;
  volatile uint32_t OPTCR;
  volatile uint32_t OPTSR_CUR;
  volatile uint32_t OPTSR_PRG;
  volatile uint32_t OPTCCR;
  volatile const uint32_t PRAR_CUR1;
  union {
    volatile uint32_t PRAR_PRG1;
    volatile uint32_t PRAR_PRG2;
  };
  volatile uint32_t SCAR_CUR1;
  volatile uint32_t SCAR_PRG1;
  volatile const uint32_t WPSN_CUR1R;
  volatile uint32_t WPSN_PRG1R;
  volatile const uint32_t BOOT_CURR;
  volatile const uint32_t BOOT_PRGR;
  volatile const uint32_t RESERVED_72[2];
  volatile uint32_t CRCCR1;
  volatile uint32_t CRCSADD1R;
  volatile uint32_t CRCEADD1R;
  volatile uint32_t CRCDATAR;
  volatile const uint32_t ECC_FA1R;
  volatile const uint32_t RESERVED_100[39];
  volatile uint32_t ACR_;
  volatile const uint32_t KEYR2;
  volatile uint32_t OPTKEYR_;
  volatile uint32_t CR2;
  volatile uint32_t SR2;
  volatile uint32_t CCR2;
  volatile uint32_t OPTCR_;
  volatile uint32_t OPTSR_CUR_;
  volatile uint32_t OPTSR_PRG_;
  volatile uint32_t OPTCCR_;
  volatile const uint32_t PRAR_CUR2;
  volatile const uint32_t RESERVED_300;
  volatile uint32_t SCAR_CUR2;
  volatile uint32_t SCAR_PRG2;
  volatile const uint32_t WPSN_CUR2R;
  volatile uint32_t WPSN_PRG2R;
  volatile const uint32_t RESERVED_320[4];
  volatile uint32_t CRCCR2;
  volatile uint32_t CRCSADD2R;
  volatile uint32_t CRCEADD2R;
  volatile const uint32_t RESERVED_348;
  volatile const uint32_t ECC_FA2R;
};
#define Flash_ACR_LATENCY          (0x7UL << 0) 
#define Flash_ACR_LATENCY_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define Flash_ACR_WRHIGHFREQ          (0x3UL << 4) 
#define Flash_ACR_WRHIGHFREQ_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define Flash_KEYR1_KEYR1          (0xFFFFFFFFUL << 0) 
#define Flash_KEYR1_KEYR1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_OPTKEYR_OPTKEYR          (0xFFFFFFFFUL << 0) 
#define Flash_OPTKEYR_OPTKEYR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_CR1_LOCK1          (0x1UL << 0) 
#define Flash_CR1_LOCK1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Flash_CR1_PG1          (0x1UL << 1) 
#define Flash_CR1_PG1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Flash_CR1_SER1          (0x1UL << 2) 
#define Flash_CR1_SER1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Flash_CR1_BER1          (0x1UL << 3) 
#define Flash_CR1_BER1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Flash_CR1_PSIZE1          (0x3UL << 4) 
#define Flash_CR1_PSIZE1_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define Flash_CR1_FW1          (0x1UL << 6) 
#define Flash_CR1_FW1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Flash_CR1_START1          (0x1UL << 7) 
#define Flash_CR1_START1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Flash_CR1_SNB1          (0x7UL << 8) 
#define Flash_CR1_SNB1_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define Flash_CR1_CRC_EN          (0x1UL << 15) 
#define Flash_CR1_CRC_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Flash_CR1_EOPIE1          (0x1UL << 16) 
#define Flash_CR1_EOPIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Flash_CR1_WRPERRIE1          (0x1UL << 17) 
#define Flash_CR1_WRPERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_CR1_PGSERRIE1          (0x1UL << 18) 
#define Flash_CR1_PGSERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_CR1_STRBERRIE1          (0x1UL << 19) 
#define Flash_CR1_STRBERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Flash_CR1_INCERRIE1          (0x1UL << 21) 
#define Flash_CR1_INCERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_CR1_OPERRIE1          (0x1UL << 22) 
#define Flash_CR1_OPERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define Flash_CR1_RDPERRIE1          (0x1UL << 23) 
#define Flash_CR1_RDPERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define Flash_CR1_RDSERRIE1          (0x1UL << 24) 
#define Flash_CR1_RDSERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Flash_CR1_SNECCERRIE1          (0x1UL << 25) 
#define Flash_CR1_SNECCERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define Flash_CR1_DBECCERRIE1          (0x1UL << 26) 
#define Flash_CR1_DBECCERRIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_CR1_CRCENDIE1          (0x1UL << 27) 
#define Flash_CR1_CRCENDIE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Flash_SR1_BSY1          (0x1UL << 0) 
#define Flash_SR1_BSY1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Flash_SR1_WBNE1          (0x1UL << 1) 
#define Flash_SR1_WBNE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Flash_SR1_QW1          (0x1UL << 2) 
#define Flash_SR1_QW1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Flash_SR1_CRC_BUSY1          (0x1UL << 3) 
#define Flash_SR1_CRC_BUSY1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Flash_SR1_EOP1          (0x1UL << 16) 
#define Flash_SR1_EOP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Flash_SR1_WRPERR1          (0x1UL << 17) 
#define Flash_SR1_WRPERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_SR1_PGSERR1          (0x1UL << 18) 
#define Flash_SR1_PGSERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_SR1_STRBERR1          (0x1UL << 19) 
#define Flash_SR1_STRBERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Flash_SR1_INCERR1          (0x1UL << 21) 
#define Flash_SR1_INCERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_SR1_OPERR1          (0x1UL << 22) 
#define Flash_SR1_OPERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define Flash_SR1_RDPERR1          (0x1UL << 23) 
#define Flash_SR1_RDPERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define Flash_SR1_RDSERR1          (0x1UL << 24) 
#define Flash_SR1_RDSERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Flash_SR1_SNECCERR11          (0x1UL << 25) 
#define Flash_SR1_SNECCERR11_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define Flash_SR1_DBECCERR1          (0x1UL << 26) 
#define Flash_SR1_DBECCERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_SR1_CRCEND1          (0x1UL << 27) 
#define Flash_SR1_CRCEND1_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Flash_CCR1_CLR_EOP1          (0x1UL << 16) 
#define Flash_CCR1_CLR_EOP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Flash_CCR1_CLR_WRPERR1          (0x1UL << 17) 
#define Flash_CCR1_CLR_WRPERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_CCR1_CLR_PGSERR1          (0x1UL << 18) 
#define Flash_CCR1_CLR_PGSERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_CCR1_CLR_STRBERR1          (0x1UL << 19) 
#define Flash_CCR1_CLR_STRBERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Flash_CCR1_CLR_INCERR1          (0x1UL << 21) 
#define Flash_CCR1_CLR_INCERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_CCR1_CLR_OPERR1          (0x1UL << 22) 
#define Flash_CCR1_CLR_OPERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define Flash_CCR1_CLR_RDPERR1          (0x1UL << 23) 
#define Flash_CCR1_CLR_RDPERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define Flash_CCR1_CLR_RDSERR1          (0x1UL << 24) 
#define Flash_CCR1_CLR_RDSERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Flash_CCR1_CLR_SNECCERR1          (0x1UL << 25) 
#define Flash_CCR1_CLR_SNECCERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define Flash_CCR1_CLR_DBECCERR1          (0x1UL << 26) 
#define Flash_CCR1_CLR_DBECCERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_CCR1_CLR_CRCEND1          (0x1UL << 27) 
#define Flash_CCR1_CLR_CRCEND1_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Flash_OPTCR_OPTLOCK          (0x1UL << 0) 
#define Flash_OPTCR_OPTLOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Flash_OPTCR_OPTSTART          (0x1UL << 1) 
#define Flash_OPTCR_OPTSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Flash_OPTCR_MER          (0x1UL << 4) 
#define Flash_OPTCR_MER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Flash_OPTCR_OPTCHANGEERRIE          (0x1UL << 30) 
#define Flash_OPTCR_OPTCHANGEERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Flash_OPTCR_SWAP_BANK          (0x1UL << 31) 
#define Flash_OPTCR_SWAP_BANK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_OPTSR_CUR_OPT_BUSY          (0x1UL << 0) 
#define Flash_OPTSR_CUR_OPT_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Flash_OPTSR_CUR_BOR_LEV          (0x3UL << 2) 
#define Flash_OPTSR_CUR_BOR_LEV_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define Flash_OPTSR_CUR_IWDG1_HW          (0x1UL << 4) 
#define Flash_OPTSR_CUR_IWDG1_HW_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Flash_OPTSR_CUR_nRST_STOP_D1          (0x1UL << 6) 
#define Flash_OPTSR_CUR_nRST_STOP_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Flash_OPTSR_CUR_nRST_STBY_D1          (0x1UL << 7) 
#define Flash_OPTSR_CUR_nRST_STBY_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Flash_OPTSR_CUR_RDP          (0xFFUL << 8) 
#define Flash_OPTSR_CUR_RDP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define Flash_OPTSR_CUR_FZ_IWDG_STOP          (0x1UL << 17) 
#define Flash_OPTSR_CUR_FZ_IWDG_STOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_OPTSR_CUR_FZ_IWDG_SDBY          (0x1UL << 18) 
#define Flash_OPTSR_CUR_FZ_IWDG_SDBY_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_OPTSR_CUR_ST_RAM_SIZE          (0x3UL << 19) 
#define Flash_OPTSR_CUR_ST_RAM_SIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 19)
#define Flash_OPTSR_CUR_SECURITY          (0x1UL << 21) 
#define Flash_OPTSR_CUR_SECURITY_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_OPTSR_CUR_RSS1          (0x1UL << 26) 
#define Flash_OPTSR_CUR_RSS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_OPTSR_CUR_PERSO_OK          (0x1UL << 28) 
#define Flash_OPTSR_CUR_PERSO_OK_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define Flash_OPTSR_CUR_IO_HSLV          (0x1UL << 29) 
#define Flash_OPTSR_CUR_IO_HSLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define Flash_OPTSR_CUR_OPTCHANGEERR          (0x1UL << 30) 
#define Flash_OPTSR_CUR_OPTCHANGEERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Flash_OPTSR_CUR_SWAP_BANK_OPT          (0x1UL << 31) 
#define Flash_OPTSR_CUR_SWAP_BANK_OPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_OPTSR_PRG_BOR_LEV          (0x3UL << 2) 
#define Flash_OPTSR_PRG_BOR_LEV_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define Flash_OPTSR_PRG_IWDG1_HW          (0x1UL << 4) 
#define Flash_OPTSR_PRG_IWDG1_HW_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Flash_OPTSR_PRG_nRST_STOP_D1          (0x1UL << 6) 
#define Flash_OPTSR_PRG_nRST_STOP_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Flash_OPTSR_PRG_nRST_STBY_D1          (0x1UL << 7) 
#define Flash_OPTSR_PRG_nRST_STBY_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Flash_OPTSR_PRG_RDP          (0xFFUL << 8) 
#define Flash_OPTSR_PRG_RDP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define Flash_OPTSR_PRG_FZ_IWDG_STOP          (0x1UL << 17) 
#define Flash_OPTSR_PRG_FZ_IWDG_STOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_OPTSR_PRG_FZ_IWDG_SDBY          (0x1UL << 18) 
#define Flash_OPTSR_PRG_FZ_IWDG_SDBY_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_OPTSR_PRG_ST_RAM_SIZE          (0x3UL << 19) 
#define Flash_OPTSR_PRG_ST_RAM_SIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 19)
#define Flash_OPTSR_PRG_SECURITY          (0x1UL << 21) 
#define Flash_OPTSR_PRG_SECURITY_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_OPTSR_PRG_RSS1          (0x1UL << 26) 
#define Flash_OPTSR_PRG_RSS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_OPTSR_PRG_RSS2          (0x1UL << 27) 
#define Flash_OPTSR_PRG_RSS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Flash_OPTSR_PRG_IO_HSLV          (0x1UL << 29) 
#define Flash_OPTSR_PRG_IO_HSLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define Flash_OPTSR_PRG_SWAP_BANK_OPT          (0x1UL << 31) 
#define Flash_OPTSR_PRG_SWAP_BANK_OPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_OPTCCR_CLR_OPTCHANGEERR          (0x1UL << 30) 
#define Flash_OPTCCR_CLR_OPTCHANGEERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Flash_PRAR_CUR1_PROT_AREA_START1          (0xFFFUL << 0) 
#define Flash_PRAR_CUR1_PROT_AREA_START1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Flash_PRAR_CUR1_PROT_AREA_END1          (0xFFFUL << 16) 
#define Flash_PRAR_CUR1_PROT_AREA_END1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define Flash_PRAR_CUR1_DMEP1          (0x1UL << 31) 
#define Flash_PRAR_CUR1_DMEP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_PRAR_PRG1_PROT_AREA_START1          (0xFFFUL << 0) 
#define Flash_PRAR_PRG1_PROT_AREA_START1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Flash_PRAR_PRG1_PROT_AREA_END1          (0xFFFUL << 16) 
#define Flash_PRAR_PRG1_PROT_AREA_END1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define Flash_PRAR_PRG1_DMEP1          (0x1UL << 31) 
#define Flash_PRAR_PRG1_DMEP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_PRAR_PRG2_PROT_AREA_START2          (0xFFFUL << 0) 
#define Flash_PRAR_PRG2_PROT_AREA_START2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Flash_PRAR_PRG2_PROT_AREA_END2          (0xFFFUL << 16) 
#define Flash_PRAR_PRG2_PROT_AREA_END2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define Flash_PRAR_PRG2_DMEP2          (0x1UL << 31) 
#define Flash_PRAR_PRG2_DMEP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_SCAR_CUR1_SEC_AREA_START1          (0xFFFUL << 0) 
#define Flash_SCAR_CUR1_SEC_AREA_START1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Flash_SCAR_CUR1_SEC_AREA_END1          (0xFFFUL << 16) 
#define Flash_SCAR_CUR1_SEC_AREA_END1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define Flash_SCAR_CUR1_DMES1          (0x1UL << 31) 
#define Flash_SCAR_CUR1_DMES1_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_SCAR_PRG1_SEC_AREA_START1          (0xFFFUL << 0) 
#define Flash_SCAR_PRG1_SEC_AREA_START1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Flash_SCAR_PRG1_SEC_AREA_END1          (0xFFFUL << 16) 
#define Flash_SCAR_PRG1_SEC_AREA_END1_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define Flash_SCAR_PRG1_DMES1          (0x1UL << 31) 
#define Flash_SCAR_PRG1_DMES1_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_WPSN_CUR1R_WRPSn1          (0xFFUL << 0) 
#define Flash_WPSN_CUR1R_WRPSn1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define Flash_WPSN_PRG1R_WRPSn1          (0xFFUL << 0) 
#define Flash_WPSN_PRG1R_WRPSn1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define Flash_BOOT_CURR_BOOT_ADD0          (0xFFFFUL << 0) 
#define Flash_BOOT_CURR_BOOT_ADD0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Flash_BOOT_CURR_BOOT_ADD1          (0xFFFFUL << 16) 
#define Flash_BOOT_CURR_BOOT_ADD1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define Flash_BOOT_PRGR_BOOT_ADD0          (0xFFFFUL << 0) 
#define Flash_BOOT_PRGR_BOOT_ADD0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Flash_BOOT_PRGR_BOOT_ADD1          (0xFFFFUL << 16) 
#define Flash_BOOT_PRGR_BOOT_ADD1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define Flash_CRCCR1_CRC_SECT          (0x7UL << 0) 
#define Flash_CRCCR1_CRC_SECT_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define Flash_CRCCR1_ALL_BANK          (0x1UL << 7) 
#define Flash_CRCCR1_ALL_BANK_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Flash_CRCCR1_CRC_BY_SECT          (0x1UL << 8) 
#define Flash_CRCCR1_CRC_BY_SECT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Flash_CRCCR1_ADD_SECT          (0x1UL << 9) 
#define Flash_CRCCR1_ADD_SECT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Flash_CRCCR1_CLEAN_SECT          (0x1UL << 10) 
#define Flash_CRCCR1_CLEAN_SECT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Flash_CRCCR1_START_CRC          (0x1UL << 16) 
#define Flash_CRCCR1_START_CRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Flash_CRCCR1_CLEAN_CRC          (0x1UL << 17) 
#define Flash_CRCCR1_CLEAN_CRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_CRCCR1_CRC_BURST          (0x3UL << 20) 
#define Flash_CRCCR1_CRC_BURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define Flash_CRCSADD1R_CRC_START_ADDR          (0xFFFFFFFFUL << 0) 
#define Flash_CRCSADD1R_CRC_START_ADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_CRCEADD1R_CRC_END_ADDR          (0xFFFFFFFFUL << 0) 
#define Flash_CRCEADD1R_CRC_END_ADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_CRCDATAR_CRC_DATA          (0xFFFFFFFFUL << 0) 
#define Flash_CRCDATAR_CRC_DATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_ECC_FA1R_FAIL_ECC_ADDR1          (0x7FFFUL << 0) 
#define Flash_ECC_FA1R_FAIL_ECC_ADDR1_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 0)
#define Flash_ACR__LATENCY          (0x7UL << 0) 
#define Flash_ACR__LATENCY_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define Flash_ACR__WRHIGHFREQ          (0x3UL << 4) 
#define Flash_ACR__WRHIGHFREQ_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define Flash_KEYR2_KEYR2          (0xFFFFFFFFUL << 0) 
#define Flash_KEYR2_KEYR2_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_OPTKEYR__OPTKEYR          (0xFFFFFFFFUL << 0) 
#define Flash_OPTKEYR__OPTKEYR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_CR2_LOCK2          (0x1UL << 0) 
#define Flash_CR2_LOCK2_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Flash_CR2_PG2          (0x1UL << 1) 
#define Flash_CR2_PG2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Flash_CR2_SER2          (0x1UL << 2) 
#define Flash_CR2_SER2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Flash_CR2_BER2          (0x1UL << 3) 
#define Flash_CR2_BER2_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Flash_CR2_PSIZE2          (0x3UL << 4) 
#define Flash_CR2_PSIZE2_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define Flash_CR2_FW2          (0x1UL << 6) 
#define Flash_CR2_FW2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Flash_CR2_START2          (0x1UL << 7) 
#define Flash_CR2_START2_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Flash_CR2_SNB2          (0x7UL << 8) 
#define Flash_CR2_SNB2_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define Flash_CR2_CRC_EN          (0x1UL << 15) 
#define Flash_CR2_CRC_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Flash_CR2_EOPIE2          (0x1UL << 16) 
#define Flash_CR2_EOPIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Flash_CR2_WRPERRIE2          (0x1UL << 17) 
#define Flash_CR2_WRPERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_CR2_PGSERRIE2          (0x1UL << 18) 
#define Flash_CR2_PGSERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_CR2_STRBERRIE2          (0x1UL << 19) 
#define Flash_CR2_STRBERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Flash_CR2_INCERRIE2          (0x1UL << 21) 
#define Flash_CR2_INCERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_CR2_OPERRIE2          (0x1UL << 22) 
#define Flash_CR2_OPERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define Flash_CR2_RDPERRIE2          (0x1UL << 23) 
#define Flash_CR2_RDPERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define Flash_CR2_RDSERRIE2          (0x1UL << 24) 
#define Flash_CR2_RDSERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Flash_CR2_SNECCERRIE2          (0x1UL << 25) 
#define Flash_CR2_SNECCERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define Flash_CR2_DBECCERRIE2          (0x1UL << 26) 
#define Flash_CR2_DBECCERRIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_CR2_CRCENDIE2          (0x1UL << 27) 
#define Flash_CR2_CRCENDIE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Flash_SR2_BSY2          (0x1UL << 0) 
#define Flash_SR2_BSY2_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Flash_SR2_WBNE2          (0x1UL << 1) 
#define Flash_SR2_WBNE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Flash_SR2_QW2          (0x1UL << 2) 
#define Flash_SR2_QW2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Flash_SR2_CRC_BUSY2          (0x1UL << 3) 
#define Flash_SR2_CRC_BUSY2_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Flash_SR2_EOP2          (0x1UL << 16) 
#define Flash_SR2_EOP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Flash_SR2_WRPERR2          (0x1UL << 17) 
#define Flash_SR2_WRPERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_SR2_PGSERR2          (0x1UL << 18) 
#define Flash_SR2_PGSERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_SR2_STRBERR2          (0x1UL << 19) 
#define Flash_SR2_STRBERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Flash_SR2_INCERR2          (0x1UL << 21) 
#define Flash_SR2_INCERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_SR2_OPERR2          (0x1UL << 22) 
#define Flash_SR2_OPERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define Flash_SR2_RDPERR2          (0x1UL << 23) 
#define Flash_SR2_RDPERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define Flash_SR2_RDSERR2          (0x1UL << 24) 
#define Flash_SR2_RDSERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Flash_SR2_SNECCERR2          (0x1UL << 25) 
#define Flash_SR2_SNECCERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define Flash_SR2_DBECCERR2          (0x1UL << 26) 
#define Flash_SR2_DBECCERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_SR2_CRCEND2          (0x1UL << 27) 
#define Flash_SR2_CRCEND2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Flash_CCR2_CLR_EOP2          (0x1UL << 16) 
#define Flash_CCR2_CLR_EOP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Flash_CCR2_CLR_WRPERR2          (0x1UL << 17) 
#define Flash_CCR2_CLR_WRPERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_CCR2_CLR_PGSERR2          (0x1UL << 18) 
#define Flash_CCR2_CLR_PGSERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_CCR2_CLR_STRBERR2          (0x1UL << 19) 
#define Flash_CCR2_CLR_STRBERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Flash_CCR2_CLR_INCERR2          (0x1UL << 21) 
#define Flash_CCR2_CLR_INCERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_CCR2_CLR_OPERR2          (0x1UL << 22) 
#define Flash_CCR2_CLR_OPERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define Flash_CCR2_CLR_RDPERR2          (0x1UL << 23) 
#define Flash_CCR2_CLR_RDPERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define Flash_CCR2_CLR_RDSERR1          (0x1UL << 24) 
#define Flash_CCR2_CLR_RDSERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Flash_CCR2_CLR_SNECCERR2          (0x1UL << 25) 
#define Flash_CCR2_CLR_SNECCERR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define Flash_CCR2_CLR_DBECCERR1          (0x1UL << 26) 
#define Flash_CCR2_CLR_DBECCERR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_CCR2_CLR_CRCEND2          (0x1UL << 27) 
#define Flash_CCR2_CLR_CRCEND2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Flash_OPTCR__OPTLOCK          (0x1UL << 0) 
#define Flash_OPTCR__OPTLOCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Flash_OPTCR__OPTSTART          (0x1UL << 1) 
#define Flash_OPTCR__OPTSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Flash_OPTCR__MER          (0x1UL << 4) 
#define Flash_OPTCR__MER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Flash_OPTCR__OPTCHANGEERRIE          (0x1UL << 30) 
#define Flash_OPTCR__OPTCHANGEERRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Flash_OPTCR__SWAP_BANK          (0x1UL << 31) 
#define Flash_OPTCR__SWAP_BANK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_OPTSR_CUR__OPT_BUSY          (0x1UL << 0) 
#define Flash_OPTSR_CUR__OPT_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Flash_OPTSR_CUR__BOR_LEV          (0x3UL << 2) 
#define Flash_OPTSR_CUR__BOR_LEV_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define Flash_OPTSR_CUR__IWDG1_HW          (0x1UL << 4) 
#define Flash_OPTSR_CUR__IWDG1_HW_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Flash_OPTSR_CUR__nRST_STOP_D1          (0x1UL << 6) 
#define Flash_OPTSR_CUR__nRST_STOP_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Flash_OPTSR_CUR__nRST_STBY_D1          (0x1UL << 7) 
#define Flash_OPTSR_CUR__nRST_STBY_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Flash_OPTSR_CUR__RDP          (0xFFUL << 8) 
#define Flash_OPTSR_CUR__RDP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define Flash_OPTSR_CUR__FZ_IWDG_STOP          (0x1UL << 17) 
#define Flash_OPTSR_CUR__FZ_IWDG_STOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_OPTSR_CUR__FZ_IWDG_SDBY          (0x1UL << 18) 
#define Flash_OPTSR_CUR__FZ_IWDG_SDBY_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_OPTSR_CUR__ST_RAM_SIZE          (0x3UL << 19) 
#define Flash_OPTSR_CUR__ST_RAM_SIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 19)
#define Flash_OPTSR_CUR__SECURITY          (0x1UL << 21) 
#define Flash_OPTSR_CUR__SECURITY_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_OPTSR_CUR__RSS1          (0x1UL << 26) 
#define Flash_OPTSR_CUR__RSS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_OPTSR_CUR__PERSO_OK          (0x1UL << 28) 
#define Flash_OPTSR_CUR__PERSO_OK_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define Flash_OPTSR_CUR__IO_HSLV          (0x1UL << 29) 
#define Flash_OPTSR_CUR__IO_HSLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define Flash_OPTSR_CUR__OPTCHANGEERR          (0x1UL << 30) 
#define Flash_OPTSR_CUR__OPTCHANGEERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Flash_OPTSR_CUR__SWAP_BANK_OPT          (0x1UL << 31) 
#define Flash_OPTSR_CUR__SWAP_BANK_OPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_OPTSR_PRG__BOR_LEV          (0x3UL << 2) 
#define Flash_OPTSR_PRG__BOR_LEV_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define Flash_OPTSR_PRG__IWDG1_HW          (0x1UL << 4) 
#define Flash_OPTSR_PRG__IWDG1_HW_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Flash_OPTSR_PRG__nRST_STOP_D1          (0x1UL << 6) 
#define Flash_OPTSR_PRG__nRST_STOP_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Flash_OPTSR_PRG__nRST_STBY_D1          (0x1UL << 7) 
#define Flash_OPTSR_PRG__nRST_STBY_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Flash_OPTSR_PRG__RDP          (0xFFUL << 8) 
#define Flash_OPTSR_PRG__RDP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define Flash_OPTSR_PRG__FZ_IWDG_STOP          (0x1UL << 17) 
#define Flash_OPTSR_PRG__FZ_IWDG_STOP_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_OPTSR_PRG__FZ_IWDG_SDBY          (0x1UL << 18) 
#define Flash_OPTSR_PRG__FZ_IWDG_SDBY_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Flash_OPTSR_PRG__ST_RAM_SIZE          (0x3UL << 19) 
#define Flash_OPTSR_PRG__ST_RAM_SIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 19)
#define Flash_OPTSR_PRG__SECURITY          (0x1UL << 21) 
#define Flash_OPTSR_PRG__SECURITY_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Flash_OPTSR_PRG__RSS1          (0x1UL << 26) 
#define Flash_OPTSR_PRG__RSS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Flash_OPTSR_PRG__RSS2          (0x1UL << 27) 
#define Flash_OPTSR_PRG__RSS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Flash_OPTSR_PRG__IO_HSLV          (0x1UL << 29) 
#define Flash_OPTSR_PRG__IO_HSLV_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define Flash_OPTSR_PRG__SWAP_BANK_OPT          (0x1UL << 31) 
#define Flash_OPTSR_PRG__SWAP_BANK_OPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_OPTCCR__CLR_OPTCHANGEERR          (0x1UL << 30) 
#define Flash_OPTCCR__CLR_OPTCHANGEERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Flash_PRAR_CUR2_PROT_AREA_START2          (0xFFFUL << 0) 
#define Flash_PRAR_CUR2_PROT_AREA_START2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Flash_PRAR_CUR2_PROT_AREA_END2          (0xFFFUL << 16) 
#define Flash_PRAR_CUR2_PROT_AREA_END2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define Flash_PRAR_CUR2_DMEP2          (0x1UL << 31) 
#define Flash_PRAR_CUR2_DMEP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_SCAR_CUR2_SEC_AREA_START2          (0xFFFUL << 0) 
#define Flash_SCAR_CUR2_SEC_AREA_START2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Flash_SCAR_CUR2_SEC_AREA_END2          (0xFFFUL << 16) 
#define Flash_SCAR_CUR2_SEC_AREA_END2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define Flash_SCAR_CUR2_DMES2          (0x1UL << 31) 
#define Flash_SCAR_CUR2_DMES2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_SCAR_PRG2_SEC_AREA_START2          (0xFFFUL << 0) 
#define Flash_SCAR_PRG2_SEC_AREA_START2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Flash_SCAR_PRG2_SEC_AREA_END2          (0xFFFUL << 16) 
#define Flash_SCAR_PRG2_SEC_AREA_END2_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define Flash_SCAR_PRG2_DMES2          (0x1UL << 31) 
#define Flash_SCAR_PRG2_DMES2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Flash_WPSN_CUR2R_WRPSn2          (0xFFUL << 0) 
#define Flash_WPSN_CUR2R_WRPSn2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define Flash_WPSN_PRG2R_WRPSn2          (0xFFUL << 0) 
#define Flash_WPSN_PRG2R_WRPSn2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define Flash_CRCCR2_CRC_SECT          (0x7UL << 0) 
#define Flash_CRCCR2_CRC_SECT_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define Flash_CRCCR2_ALL_BANK          (0x1UL << 7) 
#define Flash_CRCCR2_ALL_BANK_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Flash_CRCCR2_CRC_BY_SECT          (0x1UL << 8) 
#define Flash_CRCCR2_CRC_BY_SECT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Flash_CRCCR2_ADD_SECT          (0x1UL << 9) 
#define Flash_CRCCR2_ADD_SECT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Flash_CRCCR2_CLEAN_SECT          (0x1UL << 10) 
#define Flash_CRCCR2_CLEAN_SECT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Flash_CRCCR2_START_CRC          (0x1UL << 16) 
#define Flash_CRCCR2_START_CRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Flash_CRCCR2_CLEAN_CRC          (0x1UL << 17) 
#define Flash_CRCCR2_CLEAN_CRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Flash_CRCCR2_CRC_BURST          (0x3UL << 20) 
#define Flash_CRCCR2_CRC_BURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define Flash_CRCSADD2R_CRC_START_ADDR          (0xFFFFFFFFUL << 0) 
#define Flash_CRCSADD2R_CRC_START_ADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_CRCEADD2R_CRC_END_ADDR          (0xFFFFFFFFUL << 0) 
#define Flash_CRCEADD2R_CRC_END_ADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Flash_ECC_FA2R_FAIL_ECC_ADDR2          (0x7FFFUL << 0) 
#define Flash_ECC_FA2R_FAIL_ECC_ADDR2_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 0)

#define Flash  ((struct Flash*)(0x52002000UL))



struct AXI {
  volatile const uint32_t RESERVED_0[2036];
  volatile const uint32_t AXI_PERIPH_ID_4;
  volatile const uint32_t RESERVED_8148[3];
  volatile const uint32_t AXI_PERIPH_ID_0;
  volatile const uint32_t AXI_PERIPH_ID_1;
  volatile const uint32_t AXI_PERIPH_ID_2;
  volatile const uint32_t AXI_PERIPH_ID_3;
  volatile const uint32_t AXI_COMP_ID_0;
  volatile const uint32_t AXI_COMP_ID_1;
  volatile const uint32_t AXI_COMP_ID_2;
  volatile const uint32_t AXI_COMP_ID_3;
  volatile const uint32_t RESERVED_8192[2];
  volatile uint32_t AXI_TARG1_FN_MOD_ISS_BM;
  volatile const uint32_t RESERVED_8204[6];
  volatile uint32_t AXI_TARG1_FN_MOD2;
  volatile const uint32_t RESERVED_8232;
  volatile uint32_t AXI_TARG1_FN_MOD_LB;
  volatile const uint32_t RESERVED_8240[54];
  volatile uint32_t AXI_TARG1_FN_MOD;
  volatile const uint32_t RESERVED_8460[959];
  volatile uint32_t AXI_TARG2_FN_MOD_ISS_BM;
  volatile const uint32_t RESERVED_12300[6];
  volatile uint32_t AXI_TARG2_FN_MOD2;
  volatile const uint32_t RESERVED_12328;
  volatile uint32_t AXI_TARG2_FN_MOD_LB;
  volatile const uint32_t RESERVED_12336[54];
  volatile uint32_t AXI_TARG2_FN_MOD;
  volatile const uint32_t RESERVED_12556[959];
  volatile uint32_t AXI_TARG3_FN_MOD_ISS_BM;
  volatile const uint32_t RESERVED_16396[1023];
  volatile uint32_t AXI_TARG4_FN_MOD_ISS_BM;
  volatile const uint32_t RESERVED_20492[1023];
  volatile uint32_t AXI_TARG5_FN_MOD_ISS_BM;
  volatile const uint32_t RESERVED_24588[1023];
  volatile uint32_t AXI_TARG6_FN_MOD_ISS_BM;
  volatile const uint32_t RESERVED_28684[1024];
  volatile uint32_t AXI_TARG7_FN_MOD_ISS_BM;
  volatile const uint32_t RESERVED_32784[5];
  volatile uint32_t AXI_TARG7_FN_MOD2;
  volatile const uint32_t RESERVED_32808[56];
  volatile uint32_t AXI_TARG7_FN_MOD;
  volatile const uint32_t RESERVED_33036[59334];
  volatile uint32_t AXI_INI1_FN_MOD2;
  volatile uint32_t AXI_INI1_FN_MOD_AHB;
  volatile const uint32_t RESERVED_270380[53];
  volatile uint32_t AXI_INI1_READ_QOS;
  volatile uint32_t AXI_INI1_WRITE_QOS;
  volatile uint32_t AXI_INI1_FN_MOD;
  volatile const uint32_t RESERVED_270604[1021];
  volatile uint32_t AXI_INI2_READ_QOS;
  volatile uint32_t AXI_INI2_WRITE_QOS;
  volatile uint32_t AXI_INI2_FN_MOD;
  volatile const uint32_t RESERVED_274700[966];
  volatile uint32_t AXI_INI3_FN_MOD2;
  volatile uint32_t AXI_INI3_FN_MOD_AHB;
  volatile const uint32_t RESERVED_278572[53];
  volatile uint32_t AXI_INI3_READ_QOS;
  volatile uint32_t AXI_INI3_WRITE_QOS;
  volatile uint32_t AXI_INI3_FN_MOD;
  volatile const uint32_t RESERVED_278796[1021];
  volatile uint32_t AXI_INI4_READ_QOS;
  volatile uint32_t AXI_INI4_WRITE_QOS;
  volatile uint32_t AXI_INI4_FN_MOD;
  volatile const uint32_t RESERVED_282892[1021];
  volatile uint32_t AXI_INI5_READ_QOS;
  volatile uint32_t AXI_INI5_WRITE_QOS;
  volatile uint32_t AXI_INI5_FN_MOD;
  volatile const uint32_t RESERVED_286988[1021];
  volatile uint32_t AXI_INI6_READ_QOS;
  volatile uint32_t AXI_INI6_WRITE_QOS;
  volatile uint32_t AXI_INI6_FN_MOD;
};
#define AXI_AXI_PERIPH_ID_4_JEP106CON          (0xFUL << 0) 
#define AXI_AXI_PERIPH_ID_4_JEP106CON_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_PERIPH_ID_4_KCOUNT4          (0xFUL << 4) 
#define AXI_AXI_PERIPH_ID_4_KCOUNT4_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define AXI_AXI_PERIPH_ID_0_PARTNUM          (0xFFUL << 0) 
#define AXI_AXI_PERIPH_ID_0_PARTNUM_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define AXI_AXI_PERIPH_ID_1_PARTNUM          (0xFUL << 0) 
#define AXI_AXI_PERIPH_ID_1_PARTNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_PERIPH_ID_1_JEP106I          (0xFUL << 4) 
#define AXI_AXI_PERIPH_ID_1_JEP106I_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define AXI_AXI_PERIPH_ID_2_JEP106ID          (0x7UL << 0) 
#define AXI_AXI_PERIPH_ID_2_JEP106ID_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define AXI_AXI_PERIPH_ID_2_JEDEC          (0x1UL << 3) 
#define AXI_AXI_PERIPH_ID_2_JEDEC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define AXI_AXI_PERIPH_ID_2_REVISION          (0xFUL << 4) 
#define AXI_AXI_PERIPH_ID_2_REVISION_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define AXI_AXI_PERIPH_ID_3_CUST_MOD_NUM          (0xFUL << 0) 
#define AXI_AXI_PERIPH_ID_3_CUST_MOD_NUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_PERIPH_ID_3_REV_AND          (0xFUL << 4) 
#define AXI_AXI_PERIPH_ID_3_REV_AND_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define AXI_AXI_COMP_ID_0_PREAMBLE          (0xFFUL << 0) 
#define AXI_AXI_COMP_ID_0_PREAMBLE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define AXI_AXI_COMP_ID_1_PREAMBLE          (0xFUL << 0) 
#define AXI_AXI_COMP_ID_1_PREAMBLE_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_COMP_ID_1_CLASS          (0xFUL << 4) 
#define AXI_AXI_COMP_ID_1_CLASS_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define AXI_AXI_COMP_ID_2_PREAMBLE          (0xFFUL << 0) 
#define AXI_AXI_COMP_ID_2_PREAMBLE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define AXI_AXI_COMP_ID_3_PREAMBLE          (0xFFUL << 0) 
#define AXI_AXI_COMP_ID_3_PREAMBLE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define AXI_AXI_TARG1_FN_MOD_ISS_BM_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG1_FN_MOD_ISS_BM_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG1_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG1_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG1_FN_MOD2_BYPASS_MERGE          (0x1UL << 0) 
#define AXI_AXI_TARG1_FN_MOD2_BYPASS_MERGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG1_FN_MOD_LB_FN_MOD_LB          (0x1UL << 0) 
#define AXI_AXI_TARG1_FN_MOD_LB_FN_MOD_LB_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG1_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG1_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG1_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG1_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG2_FN_MOD_ISS_BM_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG2_FN_MOD_ISS_BM_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG2_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG2_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG2_FN_MOD2_BYPASS_MERGE          (0x1UL << 0) 
#define AXI_AXI_TARG2_FN_MOD2_BYPASS_MERGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG2_FN_MOD_LB_FN_MOD_LB          (0x1UL << 0) 
#define AXI_AXI_TARG2_FN_MOD_LB_FN_MOD_LB_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG2_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG2_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG2_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG2_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG3_FN_MOD_ISS_BM_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG3_FN_MOD_ISS_BM_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG3_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG3_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG4_FN_MOD_ISS_BM_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG4_FN_MOD_ISS_BM_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG4_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG4_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG5_FN_MOD_ISS_BM_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG5_FN_MOD_ISS_BM_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG5_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG5_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG6_FN_MOD_ISS_BM_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG6_FN_MOD_ISS_BM_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG6_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG6_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG7_FN_MOD_ISS_BM_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG7_FN_MOD_ISS_BM_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG7_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG7_FN_MOD_ISS_BM_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_TARG7_FN_MOD2_BYPASS_MERGE          (0x1UL << 0) 
#define AXI_AXI_TARG7_FN_MOD2_BYPASS_MERGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG7_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_TARG7_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_TARG7_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_TARG7_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_INI1_FN_MOD2_BYPASS_MERGE          (0x1UL << 0) 
#define AXI_AXI_INI1_FN_MOD2_BYPASS_MERGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI1_FN_MOD_AHB_RD_INC_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_INI1_FN_MOD_AHB_RD_INC_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI1_FN_MOD_AHB_WR_INC_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_INI1_FN_MOD_AHB_WR_INC_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_INI1_READ_QOS_AR_QOS          (0xFUL << 0) 
#define AXI_AXI_INI1_READ_QOS_AR_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI1_WRITE_QOS_AW_QOS          (0xFUL << 0) 
#define AXI_AXI_INI1_WRITE_QOS_AW_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI1_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_INI1_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI1_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_INI1_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_INI2_READ_QOS_AR_QOS          (0xFUL << 0) 
#define AXI_AXI_INI2_READ_QOS_AR_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI2_WRITE_QOS_AW_QOS          (0xFUL << 0) 
#define AXI_AXI_INI2_WRITE_QOS_AW_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI2_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_INI2_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI2_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_INI2_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_INI3_FN_MOD2_BYPASS_MERGE          (0x1UL << 0) 
#define AXI_AXI_INI3_FN_MOD2_BYPASS_MERGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI3_FN_MOD_AHB_RD_INC_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_INI3_FN_MOD_AHB_RD_INC_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI3_FN_MOD_AHB_WR_INC_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_INI3_FN_MOD_AHB_WR_INC_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_INI3_READ_QOS_AR_QOS          (0xFUL << 0) 
#define AXI_AXI_INI3_READ_QOS_AR_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI3_WRITE_QOS_AW_QOS          (0xFUL << 0) 
#define AXI_AXI_INI3_WRITE_QOS_AW_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI3_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_INI3_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI3_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_INI3_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_INI4_READ_QOS_AR_QOS          (0xFUL << 0) 
#define AXI_AXI_INI4_READ_QOS_AR_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI4_WRITE_QOS_AW_QOS          (0xFUL << 0) 
#define AXI_AXI_INI4_WRITE_QOS_AW_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI4_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_INI4_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI4_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_INI4_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_INI5_READ_QOS_AR_QOS          (0xFUL << 0) 
#define AXI_AXI_INI5_READ_QOS_AR_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI5_WRITE_QOS_AW_QOS          (0xFUL << 0) 
#define AXI_AXI_INI5_WRITE_QOS_AW_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI5_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_INI5_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI5_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_INI5_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AXI_AXI_INI6_READ_QOS_AR_QOS          (0xFUL << 0) 
#define AXI_AXI_INI6_READ_QOS_AR_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI6_WRITE_QOS_AW_QOS          (0xFUL << 0) 
#define AXI_AXI_INI6_WRITE_QOS_AW_QOS_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define AXI_AXI_INI6_FN_MOD_READ_ISS_OVERRIDE          (0x1UL << 0) 
#define AXI_AXI_INI6_FN_MOD_READ_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AXI_AXI_INI6_FN_MOD_WRITE_ISS_OVERRIDE          (0x1UL << 1) 
#define AXI_AXI_INI6_FN_MOD_WRITE_ISS_OVERRIDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)

#define AXI  ((struct AXI*)(0x51000000UL))



struct DCMI {
  volatile uint32_t CR;
  volatile const uint32_t SR;
  volatile const uint32_t RIS;
  volatile uint32_t IER;
  volatile const uint32_t MIS;
  volatile uint32_t ICR;
  volatile uint32_t ESCR;
  volatile uint32_t ESUR;
  volatile uint32_t CWSTRT;
  volatile uint32_t CWSIZE;
  volatile const uint32_t DR;
};
#define DCMI_CR_OELS          (0x1UL << 20) 
#define DCMI_CR_OELS_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DCMI_CR_LSM          (0x1UL << 19) 
#define DCMI_CR_LSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DCMI_CR_OEBS          (0x1UL << 18) 
#define DCMI_CR_OEBS_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DCMI_CR_BSM          (0x3UL << 16) 
#define DCMI_CR_BSM_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DCMI_CR_ENABLE          (0x1UL << 14) 
#define DCMI_CR_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define DCMI_CR_EDM          (0x3UL << 10) 
#define DCMI_CR_EDM_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define DCMI_CR_FCRC          (0x3UL << 8) 
#define DCMI_CR_FCRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define DCMI_CR_VSPOL          (0x1UL << 7) 
#define DCMI_CR_VSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DCMI_CR_HSPOL          (0x1UL << 6) 
#define DCMI_CR_HSPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DCMI_CR_PCKPOL          (0x1UL << 5) 
#define DCMI_CR_PCKPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DCMI_CR_ESS          (0x1UL << 4) 
#define DCMI_CR_ESS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DCMI_CR_JPEG          (0x1UL << 3) 
#define DCMI_CR_JPEG_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DCMI_CR_CROP          (0x1UL << 2) 
#define DCMI_CR_CROP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DCMI_CR_CM          (0x1UL << 1) 
#define DCMI_CR_CM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DCMI_CR_CAPTURE          (0x1UL << 0) 
#define DCMI_CR_CAPTURE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DCMI_SR_FNE          (0x1UL << 2) 
#define DCMI_SR_FNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DCMI_SR_VSYNC          (0x1UL << 1) 
#define DCMI_SR_VSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DCMI_SR_HSYNC          (0x1UL << 0) 
#define DCMI_SR_HSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DCMI_RIS_LINE_RIS          (0x1UL << 4) 
#define DCMI_RIS_LINE_RIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DCMI_RIS_VSYNC_RIS          (0x1UL << 3) 
#define DCMI_RIS_VSYNC_RIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DCMI_RIS_ERR_RIS          (0x1UL << 2) 
#define DCMI_RIS_ERR_RIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DCMI_RIS_OVR_RIS          (0x1UL << 1) 
#define DCMI_RIS_OVR_RIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DCMI_RIS_FRAME_RIS          (0x1UL << 0) 
#define DCMI_RIS_FRAME_RIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DCMI_IER_LINE_IE          (0x1UL << 4) 
#define DCMI_IER_LINE_IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DCMI_IER_VSYNC_IE          (0x1UL << 3) 
#define DCMI_IER_VSYNC_IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DCMI_IER_ERR_IE          (0x1UL << 2) 
#define DCMI_IER_ERR_IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DCMI_IER_OVR_IE          (0x1UL << 1) 
#define DCMI_IER_OVR_IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DCMI_IER_FRAME_IE          (0x1UL << 0) 
#define DCMI_IER_FRAME_IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DCMI_MIS_LINE_MIS          (0x1UL << 4) 
#define DCMI_MIS_LINE_MIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DCMI_MIS_VSYNC_MIS          (0x1UL << 3) 
#define DCMI_MIS_VSYNC_MIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DCMI_MIS_ERR_MIS          (0x1UL << 2) 
#define DCMI_MIS_ERR_MIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DCMI_MIS_OVR_MIS          (0x1UL << 1) 
#define DCMI_MIS_OVR_MIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DCMI_MIS_FRAME_MIS          (0x1UL << 0) 
#define DCMI_MIS_FRAME_MIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DCMI_ICR_LINE_ISC          (0x1UL << 4) 
#define DCMI_ICR_LINE_ISC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DCMI_ICR_VSYNC_ISC          (0x1UL << 3) 
#define DCMI_ICR_VSYNC_ISC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DCMI_ICR_ERR_ISC          (0x1UL << 2) 
#define DCMI_ICR_ERR_ISC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DCMI_ICR_OVR_ISC          (0x1UL << 1) 
#define DCMI_ICR_OVR_ISC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DCMI_ICR_FRAME_ISC          (0x1UL << 0) 
#define DCMI_ICR_FRAME_ISC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DCMI_ESCR_FEC          (0xFFUL << 24) 
#define DCMI_ESCR_FEC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DCMI_ESCR_LEC          (0xFFUL << 16) 
#define DCMI_ESCR_LEC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DCMI_ESCR_LSC          (0xFFUL << 8) 
#define DCMI_ESCR_LSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DCMI_ESCR_FSC          (0xFFUL << 0) 
#define DCMI_ESCR_FSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DCMI_ESUR_FEU          (0xFFUL << 24) 
#define DCMI_ESUR_FEU_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DCMI_ESUR_LEU          (0xFFUL << 16) 
#define DCMI_ESUR_LEU_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DCMI_ESUR_LSU          (0xFFUL << 8) 
#define DCMI_ESUR_LSU_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DCMI_ESUR_FSU          (0xFFUL << 0) 
#define DCMI_ESUR_FSU_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DCMI_CWSTRT_VST          (0x1FFFUL << 16) 
#define DCMI_CWSTRT_VST_VAL(X) (((uint32_t)(X) & 0x1FFFUL) << 16)
#define DCMI_CWSTRT_HOFFCNT          (0x3FFFUL << 0) 
#define DCMI_CWSTRT_HOFFCNT_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 0)
#define DCMI_CWSIZE_VLINE          (0x3FFFUL << 16) 
#define DCMI_CWSIZE_VLINE_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 16)
#define DCMI_CWSIZE_CAPCNT          (0x3FFFUL << 0) 
#define DCMI_CWSIZE_CAPCNT_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 0)
#define DCMI_DR_Byte3          (0xFFUL << 24) 
#define DCMI_DR_Byte3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DCMI_DR_Byte2          (0xFFUL << 16) 
#define DCMI_DR_Byte2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DCMI_DR_Byte1          (0xFFUL << 8) 
#define DCMI_DR_Byte1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DCMI_DR_Byte0          (0xFFUL << 0) 
#define DCMI_DR_Byte0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)

#define DCMI  ((struct DCMI*)(0x48020000UL))



struct OTG1_HS_GLOBAL {
  volatile uint32_t OTG_HS_GOTGCTL;
  volatile uint32_t OTG_HS_GOTGINT;
  volatile uint32_t OTG_HS_GAHBCFG;
  volatile uint32_t OTG_HS_GUSBCFG;
  volatile uint32_t OTG_HS_GRSTCTL;
  volatile uint32_t OTG_HS_GINTSTS;
  volatile uint32_t OTG_HS_GINTMSK;
  union {
    volatile const uint32_t OTG_HS_GRXSTSR_Host;
    volatile const uint32_t OTG_HS_GRXSTSR_Device;
  };
  union {
    volatile const uint32_t OTG_HS_GRXSTSP_Host;
    volatile const uint32_t OTG_HS_GRXSTSP_Device;
  };
  volatile uint32_t OTG_HS_GRXFSIZ;
  union {
    volatile uint32_t OTG_HS_HNPTXFSIZ_Host;
    volatile uint32_t OTG_HS_DIEPTXF0_Device;
  };
  volatile const uint32_t OTG_HS_HNPTXSTS;
  volatile const uint32_t RESERVED_48[2];
  volatile uint32_t OTG_HS_GCCFG;
  volatile uint32_t OTG_HS_CID;
  volatile const uint32_t RESERVED_64[5];
  volatile uint32_t OTG_HS_GLPMCFG;
  volatile const uint32_t RESERVED_88[42];
  volatile uint32_t OTG_HS_HPTXFSIZ;
  volatile uint32_t OTG_HS_DIEPTXF1;
  volatile uint32_t OTG_HS_DIEPTXF2;
  volatile uint32_t OTG_HS_DIEPTXF3;
  volatile uint32_t OTG_HS_DIEPTXF4;
  volatile uint32_t OTG_HS_DIEPTXF5;
  volatile uint32_t OTG_HS_DIEPTXF6;
  volatile uint32_t OTG_HS_DIEPTXF7;
  volatile uint32_t OTG_HS_DIEPTXF8;
};
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_SRQSCS          (0x1UL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_SRQSCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_SRQ          (0x1UL << 1) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_SRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_HNGSCS          (0x1UL << 8) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_HNGSCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_HNPRQ          (0x1UL << 9) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_HNPRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_HSHNPEN          (0x1UL << 10) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_HSHNPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_DHNPEN          (0x1UL << 11) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_DHNPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_CIDSTS          (0x1UL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_CIDSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_DBCT          (0x1UL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_DBCT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_ASVLD          (0x1UL << 18) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_ASVLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_BSVLD          (0x1UL << 19) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_BSVLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_EHEN          (0x1UL << 12) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGCTL_EHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_SEDET          (0x1UL << 2) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_SEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_SRSSCHG          (0x1UL << 8) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_SRSSCHG_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_HNSSCHG          (0x1UL << 9) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_HNSSCHG_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_HNGDET          (0x1UL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_HNGDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_ADTOCHG          (0x1UL << 18) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_ADTOCHG_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_DBCDNE          (0x1UL << 19) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_DBCDNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_IDCHNG          (0x1UL << 20) 
#define OTG1_HS_GLOBAL_OTG_HS_GOTGINT_IDCHNG_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_GINT          (0x1UL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_GINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_HBSTLEN          (0xFUL << 1) 
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_HBSTLEN_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_DMAEN          (0x1UL << 5) 
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_TXFELVL          (0x1UL << 7) 
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_TXFELVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_PTXFELVL          (0x1UL << 8) 
#define OTG1_HS_GLOBAL_OTG_HS_GAHBCFG_PTXFELVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_TOCAL          (0x7UL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_TOCAL_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_PHYSEL          (0x1UL << 6) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_PHYSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_SRPCAP          (0x1UL << 8) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_SRPCAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_HNPCAP          (0x1UL << 9) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_HNPCAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_TRDT          (0xFUL << 10) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_TRDT_VAL(X) (((uint32_t)(X) & 0xFUL) << 10)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_PHYLPCS          (0x1UL << 15) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_PHYLPCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIFSLS          (0x1UL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIFSLS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIAR          (0x1UL << 18) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPICSM          (0x1UL << 19) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPICSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIEVBUSD          (0x1UL << 20) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIEVBUSD_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIEVBUSI          (0x1UL << 21) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIEVBUSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_TSDPS          (0x1UL << 22) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_TSDPS_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_PCCI          (0x1UL << 23) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_PCCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_PTCI          (0x1UL << 24) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_PTCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIIPD          (0x1UL << 25) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIIPD_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_FHMOD          (0x1UL << 29) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_FHMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_FDMOD          (0x1UL << 30) 
#define OTG1_HS_GLOBAL_OTG_HS_GUSBCFG_FDMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_CSRST          (0x1UL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_CSRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_HSRST          (0x1UL << 1) 
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_HSRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_FCRST          (0x1UL << 2) 
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_FCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_RXFFLSH          (0x1UL << 4) 
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_RXFFLSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_TXFFLSH          (0x1UL << 5) 
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_TXFFLSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_TXFNUM          (0x1FUL << 6) 
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_TXFNUM_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_AHBIDL          (0x1UL << 31) 
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_AHBIDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_DMAREQ          (0x1UL << 30) 
#define OTG1_HS_GLOBAL_OTG_HS_GRSTCTL_DMAREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_CMOD          (0x1UL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_CMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_MMIS          (0x1UL << 1) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_MMIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_OTGINT          (0x1UL << 2) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_OTGINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_SOF          (0x1UL << 3) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_SOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_RXFLVL          (0x1UL << 4) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_RXFLVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_NPTXFE          (0x1UL << 5) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_NPTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_GINAKEFF          (0x1UL << 6) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_GINAKEFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_BOUTNAKEFF          (0x1UL << 7) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_BOUTNAKEFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_ESUSP          (0x1UL << 10) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_ESUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_USBSUSP          (0x1UL << 11) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_USBSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_USBRST          (0x1UL << 12) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_USBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_ENUMDNE          (0x1UL << 13) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_ENUMDNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_ISOODRP          (0x1UL << 14) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_ISOODRP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_EOPF          (0x1UL << 15) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_EOPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_IEPINT          (0x1UL << 18) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_IEPINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_OEPINT          (0x1UL << 19) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_OEPINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_IISOIXFR          (0x1UL << 20) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_IISOIXFR_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_PXFR_INCOMPISOOUT          (0x1UL << 21) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_PXFR_INCOMPISOOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_DATAFSUSP          (0x1UL << 22) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_DATAFSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_HPRTINT          (0x1UL << 24) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_HPRTINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_HCINT          (0x1UL << 25) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_HCINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_PTXFE          (0x1UL << 26) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_PTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_CIDSCHG          (0x1UL << 28) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_CIDSCHG_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_DISCINT          (0x1UL << 29) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_DISCINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_SRQINT          (0x1UL << 30) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_SRQINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_WKUINT          (0x1UL << 31) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTSTS_WKUINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_MMISM          (0x1UL << 1) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_MMISM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_OTGINT          (0x1UL << 2) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_OTGINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_SOFM          (0x1UL << 3) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_SOFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_RXFLVLM          (0x1UL << 4) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_RXFLVLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_NPTXFEM          (0x1UL << 5) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_NPTXFEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_GINAKEFFM          (0x1UL << 6) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_GINAKEFFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_GONAKEFFM          (0x1UL << 7) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_GONAKEFFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_ESUSPM          (0x1UL << 10) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_ESUSPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_USBSUSPM          (0x1UL << 11) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_USBSUSPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_USBRST          (0x1UL << 12) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_USBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_ENUMDNEM          (0x1UL << 13) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_ENUMDNEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_ISOODRPM          (0x1UL << 14) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_ISOODRPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_EOPFM          (0x1UL << 15) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_EOPFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_IEPINT          (0x1UL << 18) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_IEPINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_OEPINT          (0x1UL << 19) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_OEPINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_IISOIXFRM          (0x1UL << 20) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_IISOIXFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_PXFRM_IISOOXFRM          (0x1UL << 21) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_PXFRM_IISOOXFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_FSUSPM          (0x1UL << 22) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_FSUSPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_PRTIM          (0x1UL << 24) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_PRTIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_HCIM          (0x1UL << 25) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_HCIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_PTXFEM          (0x1UL << 26) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_PTXFEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_CIDSCHGM          (0x1UL << 28) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_CIDSCHGM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_DISCINT          (0x1UL << 29) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_DISCINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_SRQIM          (0x1UL << 30) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_SRQIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_WUIM          (0x1UL << 31) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_WUIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_RSTDE          (0x1UL << 23) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_RSTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_LPMINTM          (0x1UL << 27) 
#define OTG1_HS_GLOBAL_OTG_HS_GINTMSK_LPMINTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Host_CHNUM          (0xFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Host_CHNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Host_BCNT          (0x7FFUL << 4) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Host_BCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 4)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Host_DPID          (0x3UL << 15) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Host_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Host_PKTSTS          (0xFUL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Host_PKTSTS_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_EPNUM          (0xFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_BCNT          (0x7FFUL << 4) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_BCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 4)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_DPID          (0x3UL << 15) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_PKTSTS          (0xFUL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_PKTSTS_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_FRMNUM          (0xFUL << 21) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSR_Device_FRMNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 21)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Host_CHNUM          (0xFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Host_CHNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Host_BCNT          (0x7FFUL << 4) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Host_BCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 4)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Host_DPID          (0x3UL << 15) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Host_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Host_PKTSTS          (0xFUL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Host_PKTSTS_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_EPNUM          (0xFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_BCNT          (0x7FFUL << 4) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_BCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 4)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_DPID          (0x3UL << 15) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_PKTSTS          (0xFUL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_PKTSTS_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_FRMNUM          (0xFUL << 21) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXSTSP_Device_FRMNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 21)
#define OTG1_HS_GLOBAL_OTG_HS_GRXFSIZ_RXFD          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GRXFSIZ_RXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXFSIZ_Host_NPTXFSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXFSIZ_Host_NPTXFSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXFSIZ_Host_NPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXFSIZ_Host_NPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF0_Device_TX0FSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF0_Device_TX0FSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF0_Device_TX0FD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF0_Device_TX0FD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTXFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTXFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTQXSAV          (0xFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTQXSAV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTXQTOP          (0x7FUL << 24) 
#define OTG1_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTXQTOP_VAL(X) (((uint32_t)(X) & 0x7FUL) << 24)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_PWRDWN          (0x1UL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_PWRDWN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_BCDEN          (0x1UL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_BCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_DCDEN          (0x1UL << 18) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_DCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_PDEN          (0x1UL << 19) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_PDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_SDEN          (0x1UL << 20) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_SDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_VBDEN          (0x1UL << 21) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_VBDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_DCDET          (0x1UL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_DCDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_PDET          (0x1UL << 1) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_PDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_SDET          (0x1UL << 2) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_SDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_PS2DET          (0x1UL << 3) 
#define OTG1_HS_GLOBAL_OTG_HS_GCCFG_PS2DET_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_GLOBAL_OTG_HS_CID_PRODUCT_ID          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_CID_PRODUCT_ID_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMEN          (0x1UL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMACK          (0x1UL << 1) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_BESL          (0xFUL << 2) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_BESL_VAL(X) (((uint32_t)(X) & 0xFUL) << 2)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_REMWAKE          (0x1UL << 6) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_REMWAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_L1SSEN          (0x1UL << 7) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_L1SSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_BESLTHRS          (0xFUL << 8) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_BESLTHRS_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_L1DSEN          (0x1UL << 12) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_L1DSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRST          (0x3UL << 13) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRST_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_SLPSTS          (0x1UL << 15) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_SLPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_L1RSMOK          (0x1UL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_L1RSMOK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMCHIDX          (0xFUL << 17) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMCHIDX_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRCNT          (0x7UL << 21) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_SNDLPM          (0x1UL << 24) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_SNDLPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRCNTSTS          (0x7UL << 25) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRCNTSTS_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_ENBESL          (0x1UL << 28) 
#define OTG1_HS_GLOBAL_OTG_HS_GLPMCFG_ENBESL_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_GLOBAL_OTG_HS_HPTXFSIZ_PTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_HPTXFSIZ_PTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_HPTXFSIZ_PTXFSIZ          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_HPTXFSIZ_PTXFSIZ_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF1_INEPTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF1_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF1_INEPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF1_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF2_INEPTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF2_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF2_INEPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF2_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF3_INEPTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF3_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF3_INEPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF3_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF4_INEPTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF4_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF4_INEPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF4_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF5_INEPTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF5_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF5_INEPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF5_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF6_INEPTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF6_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF6_INEPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF6_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF7_INEPTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF7_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF7_INEPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF7_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF8_INEPTXSA          (0xFFFFUL << 0) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF8_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF8_INEPTXFD          (0xFFFFUL << 16) 
#define OTG1_HS_GLOBAL_OTG_HS_DIEPTXF8_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)

#define OTG1_HS_GLOBAL  ((struct OTG1_HS_GLOBAL*)(0x40040000UL))



struct OTG2_HS_GLOBAL {
  volatile uint32_t OTG_HS_GOTGCTL;
  volatile uint32_t OTG_HS_GOTGINT;
  volatile uint32_t OTG_HS_GAHBCFG;
  volatile uint32_t OTG_HS_GUSBCFG;
  volatile uint32_t OTG_HS_GRSTCTL;
  volatile uint32_t OTG_HS_GINTSTS;
  volatile uint32_t OTG_HS_GINTMSK;
  union {
    volatile const uint32_t OTG_HS_GRXSTSR_Host;
    volatile const uint32_t OTG_HS_GRXSTSR_Device;
  };
  union {
    volatile const uint32_t OTG_HS_GRXSTSP_Host;
    volatile const uint32_t OTG_HS_GRXSTSP_Device;
  };
  volatile uint32_t OTG_HS_GRXFSIZ;
  union {
    volatile uint32_t OTG_HS_HNPTXFSIZ_Host;
    volatile uint32_t OTG_HS_DIEPTXF0_Device;
  };
  volatile const uint32_t OTG_HS_HNPTXSTS;
  volatile const uint32_t RESERVED_48[2];
  volatile uint32_t OTG_HS_GCCFG;
  volatile uint32_t OTG_HS_CID;
  volatile const uint32_t RESERVED_64[5];
  volatile uint32_t OTG_HS_GLPMCFG;
  volatile const uint32_t RESERVED_88[42];
  volatile uint32_t OTG_HS_HPTXFSIZ;
  volatile uint32_t OTG_HS_DIEPTXF1;
  volatile uint32_t OTG_HS_DIEPTXF2;
  volatile uint32_t OTG_HS_DIEPTXF3;
  volatile uint32_t OTG_HS_DIEPTXF4;
  volatile uint32_t OTG_HS_DIEPTXF5;
  volatile uint32_t OTG_HS_DIEPTXF6;
  volatile uint32_t OTG_HS_DIEPTXF7;
  volatile uint32_t OTG_HS_DIEPTXF8;
};
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_SRQSCS          (0x1UL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_SRQSCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_SRQ          (0x1UL << 1) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_SRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_HNGSCS          (0x1UL << 8) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_HNGSCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_HNPRQ          (0x1UL << 9) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_HNPRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_HSHNPEN          (0x1UL << 10) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_HSHNPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_DHNPEN          (0x1UL << 11) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_DHNPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_CIDSTS          (0x1UL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_CIDSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_DBCT          (0x1UL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_DBCT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_ASVLD          (0x1UL << 18) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_ASVLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_BSVLD          (0x1UL << 19) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_BSVLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_EHEN          (0x1UL << 12) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGCTL_EHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_SEDET          (0x1UL << 2) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_SEDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_SRSSCHG          (0x1UL << 8) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_SRSSCHG_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_HNSSCHG          (0x1UL << 9) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_HNSSCHG_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_HNGDET          (0x1UL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_HNGDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_ADTOCHG          (0x1UL << 18) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_ADTOCHG_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_DBCDNE          (0x1UL << 19) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_DBCDNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_IDCHNG          (0x1UL << 20) 
#define OTG2_HS_GLOBAL_OTG_HS_GOTGINT_IDCHNG_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_GINT          (0x1UL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_GINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_HBSTLEN          (0xFUL << 1) 
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_HBSTLEN_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_DMAEN          (0x1UL << 5) 
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_DMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_TXFELVL          (0x1UL << 7) 
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_TXFELVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_PTXFELVL          (0x1UL << 8) 
#define OTG2_HS_GLOBAL_OTG_HS_GAHBCFG_PTXFELVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_TOCAL          (0x7UL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_TOCAL_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_PHYSEL          (0x1UL << 6) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_PHYSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_SRPCAP          (0x1UL << 8) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_SRPCAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_HNPCAP          (0x1UL << 9) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_HNPCAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_TRDT          (0xFUL << 10) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_TRDT_VAL(X) (((uint32_t)(X) & 0xFUL) << 10)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_PHYLPCS          (0x1UL << 15) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_PHYLPCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIFSLS          (0x1UL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIFSLS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIAR          (0x1UL << 18) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPICSM          (0x1UL << 19) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPICSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIEVBUSD          (0x1UL << 20) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIEVBUSD_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIEVBUSI          (0x1UL << 21) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIEVBUSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_TSDPS          (0x1UL << 22) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_TSDPS_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_PCCI          (0x1UL << 23) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_PCCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_PTCI          (0x1UL << 24) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_PTCI_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIIPD          (0x1UL << 25) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_ULPIIPD_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_FHMOD          (0x1UL << 29) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_FHMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_FDMOD          (0x1UL << 30) 
#define OTG2_HS_GLOBAL_OTG_HS_GUSBCFG_FDMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_CSRST          (0x1UL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_CSRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_HSRST          (0x1UL << 1) 
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_HSRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_FCRST          (0x1UL << 2) 
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_FCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_RXFFLSH          (0x1UL << 4) 
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_RXFFLSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_TXFFLSH          (0x1UL << 5) 
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_TXFFLSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_TXFNUM          (0x1FUL << 6) 
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_TXFNUM_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_AHBIDL          (0x1UL << 31) 
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_AHBIDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_DMAREQ          (0x1UL << 30) 
#define OTG2_HS_GLOBAL_OTG_HS_GRSTCTL_DMAREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_CMOD          (0x1UL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_CMOD_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_MMIS          (0x1UL << 1) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_MMIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_OTGINT          (0x1UL << 2) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_OTGINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_SOF          (0x1UL << 3) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_SOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_RXFLVL          (0x1UL << 4) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_RXFLVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_NPTXFE          (0x1UL << 5) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_NPTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_GINAKEFF          (0x1UL << 6) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_GINAKEFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_BOUTNAKEFF          (0x1UL << 7) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_BOUTNAKEFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_ESUSP          (0x1UL << 10) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_ESUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_USBSUSP          (0x1UL << 11) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_USBSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_USBRST          (0x1UL << 12) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_USBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_ENUMDNE          (0x1UL << 13) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_ENUMDNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_ISOODRP          (0x1UL << 14) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_ISOODRP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_EOPF          (0x1UL << 15) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_EOPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_IEPINT          (0x1UL << 18) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_IEPINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_OEPINT          (0x1UL << 19) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_OEPINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_IISOIXFR          (0x1UL << 20) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_IISOIXFR_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_PXFR_INCOMPISOOUT          (0x1UL << 21) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_PXFR_INCOMPISOOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_DATAFSUSP          (0x1UL << 22) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_DATAFSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_HPRTINT          (0x1UL << 24) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_HPRTINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_HCINT          (0x1UL << 25) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_HCINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_PTXFE          (0x1UL << 26) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_PTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_CIDSCHG          (0x1UL << 28) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_CIDSCHG_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_DISCINT          (0x1UL << 29) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_DISCINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_SRQINT          (0x1UL << 30) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_SRQINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_WKUINT          (0x1UL << 31) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTSTS_WKUINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_MMISM          (0x1UL << 1) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_MMISM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_OTGINT          (0x1UL << 2) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_OTGINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_SOFM          (0x1UL << 3) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_SOFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_RXFLVLM          (0x1UL << 4) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_RXFLVLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_NPTXFEM          (0x1UL << 5) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_NPTXFEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_GINAKEFFM          (0x1UL << 6) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_GINAKEFFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_GONAKEFFM          (0x1UL << 7) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_GONAKEFFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_ESUSPM          (0x1UL << 10) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_ESUSPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_USBSUSPM          (0x1UL << 11) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_USBSUSPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_USBRST          (0x1UL << 12) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_USBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_ENUMDNEM          (0x1UL << 13) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_ENUMDNEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_ISOODRPM          (0x1UL << 14) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_ISOODRPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_EOPFM          (0x1UL << 15) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_EOPFM_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_IEPINT          (0x1UL << 18) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_IEPINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_OEPINT          (0x1UL << 19) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_OEPINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_IISOIXFRM          (0x1UL << 20) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_IISOIXFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_PXFRM_IISOOXFRM          (0x1UL << 21) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_PXFRM_IISOOXFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_FSUSPM          (0x1UL << 22) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_FSUSPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_PRTIM          (0x1UL << 24) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_PRTIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_HCIM          (0x1UL << 25) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_HCIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_PTXFEM          (0x1UL << 26) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_PTXFEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_CIDSCHGM          (0x1UL << 28) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_CIDSCHGM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_DISCINT          (0x1UL << 29) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_DISCINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_SRQIM          (0x1UL << 30) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_SRQIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_WUIM          (0x1UL << 31) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_WUIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_RSTDE          (0x1UL << 23) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_RSTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_LPMINTM          (0x1UL << 27) 
#define OTG2_HS_GLOBAL_OTG_HS_GINTMSK_LPMINTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Host_CHNUM          (0xFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Host_CHNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Host_BCNT          (0x7FFUL << 4) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Host_BCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 4)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Host_DPID          (0x3UL << 15) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Host_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Host_PKTSTS          (0xFUL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Host_PKTSTS_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_EPNUM          (0xFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_BCNT          (0x7FFUL << 4) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_BCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 4)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_DPID          (0x3UL << 15) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_PKTSTS          (0xFUL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_PKTSTS_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_FRMNUM          (0xFUL << 21) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSR_Device_FRMNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 21)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Host_CHNUM          (0xFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Host_CHNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Host_BCNT          (0x7FFUL << 4) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Host_BCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 4)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Host_DPID          (0x3UL << 15) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Host_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Host_PKTSTS          (0xFUL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Host_PKTSTS_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_EPNUM          (0xFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_BCNT          (0x7FFUL << 4) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_BCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 4)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_DPID          (0x3UL << 15) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_PKTSTS          (0xFUL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_PKTSTS_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_FRMNUM          (0xFUL << 21) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXSTSP_Device_FRMNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 21)
#define OTG2_HS_GLOBAL_OTG_HS_GRXFSIZ_RXFD          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GRXFSIZ_RXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXFSIZ_Host_NPTXFSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXFSIZ_Host_NPTXFSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXFSIZ_Host_NPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXFSIZ_Host_NPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF0_Device_TX0FSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF0_Device_TX0FSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF0_Device_TX0FD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF0_Device_TX0FD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTXFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTXFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTQXSAV          (0xFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTQXSAV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTXQTOP          (0x7FUL << 24) 
#define OTG2_HS_GLOBAL_OTG_HS_HNPTXSTS_NPTXQTOP_VAL(X) (((uint32_t)(X) & 0x7FUL) << 24)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_PWRDWN          (0x1UL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_PWRDWN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_BCDEN          (0x1UL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_BCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_DCDEN          (0x1UL << 18) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_DCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_PDEN          (0x1UL << 19) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_PDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_SDEN          (0x1UL << 20) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_SDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_VBDEN          (0x1UL << 21) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_VBDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_DCDET          (0x1UL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_DCDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_PDET          (0x1UL << 1) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_PDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_SDET          (0x1UL << 2) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_SDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_PS2DET          (0x1UL << 3) 
#define OTG2_HS_GLOBAL_OTG_HS_GCCFG_PS2DET_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_GLOBAL_OTG_HS_CID_PRODUCT_ID          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_CID_PRODUCT_ID_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMEN          (0x1UL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMACK          (0x1UL << 1) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_BESL          (0xFUL << 2) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_BESL_VAL(X) (((uint32_t)(X) & 0xFUL) << 2)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_REMWAKE          (0x1UL << 6) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_REMWAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_L1SSEN          (0x1UL << 7) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_L1SSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_BESLTHRS          (0xFUL << 8) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_BESLTHRS_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_L1DSEN          (0x1UL << 12) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_L1DSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRST          (0x3UL << 13) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRST_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_SLPSTS          (0x1UL << 15) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_SLPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_L1RSMOK          (0x1UL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_L1RSMOK_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMCHIDX          (0xFUL << 17) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMCHIDX_VAL(X) (((uint32_t)(X) & 0xFUL) << 17)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRCNT          (0x7UL << 21) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_SNDLPM          (0x1UL << 24) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_SNDLPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRCNTSTS          (0x7UL << 25) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_LPMRCNTSTS_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_ENBESL          (0x1UL << 28) 
#define OTG2_HS_GLOBAL_OTG_HS_GLPMCFG_ENBESL_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_GLOBAL_OTG_HS_HPTXFSIZ_PTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_HPTXFSIZ_PTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_HPTXFSIZ_PTXFSIZ          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_HPTXFSIZ_PTXFSIZ_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF1_INEPTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF1_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF1_INEPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF1_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF2_INEPTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF2_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF2_INEPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF2_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF3_INEPTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF3_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF3_INEPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF3_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF4_INEPTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF4_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF4_INEPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF4_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF5_INEPTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF5_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF5_INEPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF5_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF6_INEPTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF6_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF6_INEPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF6_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF7_INEPTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF7_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF7_INEPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF7_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF8_INEPTXSA          (0xFFFFUL << 0) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF8_INEPTXSA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF8_INEPTXFD          (0xFFFFUL << 16) 
#define OTG2_HS_GLOBAL_OTG_HS_DIEPTXF8_INEPTXFD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)

#define OTG2_HS_GLOBAL  ((struct OTG2_HS_GLOBAL*)(0x40080000UL))



struct OTG1_HS_HOST {
  volatile uint32_t OTG_HS_HCFG;
  volatile uint32_t OTG_HS_HFIR;
  volatile const uint32_t OTG_HS_HFNUM;
  volatile const uint32_t RESERVED_12;
  volatile uint32_t OTG_HS_HPTXSTS;
  volatile const uint32_t OTG_HS_HAINT;
  volatile uint32_t OTG_HS_HAINTMSK;
  volatile const uint32_t RESERVED_28[9];
  volatile uint32_t OTG_HS_HPRT;
  volatile const uint32_t RESERVED_68[47];
  volatile uint32_t OTG_HS_HCCHAR0;
  volatile uint32_t OTG_HS_HCSPLT0;
  volatile uint32_t OTG_HS_HCINT0;
  volatile uint32_t OTG_HS_HCINTMSK0;
  volatile uint32_t OTG_HS_HCTSIZ0;
  volatile uint32_t OTG_HS_HCDMA0;
  volatile const uint32_t RESERVED_280[2];
  volatile uint32_t OTG_HS_HCCHAR1;
  volatile uint32_t OTG_HS_HCSPLT1;
  volatile uint32_t OTG_HS_HCINT1;
  volatile uint32_t OTG_HS_HCINTMSK1;
  volatile uint32_t OTG_HS_HCTSIZ1;
  volatile uint32_t OTG_HS_HCDMA1;
  volatile const uint32_t RESERVED_312[2];
  volatile uint32_t OTG_HS_HCCHAR2;
  volatile uint32_t OTG_HS_HCSPLT2;
  volatile uint32_t OTG_HS_HCINT2;
  volatile uint32_t OTG_HS_HCINTMSK2;
  volatile uint32_t OTG_HS_HCTSIZ2;
  volatile uint32_t OTG_HS_HCDMA2;
  volatile const uint32_t RESERVED_344[2];
  volatile uint32_t OTG_HS_HCCHAR3;
  volatile uint32_t OTG_HS_HCSPLT3;
  volatile uint32_t OTG_HS_HCINT3;
  volatile uint32_t OTG_HS_HCINTMSK3;
  volatile uint32_t OTG_HS_HCTSIZ3;
  volatile uint32_t OTG_HS_HCDMA3;
  volatile const uint32_t RESERVED_376[2];
  volatile uint32_t OTG_HS_HCCHAR4;
  volatile uint32_t OTG_HS_HCSPLT4;
  volatile uint32_t OTG_HS_HCINT4;
  volatile uint32_t OTG_HS_HCINTMSK4;
  volatile uint32_t OTG_HS_HCTSIZ4;
  volatile uint32_t OTG_HS_HCDMA4;
  volatile const uint32_t RESERVED_408[2];
  volatile uint32_t OTG_HS_HCCHAR5;
  volatile uint32_t OTG_HS_HCSPLT5;
  volatile uint32_t OTG_HS_HCINT5;
  volatile uint32_t OTG_HS_HCINTMSK5;
  volatile uint32_t OTG_HS_HCTSIZ5;
  volatile uint32_t OTG_HS_HCDMA5;
  volatile const uint32_t RESERVED_440[2];
  volatile uint32_t OTG_HS_HCCHAR6;
  volatile uint32_t OTG_HS_HCSPLT6;
  volatile uint32_t OTG_HS_HCINT6;
  volatile uint32_t OTG_HS_HCINTMSK6;
  volatile uint32_t OTG_HS_HCTSIZ6;
  volatile uint32_t OTG_HS_HCDMA6;
  volatile const uint32_t RESERVED_472[2];
  volatile uint32_t OTG_HS_HCCHAR7;
  volatile uint32_t OTG_HS_HCSPLT7;
  volatile uint32_t OTG_HS_HCINT7;
  volatile uint32_t OTG_HS_HCINTMSK7;
  volatile uint32_t OTG_HS_HCTSIZ7;
  volatile uint32_t OTG_HS_HCDMA7;
  volatile const uint32_t RESERVED_504[2];
  volatile uint32_t OTG_HS_HCCHAR8;
  volatile uint32_t OTG_HS_HCSPLT8;
  volatile uint32_t OTG_HS_HCINT8;
  volatile uint32_t OTG_HS_HCINTMSK8;
  volatile uint32_t OTG_HS_HCTSIZ8;
  volatile uint32_t OTG_HS_HCDMA8;
  volatile const uint32_t RESERVED_536[2];
  volatile uint32_t OTG_HS_HCCHAR9;
  volatile uint32_t OTG_HS_HCSPLT9;
  volatile uint32_t OTG_HS_HCINT9;
  volatile uint32_t OTG_HS_HCINTMSK9;
  volatile uint32_t OTG_HS_HCTSIZ9;
  volatile uint32_t OTG_HS_HCDMA9;
  volatile const uint32_t RESERVED_568[2];
  volatile uint32_t OTG_HS_HCCHAR10;
  volatile uint32_t OTG_HS_HCSPLT10;
  volatile uint32_t OTG_HS_HCINT10;
  volatile uint32_t OTG_HS_HCINTMSK10;
  volatile uint32_t OTG_HS_HCTSIZ10;
  volatile uint32_t OTG_HS_HCDMA10;
  volatile const uint32_t RESERVED_600[2];
  volatile uint32_t OTG_HS_HCCHAR11;
  volatile uint32_t OTG_HS_HCSPLT11;
  volatile uint32_t OTG_HS_HCINT11;
  volatile uint32_t OTG_HS_HCINTMSK11;
  volatile uint32_t OTG_HS_HCTSIZ11;
  volatile uint32_t OTG_HS_HCDMA11;
  volatile uint32_t OTG_HS_HCCHAR12;
  volatile uint32_t OTG_HS_HCSPLT12;
  volatile uint32_t OTG_HS_HCINT12;
  volatile uint32_t OTG_HS_HCINTMSK12;
  volatile uint32_t OTG_HS_HCTSIZ12;
  volatile uint32_t OTG_HS_HCDMA12;
  volatile uint32_t OTG_HS_HCCHAR13;
  volatile uint32_t OTG_HS_HCSPLT13;
  volatile uint32_t OTG_HS_HCINT13;
  volatile uint32_t OTG_HS_HCINTMSK13;
  volatile uint32_t OTG_HS_HCTSIZ13;
  volatile uint32_t OTG_HS_HCDMA13;
  volatile uint32_t OTG_HS_HCCHAR14;
  volatile uint32_t OTG_HS_HCSPLT14;
  volatile uint32_t OTG_HS_HCINT14;
  volatile uint32_t OTG_HS_HCINTMSK14;
  volatile uint32_t OTG_HS_HCTSIZ14;
  volatile uint32_t OTG_HS_HCDMA14;
  volatile uint32_t OTG_HS_HCCHAR15;
  volatile uint32_t OTG_HS_HCSPLT15;
  volatile uint32_t OTG_HS_HCINT15;
  volatile uint32_t OTG_HS_HCINTMSK15;
  volatile uint32_t OTG_HS_HCTSIZ15;
  volatile uint32_t OTG_HS_HCDMA15;
};
#define OTG1_HS_HOST_OTG_HS_HCFG_FSLSPCS          (0x3UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCFG_FSLSPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCFG_FSLSS          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCFG_FSLSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HFIR_FRIVL          (0xFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HFIR_FRIVL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HFNUM_FRNUM          (0xFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HFNUM_FRNUM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HFNUM_FTREM          (0xFFFFUL << 16) 
#define OTG1_HS_HOST_OTG_HS_HFNUM_FTREM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_HOST_OTG_HS_HPTXSTS_PTXFSAVL          (0xFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HPTXSTS_PTXFSAVL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HPTXSTS_PTXQSAV          (0xFFUL << 16) 
#define OTG1_HS_HOST_OTG_HS_HPTXSTS_PTXQSAV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define OTG1_HS_HOST_OTG_HS_HPTXSTS_PTXQTOP          (0xFFUL << 24) 
#define OTG1_HS_HOST_OTG_HS_HPTXSTS_PTXQTOP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define OTG1_HS_HOST_OTG_HS_HAINT_HAINT          (0xFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HAINT_HAINT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HAINTMSK_HAINTM          (0xFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HAINTMSK_HAINTM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HPRT_PCSTS          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PCSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HPRT_PCDET          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PCDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HPRT_PENA          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HPRT_PENCHNG          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PENCHNG_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HPRT_POCA          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HPRT_POCA_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HPRT_POCCHNG          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HPRT_POCCHNG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HPRT_PRES          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PRES_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HPRT_PSUSP          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HPRT_PRST          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HPRT_PLSTS          (0x3UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PLSTS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HPRT_PPWR          (0x1UL << 12) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PPWR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_HOST_OTG_HS_HPRT_PTCTL          (0xFUL << 13) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PTCTL_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define OTG1_HS_HOST_OTG_HS_HPRT_PSPD          (0x3UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HPRT_PSPD_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR0_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT0_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT0_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT0_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT0_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT0_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT0_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT0_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT0_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT0_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT0_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT0_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT0_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT0_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK0_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ0_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ0_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ0_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ0_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ0_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ0_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA0_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA0_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR1_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT1_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT1_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT1_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT1_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT1_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT1_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT1_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT1_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT1_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT1_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT1_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT1_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT1_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK1_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ1_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ1_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ1_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ1_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ1_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ1_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA1_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA1_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR2_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT2_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT2_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT2_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT2_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT2_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT2_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT2_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT2_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT2_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT2_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT2_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT2_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT2_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK2_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ2_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ2_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ2_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ2_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ2_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ2_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA2_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA2_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR3_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT3_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT3_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT3_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT3_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT3_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT3_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT3_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT3_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT3_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT3_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT3_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT3_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT3_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK3_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ3_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ3_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ3_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ3_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ3_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ3_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA3_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA3_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR4_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT4_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT4_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT4_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT4_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT4_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT4_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT4_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT4_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT4_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT4_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT4_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT4_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT4_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK4_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ4_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ4_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ4_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ4_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ4_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ4_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA4_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA4_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR5_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT5_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT5_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT5_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT5_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT5_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT5_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT5_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT5_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT5_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT5_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT5_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT5_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT5_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK5_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ5_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ5_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ5_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ5_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ5_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ5_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA5_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA5_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR6_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT6_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT6_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT6_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT6_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT6_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT6_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT6_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT6_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT6_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT6_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT6_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT6_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT6_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK6_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ6_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ6_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ6_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ6_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ6_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ6_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA6_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA6_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR7_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT7_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT7_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT7_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT7_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT7_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT7_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT7_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT7_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT7_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT7_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT7_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT7_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT7_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK7_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ7_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ7_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ7_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ7_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ7_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ7_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA7_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA7_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR8_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT8_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT8_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT8_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT8_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT8_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT8_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT8_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT8_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT8_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT8_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT8_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT8_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT8_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK8_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ8_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ8_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ8_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ8_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ8_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ8_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA8_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA8_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR9_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT9_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT9_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT9_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT9_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT9_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT9_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT9_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT9_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT9_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT9_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT9_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT9_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT9_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK9_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ9_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ9_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ9_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ9_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ9_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ9_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA9_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA9_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR10_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT10_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT10_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT10_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT10_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT10_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT10_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT10_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT10_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT10_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT10_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT10_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT10_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT10_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK10_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ10_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ10_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ10_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ10_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ10_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ10_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA10_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA10_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR11_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT11_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT11_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT11_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT11_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT11_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT11_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT11_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT11_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT11_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT11_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT11_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT11_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT11_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK11_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ11_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ11_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ11_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ11_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ11_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ11_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA11_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA11_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR12_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT12_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT12_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT12_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT12_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT12_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT12_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT12_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT12_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT12_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT12_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT12_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT12_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT12_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK12_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ12_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ12_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ12_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ12_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ12_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ12_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA12_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA12_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR13_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT13_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT13_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT13_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT13_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT13_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT13_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT13_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT13_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT13_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT13_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT13_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT13_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT13_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK13_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ13_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ13_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ13_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ13_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ13_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ13_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA13_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA13_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR14_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT14_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT14_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT14_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT14_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT14_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT14_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT14_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT14_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT14_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT14_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT14_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT14_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT14_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_STALLM          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK14_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ14_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ14_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ14_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ14_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ14_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ14_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA14_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA14_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_EPNUM          (0xFUL << 11) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_EPDIR          (0x1UL << 15) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_LSDEV          (0x1UL << 17) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_EPTYP          (0x3UL << 18) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_MC          (0x3UL << 20) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_DAD          (0x7FUL << 22) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_ODDFRM          (0x1UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_CHDIS          (0x1UL << 30) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_CHENA          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCCHAR15_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_PRTADDR          (0x7FUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_HUBADDR          (0x7FUL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_XACTPOS          (0x3UL << 14) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_COMPLSPLT          (0x1UL << 16) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_SPLITEN          (0x1UL << 31) 
#define OTG1_HS_HOST_OTG_HS_HCSPLT15_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_HOST_OTG_HS_HCINT15_XFRC          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINT15_CHH          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINT15_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINT15_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINT15_NAK          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINT15_ACK          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINT15_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINT15_TXERR          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINT15_BBERR          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINT15_FRMOR          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINT15_DTERR          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINT15_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_XFRCM          (0x1UL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_CHHM          (0x1UL << 1) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_AHBERR          (0x1UL << 2) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_STALL          (0x1UL << 3) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_NAKM          (0x1UL << 4) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_ACKM          (0x1UL << 5) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_NYET          (0x1UL << 6) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_TXERRM          (0x1UL << 7) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_BBERRM          (0x1UL << 8) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_FRMORM          (0x1UL << 9) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_DTERRM          (0x1UL << 10) 
#define OTG1_HS_HOST_OTG_HS_HCINTMSK15_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ15_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ15_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ15_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ15_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_HOST_OTG_HS_HCTSIZ15_DPID          (0x3UL << 29) 
#define OTG1_HS_HOST_OTG_HS_HCTSIZ15_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_HOST_OTG_HS_HCDMA15_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_HOST_OTG_HS_HCDMA15_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define OTG1_HS_HOST  ((struct OTG1_HS_HOST*)(0x40040400UL))



struct OTG2_HS_HOST {
  volatile uint32_t OTG_HS_HCFG;
  volatile uint32_t OTG_HS_HFIR;
  volatile const uint32_t OTG_HS_HFNUM;
  volatile const uint32_t RESERVED_12;
  volatile uint32_t OTG_HS_HPTXSTS;
  volatile const uint32_t OTG_HS_HAINT;
  volatile uint32_t OTG_HS_HAINTMSK;
  volatile const uint32_t RESERVED_28[9];
  volatile uint32_t OTG_HS_HPRT;
  volatile const uint32_t RESERVED_68[47];
  volatile uint32_t OTG_HS_HCCHAR0;
  volatile uint32_t OTG_HS_HCSPLT0;
  volatile uint32_t OTG_HS_HCINT0;
  volatile uint32_t OTG_HS_HCINTMSK0;
  volatile uint32_t OTG_HS_HCTSIZ0;
  volatile uint32_t OTG_HS_HCDMA0;
  volatile const uint32_t RESERVED_280[2];
  volatile uint32_t OTG_HS_HCCHAR1;
  volatile uint32_t OTG_HS_HCSPLT1;
  volatile uint32_t OTG_HS_HCINT1;
  volatile uint32_t OTG_HS_HCINTMSK1;
  volatile uint32_t OTG_HS_HCTSIZ1;
  volatile uint32_t OTG_HS_HCDMA1;
  volatile const uint32_t RESERVED_312[2];
  volatile uint32_t OTG_HS_HCCHAR2;
  volatile uint32_t OTG_HS_HCSPLT2;
  volatile uint32_t OTG_HS_HCINT2;
  volatile uint32_t OTG_HS_HCINTMSK2;
  volatile uint32_t OTG_HS_HCTSIZ2;
  volatile uint32_t OTG_HS_HCDMA2;
  volatile const uint32_t RESERVED_344[2];
  volatile uint32_t OTG_HS_HCCHAR3;
  volatile uint32_t OTG_HS_HCSPLT3;
  volatile uint32_t OTG_HS_HCINT3;
  volatile uint32_t OTG_HS_HCINTMSK3;
  volatile uint32_t OTG_HS_HCTSIZ3;
  volatile uint32_t OTG_HS_HCDMA3;
  volatile const uint32_t RESERVED_376[2];
  volatile uint32_t OTG_HS_HCCHAR4;
  volatile uint32_t OTG_HS_HCSPLT4;
  volatile uint32_t OTG_HS_HCINT4;
  volatile uint32_t OTG_HS_HCINTMSK4;
  volatile uint32_t OTG_HS_HCTSIZ4;
  volatile uint32_t OTG_HS_HCDMA4;
  volatile const uint32_t RESERVED_408[2];
  volatile uint32_t OTG_HS_HCCHAR5;
  volatile uint32_t OTG_HS_HCSPLT5;
  volatile uint32_t OTG_HS_HCINT5;
  volatile uint32_t OTG_HS_HCINTMSK5;
  volatile uint32_t OTG_HS_HCTSIZ5;
  volatile uint32_t OTG_HS_HCDMA5;
  volatile const uint32_t RESERVED_440[2];
  volatile uint32_t OTG_HS_HCCHAR6;
  volatile uint32_t OTG_HS_HCSPLT6;
  volatile uint32_t OTG_HS_HCINT6;
  volatile uint32_t OTG_HS_HCINTMSK6;
  volatile uint32_t OTG_HS_HCTSIZ6;
  volatile uint32_t OTG_HS_HCDMA6;
  volatile const uint32_t RESERVED_472[2];
  volatile uint32_t OTG_HS_HCCHAR7;
  volatile uint32_t OTG_HS_HCSPLT7;
  volatile uint32_t OTG_HS_HCINT7;
  volatile uint32_t OTG_HS_HCINTMSK7;
  volatile uint32_t OTG_HS_HCTSIZ7;
  volatile uint32_t OTG_HS_HCDMA7;
  volatile const uint32_t RESERVED_504[2];
  volatile uint32_t OTG_HS_HCCHAR8;
  volatile uint32_t OTG_HS_HCSPLT8;
  volatile uint32_t OTG_HS_HCINT8;
  volatile uint32_t OTG_HS_HCINTMSK8;
  volatile uint32_t OTG_HS_HCTSIZ8;
  volatile uint32_t OTG_HS_HCDMA8;
  volatile const uint32_t RESERVED_536[2];
  volatile uint32_t OTG_HS_HCCHAR9;
  volatile uint32_t OTG_HS_HCSPLT9;
  volatile uint32_t OTG_HS_HCINT9;
  volatile uint32_t OTG_HS_HCINTMSK9;
  volatile uint32_t OTG_HS_HCTSIZ9;
  volatile uint32_t OTG_HS_HCDMA9;
  volatile const uint32_t RESERVED_568[2];
  volatile uint32_t OTG_HS_HCCHAR10;
  volatile uint32_t OTG_HS_HCSPLT10;
  volatile uint32_t OTG_HS_HCINT10;
  volatile uint32_t OTG_HS_HCINTMSK10;
  volatile uint32_t OTG_HS_HCTSIZ10;
  volatile uint32_t OTG_HS_HCDMA10;
  volatile const uint32_t RESERVED_600[2];
  volatile uint32_t OTG_HS_HCCHAR11;
  volatile uint32_t OTG_HS_HCSPLT11;
  volatile uint32_t OTG_HS_HCINT11;
  volatile uint32_t OTG_HS_HCINTMSK11;
  volatile uint32_t OTG_HS_HCTSIZ11;
  volatile uint32_t OTG_HS_HCDMA11;
  volatile uint32_t OTG_HS_HCCHAR12;
  volatile uint32_t OTG_HS_HCSPLT12;
  volatile uint32_t OTG_HS_HCINT12;
  volatile uint32_t OTG_HS_HCINTMSK12;
  volatile uint32_t OTG_HS_HCTSIZ12;
  volatile uint32_t OTG_HS_HCDMA12;
  volatile uint32_t OTG_HS_HCCHAR13;
  volatile uint32_t OTG_HS_HCSPLT13;
  volatile uint32_t OTG_HS_HCINT13;
  volatile uint32_t OTG_HS_HCINTMSK13;
  volatile uint32_t OTG_HS_HCTSIZ13;
  volatile uint32_t OTG_HS_HCDMA13;
  volatile uint32_t OTG_HS_HCCHAR14;
  volatile uint32_t OTG_HS_HCSPLT14;
  volatile uint32_t OTG_HS_HCINT14;
  volatile uint32_t OTG_HS_HCINTMSK14;
  volatile uint32_t OTG_HS_HCTSIZ14;
  volatile uint32_t OTG_HS_HCDMA14;
  volatile uint32_t OTG_HS_HCCHAR15;
  volatile uint32_t OTG_HS_HCSPLT15;
  volatile uint32_t OTG_HS_HCINT15;
  volatile uint32_t OTG_HS_HCINTMSK15;
  volatile uint32_t OTG_HS_HCTSIZ15;
  volatile uint32_t OTG_HS_HCDMA15;
};
#define OTG2_HS_HOST_OTG_HS_HCFG_FSLSPCS          (0x3UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCFG_FSLSPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCFG_FSLSS          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCFG_FSLSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HFIR_FRIVL          (0xFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HFIR_FRIVL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HFNUM_FRNUM          (0xFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HFNUM_FRNUM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HFNUM_FTREM          (0xFFFFUL << 16) 
#define OTG2_HS_HOST_OTG_HS_HFNUM_FTREM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXFSAVL          (0xFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXFSAVL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXQSAV          (0xFFUL << 16) 
#define OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXQSAV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXQTOP          (0xFFUL << 24) 
#define OTG2_HS_HOST_OTG_HS_HPTXSTS_PTXQTOP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define OTG2_HS_HOST_OTG_HS_HAINT_HAINT          (0xFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HAINT_HAINT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HAINTMSK_HAINTM          (0xFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HAINTMSK_HAINTM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HPRT_PCSTS          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PCSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HPRT_PCDET          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PCDET_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HPRT_PENA          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HPRT_PENCHNG          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PENCHNG_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HPRT_POCA          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HPRT_POCA_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HPRT_POCCHNG          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HPRT_POCCHNG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HPRT_PRES          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PRES_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HPRT_PSUSP          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HPRT_PRST          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HPRT_PLSTS          (0x3UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PLSTS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HPRT_PPWR          (0x1UL << 12) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PPWR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_HOST_OTG_HS_HPRT_PTCTL          (0xFUL << 13) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PTCTL_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define OTG2_HS_HOST_OTG_HS_HPRT_PSPD          (0x3UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HPRT_PSPD_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR0_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT0_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT0_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT0_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT0_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT0_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT0_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT0_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT0_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT0_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT0_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT0_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT0_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT0_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK0_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ0_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ0_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ0_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ0_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ0_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ0_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA0_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA0_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR1_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT1_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT1_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT1_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT1_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT1_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT1_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT1_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT1_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT1_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT1_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT1_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT1_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT1_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK1_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ1_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ1_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ1_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ1_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ1_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ1_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA1_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA1_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR2_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT2_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT2_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT2_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT2_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT2_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT2_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT2_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT2_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT2_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT2_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT2_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT2_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT2_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK2_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ2_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ2_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ2_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ2_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ2_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ2_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA2_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA2_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR3_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT3_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT3_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT3_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT3_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT3_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT3_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT3_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT3_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT3_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT3_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT3_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT3_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT3_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK3_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ3_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ3_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ3_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ3_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ3_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ3_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA3_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA3_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR4_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT4_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT4_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT4_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT4_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT4_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT4_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT4_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT4_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT4_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT4_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT4_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT4_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT4_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK4_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ4_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ4_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ4_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ4_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ4_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ4_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA4_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA4_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR5_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT5_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT5_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT5_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT5_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT5_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT5_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT5_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT5_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT5_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT5_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT5_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT5_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT5_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK5_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ5_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ5_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ5_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ5_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ5_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ5_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA5_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA5_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR6_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT6_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT6_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT6_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT6_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT6_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT6_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT6_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT6_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT6_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT6_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT6_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT6_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT6_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK6_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ6_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ6_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ6_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ6_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ6_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ6_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA6_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA6_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR7_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT7_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT7_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT7_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT7_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT7_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT7_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT7_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT7_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT7_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT7_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT7_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT7_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT7_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK7_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ7_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ7_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ7_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ7_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ7_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ7_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA7_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA7_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR8_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT8_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT8_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT8_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT8_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT8_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT8_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT8_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT8_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT8_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT8_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT8_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT8_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT8_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK8_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ8_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ8_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ8_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ8_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ8_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ8_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA8_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA8_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR9_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT9_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT9_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT9_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT9_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT9_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT9_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT9_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT9_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT9_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT9_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT9_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT9_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT9_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK9_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ9_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ9_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ9_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ9_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ9_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ9_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA9_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA9_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR10_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT10_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT10_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT10_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT10_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT10_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT10_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT10_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT10_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT10_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT10_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT10_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT10_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT10_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK10_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ10_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ10_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ10_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ10_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ10_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ10_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA10_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA10_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR11_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT11_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT11_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT11_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT11_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT11_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT11_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT11_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT11_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT11_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT11_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT11_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT11_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT11_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK11_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ11_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ11_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ11_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ11_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ11_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ11_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA11_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA11_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR12_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT12_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT12_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT12_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT12_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT12_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT12_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT12_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT12_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT12_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT12_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT12_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT12_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT12_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK12_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ12_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ12_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ12_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ12_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ12_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ12_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA12_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA12_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR13_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT13_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT13_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT13_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT13_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT13_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT13_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT13_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT13_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT13_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT13_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT13_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT13_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT13_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK13_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ13_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ13_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ13_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ13_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ13_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ13_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA13_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA13_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR14_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT14_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT14_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT14_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT14_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT14_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT14_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT14_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT14_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT14_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT14_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT14_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT14_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT14_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_STALLM          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_STALLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK14_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ14_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ14_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ14_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ14_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ14_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ14_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA14_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA14_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_EPNUM          (0xFUL << 11) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_EPNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_EPDIR          (0x1UL << 15) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_EPDIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_LSDEV          (0x1UL << 17) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_LSDEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_EPTYP          (0x3UL << 18) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_MC          (0x3UL << 20) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_MC_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_DAD          (0x7FUL << 22) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 22)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_ODDFRM          (0x1UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_ODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_CHDIS          (0x1UL << 30) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_CHDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_CHENA          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCCHAR15_CHENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_PRTADDR          (0x7FUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_PRTADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_HUBADDR          (0x7FUL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_HUBADDR_VAL(X) (((uint32_t)(X) & 0x7FUL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_XACTPOS          (0x3UL << 14) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_XACTPOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_COMPLSPLT          (0x1UL << 16) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_COMPLSPLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_SPLITEN          (0x1UL << 31) 
#define OTG2_HS_HOST_OTG_HS_HCSPLT15_SPLITEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_HOST_OTG_HS_HCINT15_XFRC          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINT15_CHH          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_CHH_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINT15_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINT15_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINT15_NAK          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINT15_ACK          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINT15_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINT15_TXERR          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_TXERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINT15_BBERR          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_BBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINT15_FRMOR          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_FRMOR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINT15_DTERR          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINT15_DTERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_XFRCM          (0x1UL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_CHHM          (0x1UL << 1) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_CHHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_AHBERR          (0x1UL << 2) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_AHBERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_STALL          (0x1UL << 3) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_STALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_NAKM          (0x1UL << 4) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_NAKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_ACKM          (0x1UL << 5) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_ACKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_NYET          (0x1UL << 6) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_TXERRM          (0x1UL << 7) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_TXERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_BBERRM          (0x1UL << 8) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_BBERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_FRMORM          (0x1UL << 9) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_FRMORM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_DTERRM          (0x1UL << 10) 
#define OTG2_HS_HOST_OTG_HS_HCINTMSK15_DTERRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ15_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ15_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ15_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ15_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_HOST_OTG_HS_HCTSIZ15_DPID          (0x3UL << 29) 
#define OTG2_HS_HOST_OTG_HS_HCTSIZ15_DPID_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_HOST_OTG_HS_HCDMA15_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_HOST_OTG_HS_HCDMA15_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define OTG2_HS_HOST  ((struct OTG2_HS_HOST*)(0x40080400UL))



struct OTG1_HS_DEVICE {
  volatile uint32_t OTG_HS_DCFG;
  volatile uint32_t OTG_HS_DCTL;
  volatile const uint32_t OTG_HS_DSTS;
  volatile const uint32_t RESERVED_12;
  volatile uint32_t OTG_HS_DIEPMSK;
  volatile uint32_t OTG_HS_DOEPMSK;
  volatile const uint32_t OTG_HS_DAINT;
  volatile uint32_t OTG_HS_DAINTMSK;
  volatile const uint32_t RESERVED_32[2];
  volatile uint32_t OTG_HS_DVBUSDIS;
  volatile uint32_t OTG_HS_DVBUSPULSE;
  volatile uint32_t OTG_HS_DTHRCTL;
  volatile uint32_t OTG_HS_DIEPEMPMSK;
  volatile uint32_t OTG_HS_DEACHINT;
  volatile uint32_t OTG_HS_DEACHINTMSK;
  volatile const uint32_t RESERVED_64[48];
  volatile uint32_t OTG_HS_DIEPCTL0;
  volatile const uint32_t RESERVED_260;
  volatile uint32_t OTG_HS_DIEPINT0;
  volatile const uint32_t RESERVED_268;
  volatile uint32_t OTG_HS_DIEPTSIZ0;
  volatile uint32_t OTG_HS_DIEPDMA1;
  volatile const uint32_t OTG_HS_DTXFSTS0;
  volatile const uint32_t RESERVED_284;
  volatile uint32_t OTG_HS_DIEPCTL1;
  volatile const uint32_t RESERVED_292;
  volatile uint32_t OTG_HS_DIEPINT1;
  volatile const uint32_t RESERVED_300;
  volatile uint32_t OTG_HS_DIEPTSIZ1;
  volatile uint32_t OTG_HS_DIEPDMA2;
  volatile const uint32_t OTG_HS_DTXFSTS1;
  volatile const uint32_t RESERVED_316;
  volatile uint32_t OTG_HS_DIEPCTL2;
  volatile const uint32_t RESERVED_324;
  volatile uint32_t OTG_HS_DIEPINT2;
  volatile const uint32_t RESERVED_332;
  volatile uint32_t OTG_HS_DIEPTSIZ2;
  volatile uint32_t OTG_HS_DIEPDMA3;
  volatile const uint32_t OTG_HS_DTXFSTS2;
  volatile const uint32_t RESERVED_348;
  volatile uint32_t OTG_HS_DIEPCTL3;
  volatile const uint32_t RESERVED_356;
  volatile uint32_t OTG_HS_DIEPINT3;
  volatile const uint32_t RESERVED_364;
  volatile uint32_t OTG_HS_DIEPTSIZ3;
  volatile uint32_t OTG_HS_DIEPDMA4;
  volatile const uint32_t OTG_HS_DTXFSTS3;
  volatile const uint32_t RESERVED_380;
  volatile uint32_t OTG_HS_DIEPCTL4;
  volatile const uint32_t RESERVED_388;
  volatile uint32_t OTG_HS_DIEPINT4;
  volatile const uint32_t RESERVED_396;
  volatile uint32_t OTG_HS_DIEPTSIZ4;
  volatile uint32_t OTG_HS_DIEPDMA5;
  volatile const uint32_t OTG_HS_DTXFSTS4;
  volatile const uint32_t RESERVED_412;
  union {
    volatile uint32_t OTG_HS_DIEPCTL5;
    volatile uint32_t OTG_HS_DIEPTSIZ6;
  };
  volatile uint32_t OTG_HS_DTXFSTS6;
  union {
    volatile uint32_t OTG_HS_DIEPINT5;
    volatile uint32_t OTG_HS_DIEPTSIZ7;
  };
  volatile uint32_t OTG_HS_DTXFSTS7;
  volatile uint32_t OTG_HS_DIEPTSIZ5;
  volatile const uint32_t RESERVED_436;
  volatile const uint32_t OTG_HS_DTXFSTS5;
  volatile const uint32_t RESERVED_444;
  volatile uint32_t OTG_HS_DIEPCTL6;
  volatile const uint32_t RESERVED_452;
  volatile uint32_t OTG_HS_DIEPINT6;
  volatile const uint32_t RESERVED_460[5];
  volatile uint32_t OTG_HS_DIEPCTL7;
  volatile const uint32_t RESERVED_484;
  volatile uint32_t OTG_HS_DIEPINT7;
  volatile const uint32_t RESERVED_492[69];
  volatile uint32_t OTG_HS_DOEPCTL0;
  volatile const uint32_t RESERVED_772;
  volatile uint32_t OTG_HS_DOEPINT0;
  volatile const uint32_t RESERVED_780;
  volatile uint32_t OTG_HS_DOEPTSIZ0;
  volatile const uint32_t RESERVED_788[3];
  volatile uint32_t OTG_HS_DOEPCTL1;
  volatile const uint32_t RESERVED_804;
  volatile uint32_t OTG_HS_DOEPINT1;
  volatile const uint32_t RESERVED_812;
  volatile uint32_t OTG_HS_DOEPTSIZ1;
  volatile const uint32_t RESERVED_820[3];
  volatile uint32_t OTG_HS_DOEPCTL2;
  volatile const uint32_t RESERVED_836;
  volatile uint32_t OTG_HS_DOEPINT2;
  volatile const uint32_t RESERVED_844;
  volatile uint32_t OTG_HS_DOEPTSIZ2;
  volatile const uint32_t RESERVED_852[3];
  volatile uint32_t OTG_HS_DOEPCTL3;
  volatile const uint32_t RESERVED_868;
  volatile uint32_t OTG_HS_DOEPINT3;
  volatile const uint32_t RESERVED_876;
  volatile uint32_t OTG_HS_DOEPTSIZ3;
  volatile const uint32_t RESERVED_884[3];
  volatile uint32_t OTG_HS_DOEPCTL4;
  volatile const uint32_t RESERVED_900;
  volatile uint32_t OTG_HS_DOEPINT4;
  volatile const uint32_t RESERVED_908;
  volatile uint32_t OTG_HS_DOEPTSIZ4;
  volatile const uint32_t RESERVED_916[3];
  volatile uint32_t OTG_HS_DOEPCTL5;
  volatile const uint32_t RESERVED_932;
  volatile uint32_t OTG_HS_DOEPINT5;
  volatile const uint32_t RESERVED_940;
  volatile uint32_t OTG_HS_DOEPTSIZ5;
  volatile const uint32_t RESERVED_948[3];
  volatile uint32_t OTG_HS_DOEPCTL6;
  volatile const uint32_t RESERVED_964;
  volatile uint32_t OTG_HS_DOEPINT6;
  volatile const uint32_t RESERVED_972;
  volatile uint32_t OTG_HS_DOEPTSIZ6;
  volatile const uint32_t RESERVED_980[3];
  volatile uint32_t OTG_HS_DOEPCTL7;
  volatile const uint32_t RESERVED_996;
  volatile uint32_t OTG_HS_DOEPINT7;
  volatile const uint32_t RESERVED_1004;
  volatile uint32_t OTG_HS_DOEPTSIZ7;
};
#define OTG1_HS_DEVICE_OTG_HS_DCFG_DSPD          (0x3UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DCFG_DSPD_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DCFG_NZLSOHSK          (0x1UL << 2) 
#define OTG1_HS_DEVICE_OTG_HS_DCFG_NZLSOHSK_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_DEVICE_OTG_HS_DCFG_DAD          (0x7FUL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DCFG_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DCFG_PFIVL          (0x3UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DCFG_PFIVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DCFG_PERSCHIVL          (0x3UL << 24) 
#define OTG1_HS_DEVICE_OTG_HS_DCFG_PERSCHIVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_RWUSIG          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_RWUSIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_SDIS          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_SDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_GINSTS          (0x1UL << 2) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_GINSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_GONSTS          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_GONSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_TCTL          (0x7UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_TCTL_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_SGINAK          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_SGINAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_CGINAK          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_CGINAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_SGONAK          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_SGONAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_CGONAK          (0x1UL << 10) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_CGONAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG1_HS_DEVICE_OTG_HS_DCTL_POPRGDNE          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DCTL_POPRGDNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DSTS_SUSPSTS          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DSTS_SUSPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DSTS_ENUMSPD          (0x3UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DSTS_ENUMSPD_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DSTS_EERR          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DSTS_EERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DSTS_FNSOF          (0x3FFFUL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DSTS_FNSOF_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_XFRCM          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_EPDM          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_EPDM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_TOM          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_TOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_ITTXFEMSK          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_ITTXFEMSK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_INEPNMM          (0x1UL << 5) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_INEPNMM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_INEPNEM          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_INEPNEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_TXFURM          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_TXFURM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_BIM          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPMSK_BIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_XFRCM          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_EPDM          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_EPDM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_STUPM          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_STUPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_OTEPDM          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_OTEPDM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_OPEM          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_OPEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_BOIM          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPMSK_BOIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DAINT_IEPINT          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DAINT_IEPINT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DAINT_OEPINT          (0xFFFFUL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DAINT_OEPINT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DAINTMSK_IEPM          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DAINTMSK_IEPM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DAINTMSK_OEPM          (0xFFFFUL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DAINTMSK_OEPM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DVBUSDIS_VBUSDT          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DVBUSDIS_VBUSDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DVBUSPULSE_DVBUSP          (0xFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DVBUSPULSE_DVBUSP_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_NONISOTHREN          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_NONISOTHREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_ISOTHREN          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_ISOTHREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_TXTHRLEN          (0x1FFUL << 2) 
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_TXTHRLEN_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 2)
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_RXTHREN          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_RXTHREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_RXTHRLEN          (0x1FFUL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_RXTHRLEN_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_ARPEN          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DTHRCTL_ARPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPEMPMSK_INEPTXFEM          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPEMPMSK_INEPTXFEM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DEACHINT_IEP1INT          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DEACHINT_IEP1INT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DEACHINT_OEP1INT          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DEACHINT_OEP1INT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DEACHINTMSK_IEP1INTM          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DEACHINTMSK_IEP1INTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DEACHINTMSK_OEP1INTM          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DEACHINTMSK_OEP1INTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_TXFNUM          (0xFUL << 22) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL0_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_TOC          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_ITTXFE          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_INEPNE          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_TXFE          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_TXFIFOUDRN          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_BNA          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_PKTDRPSTS          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_BERR          (0x1UL << 12) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_NAK          (0x1UL << 13) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT0_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ0_XFRSIZ          (0x7FUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ0_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ0_PKTCNT          (0x3UL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ0_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA1_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA1_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS0_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS0_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_TXFNUM          (0xFUL << 22) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL1_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_TOC          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_ITTXFE          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_INEPNE          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_TXFE          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_TXFIFOUDRN          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_BNA          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_PKTDRPSTS          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_BERR          (0x1UL << 12) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_NAK          (0x1UL << 13) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT1_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ1_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ1_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ1_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ1_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ1_MCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ1_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA2_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA2_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS1_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS1_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_TXFNUM          (0xFUL << 22) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL2_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_TOC          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_ITTXFE          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_INEPNE          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_TXFE          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_TXFIFOUDRN          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_BNA          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_PKTDRPSTS          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_BERR          (0x1UL << 12) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_NAK          (0x1UL << 13) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT2_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ2_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ2_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ2_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ2_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ2_MCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ2_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA3_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA3_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS2_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS2_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_TXFNUM          (0xFUL << 22) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL3_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_TOC          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_ITTXFE          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_INEPNE          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_TXFE          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_TXFIFOUDRN          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_BNA          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_PKTDRPSTS          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_BERR          (0x1UL << 12) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_NAK          (0x1UL << 13) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT3_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ3_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ3_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ3_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ3_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ3_MCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ3_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA4_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA4_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS3_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS3_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_TXFNUM          (0xFUL << 22) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL4_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_TOC          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_ITTXFE          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_INEPNE          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_TXFE          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_TXFIFOUDRN          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_BNA          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_PKTDRPSTS          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_BERR          (0x1UL << 12) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_NAK          (0x1UL << 13) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT4_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ4_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ4_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ4_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ4_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ4_MCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ4_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA5_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPDMA5_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS4_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS4_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_TXFNUM          (0xFUL << 22) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL5_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ6_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ6_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ6_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ6_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ6_MCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ6_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS6_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS6_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_TOC          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_ITTXFE          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_INEPNE          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_TXFE          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_TXFIFOUDRN          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_BNA          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_PKTDRPSTS          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_BERR          (0x1UL << 12) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_NAK          (0x1UL << 13) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT5_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ7_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ7_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ7_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ7_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ7_MCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ7_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS7_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS7_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ5_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ5_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ5_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ5_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ5_MCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPTSIZ5_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS5_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DTXFSTS5_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_TXFNUM          (0xFUL << 22) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL6_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_TOC          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_ITTXFE          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_INEPNE          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_TXFE          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_TXFIFOUDRN          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_BNA          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_PKTDRPSTS          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_BERR          (0x1UL << 12) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_NAK          (0x1UL << 13) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT6_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_TXFNUM          (0xFUL << 22) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPCTL7_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_TOC          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_ITTXFE          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_INEPNE          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_TXFE          (0x1UL << 7) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_TXFIFOUDRN          (0x1UL << 8) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_BNA          (0x1UL << 9) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_PKTDRPSTS          (0x1UL << 11) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_BERR          (0x1UL << 12) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_NAK          (0x1UL << 13) 
#define OTG1_HS_DEVICE_OTG_HS_DIEPINT7_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_MPSIZ          (0x3UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_MPSIZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_SNPM          (0x1UL << 20) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL0_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_STUP          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_OTEPDIS          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_NYET          (0x1UL << 14) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT0_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ0_XFRSIZ          (0x7FUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ0_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ0_PKTCNT          (0x1UL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ0_PKTCNT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ0_STUPCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ0_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_SNPM          (0x1UL << 20) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL1_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_STUP          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_OTEPDIS          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_NYET          (0x1UL << 14) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT1_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ1_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ1_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ1_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ1_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ1_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ1_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_SNPM          (0x1UL << 20) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL2_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_STUP          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_OTEPDIS          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_NYET          (0x1UL << 14) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT2_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ2_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ2_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ2_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ2_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ2_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ2_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_SNPM          (0x1UL << 20) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL3_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_STUP          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_OTEPDIS          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_NYET          (0x1UL << 14) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT3_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ3_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ3_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ3_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ3_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ3_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ3_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_SNPM          (0x1UL << 20) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL4_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_STUP          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_OTEPDIS          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_NYET          (0x1UL << 14) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT4_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ4_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ4_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ4_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ4_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ4_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ4_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_SNPM          (0x1UL << 20) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL5_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_STUP          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_OTEPDIS          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_NYET          (0x1UL << 14) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT5_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ5_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ5_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ5_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ5_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ5_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ5_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_SNPM          (0x1UL << 20) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL6_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_STUP          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_OTEPDIS          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_NYET          (0x1UL << 14) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT6_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ6_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ6_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ6_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ6_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ6_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ6_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_MPSIZ          (0x7FFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_USBAEP          (0x1UL << 15) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_EONUM_DPID          (0x1UL << 16) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_NAKSTS          (0x1UL << 17) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_EPTYP          (0x3UL << 18) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_SNPM          (0x1UL << 20) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_Stall          (0x1UL << 21) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_CNAK          (0x1UL << 26) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_SNAK          (0x1UL << 27) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_SODDFRM          (0x1UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_EPDIS          (0x1UL << 30) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_EPENA          (0x1UL << 31) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPCTL7_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_XFRC          (0x1UL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_EPDISD          (0x1UL << 1) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_STUP          (0x1UL << 3) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_OTEPDIS          (0x1UL << 4) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_B2BSTUP          (0x1UL << 6) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_NYET          (0x1UL << 14) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPINT7_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ7_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ7_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ7_PKTCNT          (0x3FFUL << 19) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ7_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ7_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG1_HS_DEVICE_OTG_HS_DOEPTSIZ7_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)

#define OTG1_HS_DEVICE  ((struct OTG1_HS_DEVICE*)(0x40040800UL))



struct OTG2_HS_DEVICE {
  volatile uint32_t OTG_HS_DCFG;
  volatile uint32_t OTG_HS_DCTL;
  volatile const uint32_t OTG_HS_DSTS;
  volatile const uint32_t RESERVED_12;
  volatile uint32_t OTG_HS_DIEPMSK;
  volatile uint32_t OTG_HS_DOEPMSK;
  volatile const uint32_t OTG_HS_DAINT;
  volatile uint32_t OTG_HS_DAINTMSK;
  volatile const uint32_t RESERVED_32[2];
  volatile uint32_t OTG_HS_DVBUSDIS;
  volatile uint32_t OTG_HS_DVBUSPULSE;
  volatile uint32_t OTG_HS_DTHRCTL;
  volatile uint32_t OTG_HS_DIEPEMPMSK;
  volatile uint32_t OTG_HS_DEACHINT;
  volatile uint32_t OTG_HS_DEACHINTMSK;
  volatile const uint32_t RESERVED_64[48];
  volatile uint32_t OTG_HS_DIEPCTL0;
  volatile const uint32_t RESERVED_260;
  volatile uint32_t OTG_HS_DIEPINT0;
  volatile const uint32_t RESERVED_268;
  volatile uint32_t OTG_HS_DIEPTSIZ0;
  volatile uint32_t OTG_HS_DIEPDMA1;
  volatile const uint32_t OTG_HS_DTXFSTS0;
  volatile const uint32_t RESERVED_284;
  volatile uint32_t OTG_HS_DIEPCTL1;
  volatile const uint32_t RESERVED_292;
  volatile uint32_t OTG_HS_DIEPINT1;
  volatile const uint32_t RESERVED_300;
  volatile uint32_t OTG_HS_DIEPTSIZ1;
  volatile uint32_t OTG_HS_DIEPDMA2;
  volatile const uint32_t OTG_HS_DTXFSTS1;
  volatile const uint32_t RESERVED_316;
  volatile uint32_t OTG_HS_DIEPCTL2;
  volatile const uint32_t RESERVED_324;
  volatile uint32_t OTG_HS_DIEPINT2;
  volatile const uint32_t RESERVED_332;
  volatile uint32_t OTG_HS_DIEPTSIZ2;
  volatile uint32_t OTG_HS_DIEPDMA3;
  volatile const uint32_t OTG_HS_DTXFSTS2;
  volatile const uint32_t RESERVED_348;
  volatile uint32_t OTG_HS_DIEPCTL3;
  volatile const uint32_t RESERVED_356;
  volatile uint32_t OTG_HS_DIEPINT3;
  volatile const uint32_t RESERVED_364;
  volatile uint32_t OTG_HS_DIEPTSIZ3;
  volatile uint32_t OTG_HS_DIEPDMA4;
  volatile const uint32_t OTG_HS_DTXFSTS3;
  volatile const uint32_t RESERVED_380;
  volatile uint32_t OTG_HS_DIEPCTL4;
  volatile const uint32_t RESERVED_388;
  volatile uint32_t OTG_HS_DIEPINT4;
  volatile const uint32_t RESERVED_396;
  volatile uint32_t OTG_HS_DIEPTSIZ4;
  volatile uint32_t OTG_HS_DIEPDMA5;
  volatile const uint32_t OTG_HS_DTXFSTS4;
  volatile const uint32_t RESERVED_412;
  union {
    volatile uint32_t OTG_HS_DIEPCTL5;
    volatile uint32_t OTG_HS_DIEPTSIZ6;
  };
  volatile uint32_t OTG_HS_DTXFSTS6;
  union {
    volatile uint32_t OTG_HS_DIEPINT5;
    volatile uint32_t OTG_HS_DIEPTSIZ7;
  };
  volatile uint32_t OTG_HS_DTXFSTS7;
  volatile uint32_t OTG_HS_DIEPTSIZ5;
  volatile const uint32_t RESERVED_436;
  volatile const uint32_t OTG_HS_DTXFSTS5;
  volatile const uint32_t RESERVED_444;
  volatile uint32_t OTG_HS_DIEPCTL6;
  volatile const uint32_t RESERVED_452;
  volatile uint32_t OTG_HS_DIEPINT6;
  volatile const uint32_t RESERVED_460[5];
  volatile uint32_t OTG_HS_DIEPCTL7;
  volatile const uint32_t RESERVED_484;
  volatile uint32_t OTG_HS_DIEPINT7;
  volatile const uint32_t RESERVED_492[69];
  volatile uint32_t OTG_HS_DOEPCTL0;
  volatile const uint32_t RESERVED_772;
  volatile uint32_t OTG_HS_DOEPINT0;
  volatile const uint32_t RESERVED_780;
  volatile uint32_t OTG_HS_DOEPTSIZ0;
  volatile const uint32_t RESERVED_788[3];
  volatile uint32_t OTG_HS_DOEPCTL1;
  volatile const uint32_t RESERVED_804;
  volatile uint32_t OTG_HS_DOEPINT1;
  volatile const uint32_t RESERVED_812;
  volatile uint32_t OTG_HS_DOEPTSIZ1;
  volatile const uint32_t RESERVED_820[3];
  volatile uint32_t OTG_HS_DOEPCTL2;
  volatile const uint32_t RESERVED_836;
  volatile uint32_t OTG_HS_DOEPINT2;
  volatile const uint32_t RESERVED_844;
  volatile uint32_t OTG_HS_DOEPTSIZ2;
  volatile const uint32_t RESERVED_852[3];
  volatile uint32_t OTG_HS_DOEPCTL3;
  volatile const uint32_t RESERVED_868;
  volatile uint32_t OTG_HS_DOEPINT3;
  volatile const uint32_t RESERVED_876;
  volatile uint32_t OTG_HS_DOEPTSIZ3;
  volatile const uint32_t RESERVED_884[3];
  volatile uint32_t OTG_HS_DOEPCTL4;
  volatile const uint32_t RESERVED_900;
  volatile uint32_t OTG_HS_DOEPINT4;
  volatile const uint32_t RESERVED_908;
  volatile uint32_t OTG_HS_DOEPTSIZ4;
  volatile const uint32_t RESERVED_916[3];
  volatile uint32_t OTG_HS_DOEPCTL5;
  volatile const uint32_t RESERVED_932;
  volatile uint32_t OTG_HS_DOEPINT5;
  volatile const uint32_t RESERVED_940;
  volatile uint32_t OTG_HS_DOEPTSIZ5;
  volatile const uint32_t RESERVED_948[3];
  volatile uint32_t OTG_HS_DOEPCTL6;
  volatile const uint32_t RESERVED_964;
  volatile uint32_t OTG_HS_DOEPINT6;
  volatile const uint32_t RESERVED_972;
  volatile uint32_t OTG_HS_DOEPTSIZ6;
  volatile const uint32_t RESERVED_980[3];
  volatile uint32_t OTG_HS_DOEPCTL7;
  volatile const uint32_t RESERVED_996;
  volatile uint32_t OTG_HS_DOEPINT7;
  volatile const uint32_t RESERVED_1004;
  volatile uint32_t OTG_HS_DOEPTSIZ7;
};
#define OTG2_HS_DEVICE_OTG_HS_DCFG_DSPD          (0x3UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DCFG_DSPD_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DCFG_NZLSOHSK          (0x1UL << 2) 
#define OTG2_HS_DEVICE_OTG_HS_DCFG_NZLSOHSK_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_DEVICE_OTG_HS_DCFG_DAD          (0x7FUL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DCFG_DAD_VAL(X) (((uint32_t)(X) & 0x7FUL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DCFG_PFIVL          (0x3UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DCFG_PFIVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DCFG_PERSCHIVL          (0x3UL << 24) 
#define OTG2_HS_DEVICE_OTG_HS_DCFG_PERSCHIVL_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_RWUSIG          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_RWUSIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_SDIS          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_SDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_GINSTS          (0x1UL << 2) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_GINSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_GONSTS          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_GONSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_TCTL          (0x7UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_TCTL_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_SGINAK          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_SGINAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_CGINAK          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_CGINAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_SGONAK          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_SGONAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_CGONAK          (0x1UL << 10) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_CGONAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define OTG2_HS_DEVICE_OTG_HS_DCTL_POPRGDNE          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DCTL_POPRGDNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DSTS_SUSPSTS          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DSTS_SUSPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DSTS_ENUMSPD          (0x3UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DSTS_ENUMSPD_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DSTS_EERR          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DSTS_EERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DSTS_FNSOF          (0x3FFFUL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DSTS_FNSOF_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_XFRCM          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_EPDM          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_EPDM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_TOM          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_TOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_ITTXFEMSK          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_ITTXFEMSK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_INEPNMM          (0x1UL << 5) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_INEPNMM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_INEPNEM          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_INEPNEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_TXFURM          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_TXFURM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_BIM          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPMSK_BIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_XFRCM          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_XFRCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_EPDM          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_EPDM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_STUPM          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_STUPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_OTEPDM          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_OTEPDM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_OPEM          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_OPEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_BOIM          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPMSK_BOIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DAINT_IEPINT          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DAINT_IEPINT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DAINT_OEPINT          (0xFFFFUL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DAINT_OEPINT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DAINTMSK_IEPM          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DAINTMSK_IEPM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DAINTMSK_OEPM          (0xFFFFUL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DAINTMSK_OEPM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DVBUSDIS_VBUSDT          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DVBUSDIS_VBUSDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DVBUSPULSE_DVBUSP          (0xFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DVBUSPULSE_DVBUSP_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_NONISOTHREN          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_NONISOTHREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_ISOTHREN          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_ISOTHREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_TXTHRLEN          (0x1FFUL << 2) 
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_TXTHRLEN_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 2)
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_RXTHREN          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_RXTHREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_RXTHRLEN          (0x1FFUL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_RXTHRLEN_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_ARPEN          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DTHRCTL_ARPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPEMPMSK_INEPTXFEM          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPEMPMSK_INEPTXFEM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DEACHINT_IEP1INT          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DEACHINT_IEP1INT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DEACHINT_OEP1INT          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DEACHINT_OEP1INT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DEACHINTMSK_IEP1INTM          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DEACHINTMSK_IEP1INTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DEACHINTMSK_OEP1INTM          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DEACHINTMSK_OEP1INTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_TXFNUM          (0xFUL << 22) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL0_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_TOC          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_ITTXFE          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_INEPNE          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_TXFE          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_TXFIFOUDRN          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_BNA          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_PKTDRPSTS          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_BERR          (0x1UL << 12) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_NAK          (0x1UL << 13) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT0_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ0_XFRSIZ          (0x7FUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ0_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ0_PKTCNT          (0x3UL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ0_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA1_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA1_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS0_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS0_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_TXFNUM          (0xFUL << 22) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL1_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_TOC          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_ITTXFE          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_INEPNE          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_TXFE          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_TXFIFOUDRN          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_BNA          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_PKTDRPSTS          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_BERR          (0x1UL << 12) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_NAK          (0x1UL << 13) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT1_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ1_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ1_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ1_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ1_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ1_MCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ1_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA2_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA2_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS1_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS1_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_TXFNUM          (0xFUL << 22) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL2_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_TOC          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_ITTXFE          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_INEPNE          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_TXFE          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_TXFIFOUDRN          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_BNA          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_PKTDRPSTS          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_BERR          (0x1UL << 12) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_NAK          (0x1UL << 13) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT2_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ2_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ2_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ2_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ2_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ2_MCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ2_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA3_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA3_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS2_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS2_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_TXFNUM          (0xFUL << 22) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL3_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_TOC          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_ITTXFE          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_INEPNE          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_TXFE          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_TXFIFOUDRN          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_BNA          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_PKTDRPSTS          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_BERR          (0x1UL << 12) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_NAK          (0x1UL << 13) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT3_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ3_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ3_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ3_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ3_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ3_MCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ3_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA4_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA4_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS3_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS3_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_TXFNUM          (0xFUL << 22) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL4_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_TOC          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_ITTXFE          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_INEPNE          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_TXFE          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_TXFIFOUDRN          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_BNA          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_PKTDRPSTS          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_BERR          (0x1UL << 12) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_NAK          (0x1UL << 13) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT4_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ4_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ4_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ4_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ4_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ4_MCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ4_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA5_DMAADDR          (0xFFFFFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPDMA5_DMAADDR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS4_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS4_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_TXFNUM          (0xFUL << 22) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL5_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ6_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ6_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ6_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ6_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ6_MCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ6_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS6_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS6_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_TOC          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_ITTXFE          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_INEPNE          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_TXFE          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_TXFIFOUDRN          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_BNA          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_PKTDRPSTS          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_BERR          (0x1UL << 12) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_NAK          (0x1UL << 13) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT5_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ7_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ7_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ7_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ7_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ7_MCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ7_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS7_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS7_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ5_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ5_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ5_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ5_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ5_MCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPTSIZ5_MCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS5_INEPTFSAV          (0xFFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DTXFSTS5_INEPTFSAV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_TXFNUM          (0xFUL << 22) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL6_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_TOC          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_ITTXFE          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_INEPNE          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_TXFE          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_TXFIFOUDRN          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_BNA          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_PKTDRPSTS          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_BERR          (0x1UL << 12) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_NAK          (0x1UL << 13) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT6_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_TXFNUM          (0xFUL << 22) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_TXFNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 22)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPCTL7_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_TOC          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_TOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_ITTXFE          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_ITTXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_INEPNE          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_INEPNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_TXFE          (0x1UL << 7) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_TXFIFOUDRN          (0x1UL << 8) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_TXFIFOUDRN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_BNA          (0x1UL << 9) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_BNA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_PKTDRPSTS          (0x1UL << 11) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_PKTDRPSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_BERR          (0x1UL << 12) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_BERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_NAK          (0x1UL << 13) 
#define OTG2_HS_DEVICE_OTG_HS_DIEPINT7_NAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_MPSIZ          (0x3UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_MPSIZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_SNPM          (0x1UL << 20) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL0_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_STUP          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_OTEPDIS          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_NYET          (0x1UL << 14) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT0_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ0_XFRSIZ          (0x7FUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ0_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ0_PKTCNT          (0x1UL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ0_PKTCNT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ0_STUPCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ0_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_SNPM          (0x1UL << 20) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL1_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_STUP          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_OTEPDIS          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_NYET          (0x1UL << 14) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT1_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ1_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ1_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ1_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ1_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ1_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ1_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_SNPM          (0x1UL << 20) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL2_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_STUP          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_OTEPDIS          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_NYET          (0x1UL << 14) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT2_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ2_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ2_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ2_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ2_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ2_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ2_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_SNPM          (0x1UL << 20) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL3_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_STUP          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_OTEPDIS          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_NYET          (0x1UL << 14) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT3_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ3_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ3_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ3_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ3_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ3_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ3_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_SNPM          (0x1UL << 20) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL4_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_STUP          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_OTEPDIS          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_NYET          (0x1UL << 14) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT4_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ4_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ4_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ4_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ4_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ4_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ4_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_SNPM          (0x1UL << 20) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL5_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_STUP          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_OTEPDIS          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_NYET          (0x1UL << 14) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT5_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ5_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ5_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ5_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ5_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ5_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ5_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_SNPM          (0x1UL << 20) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL6_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_STUP          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_OTEPDIS          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_NYET          (0x1UL << 14) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT6_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ6_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ6_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ6_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ6_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ6_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ6_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_MPSIZ          (0x7FFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_MPSIZ_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_USBAEP          (0x1UL << 15) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_USBAEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_EONUM_DPID          (0x1UL << 16) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_EONUM_DPID_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_NAKSTS          (0x1UL << 17) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_NAKSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_EPTYP          (0x3UL << 18) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_EPTYP_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_SNPM          (0x1UL << 20) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_SNPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_Stall          (0x1UL << 21) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_Stall_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_CNAK          (0x1UL << 26) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_CNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_SNAK          (0x1UL << 27) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_SNAK_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_SD0PID_SEVNFRM          (0x1UL << 28) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_SD0PID_SEVNFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_SODDFRM          (0x1UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_SODDFRM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_EPDIS          (0x1UL << 30) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_EPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_EPENA          (0x1UL << 31) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPCTL7_EPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_XFRC          (0x1UL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_XFRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_EPDISD          (0x1UL << 1) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_EPDISD_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_STUP          (0x1UL << 3) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_STUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_OTEPDIS          (0x1UL << 4) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_OTEPDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_B2BSTUP          (0x1UL << 6) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_B2BSTUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_NYET          (0x1UL << 14) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPINT7_NYET_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ7_XFRSIZ          (0x7FFFFUL << 0) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ7_XFRSIZ_VAL(X) (((uint32_t)(X) & 0x7FFFFUL) << 0)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ7_PKTCNT          (0x3FFUL << 19) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ7_PKTCNT_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 19)
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ7_RXDPID_STUPCNT          (0x3UL << 29) 
#define OTG2_HS_DEVICE_OTG_HS_DOEPTSIZ7_RXDPID_STUPCNT_VAL(X) (((uint32_t)(X) & 0x3UL) << 29)

#define OTG2_HS_DEVICE  ((struct OTG2_HS_DEVICE*)(0x40080800UL))



struct OTG1_HS_PWRCLK {
  volatile uint32_t OTG_HS_PCGCR;
};
#define OTG1_HS_PWRCLK_OTG_HS_PCGCR_STPPCLK          (0x1UL << 0) 
#define OTG1_HS_PWRCLK_OTG_HS_PCGCR_STPPCLK_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG1_HS_PWRCLK_OTG_HS_PCGCR_GATEHCLK          (0x1UL << 1) 
#define OTG1_HS_PWRCLK_OTG_HS_PCGCR_GATEHCLK_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG1_HS_PWRCLK_OTG_HS_PCGCR_PHYSUSP          (0x1UL << 4) 
#define OTG1_HS_PWRCLK_OTG_HS_PCGCR_PHYSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)

#define OTG1_HS_PWRCLK  ((struct OTG1_HS_PWRCLK*)(0x40040E00UL))



struct OTG2_HS_PWRCLK {
  volatile uint32_t OTG_HS_PCGCR;
};
#define OTG2_HS_PWRCLK_OTG_HS_PCGCR_STPPCLK          (0x1UL << 0) 
#define OTG2_HS_PWRCLK_OTG_HS_PCGCR_STPPCLK_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OTG2_HS_PWRCLK_OTG_HS_PCGCR_GATEHCLK          (0x1UL << 1) 
#define OTG2_HS_PWRCLK_OTG_HS_PCGCR_GATEHCLK_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OTG2_HS_PWRCLK_OTG_HS_PCGCR_PHYSUSP          (0x1UL << 4) 
#define OTG2_HS_PWRCLK_OTG_HS_PCGCR_PHYSUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)

#define OTG2_HS_PWRCLK  ((struct OTG2_HS_PWRCLK*)(0x40080E00UL))



struct Ethernet_DMA {
  volatile uint32_t DMAMR;
  volatile uint32_t DMASBMR;
  volatile const uint32_t DMAISR;
  volatile const uint32_t DMADSR;
  volatile const uint32_t RESERVED_16[60];
  volatile uint32_t DMACCR;
  volatile uint32_t DMACTxCR;
  volatile uint32_t DMACRxCR;
  volatile const uint32_t RESERVED_268[2];
  volatile uint32_t DMACTxDLAR;
  volatile const uint32_t RESERVED_280;
  volatile uint32_t DMACRxDLAR;
  volatile uint32_t DMACTxDTPR;
  volatile const uint32_t RESERVED_292;
  volatile uint32_t DMACRxDTPR;
  volatile uint32_t DMACTxRLR;
  volatile uint32_t DMACRxRLR;
  volatile uint32_t DMACIER;
  volatile uint32_t DMACRxIWTR;
  volatile const uint32_t RESERVED_316[2];
  volatile const uint32_t DMACCATxDR;
  volatile const uint32_t RESERVED_328;
  volatile const uint32_t DMACCARxDR;
  volatile const uint32_t RESERVED_336;
  volatile const uint32_t DMACCATxBR;
  volatile const uint32_t RESERVED_344;
  volatile const uint32_t DMACCARxBR;
  volatile uint32_t DMACSR;
  volatile const uint32_t RESERVED_356[2];
  volatile const uint32_t DMACMFCR;
};
#define Ethernet_DMA_DMAMR_SWR          (0x1UL << 0) 
#define Ethernet_DMA_DMAMR_SWR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_DMA_DMAMR_DA          (0x1UL << 1) 
#define Ethernet_DMA_DMAMR_DA_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_DMA_DMAMR_TXPR          (0x1UL << 11) 
#define Ethernet_DMA_DMAMR_TXPR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define Ethernet_DMA_DMAMR_PR          (0x7UL << 12) 
#define Ethernet_DMA_DMAMR_PR_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define Ethernet_DMA_DMAMR_INTM          (0x1UL << 16) 
#define Ethernet_DMA_DMAMR_INTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_DMA_DMASBMR_FB          (0x1UL << 0) 
#define Ethernet_DMA_DMASBMR_FB_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_DMA_DMASBMR_AAL          (0x1UL << 12) 
#define Ethernet_DMA_DMASBMR_AAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_DMA_DMASBMR_MB          (0x1UL << 14) 
#define Ethernet_DMA_DMASBMR_MB_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_DMA_DMASBMR_RB          (0x1UL << 15) 
#define Ethernet_DMA_DMASBMR_RB_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Ethernet_DMA_DMAISR_DC0IS          (0x1UL << 0) 
#define Ethernet_DMA_DMAISR_DC0IS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_DMA_DMAISR_MTLIS          (0x1UL << 16) 
#define Ethernet_DMA_DMAISR_MTLIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_DMA_DMAISR_MACIS          (0x1UL << 17) 
#define Ethernet_DMA_DMAISR_MACIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Ethernet_DMA_DMADSR_AXWHSTS          (0x1UL << 0) 
#define Ethernet_DMA_DMADSR_AXWHSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_DMA_DMADSR_RPS0          (0xFUL << 8) 
#define Ethernet_DMA_DMADSR_RPS0_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define Ethernet_DMA_DMADSR_TPS0          (0xFUL << 12) 
#define Ethernet_DMA_DMADSR_TPS0_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define Ethernet_DMA_DMACCR_MSS          (0x3FFFUL << 0) 
#define Ethernet_DMA_DMACCR_MSS_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 0)
#define Ethernet_DMA_DMACCR_PBLX8          (0x1UL << 16) 
#define Ethernet_DMA_DMACCR_PBLX8_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_DMA_DMACCR_DSL          (0x7UL << 18) 
#define Ethernet_DMA_DMACCR_DSL_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define Ethernet_DMA_DMACTxCR_ST          (0x1UL << 0) 
#define Ethernet_DMA_DMACTxCR_ST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_DMA_DMACTxCR_OSF          (0x1UL << 4) 
#define Ethernet_DMA_DMACTxCR_OSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_DMA_DMACTxCR_TSE          (0x1UL << 12) 
#define Ethernet_DMA_DMACTxCR_TSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_DMA_DMACTxCR_TXPBL          (0x3FUL << 16) 
#define Ethernet_DMA_DMACTxCR_TXPBL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define Ethernet_DMA_DMACRxCR_SR          (0x1UL << 0) 
#define Ethernet_DMA_DMACRxCR_SR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_DMA_DMACRxCR_RBSZ          (0x3FFFUL << 1) 
#define Ethernet_DMA_DMACRxCR_RBSZ_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 1)
#define Ethernet_DMA_DMACRxCR_RXPBL          (0x3FUL << 16) 
#define Ethernet_DMA_DMACRxCR_RXPBL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define Ethernet_DMA_DMACRxCR_RPF          (0x1UL << 31) 
#define Ethernet_DMA_DMACRxCR_RPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_DMA_DMACTxDLAR_TDESLA          (0x3FFFFFFFUL << 2) 
#define Ethernet_DMA_DMACTxDLAR_TDESLA_VAL(X) (((uint32_t)(X) & 0x3FFFFFFFUL) << 2)
#define Ethernet_DMA_DMACRxDLAR_RDESLA          (0x3FFFFFFFUL << 2) 
#define Ethernet_DMA_DMACRxDLAR_RDESLA_VAL(X) (((uint32_t)(X) & 0x3FFFFFFFUL) << 2)
#define Ethernet_DMA_DMACTxDTPR_TDT          (0x3FFFFFFFUL << 2) 
#define Ethernet_DMA_DMACTxDTPR_TDT_VAL(X) (((uint32_t)(X) & 0x3FFFFFFFUL) << 2)
#define Ethernet_DMA_DMACRxDTPR_RDT          (0x3FFFFFFFUL << 2) 
#define Ethernet_DMA_DMACRxDTPR_RDT_VAL(X) (((uint32_t)(X) & 0x3FFFFFFFUL) << 2)
#define Ethernet_DMA_DMACTxRLR_TDRL          (0x3FFUL << 0) 
#define Ethernet_DMA_DMACTxRLR_TDRL_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define Ethernet_DMA_DMACRxRLR_RDRL          (0x3FFUL << 0) 
#define Ethernet_DMA_DMACRxRLR_RDRL_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 0)
#define Ethernet_DMA_DMACIER_TIE          (0x1UL << 0) 
#define Ethernet_DMA_DMACIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_DMA_DMACIER_TXSE          (0x1UL << 1) 
#define Ethernet_DMA_DMACIER_TXSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_DMA_DMACIER_TBUE          (0x1UL << 2) 
#define Ethernet_DMA_DMACIER_TBUE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_DMA_DMACIER_RIE          (0x1UL << 6) 
#define Ethernet_DMA_DMACIER_RIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Ethernet_DMA_DMACIER_RBUE          (0x1UL << 7) 
#define Ethernet_DMA_DMACIER_RBUE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Ethernet_DMA_DMACIER_RSE          (0x1UL << 8) 
#define Ethernet_DMA_DMACIER_RSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_DMA_DMACIER_RWTE          (0x1UL << 9) 
#define Ethernet_DMA_DMACIER_RWTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_DMA_DMACIER_ETIE          (0x1UL << 10) 
#define Ethernet_DMA_DMACIER_ETIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Ethernet_DMA_DMACIER_ERIE          (0x1UL << 11) 
#define Ethernet_DMA_DMACIER_ERIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define Ethernet_DMA_DMACIER_FBEE          (0x1UL << 12) 
#define Ethernet_DMA_DMACIER_FBEE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_DMA_DMACIER_CDEE          (0x1UL << 13) 
#define Ethernet_DMA_DMACIER_CDEE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define Ethernet_DMA_DMACIER_AIE          (0x1UL << 14) 
#define Ethernet_DMA_DMACIER_AIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_DMA_DMACIER_NIE          (0x1UL << 15) 
#define Ethernet_DMA_DMACIER_NIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Ethernet_DMA_DMACRxIWTR_RWT          (0xFFUL << 0) 
#define Ethernet_DMA_DMACRxIWTR_RWT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define Ethernet_DMA_DMACCATxDR_CURTDESAPTR          (0xFFFFFFFFUL << 0) 
#define Ethernet_DMA_DMACCATxDR_CURTDESAPTR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_DMA_DMACCARxDR_CURRDESAPTR          (0xFFFFFFFFUL << 0) 
#define Ethernet_DMA_DMACCARxDR_CURRDESAPTR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_DMA_DMACCATxBR_CURTBUFAPTR          (0xFFFFFFFFUL << 0) 
#define Ethernet_DMA_DMACCATxBR_CURTBUFAPTR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_DMA_DMACCARxBR_CURRBUFAPTR          (0xFFFFFFFFUL << 0) 
#define Ethernet_DMA_DMACCARxBR_CURRBUFAPTR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_DMA_DMACSR_TI          (0x1UL << 0) 
#define Ethernet_DMA_DMACSR_TI_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_DMA_DMACSR_TPS          (0x1UL << 1) 
#define Ethernet_DMA_DMACSR_TPS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_DMA_DMACSR_TBU          (0x1UL << 2) 
#define Ethernet_DMA_DMACSR_TBU_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_DMA_DMACSR_RI          (0x1UL << 6) 
#define Ethernet_DMA_DMACSR_RI_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Ethernet_DMA_DMACSR_RBU          (0x1UL << 7) 
#define Ethernet_DMA_DMACSR_RBU_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Ethernet_DMA_DMACSR_RPS          (0x1UL << 8) 
#define Ethernet_DMA_DMACSR_RPS_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_DMA_DMACSR_RWT          (0x1UL << 9) 
#define Ethernet_DMA_DMACSR_RWT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_DMA_DMACSR_ET          (0x1UL << 10) 
#define Ethernet_DMA_DMACSR_ET_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Ethernet_DMA_DMACSR_ER          (0x1UL << 11) 
#define Ethernet_DMA_DMACSR_ER_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define Ethernet_DMA_DMACSR_FBE          (0x1UL << 12) 
#define Ethernet_DMA_DMACSR_FBE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_DMA_DMACSR_CDE          (0x1UL << 13) 
#define Ethernet_DMA_DMACSR_CDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define Ethernet_DMA_DMACSR_AIS          (0x1UL << 14) 
#define Ethernet_DMA_DMACSR_AIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_DMA_DMACSR_NIS          (0x1UL << 15) 
#define Ethernet_DMA_DMACSR_NIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Ethernet_DMA_DMACSR_TEB          (0x7UL << 16) 
#define Ethernet_DMA_DMACSR_TEB_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define Ethernet_DMA_DMACSR_REB          (0x7UL << 19) 
#define Ethernet_DMA_DMACSR_REB_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define Ethernet_DMA_DMACMFCR_MFC          (0x7FFUL << 0) 
#define Ethernet_DMA_DMACMFCR_MFC_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define Ethernet_DMA_DMACMFCR_MFCO          (0x1UL << 15) 
#define Ethernet_DMA_DMACMFCR_MFCO_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)

#define Ethernet_DMA  ((struct Ethernet_DMA*)(0x40029000UL))



struct Ethernet_MTL {
  volatile uint32_t MTLOMR;
  volatile const uint32_t RESERVED_4[7];
  volatile const uint32_t MTLISR;
  volatile const uint32_t RESERVED_36[55];
  volatile uint32_t MTLTxQOMR;
  volatile const uint32_t MTLTxQUR;
  volatile const uint32_t MTLTxQDR;
  volatile const uint32_t RESERVED_268[8];
  volatile uint32_t MTLQICSR;
  volatile uint32_t MTLRxQOMR;
  volatile const uint32_t MTLRxQMPOCR;
  volatile const uint32_t MTLRxQDR;
};
#define Ethernet_MTL_MTLOMR_DTXSTS          (0x1UL << 1) 
#define Ethernet_MTL_MTLOMR_DTXSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MTL_MTLOMR_CNTPRST          (0x1UL << 8) 
#define Ethernet_MTL_MTLOMR_CNTPRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MTL_MTLOMR_CNTCLR          (0x1UL << 9) 
#define Ethernet_MTL_MTLOMR_CNTCLR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_MTL_MTLISR_Q0IS          (0x1UL << 0) 
#define Ethernet_MTL_MTLISR_Q0IS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MTL_MTLTxQOMR_FTQ          (0x1UL << 0) 
#define Ethernet_MTL_MTLTxQOMR_FTQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MTL_MTLTxQOMR_TSF          (0x1UL << 1) 
#define Ethernet_MTL_MTLTxQOMR_TSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MTL_MTLTxQOMR_TXQEN          (0x3UL << 2) 
#define Ethernet_MTL_MTLTxQOMR_TXQEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define Ethernet_MTL_MTLTxQOMR_TTC          (0x7UL << 4) 
#define Ethernet_MTL_MTLTxQOMR_TTC_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define Ethernet_MTL_MTLTxQOMR_TQS          (0x7UL << 16) 
#define Ethernet_MTL_MTLTxQOMR_TQS_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define Ethernet_MTL_MTLTxQUR_UFFRMCNT          (0x7FFUL << 0) 
#define Ethernet_MTL_MTLTxQUR_UFFRMCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define Ethernet_MTL_MTLTxQUR_UFCNTOVF          (0x1UL << 11) 
#define Ethernet_MTL_MTLTxQUR_UFCNTOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define Ethernet_MTL_MTLTxQDR_TXQPAUSED          (0x1UL << 0) 
#define Ethernet_MTL_MTLTxQDR_TXQPAUSED_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MTL_MTLTxQDR_TRCSTS          (0x3UL << 1) 
#define Ethernet_MTL_MTLTxQDR_TRCSTS_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define Ethernet_MTL_MTLTxQDR_TWCSTS          (0x1UL << 3) 
#define Ethernet_MTL_MTLTxQDR_TWCSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MTL_MTLTxQDR_TXQSTS          (0x1UL << 4) 
#define Ethernet_MTL_MTLTxQDR_TXQSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MTL_MTLTxQDR_TXSTSFSTS          (0x1UL << 5) 
#define Ethernet_MTL_MTLTxQDR_TXSTSFSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MTL_MTLTxQDR_PTXQ          (0x7UL << 16) 
#define Ethernet_MTL_MTLTxQDR_PTXQ_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define Ethernet_MTL_MTLTxQDR_STXSTSF          (0x7UL << 20) 
#define Ethernet_MTL_MTLTxQDR_STXSTSF_VAL(X) (((uint32_t)(X) & 0x7UL) << 20)
#define Ethernet_MTL_MTLQICSR_TXUNFIS          (0x1UL << 0) 
#define Ethernet_MTL_MTLQICSR_TXUNFIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MTL_MTLQICSR_TXUIE          (0x1UL << 8) 
#define Ethernet_MTL_MTLQICSR_TXUIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MTL_MTLQICSR_RXOVFIS          (0x1UL << 16) 
#define Ethernet_MTL_MTLQICSR_RXOVFIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MTL_MTLQICSR_RXOIE          (0x1UL << 24) 
#define Ethernet_MTL_MTLQICSR_RXOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Ethernet_MTL_MTLRxQOMR_RTC          (0x3UL << 0) 
#define Ethernet_MTL_MTLRxQOMR_RTC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define Ethernet_MTL_MTLRxQOMR_FUP          (0x1UL << 3) 
#define Ethernet_MTL_MTLRxQOMR_FUP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MTL_MTLRxQOMR_FEP          (0x1UL << 4) 
#define Ethernet_MTL_MTLRxQOMR_FEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MTL_MTLRxQOMR_RSF          (0x1UL << 5) 
#define Ethernet_MTL_MTLRxQOMR_RSF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MTL_MTLRxQOMR_DIS_TCP_EF          (0x1UL << 6) 
#define Ethernet_MTL_MTLRxQOMR_DIS_TCP_EF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Ethernet_MTL_MTLRxQOMR_EHFC          (0x1UL << 7) 
#define Ethernet_MTL_MTLRxQOMR_EHFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Ethernet_MTL_MTLRxQOMR_RFA          (0x7UL << 8) 
#define Ethernet_MTL_MTLRxQOMR_RFA_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define Ethernet_MTL_MTLRxQOMR_RFD          (0x7UL << 14) 
#define Ethernet_MTL_MTLRxQOMR_RFD_VAL(X) (((uint32_t)(X) & 0x7UL) << 14)
#define Ethernet_MTL_MTLRxQOMR_RQS          (0x7UL << 20) 
#define Ethernet_MTL_MTLRxQOMR_RQS_VAL(X) (((uint32_t)(X) & 0x7UL) << 20)
#define Ethernet_MTL_MTLRxQMPOCR_OVFPKTCNT          (0x7FFUL << 0) 
#define Ethernet_MTL_MTLRxQMPOCR_OVFPKTCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 0)
#define Ethernet_MTL_MTLRxQMPOCR_OVFCNTOVF          (0x1UL << 11) 
#define Ethernet_MTL_MTLRxQMPOCR_OVFCNTOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define Ethernet_MTL_MTLRxQMPOCR_MISPKTCNT          (0x7FFUL << 16) 
#define Ethernet_MTL_MTLRxQMPOCR_MISPKTCNT_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 16)
#define Ethernet_MTL_MTLRxQMPOCR_MISCNTOVF          (0x1UL << 27) 
#define Ethernet_MTL_MTLRxQMPOCR_MISCNTOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Ethernet_MTL_MTLRxQDR_RWCSTS          (0x1UL << 0) 
#define Ethernet_MTL_MTLRxQDR_RWCSTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MTL_MTLRxQDR_RRCSTS          (0x3UL << 1) 
#define Ethernet_MTL_MTLRxQDR_RRCSTS_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define Ethernet_MTL_MTLRxQDR_RXQSTS          (0x3UL << 4) 
#define Ethernet_MTL_MTLRxQDR_RXQSTS_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define Ethernet_MTL_MTLRxQDR_PRXQ          (0x3FFFUL << 16) 
#define Ethernet_MTL_MTLRxQDR_PRXQ_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 16)

#define Ethernet_MTL  ((struct Ethernet_MTL*)(0x40028C00UL))



struct Ethernet_MAC {
  volatile uint32_t MACCR;
  volatile uint32_t MACECR;
  volatile uint32_t MACPFR;
  volatile uint32_t MACWTR;
  volatile uint32_t MACHT0R;
  volatile uint32_t MACHT1R;
  volatile const uint32_t RESERVED_24[14];
  volatile uint32_t MACVTR;
  volatile const uint32_t RESERVED_84;
  volatile uint32_t MACVHTR;
  volatile const uint32_t RESERVED_92;
  volatile uint32_t MACVIR;
  volatile uint32_t MACIVIR;
  volatile const uint32_t RESERVED_104[2];
  volatile uint32_t MACQTxFCR;
  volatile const uint32_t RESERVED_116[7];
  volatile uint32_t MACRxFCR;
  volatile const uint32_t RESERVED_148[7];
  volatile const uint32_t MACISR;
  volatile uint32_t MACIER;
  volatile const uint32_t MACRxTxSR;
  volatile const uint32_t RESERVED_188;
  volatile uint32_t MACPCSR;
  volatile uint32_t MACRWKPFR;
  volatile const uint32_t RESERVED_200[2];
  volatile uint32_t MACLCSR;
  volatile uint32_t MACLTCR;
  volatile uint32_t MACLETR;
  volatile uint32_t MAC1USTCR;
  volatile const uint32_t RESERVED_224[12];
  volatile const uint32_t MACVR;
  volatile const uint32_t MACDR;
  volatile const uint32_t RESERVED_280[2];
  volatile const uint32_t MACHWF1R;
  volatile const uint32_t MACHWF2R;
  volatile const uint32_t RESERVED_296[54];
  volatile uint32_t MACMDIOAR;
  volatile uint32_t MACMDIODR;
  volatile const uint32_t RESERVED_520[62];
  volatile uint32_t MACA0HR;
  volatile uint32_t MACA0LR;
  volatile uint32_t MACA1HR;
  volatile uint32_t MACA1LR;
  volatile uint32_t MACA2HR;
  volatile uint32_t MACA2LR;
  volatile uint32_t MACA3HR;
  volatile uint32_t MACA3LR;
  volatile const uint32_t RESERVED_800[248];
  volatile uint32_t MMC_CONTROL;
  volatile const uint32_t MMC_RX_INTERRUPT;
  volatile const uint32_t MMC_TX_INTERRUPT;
  volatile uint32_t MMC_RX_INTERRUPT_MASK;
  volatile uint32_t MMC_TX_INTERRUPT_MASK;
  volatile const uint32_t RESERVED_1812[14];
  volatile const uint32_t TX_SINGLE_COLLISION_GOOD_PACKETS;
  volatile const uint32_t TX_MULTIPLE_COLLISION_GOOD_PACKETS;
  volatile const uint32_t RESERVED_1876[5];
  volatile const uint32_t TX_PACKET_COUNT_GOOD;
  volatile const uint32_t RESERVED_1900[10];
  volatile const uint32_t RX_CRC_ERROR_PACKETS;
  volatile const uint32_t RX_ALIGNMENT_ERROR_PACKETS;
  volatile const uint32_t RESERVED_1948[10];
  volatile const uint32_t RX_UNICAST_PACKETS_GOOD;
  volatile const uint32_t RESERVED_1992[9];
  volatile const uint32_t TX_LPI_USEC_CNTR;
  volatile const uint32_t TX_LPI_TRAN_CNTR;
  volatile const uint32_t RX_LPI_USEC_CNTR;
  volatile const uint32_t RX_LPI_TRAN_CNTR;
  volatile const uint32_t RESERVED_2044[65];
  volatile uint32_t MACL3L4C0R;
  volatile uint32_t MACL4A0R;
  volatile const uint32_t RESERVED_2312[2];
  volatile uint32_t MACL3A00R;
  volatile uint32_t MACL3A10R;
  volatile uint32_t MACL3A20;
  volatile uint32_t MACL3A30;
  volatile const uint32_t RESERVED_2336[4];
  volatile uint32_t MACL3L4C1R;
  volatile uint32_t MACL4A1R;
  volatile const uint32_t RESERVED_2360[2];
  volatile uint32_t MACL3A01R;
  volatile uint32_t MACL3A11R;
  volatile uint32_t MACL3A21R;
  volatile uint32_t MACL3A31R;
  volatile const uint32_t RESERVED_2384[100];
  volatile uint32_t MACARPAR;
  volatile const uint32_t RESERVED_2788[7];
  volatile uint32_t MACTSCR;
  volatile uint32_t MACSSIR;
  volatile const uint32_t MACSTSR;
  volatile const uint32_t MACSTNR;
  volatile uint32_t MACSTSUR;
  volatile uint32_t MACSTNUR;
  volatile uint32_t MACTSAR;
  volatile const uint32_t RESERVED_2844;
  volatile const uint32_t MACTSSR;
  volatile const uint32_t RESERVED_2852[3];
  volatile const uint32_t MACTxTSSNR;
  volatile const uint32_t MACTxTSSSR;
  volatile const uint32_t RESERVED_2872[2];
  volatile uint32_t MACACR;
  volatile const uint32_t RESERVED_2884;
  volatile const uint32_t MACATSNR;
  volatile const uint32_t MACATSSR;
  volatile uint32_t MACTSIACR;
  volatile uint32_t MACTSEACR;
  volatile uint32_t MACTSICNR;
  volatile uint32_t MACTSECNR;
  volatile const uint32_t RESERVED_2912[4];
  volatile uint32_t MACPPSCR;
  volatile const uint32_t RESERVED_2932[3];
  volatile uint32_t MACPPSTTSR;
  volatile uint32_t MACPPSTTNR;
  volatile uint32_t MACPPSIR;
  volatile uint32_t MACPPSWR;
  volatile const uint32_t RESERVED_2960[12];
  volatile uint32_t MACPOCR;
  volatile uint32_t MACSPI0R;
  volatile uint32_t MACSPI1R;
  volatile uint32_t MACSPI2R;
  volatile uint32_t MACLMIR;
};
#define Ethernet_MAC_MACCR_RE          (0x1UL << 0) 
#define Ethernet_MAC_MACCR_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACCR_TE          (0x1UL << 1) 
#define Ethernet_MAC_MACCR_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACCR_PRELEN          (0x3UL << 2) 
#define Ethernet_MAC_MACCR_PRELEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define Ethernet_MAC_MACCR_DC          (0x1UL << 4) 
#define Ethernet_MAC_MACCR_DC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACCR_BL          (0x3UL << 5) 
#define Ethernet_MAC_MACCR_BL_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define Ethernet_MAC_MACCR_DR          (0x1UL << 8) 
#define Ethernet_MAC_MACCR_DR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MAC_MACCR_DCRS          (0x1UL << 9) 
#define Ethernet_MAC_MACCR_DCRS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_MAC_MACCR_DO          (0x1UL << 10) 
#define Ethernet_MAC_MACCR_DO_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Ethernet_MAC_MACCR_ECRSFD          (0x1UL << 11) 
#define Ethernet_MAC_MACCR_ECRSFD_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define Ethernet_MAC_MACCR_LM          (0x1UL << 12) 
#define Ethernet_MAC_MACCR_LM_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_MAC_MACCR_DM          (0x1UL << 13) 
#define Ethernet_MAC_MACCR_DM_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define Ethernet_MAC_MACCR_FES          (0x1UL << 14) 
#define Ethernet_MAC_MACCR_FES_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_MAC_MACCR_JE          (0x1UL << 16) 
#define Ethernet_MAC_MACCR_JE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACCR_JD          (0x1UL << 17) 
#define Ethernet_MAC_MACCR_JD_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Ethernet_MAC_MACCR_WD          (0x1UL << 19) 
#define Ethernet_MAC_MACCR_WD_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACCR_ACS          (0x1UL << 20) 
#define Ethernet_MAC_MACCR_ACS_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACCR_CST          (0x1UL << 21) 
#define Ethernet_MAC_MACCR_CST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Ethernet_MAC_MACCR_S2KP          (0x1UL << 22) 
#define Ethernet_MAC_MACCR_S2KP_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define Ethernet_MAC_MACCR_GPSLCE          (0x1UL << 23) 
#define Ethernet_MAC_MACCR_GPSLCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define Ethernet_MAC_MACCR_IPG          (0x7UL << 24) 
#define Ethernet_MAC_MACCR_IPG_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define Ethernet_MAC_MACCR_IPC          (0x1UL << 27) 
#define Ethernet_MAC_MACCR_IPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Ethernet_MAC_MACCR_SARC          (0x7UL << 28) 
#define Ethernet_MAC_MACCR_SARC_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define Ethernet_MAC_MACCR_ARPEN          (0x1UL << 31) 
#define Ethernet_MAC_MACCR_ARPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACECR_GPSL          (0x3FFFUL << 0) 
#define Ethernet_MAC_MACECR_GPSL_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 0)
#define Ethernet_MAC_MACECR_DCRCC          (0x1UL << 16) 
#define Ethernet_MAC_MACECR_DCRCC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACECR_SPEN          (0x1UL << 17) 
#define Ethernet_MAC_MACECR_SPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Ethernet_MAC_MACECR_USP          (0x1UL << 18) 
#define Ethernet_MAC_MACECR_USP_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACECR_EIPGEN          (0x1UL << 24) 
#define Ethernet_MAC_MACECR_EIPGEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Ethernet_MAC_MACECR_EIPG          (0x1FUL << 25) 
#define Ethernet_MAC_MACECR_EIPG_VAL(X) (((uint32_t)(X) & 0x1FUL) << 25)
#define Ethernet_MAC_MACPFR_PR          (0x1UL << 0) 
#define Ethernet_MAC_MACPFR_PR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACPFR_HUC          (0x1UL << 1) 
#define Ethernet_MAC_MACPFR_HUC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACPFR_HMC          (0x1UL << 2) 
#define Ethernet_MAC_MACPFR_HMC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACPFR_DAIF          (0x1UL << 3) 
#define Ethernet_MAC_MACPFR_DAIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACPFR_PM          (0x1UL << 4) 
#define Ethernet_MAC_MACPFR_PM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACPFR_DBF          (0x1UL << 5) 
#define Ethernet_MAC_MACPFR_DBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACPFR_PCF          (0x3UL << 6) 
#define Ethernet_MAC_MACPFR_PCF_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define Ethernet_MAC_MACPFR_SAIF          (0x1UL << 8) 
#define Ethernet_MAC_MACPFR_SAIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MAC_MACPFR_SAF          (0x1UL << 9) 
#define Ethernet_MAC_MACPFR_SAF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_MAC_MACPFR_HPF          (0x1UL << 10) 
#define Ethernet_MAC_MACPFR_HPF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Ethernet_MAC_MACPFR_VTFE          (0x1UL << 16) 
#define Ethernet_MAC_MACPFR_VTFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACPFR_IPFE          (0x1UL << 20) 
#define Ethernet_MAC_MACPFR_IPFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACPFR_DNTU          (0x1UL << 21) 
#define Ethernet_MAC_MACPFR_DNTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Ethernet_MAC_MACPFR_RA          (0x1UL << 31) 
#define Ethernet_MAC_MACPFR_RA_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACWTR_WTO          (0xFUL << 0) 
#define Ethernet_MAC_MACWTR_WTO_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define Ethernet_MAC_MACWTR_PWE          (0x1UL << 8) 
#define Ethernet_MAC_MACWTR_PWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MAC_MACHT0R_HT31T0          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACHT0R_HT31T0_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACHT1R_HT63T32          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACHT1R_HT63T32_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACVTR_VL          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACVTR_VL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACVTR_ETV          (0x1UL << 16) 
#define Ethernet_MAC_MACVTR_ETV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACVTR_VTIM          (0x1UL << 17) 
#define Ethernet_MAC_MACVTR_VTIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Ethernet_MAC_MACVTR_ESVL          (0x1UL << 18) 
#define Ethernet_MAC_MACVTR_ESVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACVTR_ERSVLM          (0x1UL << 19) 
#define Ethernet_MAC_MACVTR_ERSVLM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACVTR_DOVLTC          (0x1UL << 20) 
#define Ethernet_MAC_MACVTR_DOVLTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACVTR_EVLS          (0x3UL << 21) 
#define Ethernet_MAC_MACVTR_EVLS_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define Ethernet_MAC_MACVTR_EVLRXS          (0x1UL << 24) 
#define Ethernet_MAC_MACVTR_EVLRXS_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Ethernet_MAC_MACVTR_VTHM          (0x1UL << 25) 
#define Ethernet_MAC_MACVTR_VTHM_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define Ethernet_MAC_MACVTR_EDVLP          (0x1UL << 26) 
#define Ethernet_MAC_MACVTR_EDVLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Ethernet_MAC_MACVTR_ERIVLT          (0x1UL << 27) 
#define Ethernet_MAC_MACVTR_ERIVLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Ethernet_MAC_MACVTR_EIVLS          (0x3UL << 28) 
#define Ethernet_MAC_MACVTR_EIVLS_VAL(X) (((uint32_t)(X) & 0x3UL) << 28)
#define Ethernet_MAC_MACVTR_EIVLRXS          (0x1UL << 31) 
#define Ethernet_MAC_MACVTR_EIVLRXS_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACVHTR_VLHT          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACVHTR_VLHT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACVIR_VLT          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACVIR_VLT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACVIR_VLC          (0x3UL << 16) 
#define Ethernet_MAC_MACVIR_VLC_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define Ethernet_MAC_MACVIR_VLP          (0x1UL << 18) 
#define Ethernet_MAC_MACVIR_VLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACVIR_CSVL          (0x1UL << 19) 
#define Ethernet_MAC_MACVIR_CSVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACVIR_VLTI          (0x1UL << 20) 
#define Ethernet_MAC_MACVIR_VLTI_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACIVIR_VLT          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACIVIR_VLT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACIVIR_VLC          (0x3UL << 16) 
#define Ethernet_MAC_MACIVIR_VLC_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define Ethernet_MAC_MACIVIR_VLP          (0x1UL << 18) 
#define Ethernet_MAC_MACIVIR_VLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACIVIR_CSVL          (0x1UL << 19) 
#define Ethernet_MAC_MACIVIR_CSVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACIVIR_VLTI          (0x1UL << 20) 
#define Ethernet_MAC_MACIVIR_VLTI_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACQTxFCR_FCB_BPA          (0x1UL << 0) 
#define Ethernet_MAC_MACQTxFCR_FCB_BPA_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACQTxFCR_TFE          (0x1UL << 1) 
#define Ethernet_MAC_MACQTxFCR_TFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACQTxFCR_PLT          (0x7UL << 4) 
#define Ethernet_MAC_MACQTxFCR_PLT_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define Ethernet_MAC_MACQTxFCR_DZPQ          (0x1UL << 7) 
#define Ethernet_MAC_MACQTxFCR_DZPQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Ethernet_MAC_MACQTxFCR_PT          (0xFFFFUL << 16) 
#define Ethernet_MAC_MACQTxFCR_PT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define Ethernet_MAC_MACRxFCR_RFE          (0x1UL << 0) 
#define Ethernet_MAC_MACRxFCR_RFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACRxFCR_UP          (0x1UL << 1) 
#define Ethernet_MAC_MACRxFCR_UP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACISR_PHYIS          (0x1UL << 3) 
#define Ethernet_MAC_MACISR_PHYIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACISR_PMTIS          (0x1UL << 4) 
#define Ethernet_MAC_MACISR_PMTIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACISR_LPIIS          (0x1UL << 5) 
#define Ethernet_MAC_MACISR_LPIIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACISR_MMCIS          (0x1UL << 8) 
#define Ethernet_MAC_MACISR_MMCIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MAC_MACISR_MMCRXIS          (0x1UL << 9) 
#define Ethernet_MAC_MACISR_MMCRXIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_MAC_MACISR_MMCTXIS          (0x1UL << 10) 
#define Ethernet_MAC_MACISR_MMCTXIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Ethernet_MAC_MACISR_TSIS          (0x1UL << 12) 
#define Ethernet_MAC_MACISR_TSIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_MAC_MACISR_TXSTSIS          (0x1UL << 13) 
#define Ethernet_MAC_MACISR_TXSTSIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define Ethernet_MAC_MACISR_RXSTSIS          (0x1UL << 14) 
#define Ethernet_MAC_MACISR_RXSTSIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_MAC_MACIER_PHYIE          (0x1UL << 3) 
#define Ethernet_MAC_MACIER_PHYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACIER_PMTIE          (0x1UL << 4) 
#define Ethernet_MAC_MACIER_PMTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACIER_LPIIE          (0x1UL << 5) 
#define Ethernet_MAC_MACIER_LPIIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACIER_TSIE          (0x1UL << 12) 
#define Ethernet_MAC_MACIER_TSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_MAC_MACIER_TXSTSIE          (0x1UL << 13) 
#define Ethernet_MAC_MACIER_TXSTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define Ethernet_MAC_MACIER_RXSTSIE          (0x1UL << 14) 
#define Ethernet_MAC_MACIER_RXSTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_MAC_MACRxTxSR_TJT          (0x1UL << 0) 
#define Ethernet_MAC_MACRxTxSR_TJT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACRxTxSR_NCARR          (0x1UL << 1) 
#define Ethernet_MAC_MACRxTxSR_NCARR_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACRxTxSR_LCARR          (0x1UL << 2) 
#define Ethernet_MAC_MACRxTxSR_LCARR_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACRxTxSR_EXDEF          (0x1UL << 3) 
#define Ethernet_MAC_MACRxTxSR_EXDEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACRxTxSR_LCOL          (0x1UL << 4) 
#define Ethernet_MAC_MACRxTxSR_LCOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACRxTxSR_EXCOL          (0x1UL << 5) 
#define Ethernet_MAC_MACRxTxSR_EXCOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACRxTxSR_RWT          (0x1UL << 8) 
#define Ethernet_MAC_MACRxTxSR_RWT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MAC_MACPCSR_PWRDWN          (0x1UL << 0) 
#define Ethernet_MAC_MACPCSR_PWRDWN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACPCSR_MGKPKTEN          (0x1UL << 1) 
#define Ethernet_MAC_MACPCSR_MGKPKTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACPCSR_RWKPKTEN          (0x1UL << 2) 
#define Ethernet_MAC_MACPCSR_RWKPKTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACPCSR_MGKPRCVD          (0x1UL << 5) 
#define Ethernet_MAC_MACPCSR_MGKPRCVD_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACPCSR_RWKPRCVD          (0x1UL << 6) 
#define Ethernet_MAC_MACPCSR_RWKPRCVD_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Ethernet_MAC_MACPCSR_GLBLUCAST          (0x1UL << 9) 
#define Ethernet_MAC_MACPCSR_GLBLUCAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_MAC_MACPCSR_RWKPFE          (0x1UL << 10) 
#define Ethernet_MAC_MACPCSR_RWKPFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Ethernet_MAC_MACPCSR_RWKPTR          (0x1FUL << 24) 
#define Ethernet_MAC_MACPCSR_RWKPTR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 24)
#define Ethernet_MAC_MACPCSR_RWKFILTRST          (0x1UL << 31) 
#define Ethernet_MAC_MACPCSR_RWKFILTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACRWKPFR_MACRWKPFR          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACRWKPFR_MACRWKPFR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACLCSR_TLPIEN          (0x1UL << 0) 
#define Ethernet_MAC_MACLCSR_TLPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACLCSR_TLPIEX          (0x1UL << 1) 
#define Ethernet_MAC_MACLCSR_TLPIEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACLCSR_RLPIEN          (0x1UL << 2) 
#define Ethernet_MAC_MACLCSR_RLPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACLCSR_RLPIEX          (0x1UL << 3) 
#define Ethernet_MAC_MACLCSR_RLPIEX_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACLCSR_TLPIST          (0x1UL << 8) 
#define Ethernet_MAC_MACLCSR_TLPIST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MAC_MACLCSR_RLPIST          (0x1UL << 9) 
#define Ethernet_MAC_MACLCSR_RLPIST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_MAC_MACLCSR_LPIEN          (0x1UL << 16) 
#define Ethernet_MAC_MACLCSR_LPIEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACLCSR_PLS          (0x1UL << 17) 
#define Ethernet_MAC_MACLCSR_PLS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Ethernet_MAC_MACLCSR_PLSEN          (0x1UL << 18) 
#define Ethernet_MAC_MACLCSR_PLSEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACLCSR_LPITXA          (0x1UL << 19) 
#define Ethernet_MAC_MACLCSR_LPITXA_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACLCSR_LPITE          (0x1UL << 20) 
#define Ethernet_MAC_MACLCSR_LPITE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACLTCR_TWT          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACLTCR_TWT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACLTCR_LST          (0x3FFUL << 16) 
#define Ethernet_MAC_MACLTCR_LST_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define Ethernet_MAC_MACLETR_LPIET          (0x1FFFFUL << 0) 
#define Ethernet_MAC_MACLETR_LPIET_VAL(X) (((uint32_t)(X) & 0x1FFFFUL) << 0)
#define Ethernet_MAC_MAC1USTCR_TIC_1US_CNTR          (0xFFFUL << 0) 
#define Ethernet_MAC_MAC1USTCR_TIC_1US_CNTR_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define Ethernet_MAC_MACVR_SNPSVER          (0xFFUL << 0) 
#define Ethernet_MAC_MACVR_SNPSVER_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define Ethernet_MAC_MACVR_USERVER          (0xFFUL << 8) 
#define Ethernet_MAC_MACVR_USERVER_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define Ethernet_MAC_MACDR_RPESTS          (0x1UL << 0) 
#define Ethernet_MAC_MACDR_RPESTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACDR_RFCFCSTS          (0x3UL << 1) 
#define Ethernet_MAC_MACDR_RFCFCSTS_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define Ethernet_MAC_MACDR_TPESTS          (0x1UL << 16) 
#define Ethernet_MAC_MACDR_TPESTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACDR_TFCSTS          (0x3UL << 17) 
#define Ethernet_MAC_MACDR_TFCSTS_VAL(X) (((uint32_t)(X) & 0x3UL) << 17)
#define Ethernet_MAC_MACHWF1R_RXFIFOSIZE          (0x1FUL << 0) 
#define Ethernet_MAC_MACHWF1R_RXFIFOSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define Ethernet_MAC_MACHWF1R_TXFIFOSIZE          (0x1FUL << 6) 
#define Ethernet_MAC_MACHWF1R_TXFIFOSIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define Ethernet_MAC_MACHWF1R_OSTEN          (0x1UL << 11) 
#define Ethernet_MAC_MACHWF1R_OSTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define Ethernet_MAC_MACHWF1R_PTOEN          (0x1UL << 12) 
#define Ethernet_MAC_MACHWF1R_PTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_MAC_MACHWF1R_ADVTHWORD          (0x1UL << 13) 
#define Ethernet_MAC_MACHWF1R_ADVTHWORD_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define Ethernet_MAC_MACHWF1R_ADDR64          (0x3UL << 14) 
#define Ethernet_MAC_MACHWF1R_ADDR64_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define Ethernet_MAC_MACHWF1R_DCBEN          (0x1UL << 16) 
#define Ethernet_MAC_MACHWF1R_DCBEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACHWF1R_SPHEN          (0x1UL << 17) 
#define Ethernet_MAC_MACHWF1R_SPHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Ethernet_MAC_MACHWF1R_TSOEN          (0x1UL << 18) 
#define Ethernet_MAC_MACHWF1R_TSOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACHWF1R_DBGMEMA          (0x1UL << 19) 
#define Ethernet_MAC_MACHWF1R_DBGMEMA_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACHWF1R_AVSEL          (0x1UL << 20) 
#define Ethernet_MAC_MACHWF1R_AVSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACHWF1R_HASHTBLSZ          (0x3UL << 24) 
#define Ethernet_MAC_MACHWF1R_HASHTBLSZ_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define Ethernet_MAC_MACHWF1R_L3L4FNUM          (0xFUL << 27) 
#define Ethernet_MAC_MACHWF1R_L3L4FNUM_VAL(X) (((uint32_t)(X) & 0xFUL) << 27)
#define Ethernet_MAC_MACHWF2R_RXQCNT          (0xFUL << 0) 
#define Ethernet_MAC_MACHWF2R_RXQCNT_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define Ethernet_MAC_MACHWF2R_TXQCNT          (0xFUL << 6) 
#define Ethernet_MAC_MACHWF2R_TXQCNT_VAL(X) (((uint32_t)(X) & 0xFUL) << 6)
#define Ethernet_MAC_MACHWF2R_RXCHCNT          (0xFUL << 12) 
#define Ethernet_MAC_MACHWF2R_RXCHCNT_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define Ethernet_MAC_MACHWF2R_TXCHCNT          (0xFUL << 18) 
#define Ethernet_MAC_MACHWF2R_TXCHCNT_VAL(X) (((uint32_t)(X) & 0xFUL) << 18)
#define Ethernet_MAC_MACHWF2R_PPSOUTNUM          (0x7UL << 24) 
#define Ethernet_MAC_MACHWF2R_PPSOUTNUM_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define Ethernet_MAC_MACHWF2R_AUXSNAPNUM          (0x7UL << 28) 
#define Ethernet_MAC_MACHWF2R_AUXSNAPNUM_VAL(X) (((uint32_t)(X) & 0x7UL) << 28)
#define Ethernet_MAC_MACMDIOAR_MB          (0x1UL << 0) 
#define Ethernet_MAC_MACMDIOAR_MB_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACMDIOAR_C45E          (0x1UL << 1) 
#define Ethernet_MAC_MACMDIOAR_C45E_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACMDIOAR_GOC          (0x3UL << 2) 
#define Ethernet_MAC_MACMDIOAR_GOC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define Ethernet_MAC_MACMDIOAR_SKAP          (0x1UL << 4) 
#define Ethernet_MAC_MACMDIOAR_SKAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACMDIOAR_CR          (0xFUL << 8) 
#define Ethernet_MAC_MACMDIOAR_CR_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define Ethernet_MAC_MACMDIOAR_NTC          (0x7UL << 12) 
#define Ethernet_MAC_MACMDIOAR_NTC_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define Ethernet_MAC_MACMDIOAR_RDA          (0x1FUL << 16) 
#define Ethernet_MAC_MACMDIOAR_RDA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define Ethernet_MAC_MACMDIOAR_PA          (0x1FUL << 21) 
#define Ethernet_MAC_MACMDIOAR_PA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 21)
#define Ethernet_MAC_MACMDIOAR_BTB          (0x1UL << 26) 
#define Ethernet_MAC_MACMDIOAR_BTB_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Ethernet_MAC_MACMDIOAR_PSE          (0x1UL << 27) 
#define Ethernet_MAC_MACMDIOAR_PSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Ethernet_MAC_MACMDIODR_MD          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACMDIODR_MD_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACMDIODR_RA          (0xFFFFUL << 16) 
#define Ethernet_MAC_MACMDIODR_RA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define Ethernet_MAC_MACA0HR_ADDRHI          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACA0HR_ADDRHI_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACA0HR_AE          (0x1UL << 31) 
#define Ethernet_MAC_MACA0HR_AE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACA0LR_ADDRLO          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACA0LR_ADDRLO_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACA1HR_ADDRHI          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACA1HR_ADDRHI_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACA1HR_MBC          (0x3FUL << 24) 
#define Ethernet_MAC_MACA1HR_MBC_VAL(X) (((uint32_t)(X) & 0x3FUL) << 24)
#define Ethernet_MAC_MACA1HR_SA          (0x1UL << 30) 
#define Ethernet_MAC_MACA1HR_SA_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Ethernet_MAC_MACA1HR_AE          (0x1UL << 31) 
#define Ethernet_MAC_MACA1HR_AE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACA1LR_ADDRLO          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACA1LR_ADDRLO_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACA2HR_ADDRHI          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACA2HR_ADDRHI_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACA2HR_MBC          (0x3FUL << 24) 
#define Ethernet_MAC_MACA2HR_MBC_VAL(X) (((uint32_t)(X) & 0x3FUL) << 24)
#define Ethernet_MAC_MACA2HR_SA          (0x1UL << 30) 
#define Ethernet_MAC_MACA2HR_SA_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Ethernet_MAC_MACA2HR_AE          (0x1UL << 31) 
#define Ethernet_MAC_MACA2HR_AE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACA2LR_ADDRLO          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACA2LR_ADDRLO_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACA3HR_ADDRHI          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACA3HR_ADDRHI_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACA3HR_MBC          (0x3FUL << 24) 
#define Ethernet_MAC_MACA3HR_MBC_VAL(X) (((uint32_t)(X) & 0x3FUL) << 24)
#define Ethernet_MAC_MACA3HR_SA          (0x1UL << 30) 
#define Ethernet_MAC_MACA3HR_SA_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define Ethernet_MAC_MACA3HR_AE          (0x1UL << 31) 
#define Ethernet_MAC_MACA3HR_AE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACA3LR_ADDRLO          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACA3LR_ADDRLO_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MMC_CONTROL_CNTRST          (0x1UL << 0) 
#define Ethernet_MAC_MMC_CONTROL_CNTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MMC_CONTROL_CNTSTOPRO          (0x1UL << 1) 
#define Ethernet_MAC_MMC_CONTROL_CNTSTOPRO_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MMC_CONTROL_RSTONRD          (0x1UL << 2) 
#define Ethernet_MAC_MMC_CONTROL_RSTONRD_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MMC_CONTROL_CNTFREEZ          (0x1UL << 3) 
#define Ethernet_MAC_MMC_CONTROL_CNTFREEZ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MMC_CONTROL_CNTPRST          (0x1UL << 4) 
#define Ethernet_MAC_MMC_CONTROL_CNTPRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MMC_CONTROL_CNTPRSTLVL          (0x1UL << 5) 
#define Ethernet_MAC_MMC_CONTROL_CNTPRSTLVL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MMC_CONTROL_UCDBC          (0x1UL << 8) 
#define Ethernet_MAC_MMC_CONTROL_UCDBC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXCRCERPIS          (0x1UL << 5) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXCRCERPIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXALGNERPIS          (0x1UL << 6) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXALGNERPIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXUCGPIS          (0x1UL << 17) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXUCGPIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXLPIUSCIS          (0x1UL << 26) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXLPIUSCIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXLPITRCIS          (0x1UL << 27) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_RXLPITRCIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXSCOLGPIS          (0x1UL << 14) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXSCOLGPIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXMCOLGPIS          (0x1UL << 15) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXMCOLGPIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXGPKTIS          (0x1UL << 21) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXGPKTIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXLPIUSCIS          (0x1UL << 26) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXLPIUSCIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXLPITRCIS          (0x1UL << 27) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_TXLPITRCIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXCRCERPIM          (0x1UL << 5) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXCRCERPIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXALGNERPIM          (0x1UL << 6) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXALGNERPIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXUCGPIM          (0x1UL << 17) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXUCGPIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXLPIUSCIM          (0x1UL << 26) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXLPIUSCIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXLPITRCIM          (0x1UL << 27) 
#define Ethernet_MAC_MMC_RX_INTERRUPT_MASK_RXLPITRCIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXSCOLGPIM          (0x1UL << 14) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXSCOLGPIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXMCOLGPIM          (0x1UL << 15) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXMCOLGPIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXGPKTIM          (0x1UL << 21) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXGPKTIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXLPIUSCIM          (0x1UL << 26) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXLPIUSCIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXLPITRCIM          (0x1UL << 27) 
#define Ethernet_MAC_MMC_TX_INTERRUPT_MASK_TXLPITRCIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define Ethernet_MAC_TX_SINGLE_COLLISION_GOOD_PACKETS_TXSNGLCOLG          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_TX_SINGLE_COLLISION_GOOD_PACKETS_TXSNGLCOLG_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_TX_MULTIPLE_COLLISION_GOOD_PACKETS_TXMULTCOLG          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_TX_MULTIPLE_COLLISION_GOOD_PACKETS_TXMULTCOLG_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_TX_PACKET_COUNT_GOOD_TXPKTG          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_TX_PACKET_COUNT_GOOD_TXPKTG_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_RX_CRC_ERROR_PACKETS_RXCRCERR          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_RX_CRC_ERROR_PACKETS_RXCRCERR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_RX_ALIGNMENT_ERROR_PACKETS_RXALGNERR          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_RX_ALIGNMENT_ERROR_PACKETS_RXALGNERR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_RX_UNICAST_PACKETS_GOOD_RXUCASTG          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_RX_UNICAST_PACKETS_GOOD_RXUCASTG_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_TX_LPI_USEC_CNTR_TXLPIUSC          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_TX_LPI_USEC_CNTR_TXLPIUSC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_TX_LPI_TRAN_CNTR_TXLPITRC          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_TX_LPI_TRAN_CNTR_TXLPITRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_RX_LPI_USEC_CNTR_RXLPIUSC          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_RX_LPI_USEC_CNTR_RXLPIUSC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_RX_LPI_TRAN_CNTR_RXLPITRC          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_RX_LPI_TRAN_CNTR_RXLPITRC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACL3L4C0R_L3PEN0          (0x1UL << 0) 
#define Ethernet_MAC_MACL3L4C0R_L3PEN0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACL3L4C0R_L3SAM0          (0x1UL << 2) 
#define Ethernet_MAC_MACL3L4C0R_L3SAM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACL3L4C0R_L3SAIM0          (0x1UL << 3) 
#define Ethernet_MAC_MACL3L4C0R_L3SAIM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACL3L4C0R_L3DAM0          (0x1UL << 4) 
#define Ethernet_MAC_MACL3L4C0R_L3DAM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACL3L4C0R_L3DAIM0          (0x1UL << 5) 
#define Ethernet_MAC_MACL3L4C0R_L3DAIM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACL3L4C0R_L3HSBM0          (0x1FUL << 6) 
#define Ethernet_MAC_MACL3L4C0R_L3HSBM0_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define Ethernet_MAC_MACL3L4C0R_L3HDBM0          (0x1FUL << 11) 
#define Ethernet_MAC_MACL3L4C0R_L3HDBM0_VAL(X) (((uint32_t)(X) & 0x1FUL) << 11)
#define Ethernet_MAC_MACL3L4C0R_L4PEN0          (0x1UL << 16) 
#define Ethernet_MAC_MACL3L4C0R_L4PEN0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACL3L4C0R_L4SPM0          (0x1UL << 18) 
#define Ethernet_MAC_MACL3L4C0R_L4SPM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACL3L4C0R_L4SPIM0          (0x1UL << 19) 
#define Ethernet_MAC_MACL3L4C0R_L4SPIM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACL3L4C0R_L4DPM0          (0x1UL << 20) 
#define Ethernet_MAC_MACL3L4C0R_L4DPM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACL3L4C0R_L4DPIM0          (0x1UL << 21) 
#define Ethernet_MAC_MACL3L4C0R_L4DPIM0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Ethernet_MAC_MACL4A0R_L4SP0          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACL4A0R_L4SP0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACL4A0R_L4DP0          (0xFFFFUL << 16) 
#define Ethernet_MAC_MACL4A0R_L4DP0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define Ethernet_MAC_MACL3A00R_L3A00          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACL3A00R_L3A00_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACL3A10R_L3A10          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACL3A10R_L3A10_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACL3A20_L3A20          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACL3A20_L3A20_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACL3A30_L3A30          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACL3A30_L3A30_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACL3L4C1R_L3PEN1          (0x1UL << 0) 
#define Ethernet_MAC_MACL3L4C1R_L3PEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACL3L4C1R_L3SAM1          (0x1UL << 2) 
#define Ethernet_MAC_MACL3L4C1R_L3SAM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACL3L4C1R_L3SAIM1          (0x1UL << 3) 
#define Ethernet_MAC_MACL3L4C1R_L3SAIM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACL3L4C1R_L3DAM1          (0x1UL << 4) 
#define Ethernet_MAC_MACL3L4C1R_L3DAM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACL3L4C1R_L3DAIM1          (0x1UL << 5) 
#define Ethernet_MAC_MACL3L4C1R_L3DAIM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACL3L4C1R_L3HSBM1          (0x1FUL << 6) 
#define Ethernet_MAC_MACL3L4C1R_L3HSBM1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 6)
#define Ethernet_MAC_MACL3L4C1R_L3HDBM1          (0x1FUL << 11) 
#define Ethernet_MAC_MACL3L4C1R_L3HDBM1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 11)
#define Ethernet_MAC_MACL3L4C1R_L4PEN1          (0x1UL << 16) 
#define Ethernet_MAC_MACL3L4C1R_L4PEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define Ethernet_MAC_MACL3L4C1R_L4SPM1          (0x1UL << 18) 
#define Ethernet_MAC_MACL3L4C1R_L4SPM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACL3L4C1R_L4SPIM1          (0x1UL << 19) 
#define Ethernet_MAC_MACL3L4C1R_L4SPIM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACL3L4C1R_L4DPM1          (0x1UL << 20) 
#define Ethernet_MAC_MACL3L4C1R_L4DPM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define Ethernet_MAC_MACL3L4C1R_L4DPIM1          (0x1UL << 21) 
#define Ethernet_MAC_MACL3L4C1R_L4DPIM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define Ethernet_MAC_MACL4A1R_L4SP1          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACL4A1R_L4SP1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACL4A1R_L4DP1          (0xFFFFUL << 16) 
#define Ethernet_MAC_MACL4A1R_L4DP1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define Ethernet_MAC_MACL3A01R_L3A01          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACL3A01R_L3A01_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACL3A11R_L3A11          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACL3A11R_L3A11_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACL3A21R_L3A21          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACL3A21R_L3A21_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACL3A31R_L3A31          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACL3A31R_L3A31_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACARPAR_ARPPA          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACARPAR_ARPPA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACTSCR_TSENA          (0x1UL << 0) 
#define Ethernet_MAC_MACTSCR_TSENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACTSCR_TSCFUPDT          (0x1UL << 1) 
#define Ethernet_MAC_MACTSCR_TSCFUPDT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACTSCR_TSINIT          (0x1UL << 2) 
#define Ethernet_MAC_MACTSCR_TSINIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACTSCR_TSUPDT          (0x1UL << 3) 
#define Ethernet_MAC_MACTSCR_TSUPDT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACTSCR_TSADDREG          (0x1UL << 5) 
#define Ethernet_MAC_MACTSCR_TSADDREG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACTSCR_TSENALL          (0x1UL << 8) 
#define Ethernet_MAC_MACTSCR_TSENALL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define Ethernet_MAC_MACTSCR_TSCTRLSSR          (0x1UL << 9) 
#define Ethernet_MAC_MACTSCR_TSCTRLSSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define Ethernet_MAC_MACTSCR_TSVER2ENA          (0x1UL << 10) 
#define Ethernet_MAC_MACTSCR_TSVER2ENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define Ethernet_MAC_MACTSCR_TSIPENA          (0x1UL << 11) 
#define Ethernet_MAC_MACTSCR_TSIPENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define Ethernet_MAC_MACTSCR_TSIPV6ENA          (0x1UL << 12) 
#define Ethernet_MAC_MACTSCR_TSIPV6ENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define Ethernet_MAC_MACTSCR_TSIPV4ENA          (0x1UL << 13) 
#define Ethernet_MAC_MACTSCR_TSIPV4ENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define Ethernet_MAC_MACTSCR_TSEVNTENA          (0x1UL << 14) 
#define Ethernet_MAC_MACTSCR_TSEVNTENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define Ethernet_MAC_MACTSCR_TSMSTRENA          (0x1UL << 15) 
#define Ethernet_MAC_MACTSCR_TSMSTRENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Ethernet_MAC_MACTSCR_SNAPTYPSEL          (0x3UL << 16) 
#define Ethernet_MAC_MACTSCR_SNAPTYPSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define Ethernet_MAC_MACTSCR_TSENMACADDR          (0x1UL << 18) 
#define Ethernet_MAC_MACTSCR_TSENMACADDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define Ethernet_MAC_MACTSCR_CSC          (0x1UL << 19) 
#define Ethernet_MAC_MACTSCR_CSC_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define Ethernet_MAC_MACTSCR_TXTSSTSM          (0x1UL << 24) 
#define Ethernet_MAC_MACTSCR_TXTSSTSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Ethernet_MAC_MACSSIR_SNSINC          (0xFFUL << 8) 
#define Ethernet_MAC_MACSSIR_SNSINC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define Ethernet_MAC_MACSSIR_SSINC          (0xFFUL << 16) 
#define Ethernet_MAC_MACSSIR_SSINC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define Ethernet_MAC_MACSTSR_TSS          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACSTSR_TSS_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACSTNR_TSSS          (0x7FFFFFFFUL << 0) 
#define Ethernet_MAC_MACSTNR_TSSS_VAL(X) (((uint32_t)(X) & 0x7FFFFFFFUL) << 0)
#define Ethernet_MAC_MACSTSUR_TSS          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACSTSUR_TSS_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACSTNUR_TSSS          (0x7FFFFFFFUL << 0) 
#define Ethernet_MAC_MACSTNUR_TSSS_VAL(X) (((uint32_t)(X) & 0x7FFFFFFFUL) << 0)
#define Ethernet_MAC_MACSTNUR_ADDSUB          (0x1UL << 31) 
#define Ethernet_MAC_MACSTNUR_ADDSUB_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACTSAR_TSAR          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACTSAR_TSAR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACTSSR_TSSOVF          (0x1UL << 0) 
#define Ethernet_MAC_MACTSSR_TSSOVF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACTSSR_TSTARGT0          (0x1UL << 1) 
#define Ethernet_MAC_MACTSSR_TSTARGT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACTSSR_AUXTSTRIG          (0x1UL << 2) 
#define Ethernet_MAC_MACTSSR_AUXTSTRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACTSSR_TSTRGTERR0          (0x1UL << 3) 
#define Ethernet_MAC_MACTSSR_TSTRGTERR0_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define Ethernet_MAC_MACTSSR_TXTSSIS          (0x1UL << 15) 
#define Ethernet_MAC_MACTSSR_TXTSSIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define Ethernet_MAC_MACTSSR_ATSSTN          (0xFUL << 16) 
#define Ethernet_MAC_MACTSSR_ATSSTN_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define Ethernet_MAC_MACTSSR_ATSSTM          (0x1UL << 24) 
#define Ethernet_MAC_MACTSSR_ATSSTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define Ethernet_MAC_MACTSSR_ATSNS          (0x1FUL << 25) 
#define Ethernet_MAC_MACTSSR_ATSNS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 25)
#define Ethernet_MAC_MACTxTSSNR_TXTSSLO          (0x7FFFFFFFUL << 0) 
#define Ethernet_MAC_MACTxTSSNR_TXTSSLO_VAL(X) (((uint32_t)(X) & 0x7FFFFFFFUL) << 0)
#define Ethernet_MAC_MACTxTSSNR_TXTSSMIS          (0x1UL << 31) 
#define Ethernet_MAC_MACTxTSSNR_TXTSSMIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACTxTSSSR_TXTSSHI          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACTxTSSSR_TXTSSHI_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACACR_ATSFC          (0x1UL << 0) 
#define Ethernet_MAC_MACACR_ATSFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACACR_ATSEN0          (0x1UL << 4) 
#define Ethernet_MAC_MACACR_ATSEN0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACACR_ATSEN1          (0x1UL << 5) 
#define Ethernet_MAC_MACACR_ATSEN1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACACR_ATSEN2          (0x1UL << 6) 
#define Ethernet_MAC_MACACR_ATSEN2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Ethernet_MAC_MACACR_ATSEN3          (0x1UL << 7) 
#define Ethernet_MAC_MACACR_ATSEN3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define Ethernet_MAC_MACATSNR_AUXTSLO          (0x7FFFFFFFUL << 0) 
#define Ethernet_MAC_MACATSNR_AUXTSLO_VAL(X) (((uint32_t)(X) & 0x7FFFFFFFUL) << 0)
#define Ethernet_MAC_MACATSSR_AUXTSHI          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACATSSR_AUXTSHI_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACTSIACR_OSTIAC          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACTSIACR_OSTIAC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACTSEACR_OSTEAC          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACTSEACR_OSTEAC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACTSICNR_TSIC          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACTSICNR_TSIC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACTSECNR_TSEC          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACTSECNR_TSEC_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACPPSCR_PPSCTRL          (0xFUL << 0) 
#define Ethernet_MAC_MACPPSCR_PPSCTRL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define Ethernet_MAC_MACPPSCR_PPSEN0          (0x1UL << 4) 
#define Ethernet_MAC_MACPPSCR_PPSEN0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACPPSCR_TRGTMODSEL0          (0x3UL << 5) 
#define Ethernet_MAC_MACPPSCR_TRGTMODSEL0_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define Ethernet_MAC_MACPPSTTSR_TSTRH0          (0x7FFFFFFFUL << 0) 
#define Ethernet_MAC_MACPPSTTSR_TSTRH0_VAL(X) (((uint32_t)(X) & 0x7FFFFFFFUL) << 0)
#define Ethernet_MAC_MACPPSTTNR_TTSL0          (0x7FFFFFFFUL << 0) 
#define Ethernet_MAC_MACPPSTTNR_TTSL0_VAL(X) (((uint32_t)(X) & 0x7FFFFFFFUL) << 0)
#define Ethernet_MAC_MACPPSTTNR_TRGTBUSY0          (0x1UL << 31) 
#define Ethernet_MAC_MACPPSTTNR_TRGTBUSY0_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define Ethernet_MAC_MACPPSIR_PPSINT0          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACPPSIR_PPSINT0_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACPPSWR_PPSWIDTH0          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACPPSWR_PPSWIDTH0_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACPOCR_PTOEN          (0x1UL << 0) 
#define Ethernet_MAC_MACPOCR_PTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define Ethernet_MAC_MACPOCR_ASYNCEN          (0x1UL << 1) 
#define Ethernet_MAC_MACPOCR_ASYNCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define Ethernet_MAC_MACPOCR_APDREQEN          (0x1UL << 2) 
#define Ethernet_MAC_MACPOCR_APDREQEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define Ethernet_MAC_MACPOCR_ASYNCTRIG          (0x1UL << 4) 
#define Ethernet_MAC_MACPOCR_ASYNCTRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define Ethernet_MAC_MACPOCR_APDREQTRIG          (0x1UL << 5) 
#define Ethernet_MAC_MACPOCR_APDREQTRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define Ethernet_MAC_MACPOCR_DRRDIS          (0x1UL << 6) 
#define Ethernet_MAC_MACPOCR_DRRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define Ethernet_MAC_MACPOCR_DN          (0xFFUL << 8) 
#define Ethernet_MAC_MACPOCR_DN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define Ethernet_MAC_MACSPI0R_SPI0          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACSPI0R_SPI0_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACSPI1R_SPI1          (0xFFFFFFFFUL << 0) 
#define Ethernet_MAC_MACSPI1R_SPI1_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define Ethernet_MAC_MACSPI2R_SPI2          (0xFFFFUL << 0) 
#define Ethernet_MAC_MACSPI2R_SPI2_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define Ethernet_MAC_MACLMIR_LSI          (0xFFUL << 0) 
#define Ethernet_MAC_MACLMIR_LSI_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define Ethernet_MAC_MACLMIR_DRSYNCR          (0x7UL << 8) 
#define Ethernet_MAC_MACLMIR_DRSYNCR_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define Ethernet_MAC_MACLMIR_LMPDRI          (0xFFUL << 24) 
#define Ethernet_MAC_MACLMIR_LMPDRI_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)

#define Ethernet_MAC  ((struct Ethernet_MAC*)(0x40028000UL))



struct DMA1 {
  volatile const uint32_t LISR;
  volatile const uint32_t HISR;
  volatile uint32_t LIFCR;
  volatile uint32_t HIFCR;
  volatile uint32_t S0CR;
  volatile uint32_t S0NDTR;
  volatile uint32_t S0PAR;
  volatile uint32_t S0M0AR;
  volatile uint32_t S0M1AR;
  volatile uint32_t S0FCR;
  volatile uint32_t S1CR;
  volatile uint32_t S1NDTR;
  volatile uint32_t S1PAR;
  volatile uint32_t S1M0AR;
  volatile uint32_t S1M1AR;
  volatile uint32_t S1FCR;
  volatile uint32_t S2CR;
  volatile uint32_t S2NDTR;
  volatile uint32_t S2PAR;
  volatile uint32_t S2M0AR;
  volatile uint32_t S2M1AR;
  volatile uint32_t S2FCR;
  volatile uint32_t S3CR;
  volatile uint32_t S3NDTR;
  volatile uint32_t S3PAR;
  volatile uint32_t S3M0AR;
  volatile uint32_t S3M1AR;
  volatile uint32_t S3FCR;
  volatile uint32_t S4CR;
  volatile uint32_t S4NDTR;
  volatile uint32_t S4PAR;
  volatile uint32_t S4M0AR;
  volatile uint32_t S4M1AR;
  volatile uint32_t S4FCR;
  volatile uint32_t S5CR;
  volatile uint32_t S5NDTR;
  volatile uint32_t S5PAR;
  volatile uint32_t S5M0AR;
  volatile uint32_t S5M1AR;
  volatile uint32_t S5FCR;
  volatile uint32_t S6CR;
  volatile uint32_t S6NDTR;
  volatile uint32_t S6PAR;
  volatile uint32_t S6M0AR;
  volatile uint32_t S6M1AR;
  volatile uint32_t S6FCR;
  volatile uint32_t S7CR;
  volatile uint32_t S7NDTR;
  volatile uint32_t S7PAR;
  volatile uint32_t S7M0AR;
  volatile uint32_t S7M1AR;
  volatile uint32_t S7FCR;
};
#define DMA1_LISR_TCIF3          (0x1UL << 27) 
#define DMA1_LISR_TCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define DMA1_LISR_HTIF3          (0x1UL << 26) 
#define DMA1_LISR_HTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define DMA1_LISR_TEIF3          (0x1UL << 25) 
#define DMA1_LISR_TEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define DMA1_LISR_DMEIF3          (0x1UL << 24) 
#define DMA1_LISR_DMEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define DMA1_LISR_FEIF3          (0x1UL << 22) 
#define DMA1_LISR_FEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DMA1_LISR_TCIF2          (0x1UL << 21) 
#define DMA1_LISR_TCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA1_LISR_HTIF2          (0x1UL << 20) 
#define DMA1_LISR_HTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_LISR_TEIF2          (0x1UL << 19) 
#define DMA1_LISR_TEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_LISR_DMEIF2          (0x1UL << 18) 
#define DMA1_LISR_DMEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_LISR_FEIF2          (0x1UL << 16) 
#define DMA1_LISR_FEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMA1_LISR_TCIF1          (0x1UL << 11) 
#define DMA1_LISR_TCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA1_LISR_HTIF1          (0x1UL << 10) 
#define DMA1_LISR_HTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_LISR_TEIF1          (0x1UL << 9) 
#define DMA1_LISR_TEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_LISR_DMEIF1          (0x1UL << 8) 
#define DMA1_LISR_DMEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_LISR_FEIF1          (0x1UL << 6) 
#define DMA1_LISR_FEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DMA1_LISR_TCIF0          (0x1UL << 5) 
#define DMA1_LISR_TCIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_LISR_HTIF0          (0x1UL << 4) 
#define DMA1_LISR_HTIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_LISR_TEIF0          (0x1UL << 3) 
#define DMA1_LISR_TEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_LISR_DMEIF0          (0x1UL << 2) 
#define DMA1_LISR_DMEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_LISR_FEIF0          (0x1UL << 0) 
#define DMA1_LISR_FEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_HISR_TCIF7          (0x1UL << 27) 
#define DMA1_HISR_TCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define DMA1_HISR_HTIF7          (0x1UL << 26) 
#define DMA1_HISR_HTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define DMA1_HISR_TEIF7          (0x1UL << 25) 
#define DMA1_HISR_TEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define DMA1_HISR_DMEIF7          (0x1UL << 24) 
#define DMA1_HISR_DMEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define DMA1_HISR_FEIF7          (0x1UL << 22) 
#define DMA1_HISR_FEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DMA1_HISR_TCIF6          (0x1UL << 21) 
#define DMA1_HISR_TCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA1_HISR_HTIF6          (0x1UL << 20) 
#define DMA1_HISR_HTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_HISR_TEIF6          (0x1UL << 19) 
#define DMA1_HISR_TEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_HISR_DMEIF6          (0x1UL << 18) 
#define DMA1_HISR_DMEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_HISR_FEIF6          (0x1UL << 16) 
#define DMA1_HISR_FEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMA1_HISR_TCIF5          (0x1UL << 11) 
#define DMA1_HISR_TCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA1_HISR_HTIF5          (0x1UL << 10) 
#define DMA1_HISR_HTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_HISR_TEIF5          (0x1UL << 9) 
#define DMA1_HISR_TEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_HISR_DMEIF5          (0x1UL << 8) 
#define DMA1_HISR_DMEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_HISR_FEIF5          (0x1UL << 6) 
#define DMA1_HISR_FEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DMA1_HISR_TCIF4          (0x1UL << 5) 
#define DMA1_HISR_TCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_HISR_HTIF4          (0x1UL << 4) 
#define DMA1_HISR_HTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_HISR_TEIF4          (0x1UL << 3) 
#define DMA1_HISR_TEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_HISR_DMEIF4          (0x1UL << 2) 
#define DMA1_HISR_DMEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_HISR_FEIF4          (0x1UL << 0) 
#define DMA1_HISR_FEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_LIFCR_CTCIF3          (0x1UL << 27) 
#define DMA1_LIFCR_CTCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define DMA1_LIFCR_CHTIF3          (0x1UL << 26) 
#define DMA1_LIFCR_CHTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define DMA1_LIFCR_CTEIF3          (0x1UL << 25) 
#define DMA1_LIFCR_CTEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define DMA1_LIFCR_CDMEIF3          (0x1UL << 24) 
#define DMA1_LIFCR_CDMEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define DMA1_LIFCR_CFEIF3          (0x1UL << 22) 
#define DMA1_LIFCR_CFEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DMA1_LIFCR_CTCIF2          (0x1UL << 21) 
#define DMA1_LIFCR_CTCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA1_LIFCR_CHTIF2          (0x1UL << 20) 
#define DMA1_LIFCR_CHTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_LIFCR_CTEIF2          (0x1UL << 19) 
#define DMA1_LIFCR_CTEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_LIFCR_CDMEIF2          (0x1UL << 18) 
#define DMA1_LIFCR_CDMEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_LIFCR_CFEIF2          (0x1UL << 16) 
#define DMA1_LIFCR_CFEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMA1_LIFCR_CTCIF1          (0x1UL << 11) 
#define DMA1_LIFCR_CTCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA1_LIFCR_CHTIF1          (0x1UL << 10) 
#define DMA1_LIFCR_CHTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_LIFCR_CTEIF1          (0x1UL << 9) 
#define DMA1_LIFCR_CTEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_LIFCR_CDMEIF1          (0x1UL << 8) 
#define DMA1_LIFCR_CDMEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_LIFCR_CFEIF1          (0x1UL << 6) 
#define DMA1_LIFCR_CFEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DMA1_LIFCR_CTCIF0          (0x1UL << 5) 
#define DMA1_LIFCR_CTCIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_LIFCR_CHTIF0          (0x1UL << 4) 
#define DMA1_LIFCR_CHTIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_LIFCR_CTEIF0          (0x1UL << 3) 
#define DMA1_LIFCR_CTEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_LIFCR_CDMEIF0          (0x1UL << 2) 
#define DMA1_LIFCR_CDMEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_LIFCR_CFEIF0          (0x1UL << 0) 
#define DMA1_LIFCR_CFEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_HIFCR_CTCIF7          (0x1UL << 27) 
#define DMA1_HIFCR_CTCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define DMA1_HIFCR_CHTIF7          (0x1UL << 26) 
#define DMA1_HIFCR_CHTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define DMA1_HIFCR_CTEIF7          (0x1UL << 25) 
#define DMA1_HIFCR_CTEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define DMA1_HIFCR_CDMEIF7          (0x1UL << 24) 
#define DMA1_HIFCR_CDMEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define DMA1_HIFCR_CFEIF7          (0x1UL << 22) 
#define DMA1_HIFCR_CFEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DMA1_HIFCR_CTCIF6          (0x1UL << 21) 
#define DMA1_HIFCR_CTCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA1_HIFCR_CHTIF6          (0x1UL << 20) 
#define DMA1_HIFCR_CHTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_HIFCR_CTEIF6          (0x1UL << 19) 
#define DMA1_HIFCR_CTEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_HIFCR_CDMEIF6          (0x1UL << 18) 
#define DMA1_HIFCR_CDMEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_HIFCR_CFEIF6          (0x1UL << 16) 
#define DMA1_HIFCR_CFEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMA1_HIFCR_CTCIF5          (0x1UL << 11) 
#define DMA1_HIFCR_CTCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA1_HIFCR_CHTIF5          (0x1UL << 10) 
#define DMA1_HIFCR_CHTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_HIFCR_CTEIF5          (0x1UL << 9) 
#define DMA1_HIFCR_CTEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_HIFCR_CDMEIF5          (0x1UL << 8) 
#define DMA1_HIFCR_CDMEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_HIFCR_CFEIF5          (0x1UL << 6) 
#define DMA1_HIFCR_CFEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DMA1_HIFCR_CTCIF4          (0x1UL << 5) 
#define DMA1_HIFCR_CTCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_HIFCR_CHTIF4          (0x1UL << 4) 
#define DMA1_HIFCR_CHTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_HIFCR_CTEIF4          (0x1UL << 3) 
#define DMA1_HIFCR_CTEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_HIFCR_CDMEIF4          (0x1UL << 2) 
#define DMA1_HIFCR_CDMEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_HIFCR_CFEIF4          (0x1UL << 0) 
#define DMA1_HIFCR_CFEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S0CR_MBURST          (0x3UL << 23) 
#define DMA1_S0CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA1_S0CR_PBURST          (0x3UL << 21) 
#define DMA1_S0CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA1_S0CR_CT          (0x1UL << 19) 
#define DMA1_S0CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_S0CR_DBM          (0x1UL << 18) 
#define DMA1_S0CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_S0CR_PL          (0x3UL << 16) 
#define DMA1_S0CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA1_S0CR_PINCOS          (0x1UL << 15) 
#define DMA1_S0CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA1_S0CR_MSIZE          (0x3UL << 13) 
#define DMA1_S0CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA1_S0CR_PSIZE          (0x3UL << 11) 
#define DMA1_S0CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA1_S0CR_MINC          (0x1UL << 10) 
#define DMA1_S0CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_S0CR_PINC          (0x1UL << 9) 
#define DMA1_S0CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_S0CR_CIRC          (0x1UL << 8) 
#define DMA1_S0CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_S0CR_DIR          (0x3UL << 6) 
#define DMA1_S0CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA1_S0CR_PFCTRL          (0x1UL << 5) 
#define DMA1_S0CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_S0CR_TCIE          (0x1UL << 4) 
#define DMA1_S0CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_S0CR_HTIE          (0x1UL << 3) 
#define DMA1_S0CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_S0CR_TEIE          (0x1UL << 2) 
#define DMA1_S0CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S0CR_DMEIE          (0x1UL << 1) 
#define DMA1_S0CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA1_S0CR_EN          (0x1UL << 0) 
#define DMA1_S0CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S0NDTR_NDT          (0xFFFFUL << 0) 
#define DMA1_S0NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA1_S0PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA1_S0PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S0M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA1_S0M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S0M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA1_S0M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S0FCR_FEIE          (0x1UL << 7) 
#define DMA1_S0FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA1_S0FCR_FS          (0x7UL << 3) 
#define DMA1_S0FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA1_S0FCR_DMDIS          (0x1UL << 2) 
#define DMA1_S0FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S0FCR_FTH          (0x3UL << 0) 
#define DMA1_S0FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA1_S1CR_MBURST          (0x3UL << 23) 
#define DMA1_S1CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA1_S1CR_PBURST          (0x3UL << 21) 
#define DMA1_S1CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA1_S1CR_ACK          (0x1UL << 20) 
#define DMA1_S1CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_S1CR_CT          (0x1UL << 19) 
#define DMA1_S1CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_S1CR_DBM          (0x1UL << 18) 
#define DMA1_S1CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_S1CR_PL          (0x3UL << 16) 
#define DMA1_S1CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA1_S1CR_PINCOS          (0x1UL << 15) 
#define DMA1_S1CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA1_S1CR_MSIZE          (0x3UL << 13) 
#define DMA1_S1CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA1_S1CR_PSIZE          (0x3UL << 11) 
#define DMA1_S1CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA1_S1CR_MINC          (0x1UL << 10) 
#define DMA1_S1CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_S1CR_PINC          (0x1UL << 9) 
#define DMA1_S1CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_S1CR_CIRC          (0x1UL << 8) 
#define DMA1_S1CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_S1CR_DIR          (0x3UL << 6) 
#define DMA1_S1CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA1_S1CR_PFCTRL          (0x1UL << 5) 
#define DMA1_S1CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_S1CR_TCIE          (0x1UL << 4) 
#define DMA1_S1CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_S1CR_HTIE          (0x1UL << 3) 
#define DMA1_S1CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_S1CR_TEIE          (0x1UL << 2) 
#define DMA1_S1CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S1CR_DMEIE          (0x1UL << 1) 
#define DMA1_S1CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA1_S1CR_EN          (0x1UL << 0) 
#define DMA1_S1CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S1NDTR_NDT          (0xFFFFUL << 0) 
#define DMA1_S1NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA1_S1PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA1_S1PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S1M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA1_S1M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S1M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA1_S1M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S1FCR_FEIE          (0x1UL << 7) 
#define DMA1_S1FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA1_S1FCR_FS          (0x7UL << 3) 
#define DMA1_S1FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA1_S1FCR_DMDIS          (0x1UL << 2) 
#define DMA1_S1FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S1FCR_FTH          (0x3UL << 0) 
#define DMA1_S1FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA1_S2CR_MBURST          (0x3UL << 23) 
#define DMA1_S2CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA1_S2CR_PBURST          (0x3UL << 21) 
#define DMA1_S2CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA1_S2CR_ACK          (0x1UL << 20) 
#define DMA1_S2CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_S2CR_CT          (0x1UL << 19) 
#define DMA1_S2CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_S2CR_DBM          (0x1UL << 18) 
#define DMA1_S2CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_S2CR_PL          (0x3UL << 16) 
#define DMA1_S2CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA1_S2CR_PINCOS          (0x1UL << 15) 
#define DMA1_S2CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA1_S2CR_MSIZE          (0x3UL << 13) 
#define DMA1_S2CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA1_S2CR_PSIZE          (0x3UL << 11) 
#define DMA1_S2CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA1_S2CR_MINC          (0x1UL << 10) 
#define DMA1_S2CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_S2CR_PINC          (0x1UL << 9) 
#define DMA1_S2CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_S2CR_CIRC          (0x1UL << 8) 
#define DMA1_S2CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_S2CR_DIR          (0x3UL << 6) 
#define DMA1_S2CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA1_S2CR_PFCTRL          (0x1UL << 5) 
#define DMA1_S2CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_S2CR_TCIE          (0x1UL << 4) 
#define DMA1_S2CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_S2CR_HTIE          (0x1UL << 3) 
#define DMA1_S2CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_S2CR_TEIE          (0x1UL << 2) 
#define DMA1_S2CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S2CR_DMEIE          (0x1UL << 1) 
#define DMA1_S2CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA1_S2CR_EN          (0x1UL << 0) 
#define DMA1_S2CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S2NDTR_NDT          (0xFFFFUL << 0) 
#define DMA1_S2NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA1_S2PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA1_S2PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S2M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA1_S2M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S2M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA1_S2M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S2FCR_FEIE          (0x1UL << 7) 
#define DMA1_S2FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA1_S2FCR_FS          (0x7UL << 3) 
#define DMA1_S2FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA1_S2FCR_DMDIS          (0x1UL << 2) 
#define DMA1_S2FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S2FCR_FTH          (0x3UL << 0) 
#define DMA1_S2FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA1_S3CR_MBURST          (0x3UL << 23) 
#define DMA1_S3CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA1_S3CR_PBURST          (0x3UL << 21) 
#define DMA1_S3CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA1_S3CR_ACK          (0x1UL << 20) 
#define DMA1_S3CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_S3CR_CT          (0x1UL << 19) 
#define DMA1_S3CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_S3CR_DBM          (0x1UL << 18) 
#define DMA1_S3CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_S3CR_PL          (0x3UL << 16) 
#define DMA1_S3CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA1_S3CR_PINCOS          (0x1UL << 15) 
#define DMA1_S3CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA1_S3CR_MSIZE          (0x3UL << 13) 
#define DMA1_S3CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA1_S3CR_PSIZE          (0x3UL << 11) 
#define DMA1_S3CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA1_S3CR_MINC          (0x1UL << 10) 
#define DMA1_S3CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_S3CR_PINC          (0x1UL << 9) 
#define DMA1_S3CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_S3CR_CIRC          (0x1UL << 8) 
#define DMA1_S3CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_S3CR_DIR          (0x3UL << 6) 
#define DMA1_S3CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA1_S3CR_PFCTRL          (0x1UL << 5) 
#define DMA1_S3CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_S3CR_TCIE          (0x1UL << 4) 
#define DMA1_S3CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_S3CR_HTIE          (0x1UL << 3) 
#define DMA1_S3CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_S3CR_TEIE          (0x1UL << 2) 
#define DMA1_S3CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S3CR_DMEIE          (0x1UL << 1) 
#define DMA1_S3CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA1_S3CR_EN          (0x1UL << 0) 
#define DMA1_S3CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S3NDTR_NDT          (0xFFFFUL << 0) 
#define DMA1_S3NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA1_S3PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA1_S3PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S3M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA1_S3M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S3M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA1_S3M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S3FCR_FEIE          (0x1UL << 7) 
#define DMA1_S3FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA1_S3FCR_FS          (0x7UL << 3) 
#define DMA1_S3FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA1_S3FCR_DMDIS          (0x1UL << 2) 
#define DMA1_S3FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S3FCR_FTH          (0x3UL << 0) 
#define DMA1_S3FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA1_S4CR_MBURST          (0x3UL << 23) 
#define DMA1_S4CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA1_S4CR_PBURST          (0x3UL << 21) 
#define DMA1_S4CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA1_S4CR_ACK          (0x1UL << 20) 
#define DMA1_S4CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_S4CR_CT          (0x1UL << 19) 
#define DMA1_S4CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_S4CR_DBM          (0x1UL << 18) 
#define DMA1_S4CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_S4CR_PL          (0x3UL << 16) 
#define DMA1_S4CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA1_S4CR_PINCOS          (0x1UL << 15) 
#define DMA1_S4CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA1_S4CR_MSIZE          (0x3UL << 13) 
#define DMA1_S4CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA1_S4CR_PSIZE          (0x3UL << 11) 
#define DMA1_S4CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA1_S4CR_MINC          (0x1UL << 10) 
#define DMA1_S4CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_S4CR_PINC          (0x1UL << 9) 
#define DMA1_S4CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_S4CR_CIRC          (0x1UL << 8) 
#define DMA1_S4CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_S4CR_DIR          (0x3UL << 6) 
#define DMA1_S4CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA1_S4CR_PFCTRL          (0x1UL << 5) 
#define DMA1_S4CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_S4CR_TCIE          (0x1UL << 4) 
#define DMA1_S4CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_S4CR_HTIE          (0x1UL << 3) 
#define DMA1_S4CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_S4CR_TEIE          (0x1UL << 2) 
#define DMA1_S4CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S4CR_DMEIE          (0x1UL << 1) 
#define DMA1_S4CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA1_S4CR_EN          (0x1UL << 0) 
#define DMA1_S4CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S4NDTR_NDT          (0xFFFFUL << 0) 
#define DMA1_S4NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA1_S4PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA1_S4PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S4M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA1_S4M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S4M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA1_S4M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S4FCR_FEIE          (0x1UL << 7) 
#define DMA1_S4FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA1_S4FCR_FS          (0x7UL << 3) 
#define DMA1_S4FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA1_S4FCR_DMDIS          (0x1UL << 2) 
#define DMA1_S4FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S4FCR_FTH          (0x3UL << 0) 
#define DMA1_S4FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA1_S5CR_MBURST          (0x3UL << 23) 
#define DMA1_S5CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA1_S5CR_PBURST          (0x3UL << 21) 
#define DMA1_S5CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA1_S5CR_ACK          (0x1UL << 20) 
#define DMA1_S5CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_S5CR_CT          (0x1UL << 19) 
#define DMA1_S5CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_S5CR_DBM          (0x1UL << 18) 
#define DMA1_S5CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_S5CR_PL          (0x3UL << 16) 
#define DMA1_S5CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA1_S5CR_PINCOS          (0x1UL << 15) 
#define DMA1_S5CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA1_S5CR_MSIZE          (0x3UL << 13) 
#define DMA1_S5CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA1_S5CR_PSIZE          (0x3UL << 11) 
#define DMA1_S5CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA1_S5CR_MINC          (0x1UL << 10) 
#define DMA1_S5CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_S5CR_PINC          (0x1UL << 9) 
#define DMA1_S5CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_S5CR_CIRC          (0x1UL << 8) 
#define DMA1_S5CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_S5CR_DIR          (0x3UL << 6) 
#define DMA1_S5CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA1_S5CR_PFCTRL          (0x1UL << 5) 
#define DMA1_S5CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_S5CR_TCIE          (0x1UL << 4) 
#define DMA1_S5CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_S5CR_HTIE          (0x1UL << 3) 
#define DMA1_S5CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_S5CR_TEIE          (0x1UL << 2) 
#define DMA1_S5CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S5CR_DMEIE          (0x1UL << 1) 
#define DMA1_S5CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA1_S5CR_EN          (0x1UL << 0) 
#define DMA1_S5CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S5NDTR_NDT          (0xFFFFUL << 0) 
#define DMA1_S5NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA1_S5PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA1_S5PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S5M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA1_S5M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S5M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA1_S5M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S5FCR_FEIE          (0x1UL << 7) 
#define DMA1_S5FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA1_S5FCR_FS          (0x7UL << 3) 
#define DMA1_S5FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA1_S5FCR_DMDIS          (0x1UL << 2) 
#define DMA1_S5FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S5FCR_FTH          (0x3UL << 0) 
#define DMA1_S5FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA1_S6CR_MBURST          (0x3UL << 23) 
#define DMA1_S6CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA1_S6CR_PBURST          (0x3UL << 21) 
#define DMA1_S6CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA1_S6CR_ACK          (0x1UL << 20) 
#define DMA1_S6CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_S6CR_CT          (0x1UL << 19) 
#define DMA1_S6CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_S6CR_DBM          (0x1UL << 18) 
#define DMA1_S6CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_S6CR_PL          (0x3UL << 16) 
#define DMA1_S6CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA1_S6CR_PINCOS          (0x1UL << 15) 
#define DMA1_S6CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA1_S6CR_MSIZE          (0x3UL << 13) 
#define DMA1_S6CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA1_S6CR_PSIZE          (0x3UL << 11) 
#define DMA1_S6CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA1_S6CR_MINC          (0x1UL << 10) 
#define DMA1_S6CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_S6CR_PINC          (0x1UL << 9) 
#define DMA1_S6CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_S6CR_CIRC          (0x1UL << 8) 
#define DMA1_S6CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_S6CR_DIR          (0x3UL << 6) 
#define DMA1_S6CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA1_S6CR_PFCTRL          (0x1UL << 5) 
#define DMA1_S6CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_S6CR_TCIE          (0x1UL << 4) 
#define DMA1_S6CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_S6CR_HTIE          (0x1UL << 3) 
#define DMA1_S6CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_S6CR_TEIE          (0x1UL << 2) 
#define DMA1_S6CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S6CR_DMEIE          (0x1UL << 1) 
#define DMA1_S6CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA1_S6CR_EN          (0x1UL << 0) 
#define DMA1_S6CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S6NDTR_NDT          (0xFFFFUL << 0) 
#define DMA1_S6NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA1_S6PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA1_S6PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S6M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA1_S6M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S6M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA1_S6M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S6FCR_FEIE          (0x1UL << 7) 
#define DMA1_S6FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA1_S6FCR_FS          (0x7UL << 3) 
#define DMA1_S6FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA1_S6FCR_DMDIS          (0x1UL << 2) 
#define DMA1_S6FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S6FCR_FTH          (0x3UL << 0) 
#define DMA1_S6FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA1_S7CR_MBURST          (0x3UL << 23) 
#define DMA1_S7CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA1_S7CR_PBURST          (0x3UL << 21) 
#define DMA1_S7CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA1_S7CR_ACK          (0x1UL << 20) 
#define DMA1_S7CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA1_S7CR_CT          (0x1UL << 19) 
#define DMA1_S7CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA1_S7CR_DBM          (0x1UL << 18) 
#define DMA1_S7CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA1_S7CR_PL          (0x3UL << 16) 
#define DMA1_S7CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA1_S7CR_PINCOS          (0x1UL << 15) 
#define DMA1_S7CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA1_S7CR_MSIZE          (0x3UL << 13) 
#define DMA1_S7CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA1_S7CR_PSIZE          (0x3UL << 11) 
#define DMA1_S7CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA1_S7CR_MINC          (0x1UL << 10) 
#define DMA1_S7CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA1_S7CR_PINC          (0x1UL << 9) 
#define DMA1_S7CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA1_S7CR_CIRC          (0x1UL << 8) 
#define DMA1_S7CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA1_S7CR_DIR          (0x3UL << 6) 
#define DMA1_S7CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA1_S7CR_PFCTRL          (0x1UL << 5) 
#define DMA1_S7CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA1_S7CR_TCIE          (0x1UL << 4) 
#define DMA1_S7CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA1_S7CR_HTIE          (0x1UL << 3) 
#define DMA1_S7CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA1_S7CR_TEIE          (0x1UL << 2) 
#define DMA1_S7CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S7CR_DMEIE          (0x1UL << 1) 
#define DMA1_S7CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA1_S7CR_EN          (0x1UL << 0) 
#define DMA1_S7CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA1_S7NDTR_NDT          (0xFFFFUL << 0) 
#define DMA1_S7NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA1_S7PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA1_S7PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S7M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA1_S7M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S7M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA1_S7M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA1_S7FCR_FEIE          (0x1UL << 7) 
#define DMA1_S7FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA1_S7FCR_FS          (0x7UL << 3) 
#define DMA1_S7FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA1_S7FCR_DMDIS          (0x1UL << 2) 
#define DMA1_S7FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA1_S7FCR_FTH          (0x3UL << 0) 
#define DMA1_S7FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)

#define DMA1  ((struct DMA1*)(0x40020000UL))



struct DMA2 {
  volatile const uint32_t LISR;
  volatile const uint32_t HISR;
  volatile uint32_t LIFCR;
  volatile uint32_t HIFCR;
  volatile uint32_t S0CR;
  volatile uint32_t S0NDTR;
  volatile uint32_t S0PAR;
  volatile uint32_t S0M0AR;
  volatile uint32_t S0M1AR;
  volatile uint32_t S0FCR;
  volatile uint32_t S1CR;
  volatile uint32_t S1NDTR;
  volatile uint32_t S1PAR;
  volatile uint32_t S1M0AR;
  volatile uint32_t S1M1AR;
  volatile uint32_t S1FCR;
  volatile uint32_t S2CR;
  volatile uint32_t S2NDTR;
  volatile uint32_t S2PAR;
  volatile uint32_t S2M0AR;
  volatile uint32_t S2M1AR;
  volatile uint32_t S2FCR;
  volatile uint32_t S3CR;
  volatile uint32_t S3NDTR;
  volatile uint32_t S3PAR;
  volatile uint32_t S3M0AR;
  volatile uint32_t S3M1AR;
  volatile uint32_t S3FCR;
  volatile uint32_t S4CR;
  volatile uint32_t S4NDTR;
  volatile uint32_t S4PAR;
  volatile uint32_t S4M0AR;
  volatile uint32_t S4M1AR;
  volatile uint32_t S4FCR;
  volatile uint32_t S5CR;
  volatile uint32_t S5NDTR;
  volatile uint32_t S5PAR;
  volatile uint32_t S5M0AR;
  volatile uint32_t S5M1AR;
  volatile uint32_t S5FCR;
  volatile uint32_t S6CR;
  volatile uint32_t S6NDTR;
  volatile uint32_t S6PAR;
  volatile uint32_t S6M0AR;
  volatile uint32_t S6M1AR;
  volatile uint32_t S6FCR;
  volatile uint32_t S7CR;
  volatile uint32_t S7NDTR;
  volatile uint32_t S7PAR;
  volatile uint32_t S7M0AR;
  volatile uint32_t S7M1AR;
  volatile uint32_t S7FCR;
};
#define DMA2_LISR_TCIF3          (0x1UL << 27) 
#define DMA2_LISR_TCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define DMA2_LISR_HTIF3          (0x1UL << 26) 
#define DMA2_LISR_HTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define DMA2_LISR_TEIF3          (0x1UL << 25) 
#define DMA2_LISR_TEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define DMA2_LISR_DMEIF3          (0x1UL << 24) 
#define DMA2_LISR_DMEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define DMA2_LISR_FEIF3          (0x1UL << 22) 
#define DMA2_LISR_FEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DMA2_LISR_TCIF2          (0x1UL << 21) 
#define DMA2_LISR_TCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA2_LISR_HTIF2          (0x1UL << 20) 
#define DMA2_LISR_HTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_LISR_TEIF2          (0x1UL << 19) 
#define DMA2_LISR_TEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_LISR_DMEIF2          (0x1UL << 18) 
#define DMA2_LISR_DMEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_LISR_FEIF2          (0x1UL << 16) 
#define DMA2_LISR_FEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMA2_LISR_TCIF1          (0x1UL << 11) 
#define DMA2_LISR_TCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA2_LISR_HTIF1          (0x1UL << 10) 
#define DMA2_LISR_HTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_LISR_TEIF1          (0x1UL << 9) 
#define DMA2_LISR_TEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_LISR_DMEIF1          (0x1UL << 8) 
#define DMA2_LISR_DMEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_LISR_FEIF1          (0x1UL << 6) 
#define DMA2_LISR_FEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DMA2_LISR_TCIF0          (0x1UL << 5) 
#define DMA2_LISR_TCIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_LISR_HTIF0          (0x1UL << 4) 
#define DMA2_LISR_HTIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_LISR_TEIF0          (0x1UL << 3) 
#define DMA2_LISR_TEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_LISR_DMEIF0          (0x1UL << 2) 
#define DMA2_LISR_DMEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_LISR_FEIF0          (0x1UL << 0) 
#define DMA2_LISR_FEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_HISR_TCIF7          (0x1UL << 27) 
#define DMA2_HISR_TCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define DMA2_HISR_HTIF7          (0x1UL << 26) 
#define DMA2_HISR_HTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define DMA2_HISR_TEIF7          (0x1UL << 25) 
#define DMA2_HISR_TEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define DMA2_HISR_DMEIF7          (0x1UL << 24) 
#define DMA2_HISR_DMEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define DMA2_HISR_FEIF7          (0x1UL << 22) 
#define DMA2_HISR_FEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DMA2_HISR_TCIF6          (0x1UL << 21) 
#define DMA2_HISR_TCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA2_HISR_HTIF6          (0x1UL << 20) 
#define DMA2_HISR_HTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_HISR_TEIF6          (0x1UL << 19) 
#define DMA2_HISR_TEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_HISR_DMEIF6          (0x1UL << 18) 
#define DMA2_HISR_DMEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_HISR_FEIF6          (0x1UL << 16) 
#define DMA2_HISR_FEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMA2_HISR_TCIF5          (0x1UL << 11) 
#define DMA2_HISR_TCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA2_HISR_HTIF5          (0x1UL << 10) 
#define DMA2_HISR_HTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_HISR_TEIF5          (0x1UL << 9) 
#define DMA2_HISR_TEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_HISR_DMEIF5          (0x1UL << 8) 
#define DMA2_HISR_DMEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_HISR_FEIF5          (0x1UL << 6) 
#define DMA2_HISR_FEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DMA2_HISR_TCIF4          (0x1UL << 5) 
#define DMA2_HISR_TCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_HISR_HTIF4          (0x1UL << 4) 
#define DMA2_HISR_HTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_HISR_TEIF4          (0x1UL << 3) 
#define DMA2_HISR_TEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_HISR_DMEIF4          (0x1UL << 2) 
#define DMA2_HISR_DMEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_HISR_FEIF4          (0x1UL << 0) 
#define DMA2_HISR_FEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_LIFCR_CTCIF3          (0x1UL << 27) 
#define DMA2_LIFCR_CTCIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define DMA2_LIFCR_CHTIF3          (0x1UL << 26) 
#define DMA2_LIFCR_CHTIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define DMA2_LIFCR_CTEIF3          (0x1UL << 25) 
#define DMA2_LIFCR_CTEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define DMA2_LIFCR_CDMEIF3          (0x1UL << 24) 
#define DMA2_LIFCR_CDMEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define DMA2_LIFCR_CFEIF3          (0x1UL << 22) 
#define DMA2_LIFCR_CFEIF3_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DMA2_LIFCR_CTCIF2          (0x1UL << 21) 
#define DMA2_LIFCR_CTCIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA2_LIFCR_CHTIF2          (0x1UL << 20) 
#define DMA2_LIFCR_CHTIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_LIFCR_CTEIF2          (0x1UL << 19) 
#define DMA2_LIFCR_CTEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_LIFCR_CDMEIF2          (0x1UL << 18) 
#define DMA2_LIFCR_CDMEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_LIFCR_CFEIF2          (0x1UL << 16) 
#define DMA2_LIFCR_CFEIF2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMA2_LIFCR_CTCIF1          (0x1UL << 11) 
#define DMA2_LIFCR_CTCIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA2_LIFCR_CHTIF1          (0x1UL << 10) 
#define DMA2_LIFCR_CHTIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_LIFCR_CTEIF1          (0x1UL << 9) 
#define DMA2_LIFCR_CTEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_LIFCR_CDMEIF1          (0x1UL << 8) 
#define DMA2_LIFCR_CDMEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_LIFCR_CFEIF1          (0x1UL << 6) 
#define DMA2_LIFCR_CFEIF1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DMA2_LIFCR_CTCIF0          (0x1UL << 5) 
#define DMA2_LIFCR_CTCIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_LIFCR_CHTIF0          (0x1UL << 4) 
#define DMA2_LIFCR_CHTIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_LIFCR_CTEIF0          (0x1UL << 3) 
#define DMA2_LIFCR_CTEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_LIFCR_CDMEIF0          (0x1UL << 2) 
#define DMA2_LIFCR_CDMEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_LIFCR_CFEIF0          (0x1UL << 0) 
#define DMA2_LIFCR_CFEIF0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_HIFCR_CTCIF7          (0x1UL << 27) 
#define DMA2_HIFCR_CTCIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define DMA2_HIFCR_CHTIF7          (0x1UL << 26) 
#define DMA2_HIFCR_CHTIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define DMA2_HIFCR_CTEIF7          (0x1UL << 25) 
#define DMA2_HIFCR_CTEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define DMA2_HIFCR_CDMEIF7          (0x1UL << 24) 
#define DMA2_HIFCR_CDMEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define DMA2_HIFCR_CFEIF7          (0x1UL << 22) 
#define DMA2_HIFCR_CFEIF7_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DMA2_HIFCR_CTCIF6          (0x1UL << 21) 
#define DMA2_HIFCR_CTCIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DMA2_HIFCR_CHTIF6          (0x1UL << 20) 
#define DMA2_HIFCR_CHTIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_HIFCR_CTEIF6          (0x1UL << 19) 
#define DMA2_HIFCR_CTEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_HIFCR_CDMEIF6          (0x1UL << 18) 
#define DMA2_HIFCR_CDMEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_HIFCR_CFEIF6          (0x1UL << 16) 
#define DMA2_HIFCR_CFEIF6_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DMA2_HIFCR_CTCIF5          (0x1UL << 11) 
#define DMA2_HIFCR_CTCIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DMA2_HIFCR_CHTIF5          (0x1UL << 10) 
#define DMA2_HIFCR_CHTIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_HIFCR_CTEIF5          (0x1UL << 9) 
#define DMA2_HIFCR_CTEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_HIFCR_CDMEIF5          (0x1UL << 8) 
#define DMA2_HIFCR_CDMEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_HIFCR_CFEIF5          (0x1UL << 6) 
#define DMA2_HIFCR_CFEIF5_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DMA2_HIFCR_CTCIF4          (0x1UL << 5) 
#define DMA2_HIFCR_CTCIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_HIFCR_CHTIF4          (0x1UL << 4) 
#define DMA2_HIFCR_CHTIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_HIFCR_CTEIF4          (0x1UL << 3) 
#define DMA2_HIFCR_CTEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_HIFCR_CDMEIF4          (0x1UL << 2) 
#define DMA2_HIFCR_CDMEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_HIFCR_CFEIF4          (0x1UL << 0) 
#define DMA2_HIFCR_CFEIF4_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S0CR_MBURST          (0x3UL << 23) 
#define DMA2_S0CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA2_S0CR_PBURST          (0x3UL << 21) 
#define DMA2_S0CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA2_S0CR_CT          (0x1UL << 19) 
#define DMA2_S0CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_S0CR_DBM          (0x1UL << 18) 
#define DMA2_S0CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_S0CR_PL          (0x3UL << 16) 
#define DMA2_S0CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2_S0CR_PINCOS          (0x1UL << 15) 
#define DMA2_S0CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA2_S0CR_MSIZE          (0x3UL << 13) 
#define DMA2_S0CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA2_S0CR_PSIZE          (0x3UL << 11) 
#define DMA2_S0CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA2_S0CR_MINC          (0x1UL << 10) 
#define DMA2_S0CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_S0CR_PINC          (0x1UL << 9) 
#define DMA2_S0CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_S0CR_CIRC          (0x1UL << 8) 
#define DMA2_S0CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_S0CR_DIR          (0x3UL << 6) 
#define DMA2_S0CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA2_S0CR_PFCTRL          (0x1UL << 5) 
#define DMA2_S0CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_S0CR_TCIE          (0x1UL << 4) 
#define DMA2_S0CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_S0CR_HTIE          (0x1UL << 3) 
#define DMA2_S0CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_S0CR_TEIE          (0x1UL << 2) 
#define DMA2_S0CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S0CR_DMEIE          (0x1UL << 1) 
#define DMA2_S0CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2_S0CR_EN          (0x1UL << 0) 
#define DMA2_S0CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S0NDTR_NDT          (0xFFFFUL << 0) 
#define DMA2_S0NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2_S0PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA2_S0PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S0M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA2_S0M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S0M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA2_S0M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S0FCR_FEIE          (0x1UL << 7) 
#define DMA2_S0FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA2_S0FCR_FS          (0x7UL << 3) 
#define DMA2_S0FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA2_S0FCR_DMDIS          (0x1UL << 2) 
#define DMA2_S0FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S0FCR_FTH          (0x3UL << 0) 
#define DMA2_S0FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA2_S1CR_MBURST          (0x3UL << 23) 
#define DMA2_S1CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA2_S1CR_PBURST          (0x3UL << 21) 
#define DMA2_S1CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA2_S1CR_ACK          (0x1UL << 20) 
#define DMA2_S1CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_S1CR_CT          (0x1UL << 19) 
#define DMA2_S1CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_S1CR_DBM          (0x1UL << 18) 
#define DMA2_S1CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_S1CR_PL          (0x3UL << 16) 
#define DMA2_S1CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2_S1CR_PINCOS          (0x1UL << 15) 
#define DMA2_S1CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA2_S1CR_MSIZE          (0x3UL << 13) 
#define DMA2_S1CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA2_S1CR_PSIZE          (0x3UL << 11) 
#define DMA2_S1CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA2_S1CR_MINC          (0x1UL << 10) 
#define DMA2_S1CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_S1CR_PINC          (0x1UL << 9) 
#define DMA2_S1CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_S1CR_CIRC          (0x1UL << 8) 
#define DMA2_S1CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_S1CR_DIR          (0x3UL << 6) 
#define DMA2_S1CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA2_S1CR_PFCTRL          (0x1UL << 5) 
#define DMA2_S1CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_S1CR_TCIE          (0x1UL << 4) 
#define DMA2_S1CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_S1CR_HTIE          (0x1UL << 3) 
#define DMA2_S1CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_S1CR_TEIE          (0x1UL << 2) 
#define DMA2_S1CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S1CR_DMEIE          (0x1UL << 1) 
#define DMA2_S1CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2_S1CR_EN          (0x1UL << 0) 
#define DMA2_S1CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S1NDTR_NDT          (0xFFFFUL << 0) 
#define DMA2_S1NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2_S1PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA2_S1PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S1M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA2_S1M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S1M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA2_S1M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S1FCR_FEIE          (0x1UL << 7) 
#define DMA2_S1FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA2_S1FCR_FS          (0x7UL << 3) 
#define DMA2_S1FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA2_S1FCR_DMDIS          (0x1UL << 2) 
#define DMA2_S1FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S1FCR_FTH          (0x3UL << 0) 
#define DMA2_S1FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA2_S2CR_MBURST          (0x3UL << 23) 
#define DMA2_S2CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA2_S2CR_PBURST          (0x3UL << 21) 
#define DMA2_S2CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA2_S2CR_ACK          (0x1UL << 20) 
#define DMA2_S2CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_S2CR_CT          (0x1UL << 19) 
#define DMA2_S2CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_S2CR_DBM          (0x1UL << 18) 
#define DMA2_S2CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_S2CR_PL          (0x3UL << 16) 
#define DMA2_S2CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2_S2CR_PINCOS          (0x1UL << 15) 
#define DMA2_S2CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA2_S2CR_MSIZE          (0x3UL << 13) 
#define DMA2_S2CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA2_S2CR_PSIZE          (0x3UL << 11) 
#define DMA2_S2CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA2_S2CR_MINC          (0x1UL << 10) 
#define DMA2_S2CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_S2CR_PINC          (0x1UL << 9) 
#define DMA2_S2CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_S2CR_CIRC          (0x1UL << 8) 
#define DMA2_S2CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_S2CR_DIR          (0x3UL << 6) 
#define DMA2_S2CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA2_S2CR_PFCTRL          (0x1UL << 5) 
#define DMA2_S2CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_S2CR_TCIE          (0x1UL << 4) 
#define DMA2_S2CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_S2CR_HTIE          (0x1UL << 3) 
#define DMA2_S2CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_S2CR_TEIE          (0x1UL << 2) 
#define DMA2_S2CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S2CR_DMEIE          (0x1UL << 1) 
#define DMA2_S2CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2_S2CR_EN          (0x1UL << 0) 
#define DMA2_S2CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S2NDTR_NDT          (0xFFFFUL << 0) 
#define DMA2_S2NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2_S2PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA2_S2PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S2M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA2_S2M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S2M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA2_S2M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S2FCR_FEIE          (0x1UL << 7) 
#define DMA2_S2FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA2_S2FCR_FS          (0x7UL << 3) 
#define DMA2_S2FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA2_S2FCR_DMDIS          (0x1UL << 2) 
#define DMA2_S2FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S2FCR_FTH          (0x3UL << 0) 
#define DMA2_S2FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA2_S3CR_MBURST          (0x3UL << 23) 
#define DMA2_S3CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA2_S3CR_PBURST          (0x3UL << 21) 
#define DMA2_S3CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA2_S3CR_ACK          (0x1UL << 20) 
#define DMA2_S3CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_S3CR_CT          (0x1UL << 19) 
#define DMA2_S3CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_S3CR_DBM          (0x1UL << 18) 
#define DMA2_S3CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_S3CR_PL          (0x3UL << 16) 
#define DMA2_S3CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2_S3CR_PINCOS          (0x1UL << 15) 
#define DMA2_S3CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA2_S3CR_MSIZE          (0x3UL << 13) 
#define DMA2_S3CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA2_S3CR_PSIZE          (0x3UL << 11) 
#define DMA2_S3CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA2_S3CR_MINC          (0x1UL << 10) 
#define DMA2_S3CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_S3CR_PINC          (0x1UL << 9) 
#define DMA2_S3CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_S3CR_CIRC          (0x1UL << 8) 
#define DMA2_S3CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_S3CR_DIR          (0x3UL << 6) 
#define DMA2_S3CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA2_S3CR_PFCTRL          (0x1UL << 5) 
#define DMA2_S3CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_S3CR_TCIE          (0x1UL << 4) 
#define DMA2_S3CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_S3CR_HTIE          (0x1UL << 3) 
#define DMA2_S3CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_S3CR_TEIE          (0x1UL << 2) 
#define DMA2_S3CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S3CR_DMEIE          (0x1UL << 1) 
#define DMA2_S3CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2_S3CR_EN          (0x1UL << 0) 
#define DMA2_S3CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S3NDTR_NDT          (0xFFFFUL << 0) 
#define DMA2_S3NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2_S3PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA2_S3PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S3M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA2_S3M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S3M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA2_S3M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S3FCR_FEIE          (0x1UL << 7) 
#define DMA2_S3FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA2_S3FCR_FS          (0x7UL << 3) 
#define DMA2_S3FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA2_S3FCR_DMDIS          (0x1UL << 2) 
#define DMA2_S3FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S3FCR_FTH          (0x3UL << 0) 
#define DMA2_S3FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA2_S4CR_MBURST          (0x3UL << 23) 
#define DMA2_S4CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA2_S4CR_PBURST          (0x3UL << 21) 
#define DMA2_S4CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA2_S4CR_ACK          (0x1UL << 20) 
#define DMA2_S4CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_S4CR_CT          (0x1UL << 19) 
#define DMA2_S4CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_S4CR_DBM          (0x1UL << 18) 
#define DMA2_S4CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_S4CR_PL          (0x3UL << 16) 
#define DMA2_S4CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2_S4CR_PINCOS          (0x1UL << 15) 
#define DMA2_S4CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA2_S4CR_MSIZE          (0x3UL << 13) 
#define DMA2_S4CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA2_S4CR_PSIZE          (0x3UL << 11) 
#define DMA2_S4CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA2_S4CR_MINC          (0x1UL << 10) 
#define DMA2_S4CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_S4CR_PINC          (0x1UL << 9) 
#define DMA2_S4CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_S4CR_CIRC          (0x1UL << 8) 
#define DMA2_S4CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_S4CR_DIR          (0x3UL << 6) 
#define DMA2_S4CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA2_S4CR_PFCTRL          (0x1UL << 5) 
#define DMA2_S4CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_S4CR_TCIE          (0x1UL << 4) 
#define DMA2_S4CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_S4CR_HTIE          (0x1UL << 3) 
#define DMA2_S4CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_S4CR_TEIE          (0x1UL << 2) 
#define DMA2_S4CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S4CR_DMEIE          (0x1UL << 1) 
#define DMA2_S4CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2_S4CR_EN          (0x1UL << 0) 
#define DMA2_S4CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S4NDTR_NDT          (0xFFFFUL << 0) 
#define DMA2_S4NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2_S4PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA2_S4PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S4M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA2_S4M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S4M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA2_S4M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S4FCR_FEIE          (0x1UL << 7) 
#define DMA2_S4FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA2_S4FCR_FS          (0x7UL << 3) 
#define DMA2_S4FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA2_S4FCR_DMDIS          (0x1UL << 2) 
#define DMA2_S4FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S4FCR_FTH          (0x3UL << 0) 
#define DMA2_S4FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA2_S5CR_MBURST          (0x3UL << 23) 
#define DMA2_S5CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA2_S5CR_PBURST          (0x3UL << 21) 
#define DMA2_S5CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA2_S5CR_ACK          (0x1UL << 20) 
#define DMA2_S5CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_S5CR_CT          (0x1UL << 19) 
#define DMA2_S5CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_S5CR_DBM          (0x1UL << 18) 
#define DMA2_S5CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_S5CR_PL          (0x3UL << 16) 
#define DMA2_S5CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2_S5CR_PINCOS          (0x1UL << 15) 
#define DMA2_S5CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA2_S5CR_MSIZE          (0x3UL << 13) 
#define DMA2_S5CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA2_S5CR_PSIZE          (0x3UL << 11) 
#define DMA2_S5CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA2_S5CR_MINC          (0x1UL << 10) 
#define DMA2_S5CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_S5CR_PINC          (0x1UL << 9) 
#define DMA2_S5CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_S5CR_CIRC          (0x1UL << 8) 
#define DMA2_S5CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_S5CR_DIR          (0x3UL << 6) 
#define DMA2_S5CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA2_S5CR_PFCTRL          (0x1UL << 5) 
#define DMA2_S5CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_S5CR_TCIE          (0x1UL << 4) 
#define DMA2_S5CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_S5CR_HTIE          (0x1UL << 3) 
#define DMA2_S5CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_S5CR_TEIE          (0x1UL << 2) 
#define DMA2_S5CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S5CR_DMEIE          (0x1UL << 1) 
#define DMA2_S5CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2_S5CR_EN          (0x1UL << 0) 
#define DMA2_S5CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S5NDTR_NDT          (0xFFFFUL << 0) 
#define DMA2_S5NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2_S5PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA2_S5PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S5M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA2_S5M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S5M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA2_S5M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S5FCR_FEIE          (0x1UL << 7) 
#define DMA2_S5FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA2_S5FCR_FS          (0x7UL << 3) 
#define DMA2_S5FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA2_S5FCR_DMDIS          (0x1UL << 2) 
#define DMA2_S5FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S5FCR_FTH          (0x3UL << 0) 
#define DMA2_S5FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA2_S6CR_MBURST          (0x3UL << 23) 
#define DMA2_S6CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA2_S6CR_PBURST          (0x3UL << 21) 
#define DMA2_S6CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA2_S6CR_ACK          (0x1UL << 20) 
#define DMA2_S6CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_S6CR_CT          (0x1UL << 19) 
#define DMA2_S6CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_S6CR_DBM          (0x1UL << 18) 
#define DMA2_S6CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_S6CR_PL          (0x3UL << 16) 
#define DMA2_S6CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2_S6CR_PINCOS          (0x1UL << 15) 
#define DMA2_S6CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA2_S6CR_MSIZE          (0x3UL << 13) 
#define DMA2_S6CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA2_S6CR_PSIZE          (0x3UL << 11) 
#define DMA2_S6CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA2_S6CR_MINC          (0x1UL << 10) 
#define DMA2_S6CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_S6CR_PINC          (0x1UL << 9) 
#define DMA2_S6CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_S6CR_CIRC          (0x1UL << 8) 
#define DMA2_S6CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_S6CR_DIR          (0x3UL << 6) 
#define DMA2_S6CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA2_S6CR_PFCTRL          (0x1UL << 5) 
#define DMA2_S6CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_S6CR_TCIE          (0x1UL << 4) 
#define DMA2_S6CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_S6CR_HTIE          (0x1UL << 3) 
#define DMA2_S6CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_S6CR_TEIE          (0x1UL << 2) 
#define DMA2_S6CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S6CR_DMEIE          (0x1UL << 1) 
#define DMA2_S6CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2_S6CR_EN          (0x1UL << 0) 
#define DMA2_S6CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S6NDTR_NDT          (0xFFFFUL << 0) 
#define DMA2_S6NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2_S6PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA2_S6PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S6M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA2_S6M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S6M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA2_S6M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S6FCR_FEIE          (0x1UL << 7) 
#define DMA2_S6FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA2_S6FCR_FS          (0x7UL << 3) 
#define DMA2_S6FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA2_S6FCR_DMDIS          (0x1UL << 2) 
#define DMA2_S6FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S6FCR_FTH          (0x3UL << 0) 
#define DMA2_S6FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DMA2_S7CR_MBURST          (0x3UL << 23) 
#define DMA2_S7CR_MBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 23)
#define DMA2_S7CR_PBURST          (0x3UL << 21) 
#define DMA2_S7CR_PBURST_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define DMA2_S7CR_ACK          (0x1UL << 20) 
#define DMA2_S7CR_ACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DMA2_S7CR_CT          (0x1UL << 19) 
#define DMA2_S7CR_CT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DMA2_S7CR_DBM          (0x1UL << 18) 
#define DMA2_S7CR_DBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DMA2_S7CR_PL          (0x3UL << 16) 
#define DMA2_S7CR_PL_VAL(X) (((uint32_t)(X) & 0x3UL) << 16)
#define DMA2_S7CR_PINCOS          (0x1UL << 15) 
#define DMA2_S7CR_PINCOS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define DMA2_S7CR_MSIZE          (0x3UL << 13) 
#define DMA2_S7CR_MSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DMA2_S7CR_PSIZE          (0x3UL << 11) 
#define DMA2_S7CR_PSIZE_VAL(X) (((uint32_t)(X) & 0x3UL) << 11)
#define DMA2_S7CR_MINC          (0x1UL << 10) 
#define DMA2_S7CR_MINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DMA2_S7CR_PINC          (0x1UL << 9) 
#define DMA2_S7CR_PINC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DMA2_S7CR_CIRC          (0x1UL << 8) 
#define DMA2_S7CR_CIRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DMA2_S7CR_DIR          (0x3UL << 6) 
#define DMA2_S7CR_DIR_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define DMA2_S7CR_PFCTRL          (0x1UL << 5) 
#define DMA2_S7CR_PFCTRL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DMA2_S7CR_TCIE          (0x1UL << 4) 
#define DMA2_S7CR_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DMA2_S7CR_HTIE          (0x1UL << 3) 
#define DMA2_S7CR_HTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DMA2_S7CR_TEIE          (0x1UL << 2) 
#define DMA2_S7CR_TEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S7CR_DMEIE          (0x1UL << 1) 
#define DMA2_S7CR_DMEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DMA2_S7CR_EN          (0x1UL << 0) 
#define DMA2_S7CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DMA2_S7NDTR_NDT          (0xFFFFUL << 0) 
#define DMA2_S7NDTR_NDT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DMA2_S7PAR_PA          (0xFFFFFFFFUL << 0) 
#define DMA2_S7PAR_PA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S7M0AR_M0A          (0xFFFFFFFFUL << 0) 
#define DMA2_S7M0AR_M0A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S7M1AR_M1A          (0xFFFFFFFFUL << 0) 
#define DMA2_S7M1AR_M1A_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define DMA2_S7FCR_FEIE          (0x1UL << 7) 
#define DMA2_S7FCR_FEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DMA2_S7FCR_FS          (0x7UL << 3) 
#define DMA2_S7FCR_FS_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define DMA2_S7FCR_DMDIS          (0x1UL << 2) 
#define DMA2_S7FCR_DMDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DMA2_S7FCR_FTH          (0x3UL << 0) 
#define DMA2_S7FCR_FTH_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)

#define DMA2  ((struct DMA2*)(0x40020400UL))



struct HRTIM_Master {
  volatile uint32_t MCR;
  volatile const uint32_t MISR;
  volatile uint32_t MICR;
  volatile uint32_t MDIER4;
  volatile uint32_t MCNTR;
  volatile uint32_t MPER;
  volatile uint32_t MREP;
  volatile uint32_t MCMP1R;
  volatile const uint32_t RESERVED_32;
  volatile uint32_t MCMP2R;
  volatile uint32_t MCMP3R;
  volatile uint32_t MCMP4R;
};
#define HRTIM_Master_MCR_BRSTDMA          (0x3UL << 30) 
#define HRTIM_Master_MCR_BRSTDMA_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define HRTIM_Master_MCR_MREPU          (0x1UL << 29) 
#define HRTIM_Master_MCR_MREPU_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_Master_MCR_PREEN          (0x1UL << 27) 
#define HRTIM_Master_MCR_PREEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_Master_MCR_DACSYNC          (0x3UL << 25) 
#define HRTIM_Master_MCR_DACSYNC_VAL(X) (((uint32_t)(X) & 0x3UL) << 25)
#define HRTIM_Master_MCR_TECEN          (0x1UL << 21) 
#define HRTIM_Master_MCR_TECEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_Master_MCR_TDCEN          (0x1UL << 20) 
#define HRTIM_Master_MCR_TDCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Master_MCR_TCCEN          (0x1UL << 19) 
#define HRTIM_Master_MCR_TCCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Master_MCR_TBCEN          (0x1UL << 18) 
#define HRTIM_Master_MCR_TBCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Master_MCR_TACEN          (0x1UL << 17) 
#define HRTIM_Master_MCR_TACEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Master_MCR_MCEN          (0x1UL << 16) 
#define HRTIM_Master_MCR_MCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Master_MCR_SYNC_SRC          (0x3UL << 14) 
#define HRTIM_Master_MCR_SYNC_SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define HRTIM_Master_MCR_SYNC_OUT          (0x3UL << 12) 
#define HRTIM_Master_MCR_SYNC_OUT_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_Master_MCR_SYNCSTRTM          (0x1UL << 11) 
#define HRTIM_Master_MCR_SYNCSTRTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Master_MCR_SYNCRSTM          (0x1UL << 10) 
#define HRTIM_Master_MCR_SYNCRSTM_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Master_MCR_SYNC_IN          (0x3UL << 8) 
#define HRTIM_Master_MCR_SYNC_IN_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define HRTIM_Master_MCR_HALF          (0x1UL << 5) 
#define HRTIM_Master_MCR_HALF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Master_MCR_RETRIG          (0x1UL << 4) 
#define HRTIM_Master_MCR_RETRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Master_MCR_CONT          (0x1UL << 3) 
#define HRTIM_Master_MCR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Master_MCR_CK_PSC          (0x7UL << 0) 
#define HRTIM_Master_MCR_CK_PSC_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define HRTIM_Master_MISR_MUPD          (0x1UL << 6) 
#define HRTIM_Master_MISR_MUPD_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Master_MISR_SYNC          (0x1UL << 5) 
#define HRTIM_Master_MISR_SYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Master_MISR_MREP          (0x1UL << 4) 
#define HRTIM_Master_MISR_MREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Master_MISR_MCMP4          (0x1UL << 3) 
#define HRTIM_Master_MISR_MCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Master_MISR_MCMP3          (0x1UL << 2) 
#define HRTIM_Master_MISR_MCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Master_MISR_MCMP2          (0x1UL << 1) 
#define HRTIM_Master_MISR_MCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Master_MISR_MCMP1          (0x1UL << 0) 
#define HRTIM_Master_MISR_MCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Master_MICR_MUPDC          (0x1UL << 6) 
#define HRTIM_Master_MICR_MUPDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Master_MICR_SYNCC          (0x1UL << 5) 
#define HRTIM_Master_MICR_SYNCC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Master_MICR_MREPC          (0x1UL << 4) 
#define HRTIM_Master_MICR_MREPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Master_MICR_MCMP4C          (0x1UL << 3) 
#define HRTIM_Master_MICR_MCMP4C_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Master_MICR_MCMP3C          (0x1UL << 2) 
#define HRTIM_Master_MICR_MCMP3C_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Master_MICR_MCMP2C          (0x1UL << 1) 
#define HRTIM_Master_MICR_MCMP2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Master_MICR_MCMP1C          (0x1UL << 0) 
#define HRTIM_Master_MICR_MCMP1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Master_MDIER4_MUPDDE          (0x1UL << 22) 
#define HRTIM_Master_MDIER4_MUPDDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_Master_MDIER4_SYNCDE          (0x1UL << 21) 
#define HRTIM_Master_MDIER4_SYNCDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_Master_MDIER4_MREPDE          (0x1UL << 20) 
#define HRTIM_Master_MDIER4_MREPDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Master_MDIER4_MCMP4DE          (0x1UL << 19) 
#define HRTIM_Master_MDIER4_MCMP4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Master_MDIER4_MCMP3DE          (0x1UL << 18) 
#define HRTIM_Master_MDIER4_MCMP3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Master_MDIER4_MCMP2DE          (0x1UL << 17) 
#define HRTIM_Master_MDIER4_MCMP2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Master_MDIER4_MCMP1DE          (0x1UL << 16) 
#define HRTIM_Master_MDIER4_MCMP1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Master_MDIER4_MUPDIE          (0x1UL << 6) 
#define HRTIM_Master_MDIER4_MUPDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Master_MDIER4_SYNCIE          (0x1UL << 5) 
#define HRTIM_Master_MDIER4_SYNCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Master_MDIER4_MREPIE          (0x1UL << 4) 
#define HRTIM_Master_MDIER4_MREPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Master_MDIER4_MCMP4IE          (0x1UL << 3) 
#define HRTIM_Master_MDIER4_MCMP4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Master_MDIER4_MCMP3IE          (0x1UL << 2) 
#define HRTIM_Master_MDIER4_MCMP3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Master_MDIER4_MCMP2IE          (0x1UL << 1) 
#define HRTIM_Master_MDIER4_MCMP2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Master_MDIER4_MCMP1IE          (0x1UL << 0) 
#define HRTIM_Master_MDIER4_MCMP1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Master_MCNTR_MCNT          (0xFFFFUL << 0) 
#define HRTIM_Master_MCNTR_MCNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_Master_MPER_MPER          (0xFFFFUL << 0) 
#define HRTIM_Master_MPER_MPER_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_Master_MREP_MREP          (0xFFUL << 0) 
#define HRTIM_Master_MREP_MREP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HRTIM_Master_MCMP1R_MCMP1          (0xFFFFUL << 0) 
#define HRTIM_Master_MCMP1R_MCMP1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_Master_MCMP2R_MCMP2          (0xFFFFUL << 0) 
#define HRTIM_Master_MCMP2R_MCMP2_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_Master_MCMP3R_MCMP3          (0xFFFFUL << 0) 
#define HRTIM_Master_MCMP3R_MCMP3_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_Master_MCMP4R_MCMP4          (0xFFFFUL << 0) 
#define HRTIM_Master_MCMP4R_MCMP4_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)

#define HRTIM_Master  ((struct HRTIM_Master*)(0x40017400UL))



struct HRTIM_TIMA {
  volatile uint32_t TIMACR;
  volatile const uint32_t TIMAISR;
  volatile uint32_t TIMAICR;
  volatile uint32_t TIMADIER5;
  volatile uint32_t CNTAR;
  volatile uint32_t PERAR;
  volatile uint32_t REPAR;
  volatile uint32_t CMP1AR;
  volatile uint32_t CMP1CAR;
  volatile uint32_t CMP2AR;
  volatile uint32_t CMP3AR;
  volatile uint32_t CMP4AR;
  volatile const uint32_t CPT1AR;
  volatile const uint32_t CPT2AR;
  volatile uint32_t DTAR;
  volatile uint32_t SETA1R;
  volatile uint32_t RSTA1R;
  volatile uint32_t SETA2R;
  volatile uint32_t RSTA2R;
  volatile uint32_t EEFAR1;
  volatile uint32_t EEFAR2;
  volatile uint32_t RSTAR;
  volatile uint32_t CHPAR;
  volatile uint32_t CPT1ACR;
  volatile uint32_t CPT2ACR;
  volatile uint32_t OUTAR;
  volatile uint32_t FLTAR;
};
#define HRTIM_TIMA_TIMACR_UPDGAT          (0xFUL << 28) 
#define HRTIM_TIMA_TIMACR_UPDGAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define HRTIM_TIMA_TIMACR_PREEN          (0x1UL << 27) 
#define HRTIM_TIMA_TIMACR_PREEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_TIMACR_DACSYNC          (0x3UL << 25) 
#define HRTIM_TIMA_TIMACR_DACSYNC_VAL(X) (((uint32_t)(X) & 0x3UL) << 25)
#define HRTIM_TIMA_TIMACR_MSTU          (0x1UL << 24) 
#define HRTIM_TIMA_TIMACR_MSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_TIMACR_TEU          (0x1UL << 23) 
#define HRTIM_TIMA_TIMACR_TEU_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_TIMACR_TDU          (0x1UL << 22) 
#define HRTIM_TIMA_TIMACR_TDU_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_TIMACR_TCU          (0x1UL << 21) 
#define HRTIM_TIMA_TIMACR_TCU_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMA_TIMACR_TBU          (0x1UL << 20) 
#define HRTIM_TIMA_TIMACR_TBU_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_TIMACR_TxRSTU          (0x1UL << 18) 
#define HRTIM_TIMA_TIMACR_TxRSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_TIMACR_TxREPU          (0x1UL << 17) 
#define HRTIM_TIMA_TIMACR_TxREPU_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_TIMACR_DELCMP4          (0x3UL << 14) 
#define HRTIM_TIMA_TIMACR_DELCMP4_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define HRTIM_TIMA_TIMACR_DELCMP2          (0x3UL << 12) 
#define HRTIM_TIMA_TIMACR_DELCMP2_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_TIMA_TIMACR_SYNCSTRTx          (0x1UL << 11) 
#define HRTIM_TIMA_TIMACR_SYNCSTRTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_TIMACR_SYNCRSTx          (0x1UL << 10) 
#define HRTIM_TIMA_TIMACR_SYNCRSTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_TIMACR_PSHPLL          (0x1UL << 6) 
#define HRTIM_TIMA_TIMACR_PSHPLL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_TIMACR_HALF          (0x1UL << 5) 
#define HRTIM_TIMA_TIMACR_HALF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMA_TIMACR_RETRIG          (0x1UL << 4) 
#define HRTIM_TIMA_TIMACR_RETRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_TIMACR_CONT          (0x1UL << 3) 
#define HRTIM_TIMA_TIMACR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_TIMACR_CK_PSCx          (0x7UL << 0) 
#define HRTIM_TIMA_TIMACR_CK_PSCx_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define HRTIM_TIMA_TIMAISR_O2STAT          (0x1UL << 19) 
#define HRTIM_TIMA_TIMAISR_O2STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_TIMAISR_O1STAT          (0x1UL << 18) 
#define HRTIM_TIMA_TIMAISR_O1STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_TIMAISR_IPPSTAT          (0x1UL << 17) 
#define HRTIM_TIMA_TIMAISR_IPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_TIMAISR_CPPSTAT          (0x1UL << 16) 
#define HRTIM_TIMA_TIMAISR_CPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_TIMAISR_DLYPRT          (0x1UL << 14) 
#define HRTIM_TIMA_TIMAISR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_TIMAISR_RST          (0x1UL << 13) 
#define HRTIM_TIMA_TIMAISR_RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMA_TIMAISR_RSTx2          (0x1UL << 12) 
#define HRTIM_TIMA_TIMAISR_RSTx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_TIMAISR_SETx2          (0x1UL << 11) 
#define HRTIM_TIMA_TIMAISR_SETx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_TIMAISR_RSTx1          (0x1UL << 10) 
#define HRTIM_TIMA_TIMAISR_RSTx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_TIMAISR_SETx1          (0x1UL << 9) 
#define HRTIM_TIMA_TIMAISR_SETx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_TIMAISR_CPT2          (0x1UL << 8) 
#define HRTIM_TIMA_TIMAISR_CPT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_TIMAISR_CPT1          (0x1UL << 7) 
#define HRTIM_TIMA_TIMAISR_CPT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_TIMAISR_UPD          (0x1UL << 6) 
#define HRTIM_TIMA_TIMAISR_UPD_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_TIMAISR_REP          (0x1UL << 4) 
#define HRTIM_TIMA_TIMAISR_REP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_TIMAISR_CMP4          (0x1UL << 3) 
#define HRTIM_TIMA_TIMAISR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_TIMAISR_CMP3          (0x1UL << 2) 
#define HRTIM_TIMA_TIMAISR_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_TIMAISR_CMP2          (0x1UL << 1) 
#define HRTIM_TIMA_TIMAISR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_TIMAISR_CMP1          (0x1UL << 0) 
#define HRTIM_TIMA_TIMAISR_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_TIMAICR_DLYPRTC          (0x1UL << 14) 
#define HRTIM_TIMA_TIMAICR_DLYPRTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_TIMAICR_RSTC          (0x1UL << 13) 
#define HRTIM_TIMA_TIMAICR_RSTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMA_TIMAICR_RSTx2C          (0x1UL << 12) 
#define HRTIM_TIMA_TIMAICR_RSTx2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_TIMAICR_SET2xC          (0x1UL << 11) 
#define HRTIM_TIMA_TIMAICR_SET2xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_TIMAICR_RSTx1C          (0x1UL << 10) 
#define HRTIM_TIMA_TIMAICR_RSTx1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_TIMAICR_SET1xC          (0x1UL << 9) 
#define HRTIM_TIMA_TIMAICR_SET1xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_TIMAICR_CPT2C          (0x1UL << 8) 
#define HRTIM_TIMA_TIMAICR_CPT2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_TIMAICR_CPT1C          (0x1UL << 7) 
#define HRTIM_TIMA_TIMAICR_CPT1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_TIMAICR_UPDC          (0x1UL << 6) 
#define HRTIM_TIMA_TIMAICR_UPDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_TIMAICR_REPC          (0x1UL << 4) 
#define HRTIM_TIMA_TIMAICR_REPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_TIMAICR_CMP4C          (0x1UL << 3) 
#define HRTIM_TIMA_TIMAICR_CMP4C_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_TIMAICR_CMP3C          (0x1UL << 2) 
#define HRTIM_TIMA_TIMAICR_CMP3C_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_TIMAICR_CMP2C          (0x1UL << 1) 
#define HRTIM_TIMA_TIMAICR_CMP2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_TIMAICR_CMP1C          (0x1UL << 0) 
#define HRTIM_TIMA_TIMAICR_CMP1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_TIMADIER5_DLYPRTDE          (0x1UL << 30) 
#define HRTIM_TIMA_TIMADIER5_DLYPRTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_TIMADIER5_RSTDE          (0x1UL << 29) 
#define HRTIM_TIMA_TIMADIER5_RSTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMA_TIMADIER5_RSTx2DE          (0x1UL << 28) 
#define HRTIM_TIMA_TIMADIER5_RSTx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMA_TIMADIER5_SETx2DE          (0x1UL << 27) 
#define HRTIM_TIMA_TIMADIER5_SETx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_TIMADIER5_RSTx1DE          (0x1UL << 26) 
#define HRTIM_TIMA_TIMADIER5_RSTx1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMA_TIMADIER5_SET1xDE          (0x1UL << 25) 
#define HRTIM_TIMA_TIMADIER5_SET1xDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_TIMADIER5_CPT2DE          (0x1UL << 24) 
#define HRTIM_TIMA_TIMADIER5_CPT2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_TIMADIER5_CPT1DE          (0x1UL << 23) 
#define HRTIM_TIMA_TIMADIER5_CPT1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_TIMADIER5_UPDDE          (0x1UL << 22) 
#define HRTIM_TIMA_TIMADIER5_UPDDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_TIMADIER5_REPDE          (0x1UL << 20) 
#define HRTIM_TIMA_TIMADIER5_REPDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_TIMADIER5_CMP4DE          (0x1UL << 19) 
#define HRTIM_TIMA_TIMADIER5_CMP4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_TIMADIER5_CMP3DE          (0x1UL << 18) 
#define HRTIM_TIMA_TIMADIER5_CMP3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_TIMADIER5_CMP2DE          (0x1UL << 17) 
#define HRTIM_TIMA_TIMADIER5_CMP2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_TIMADIER5_CMP1DE          (0x1UL << 16) 
#define HRTIM_TIMA_TIMADIER5_CMP1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_TIMADIER5_DLYPRTIE          (0x1UL << 14) 
#define HRTIM_TIMA_TIMADIER5_DLYPRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_TIMADIER5_RSTIE          (0x1UL << 13) 
#define HRTIM_TIMA_TIMADIER5_RSTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMA_TIMADIER5_RSTx2IE          (0x1UL << 12) 
#define HRTIM_TIMA_TIMADIER5_RSTx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_TIMADIER5_SETx2IE          (0x1UL << 11) 
#define HRTIM_TIMA_TIMADIER5_SETx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_TIMADIER5_RSTx1IE          (0x1UL << 10) 
#define HRTIM_TIMA_TIMADIER5_RSTx1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_TIMADIER5_SET1xIE          (0x1UL << 9) 
#define HRTIM_TIMA_TIMADIER5_SET1xIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_TIMADIER5_CPT2IE          (0x1UL << 8) 
#define HRTIM_TIMA_TIMADIER5_CPT2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_TIMADIER5_CPT1IE          (0x1UL << 7) 
#define HRTIM_TIMA_TIMADIER5_CPT1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_TIMADIER5_UPDIE          (0x1UL << 6) 
#define HRTIM_TIMA_TIMADIER5_UPDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_TIMADIER5_REPIE          (0x1UL << 4) 
#define HRTIM_TIMA_TIMADIER5_REPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_TIMADIER5_CMP4IE          (0x1UL << 3) 
#define HRTIM_TIMA_TIMADIER5_CMP4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_TIMADIER5_CMP3IE          (0x1UL << 2) 
#define HRTIM_TIMA_TIMADIER5_CMP3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_TIMADIER5_CMP2IE          (0x1UL << 1) 
#define HRTIM_TIMA_TIMADIER5_CMP2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_TIMADIER5_CMP1IE          (0x1UL << 0) 
#define HRTIM_TIMA_TIMADIER5_CMP1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_CNTAR_CNTx          (0xFFFFUL << 0) 
#define HRTIM_TIMA_CNTAR_CNTx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_PERAR_PERx          (0xFFFFUL << 0) 
#define HRTIM_TIMA_PERAR_PERx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_REPAR_REPx          (0xFFUL << 0) 
#define HRTIM_TIMA_REPAR_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HRTIM_TIMA_CMP1AR_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIMA_CMP1AR_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_CMP1CAR_REPx          (0xFFUL << 16) 
#define HRTIM_TIMA_CMP1CAR_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define HRTIM_TIMA_CMP1CAR_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIMA_CMP1CAR_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_CMP2AR_CMP2x          (0xFFFFUL << 0) 
#define HRTIM_TIMA_CMP2AR_CMP2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_CMP3AR_CMP3x          (0xFFFFUL << 0) 
#define HRTIM_TIMA_CMP3AR_CMP3x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_CMP4AR_CMP4x          (0xFFFFUL << 0) 
#define HRTIM_TIMA_CMP4AR_CMP4x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_CPT1AR_CPT1x          (0xFFFFUL << 0) 
#define HRTIM_TIMA_CPT1AR_CPT1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_CPT2AR_CPT2x          (0xFFFFUL << 0) 
#define HRTIM_TIMA_CPT2AR_CPT2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMA_DTAR_DTFLKx          (0x1UL << 31) 
#define HRTIM_TIMA_DTAR_DTFLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMA_DTAR_DTFSLKx          (0x1UL << 30) 
#define HRTIM_TIMA_DTAR_DTFSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_DTAR_SDTFx          (0x1UL << 25) 
#define HRTIM_TIMA_DTAR_SDTFx_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_DTAR_DTFx          (0x1FFUL << 16) 
#define HRTIM_TIMA_DTAR_DTFx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 16)
#define HRTIM_TIMA_DTAR_DTRLKx          (0x1UL << 15) 
#define HRTIM_TIMA_DTAR_DTRLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMA_DTAR_DTRSLKx          (0x1UL << 14) 
#define HRTIM_TIMA_DTAR_DTRSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_DTAR_DTPRSC          (0x7UL << 10) 
#define HRTIM_TIMA_DTAR_DTPRSC_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIMA_DTAR_SDTRx          (0x1UL << 9) 
#define HRTIM_TIMA_DTAR_SDTRx_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_DTAR_DTRx          (0x1FFUL << 0) 
#define HRTIM_TIMA_DTAR_DTRx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define HRTIM_TIMA_SETA1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMA_SETA1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMA_SETA1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMA_SETA1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_SETA1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMA_SETA1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMA_SETA1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMA_SETA1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMA_SETA1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMA_SETA1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_SETA1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMA_SETA1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMA_SETA1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMA_SETA1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_SETA1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMA_SETA1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_SETA1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMA_SETA1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_SETA1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMA_SETA1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_SETA1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMA_SETA1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMA_SETA1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMA_SETA1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_SETA1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMA_SETA1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_SETA1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMA_SETA1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_SETA1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMA_SETA1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_SETA1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMA_SETA1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_SETA1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMA_SETA1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMA_SETA1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMA_SETA1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_SETA1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMA_SETA1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMA_SETA1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMA_SETA1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_SETA1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMA_SETA1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_SETA1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMA_SETA1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_SETA1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMA_SETA1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_SETA1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMA_SETA1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_SETA1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMA_SETA1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_SETA1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMA_SETA1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_SETA1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMA_SETA1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMA_SETA1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMA_SETA1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_SETA1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMA_SETA1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_SETA1R_PER          (0x1UL << 2) 
#define HRTIM_TIMA_SETA1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_SETA1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMA_SETA1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_SETA1R_SST          (0x1UL << 0) 
#define HRTIM_TIMA_SETA1R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_RSTA1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMA_RSTA1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMA_RSTA1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_RSTA1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMA_RSTA1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMA_RSTA1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_RSTA1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMA_RSTA1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_RSTA1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_RSTA1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_RSTA1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_RSTA1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMA_RSTA1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMA_RSTA1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_RSTA1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_RSTA1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_RSTA1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_RSTA1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_RSTA1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMA_RSTA1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_RSTA1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMA_RSTA1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMA_RSTA1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_RSTA1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMA_RSTA1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_RSTA1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMA_RSTA1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_RSTA1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMA_RSTA1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_RSTA1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMA_RSTA1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_RSTA1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMA_RSTA1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_RSTA1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMA_RSTA1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_RSTA1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMA_RSTA1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMA_RSTA1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMA_RSTA1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_RSTA1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMA_RSTA1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_RSTA1R_PER          (0x1UL << 2) 
#define HRTIM_TIMA_RSTA1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_RSTA1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMA_RSTA1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_RSTA1R_SRT          (0x1UL << 0) 
#define HRTIM_TIMA_RSTA1R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_SETA2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMA_SETA2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMA_SETA2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMA_SETA2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_SETA2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMA_SETA2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMA_SETA2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMA_SETA2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMA_SETA2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMA_SETA2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_SETA2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMA_SETA2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMA_SETA2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMA_SETA2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_SETA2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMA_SETA2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_SETA2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMA_SETA2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_SETA2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMA_SETA2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_SETA2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMA_SETA2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMA_SETA2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMA_SETA2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_SETA2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMA_SETA2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_SETA2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMA_SETA2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_SETA2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMA_SETA2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_SETA2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMA_SETA2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_SETA2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMA_SETA2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMA_SETA2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMA_SETA2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_SETA2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMA_SETA2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMA_SETA2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMA_SETA2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_SETA2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMA_SETA2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_SETA2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMA_SETA2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_SETA2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMA_SETA2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_SETA2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMA_SETA2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_SETA2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMA_SETA2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_SETA2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMA_SETA2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_SETA2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMA_SETA2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMA_SETA2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMA_SETA2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_SETA2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMA_SETA2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_SETA2R_PER          (0x1UL << 2) 
#define HRTIM_TIMA_SETA2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_SETA2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMA_SETA2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_SETA2R_SST          (0x1UL << 0) 
#define HRTIM_TIMA_SETA2R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_RSTA2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMA_RSTA2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMA_RSTA2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_RSTA2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMA_RSTA2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMA_RSTA2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_RSTA2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMA_RSTA2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_RSTA2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_RSTA2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_RSTA2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_RSTA2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMA_RSTA2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMA_RSTA2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_RSTA2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_RSTA2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_RSTA2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_RSTA2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_RSTA2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMA_RSTA2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_RSTA2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMA_RSTA2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMA_RSTA2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_RSTA2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMA_RSTA2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_RSTA2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMA_RSTA2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_RSTA2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMA_RSTA2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_RSTA2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMA_RSTA2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_RSTA2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMA_RSTA2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_RSTA2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMA_RSTA2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_RSTA2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMA_RSTA2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMA_RSTA2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMA_RSTA2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_RSTA2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMA_RSTA2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_RSTA2R_PER          (0x1UL << 2) 
#define HRTIM_TIMA_RSTA2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_RSTA2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMA_RSTA2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_RSTA2R_SRT          (0x1UL << 0) 
#define HRTIM_TIMA_RSTA2R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_EEFAR1_EE5FLTR          (0xFUL << 25) 
#define HRTIM_TIMA_EEFAR1_EE5FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIMA_EEFAR1_EE5LTCH          (0x1UL << 24) 
#define HRTIM_TIMA_EEFAR1_EE5LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_EEFAR1_EE4FLTR          (0xFUL << 19) 
#define HRTIM_TIMA_EEFAR1_EE4FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIMA_EEFAR1_EE4LTCH          (0x1UL << 18) 
#define HRTIM_TIMA_EEFAR1_EE4LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_EEFAR1_EE3FLTR          (0xFUL << 13) 
#define HRTIM_TIMA_EEFAR1_EE3FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIMA_EEFAR1_EE3LTCH          (0x1UL << 12) 
#define HRTIM_TIMA_EEFAR1_EE3LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_EEFAR1_EE2FLTR          (0xFUL << 7) 
#define HRTIM_TIMA_EEFAR1_EE2FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMA_EEFAR1_EE2LTCH          (0x1UL << 6) 
#define HRTIM_TIMA_EEFAR1_EE2LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_EEFAR1_EE1FLTR          (0xFUL << 1) 
#define HRTIM_TIMA_EEFAR1_EE1FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIMA_EEFAR1_EE1LTCH          (0x1UL << 0) 
#define HRTIM_TIMA_EEFAR1_EE1LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_EEFAR2_EE10FLTR          (0xFUL << 25) 
#define HRTIM_TIMA_EEFAR2_EE10FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIMA_EEFAR2_EE10LTCH          (0x1UL << 24) 
#define HRTIM_TIMA_EEFAR2_EE10LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_EEFAR2_EE9FLTR          (0xFUL << 19) 
#define HRTIM_TIMA_EEFAR2_EE9FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIMA_EEFAR2_EE9LTCH          (0x1UL << 18) 
#define HRTIM_TIMA_EEFAR2_EE9LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_EEFAR2_EE8FLTR          (0xFUL << 13) 
#define HRTIM_TIMA_EEFAR2_EE8FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIMA_EEFAR2_EE8LTCH          (0x1UL << 12) 
#define HRTIM_TIMA_EEFAR2_EE8LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_EEFAR2_EE7FLTR          (0xFUL << 7) 
#define HRTIM_TIMA_EEFAR2_EE7FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMA_EEFAR2_EE7LTCH          (0x1UL << 6) 
#define HRTIM_TIMA_EEFAR2_EE7LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_EEFAR2_EE6FLTR          (0xFUL << 1) 
#define HRTIM_TIMA_EEFAR2_EE6FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIMA_EEFAR2_EE6LTCH          (0x1UL << 0) 
#define HRTIM_TIMA_EEFAR2_EE6LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_RSTAR_TIMECMP4          (0x1UL << 30) 
#define HRTIM_TIMA_RSTAR_TIMECMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_RSTAR_TIMECMP2          (0x1UL << 29) 
#define HRTIM_TIMA_RSTAR_TIMECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMA_RSTAR_TIMECMP1          (0x1UL << 28) 
#define HRTIM_TIMA_RSTAR_TIMECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMA_RSTAR_TIMDCMP4          (0x1UL << 27) 
#define HRTIM_TIMA_RSTAR_TIMDCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_RSTAR_TIMDCMP2          (0x1UL << 26) 
#define HRTIM_TIMA_RSTAR_TIMDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMA_RSTAR_TIMDCMP1          (0x1UL << 25) 
#define HRTIM_TIMA_RSTAR_TIMDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_RSTAR_TIMCCMP4          (0x1UL << 24) 
#define HRTIM_TIMA_RSTAR_TIMCCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_RSTAR_TIMCCMP2          (0x1UL << 23) 
#define HRTIM_TIMA_RSTAR_TIMCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_RSTAR_TIMCCMP1          (0x1UL << 22) 
#define HRTIM_TIMA_RSTAR_TIMCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_RSTAR_TIMBCMP4          (0x1UL << 21) 
#define HRTIM_TIMA_RSTAR_TIMBCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMA_RSTAR_TIMBCMP2          (0x1UL << 20) 
#define HRTIM_TIMA_RSTAR_TIMBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_RSTAR_TIMBCMP1          (0x1UL << 19) 
#define HRTIM_TIMA_RSTAR_TIMBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_RSTAR_EXTEVNT10          (0x1UL << 18) 
#define HRTIM_TIMA_RSTAR_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_RSTAR_EXTEVNT9          (0x1UL << 17) 
#define HRTIM_TIMA_RSTAR_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_RSTAR_EXTEVNT8          (0x1UL << 16) 
#define HRTIM_TIMA_RSTAR_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_RSTAR_EXTEVNT7          (0x1UL << 15) 
#define HRTIM_TIMA_RSTAR_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMA_RSTAR_EXTEVNT6          (0x1UL << 14) 
#define HRTIM_TIMA_RSTAR_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMA_RSTAR_EXTEVNT5          (0x1UL << 13) 
#define HRTIM_TIMA_RSTAR_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMA_RSTAR_EXTEVNT4          (0x1UL << 12) 
#define HRTIM_TIMA_RSTAR_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMA_RSTAR_EXTEVNT3          (0x1UL << 11) 
#define HRTIM_TIMA_RSTAR_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_RSTAR_EXTEVNT2          (0x1UL << 10) 
#define HRTIM_TIMA_RSTAR_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_RSTAR_EXTEVNT1          (0x1UL << 9) 
#define HRTIM_TIMA_RSTAR_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_RSTAR_MSTCMP4          (0x1UL << 8) 
#define HRTIM_TIMA_RSTAR_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_RSTAR_MSTCMP3          (0x1UL << 7) 
#define HRTIM_TIMA_RSTAR_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_RSTAR_MSTCMP2          (0x1UL << 6) 
#define HRTIM_TIMA_RSTAR_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_RSTAR_MSTCMP1          (0x1UL << 5) 
#define HRTIM_TIMA_RSTAR_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMA_RSTAR_MSTPER          (0x1UL << 4) 
#define HRTIM_TIMA_RSTAR_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_RSTAR_CMP4          (0x1UL << 3) 
#define HRTIM_TIMA_RSTAR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_RSTAR_CMP2          (0x1UL << 2) 
#define HRTIM_TIMA_RSTAR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_RSTAR_UPDT          (0x1UL << 1) 
#define HRTIM_TIMA_RSTAR_UPDT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_CHPAR_STRTPW          (0xFUL << 7) 
#define HRTIM_TIMA_CHPAR_STRTPW_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMA_CHPAR_CHPDTY          (0x7UL << 4) 
#define HRTIM_TIMA_CHPAR_CHPDTY_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define HRTIM_TIMA_CHPAR_CHPFRQ          (0xFUL << 0) 
#define HRTIM_TIMA_CHPAR_CHPFRQ_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define HRTIM_TIMA_CPT1ACR_TECMP2          (0x1UL << 31) 
#define HRTIM_TIMA_CPT1ACR_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMA_CPT1ACR_TECMP1          (0x1UL << 30) 
#define HRTIM_TIMA_CPT1ACR_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_CPT1ACR_TE1RST          (0x1UL << 29) 
#define HRTIM_TIMA_CPT1ACR_TE1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMA_CPT1ACR_TE1SET          (0x1UL << 28) 
#define HRTIM_TIMA_CPT1ACR_TE1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMA_CPT1ACR_TDCMP2          (0x1UL << 27) 
#define HRTIM_TIMA_CPT1ACR_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_CPT1ACR_TDCMP1          (0x1UL << 26) 
#define HRTIM_TIMA_CPT1ACR_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMA_CPT1ACR_TD1RST          (0x1UL << 25) 
#define HRTIM_TIMA_CPT1ACR_TD1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_CPT1ACR_TD1SET          (0x1UL << 24) 
#define HRTIM_TIMA_CPT1ACR_TD1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_CPT1ACR_TCCMP2          (0x1UL << 23) 
#define HRTIM_TIMA_CPT1ACR_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_CPT1ACR_TCCMP1          (0x1UL << 22) 
#define HRTIM_TIMA_CPT1ACR_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_CPT1ACR_TC1RST          (0x1UL << 21) 
#define HRTIM_TIMA_CPT1ACR_TC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMA_CPT1ACR_TC1SET          (0x1UL << 20) 
#define HRTIM_TIMA_CPT1ACR_TC1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_CPT1ACR_TBCMP2          (0x1UL << 19) 
#define HRTIM_TIMA_CPT1ACR_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_CPT1ACR_TBCMP1          (0x1UL << 18) 
#define HRTIM_TIMA_CPT1ACR_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_CPT1ACR_TB1RST          (0x1UL << 17) 
#define HRTIM_TIMA_CPT1ACR_TB1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_CPT1ACR_TB1SET          (0x1UL << 16) 
#define HRTIM_TIMA_CPT1ACR_TB1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_CPT1ACR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIMA_CPT1ACR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_CPT1ACR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIMA_CPT1ACR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_CPT1ACR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIMA_CPT1ACR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_CPT1ACR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIMA_CPT1ACR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_CPT1ACR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIMA_CPT1ACR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_CPT1ACR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIMA_CPT1ACR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_CPT1ACR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIMA_CPT1ACR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMA_CPT1ACR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIMA_CPT1ACR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_CPT1ACR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIMA_CPT1ACR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_CPT1ACR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIMA_CPT1ACR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_CPT1ACR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIMA_CPT1ACR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_CPT1ACR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIMA_CPT1ACR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_CPT2ACR_TECMP2          (0x1UL << 31) 
#define HRTIM_TIMA_CPT2ACR_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMA_CPT2ACR_TECMP1          (0x1UL << 30) 
#define HRTIM_TIMA_CPT2ACR_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMA_CPT2ACR_TE1RST          (0x1UL << 29) 
#define HRTIM_TIMA_CPT2ACR_TE1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMA_CPT2ACR_TE1SET          (0x1UL << 28) 
#define HRTIM_TIMA_CPT2ACR_TE1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMA_CPT2ACR_TDCMP2          (0x1UL << 27) 
#define HRTIM_TIMA_CPT2ACR_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMA_CPT2ACR_TDCMP1          (0x1UL << 26) 
#define HRTIM_TIMA_CPT2ACR_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMA_CPT2ACR_TD1RST          (0x1UL << 25) 
#define HRTIM_TIMA_CPT2ACR_TD1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMA_CPT2ACR_TD1SET          (0x1UL << 24) 
#define HRTIM_TIMA_CPT2ACR_TD1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMA_CPT2ACR_TCCMP2          (0x1UL << 23) 
#define HRTIM_TIMA_CPT2ACR_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_CPT2ACR_TCCMP1          (0x1UL << 22) 
#define HRTIM_TIMA_CPT2ACR_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_CPT2ACR_TC1RST          (0x1UL << 21) 
#define HRTIM_TIMA_CPT2ACR_TC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMA_CPT2ACR_TC1SET          (0x1UL << 20) 
#define HRTIM_TIMA_CPT2ACR_TC1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMA_CPT2ACR_TBCMP2          (0x1UL << 19) 
#define HRTIM_TIMA_CPT2ACR_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_CPT2ACR_TBCMP1          (0x1UL << 18) 
#define HRTIM_TIMA_CPT2ACR_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_CPT2ACR_TB1RST          (0x1UL << 17) 
#define HRTIM_TIMA_CPT2ACR_TB1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_CPT2ACR_TB1SET          (0x1UL << 16) 
#define HRTIM_TIMA_CPT2ACR_TB1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMA_CPT2ACR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIMA_CPT2ACR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMA_CPT2ACR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIMA_CPT2ACR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMA_CPT2ACR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIMA_CPT2ACR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_CPT2ACR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIMA_CPT2ACR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_CPT2ACR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIMA_CPT2ACR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_CPT2ACR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIMA_CPT2ACR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_CPT2ACR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIMA_CPT2ACR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMA_CPT2ACR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIMA_CPT2ACR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_CPT2ACR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIMA_CPT2ACR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_CPT2ACR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIMA_CPT2ACR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_CPT2ACR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIMA_CPT2ACR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_CPT2ACR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIMA_CPT2ACR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMA_OUTAR_DIDL2          (0x1UL << 23) 
#define HRTIM_TIMA_OUTAR_DIDL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMA_OUTAR_CHP2          (0x1UL << 22) 
#define HRTIM_TIMA_OUTAR_CHP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMA_OUTAR_FAULT2          (0x3UL << 20) 
#define HRTIM_TIMA_OUTAR_FAULT2_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define HRTIM_TIMA_OUTAR_IDLES2          (0x1UL << 19) 
#define HRTIM_TIMA_OUTAR_IDLES2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMA_OUTAR_IDLEM2          (0x1UL << 18) 
#define HRTIM_TIMA_OUTAR_IDLEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMA_OUTAR_POL2          (0x1UL << 17) 
#define HRTIM_TIMA_OUTAR_POL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMA_OUTAR_DLYPRT          (0x7UL << 10) 
#define HRTIM_TIMA_OUTAR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIMA_OUTAR_DLYPRTEN          (0x1UL << 9) 
#define HRTIM_TIMA_OUTAR_DLYPRTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMA_OUTAR_DTEN          (0x1UL << 8) 
#define HRTIM_TIMA_OUTAR_DTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMA_OUTAR_DIDL1          (0x1UL << 7) 
#define HRTIM_TIMA_OUTAR_DIDL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMA_OUTAR_CHP1          (0x1UL << 6) 
#define HRTIM_TIMA_OUTAR_CHP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMA_OUTAR_FAULT1          (0x3UL << 4) 
#define HRTIM_TIMA_OUTAR_FAULT1_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define HRTIM_TIMA_OUTAR_IDLES1          (0x1UL << 3) 
#define HRTIM_TIMA_OUTAR_IDLES1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_OUTAR_IDLEM1          (0x1UL << 2) 
#define HRTIM_TIMA_OUTAR_IDLEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_OUTAR_POL1          (0x1UL << 1) 
#define HRTIM_TIMA_OUTAR_POL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_FLTAR_FLTLCK          (0x1UL << 31) 
#define HRTIM_TIMA_FLTAR_FLTLCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMA_FLTAR_FLT5EN          (0x1UL << 4) 
#define HRTIM_TIMA_FLTAR_FLT5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMA_FLTAR_FLT4EN          (0x1UL << 3) 
#define HRTIM_TIMA_FLTAR_FLT4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMA_FLTAR_FLT3EN          (0x1UL << 2) 
#define HRTIM_TIMA_FLTAR_FLT3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMA_FLTAR_FLT2EN          (0x1UL << 1) 
#define HRTIM_TIMA_FLTAR_FLT2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMA_FLTAR_FLT1EN          (0x1UL << 0) 
#define HRTIM_TIMA_FLTAR_FLT1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define HRTIM_TIMA  ((struct HRTIM_TIMA*)(0x40017480UL))



struct HRTIM_TIMB {
  volatile uint32_t TIMBCR;
  volatile const uint32_t TIMBISR;
  volatile uint32_t TIMBICR;
  volatile uint32_t TIMBDIER5;
  volatile uint32_t CNTR;
  volatile uint32_t PERBR;
  volatile uint32_t REPBR;
  volatile uint32_t CMP1BR;
  volatile uint32_t CMP1CBR;
  volatile uint32_t CMP2BR;
  volatile uint32_t CMP3BR;
  volatile uint32_t CMP4BR;
  volatile const uint32_t CPT1BR;
  volatile const uint32_t CPT2BR;
  volatile uint32_t DTBR;
  volatile uint32_t SETB1R;
  volatile uint32_t RSTB1R;
  volatile uint32_t SETB2R;
  volatile uint32_t RSTB2R;
  volatile uint32_t EEFBR1;
  volatile uint32_t EEFBR2;
  volatile uint32_t RSTBR;
  volatile uint32_t CHPBR;
  volatile uint32_t CPT1BCR;
  volatile uint32_t CPT2BCR;
  volatile uint32_t OUTBR;
  volatile uint32_t FLTBR;
};
#define HRTIM_TIMB_TIMBCR_UPDGAT          (0xFUL << 28) 
#define HRTIM_TIMB_TIMBCR_UPDGAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define HRTIM_TIMB_TIMBCR_PREEN          (0x1UL << 27) 
#define HRTIM_TIMB_TIMBCR_PREEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_TIMBCR_DACSYNC          (0x3UL << 25) 
#define HRTIM_TIMB_TIMBCR_DACSYNC_VAL(X) (((uint32_t)(X) & 0x3UL) << 25)
#define HRTIM_TIMB_TIMBCR_MSTU          (0x1UL << 24) 
#define HRTIM_TIMB_TIMBCR_MSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_TIMBCR_TEU          (0x1UL << 23) 
#define HRTIM_TIMB_TIMBCR_TEU_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_TIMBCR_TDU          (0x1UL << 22) 
#define HRTIM_TIMB_TIMBCR_TDU_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_TIMBCR_TCU          (0x1UL << 21) 
#define HRTIM_TIMB_TIMBCR_TCU_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMB_TIMBCR_TBU          (0x1UL << 20) 
#define HRTIM_TIMB_TIMBCR_TBU_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_TIMBCR_TxRSTU          (0x1UL << 18) 
#define HRTIM_TIMB_TIMBCR_TxRSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_TIMBCR_TxREPU          (0x1UL << 17) 
#define HRTIM_TIMB_TIMBCR_TxREPU_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_TIMBCR_DELCMP4          (0x3UL << 14) 
#define HRTIM_TIMB_TIMBCR_DELCMP4_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define HRTIM_TIMB_TIMBCR_DELCMP2          (0x3UL << 12) 
#define HRTIM_TIMB_TIMBCR_DELCMP2_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_TIMB_TIMBCR_SYNCSTRTx          (0x1UL << 11) 
#define HRTIM_TIMB_TIMBCR_SYNCSTRTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_TIMBCR_SYNCRSTx          (0x1UL << 10) 
#define HRTIM_TIMB_TIMBCR_SYNCRSTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_TIMBCR_PSHPLL          (0x1UL << 6) 
#define HRTIM_TIMB_TIMBCR_PSHPLL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_TIMBCR_HALF          (0x1UL << 5) 
#define HRTIM_TIMB_TIMBCR_HALF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMB_TIMBCR_RETRIG          (0x1UL << 4) 
#define HRTIM_TIMB_TIMBCR_RETRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_TIMBCR_CONT          (0x1UL << 3) 
#define HRTIM_TIMB_TIMBCR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_TIMBCR_CK_PSCx          (0x7UL << 0) 
#define HRTIM_TIMB_TIMBCR_CK_PSCx_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define HRTIM_TIMB_TIMBISR_O2STAT          (0x1UL << 19) 
#define HRTIM_TIMB_TIMBISR_O2STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMB_TIMBISR_O1STAT          (0x1UL << 18) 
#define HRTIM_TIMB_TIMBISR_O1STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_TIMBISR_IPPSTAT          (0x1UL << 17) 
#define HRTIM_TIMB_TIMBISR_IPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_TIMBISR_CPPSTAT          (0x1UL << 16) 
#define HRTIM_TIMB_TIMBISR_CPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMB_TIMBISR_DLYPRT          (0x1UL << 14) 
#define HRTIM_TIMB_TIMBISR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_TIMBISR_RST          (0x1UL << 13) 
#define HRTIM_TIMB_TIMBISR_RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_TIMBISR_RSTx2          (0x1UL << 12) 
#define HRTIM_TIMB_TIMBISR_RSTx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_TIMBISR_SETx2          (0x1UL << 11) 
#define HRTIM_TIMB_TIMBISR_SETx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_TIMBISR_RSTx1          (0x1UL << 10) 
#define HRTIM_TIMB_TIMBISR_RSTx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_TIMBISR_SETx1          (0x1UL << 9) 
#define HRTIM_TIMB_TIMBISR_SETx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_TIMBISR_CPT2          (0x1UL << 8) 
#define HRTIM_TIMB_TIMBISR_CPT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_TIMBISR_CPT1          (0x1UL << 7) 
#define HRTIM_TIMB_TIMBISR_CPT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_TIMBISR_UPD          (0x1UL << 6) 
#define HRTIM_TIMB_TIMBISR_UPD_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_TIMBISR_REP          (0x1UL << 4) 
#define HRTIM_TIMB_TIMBISR_REP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_TIMBISR_CMP4          (0x1UL << 3) 
#define HRTIM_TIMB_TIMBISR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_TIMBISR_CMP3          (0x1UL << 2) 
#define HRTIM_TIMB_TIMBISR_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_TIMBISR_CMP2          (0x1UL << 1) 
#define HRTIM_TIMB_TIMBISR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_TIMBISR_CMP1          (0x1UL << 0) 
#define HRTIM_TIMB_TIMBISR_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_TIMBICR_DLYPRTC          (0x1UL << 14) 
#define HRTIM_TIMB_TIMBICR_DLYPRTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_TIMBICR_RSTC          (0x1UL << 13) 
#define HRTIM_TIMB_TIMBICR_RSTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_TIMBICR_RSTx2C          (0x1UL << 12) 
#define HRTIM_TIMB_TIMBICR_RSTx2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_TIMBICR_SET2xC          (0x1UL << 11) 
#define HRTIM_TIMB_TIMBICR_SET2xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_TIMBICR_RSTx1C          (0x1UL << 10) 
#define HRTIM_TIMB_TIMBICR_RSTx1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_TIMBICR_SET1xC          (0x1UL << 9) 
#define HRTIM_TIMB_TIMBICR_SET1xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_TIMBICR_CPT2C          (0x1UL << 8) 
#define HRTIM_TIMB_TIMBICR_CPT2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_TIMBICR_CPT1C          (0x1UL << 7) 
#define HRTIM_TIMB_TIMBICR_CPT1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_TIMBICR_UPDC          (0x1UL << 6) 
#define HRTIM_TIMB_TIMBICR_UPDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_TIMBICR_REPC          (0x1UL << 4) 
#define HRTIM_TIMB_TIMBICR_REPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_TIMBICR_CMP4C          (0x1UL << 3) 
#define HRTIM_TIMB_TIMBICR_CMP4C_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_TIMBICR_CMP3C          (0x1UL << 2) 
#define HRTIM_TIMB_TIMBICR_CMP3C_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_TIMBICR_CMP2C          (0x1UL << 1) 
#define HRTIM_TIMB_TIMBICR_CMP2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_TIMBICR_CMP1C          (0x1UL << 0) 
#define HRTIM_TIMB_TIMBICR_CMP1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_TIMBDIER5_DLYPRTDE          (0x1UL << 30) 
#define HRTIM_TIMB_TIMBDIER5_DLYPRTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_TIMBDIER5_RSTDE          (0x1UL << 29) 
#define HRTIM_TIMB_TIMBDIER5_RSTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMB_TIMBDIER5_RSTx2DE          (0x1UL << 28) 
#define HRTIM_TIMB_TIMBDIER5_RSTx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMB_TIMBDIER5_SETx2DE          (0x1UL << 27) 
#define HRTIM_TIMB_TIMBDIER5_SETx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_TIMBDIER5_RSTx1DE          (0x1UL << 26) 
#define HRTIM_TIMB_TIMBDIER5_RSTx1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMB_TIMBDIER5_SET1xDE          (0x1UL << 25) 
#define HRTIM_TIMB_TIMBDIER5_SET1xDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_TIMBDIER5_CPT2DE          (0x1UL << 24) 
#define HRTIM_TIMB_TIMBDIER5_CPT2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_TIMBDIER5_CPT1DE          (0x1UL << 23) 
#define HRTIM_TIMB_TIMBDIER5_CPT1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_TIMBDIER5_UPDDE          (0x1UL << 22) 
#define HRTIM_TIMB_TIMBDIER5_UPDDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_TIMBDIER5_REPDE          (0x1UL << 20) 
#define HRTIM_TIMB_TIMBDIER5_REPDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_TIMBDIER5_CMP4DE          (0x1UL << 19) 
#define HRTIM_TIMB_TIMBDIER5_CMP4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMB_TIMBDIER5_CMP3DE          (0x1UL << 18) 
#define HRTIM_TIMB_TIMBDIER5_CMP3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_TIMBDIER5_CMP2DE          (0x1UL << 17) 
#define HRTIM_TIMB_TIMBDIER5_CMP2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_TIMBDIER5_CMP1DE          (0x1UL << 16) 
#define HRTIM_TIMB_TIMBDIER5_CMP1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMB_TIMBDIER5_DLYPRTIE          (0x1UL << 14) 
#define HRTIM_TIMB_TIMBDIER5_DLYPRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_TIMBDIER5_RSTIE          (0x1UL << 13) 
#define HRTIM_TIMB_TIMBDIER5_RSTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_TIMBDIER5_RSTx2IE          (0x1UL << 12) 
#define HRTIM_TIMB_TIMBDIER5_RSTx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_TIMBDIER5_SETx2IE          (0x1UL << 11) 
#define HRTIM_TIMB_TIMBDIER5_SETx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_TIMBDIER5_RSTx1IE          (0x1UL << 10) 
#define HRTIM_TIMB_TIMBDIER5_RSTx1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_TIMBDIER5_SET1xIE          (0x1UL << 9) 
#define HRTIM_TIMB_TIMBDIER5_SET1xIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_TIMBDIER5_CPT2IE          (0x1UL << 8) 
#define HRTIM_TIMB_TIMBDIER5_CPT2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_TIMBDIER5_CPT1IE          (0x1UL << 7) 
#define HRTIM_TIMB_TIMBDIER5_CPT1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_TIMBDIER5_UPDIE          (0x1UL << 6) 
#define HRTIM_TIMB_TIMBDIER5_UPDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_TIMBDIER5_REPIE          (0x1UL << 4) 
#define HRTIM_TIMB_TIMBDIER5_REPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_TIMBDIER5_CMP4IE          (0x1UL << 3) 
#define HRTIM_TIMB_TIMBDIER5_CMP4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_TIMBDIER5_CMP3IE          (0x1UL << 2) 
#define HRTIM_TIMB_TIMBDIER5_CMP3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_TIMBDIER5_CMP2IE          (0x1UL << 1) 
#define HRTIM_TIMB_TIMBDIER5_CMP2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_TIMBDIER5_CMP1IE          (0x1UL << 0) 
#define HRTIM_TIMB_TIMBDIER5_CMP1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_CNTR_CNTx          (0xFFFFUL << 0) 
#define HRTIM_TIMB_CNTR_CNTx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_PERBR_PERx          (0xFFFFUL << 0) 
#define HRTIM_TIMB_PERBR_PERx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_REPBR_REPx          (0xFFUL << 0) 
#define HRTIM_TIMB_REPBR_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HRTIM_TIMB_CMP1BR_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIMB_CMP1BR_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_CMP1CBR_REPx          (0xFFUL << 16) 
#define HRTIM_TIMB_CMP1CBR_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define HRTIM_TIMB_CMP1CBR_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIMB_CMP1CBR_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_CMP2BR_CMP2x          (0xFFFFUL << 0) 
#define HRTIM_TIMB_CMP2BR_CMP2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_CMP3BR_CMP3x          (0xFFFFUL << 0) 
#define HRTIM_TIMB_CMP3BR_CMP3x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_CMP4BR_CMP4x          (0xFFFFUL << 0) 
#define HRTIM_TIMB_CMP4BR_CMP4x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_CPT1BR_CPT1x          (0xFFFFUL << 0) 
#define HRTIM_TIMB_CPT1BR_CPT1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_CPT2BR_CPT2x          (0xFFFFUL << 0) 
#define HRTIM_TIMB_CPT2BR_CPT2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMB_DTBR_DTFLKx          (0x1UL << 31) 
#define HRTIM_TIMB_DTBR_DTFLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMB_DTBR_DTFSLKx          (0x1UL << 30) 
#define HRTIM_TIMB_DTBR_DTFSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_DTBR_SDTFx          (0x1UL << 25) 
#define HRTIM_TIMB_DTBR_SDTFx_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_DTBR_DTFx          (0x1FFUL << 16) 
#define HRTIM_TIMB_DTBR_DTFx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 16)
#define HRTIM_TIMB_DTBR_DTRLKx          (0x1UL << 15) 
#define HRTIM_TIMB_DTBR_DTRLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMB_DTBR_DTRSLKx          (0x1UL << 14) 
#define HRTIM_TIMB_DTBR_DTRSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_DTBR_DTPRSC          (0x7UL << 10) 
#define HRTIM_TIMB_DTBR_DTPRSC_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIMB_DTBR_SDTRx          (0x1UL << 9) 
#define HRTIM_TIMB_DTBR_SDTRx_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_DTBR_DTRx          (0x1FFUL << 0) 
#define HRTIM_TIMB_DTBR_DTRx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define HRTIM_TIMB_SETB1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMB_SETB1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMB_SETB1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMB_SETB1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_SETB1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMB_SETB1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMB_SETB1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMB_SETB1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMB_SETB1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMB_SETB1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_SETB1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMB_SETB1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMB_SETB1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMB_SETB1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_SETB1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMB_SETB1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_SETB1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMB_SETB1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_SETB1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMB_SETB1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_SETB1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMB_SETB1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMB_SETB1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMB_SETB1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_SETB1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMB_SETB1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMB_SETB1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMB_SETB1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_SETB1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMB_SETB1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_SETB1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMB_SETB1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMB_SETB1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMB_SETB1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMB_SETB1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMB_SETB1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_SETB1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMB_SETB1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_SETB1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMB_SETB1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_SETB1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMB_SETB1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_SETB1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMB_SETB1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_SETB1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMB_SETB1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_SETB1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMB_SETB1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_SETB1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMB_SETB1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_SETB1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMB_SETB1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_SETB1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMB_SETB1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMB_SETB1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMB_SETB1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_SETB1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMB_SETB1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_SETB1R_PER          (0x1UL << 2) 
#define HRTIM_TIMB_SETB1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_SETB1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMB_SETB1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_SETB1R_SST          (0x1UL << 0) 
#define HRTIM_TIMB_SETB1R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_RSTB1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMB_RSTB1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMB_RSTB1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_RSTB1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMB_RSTB1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMB_RSTB1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_RSTB1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMB_RSTB1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_RSTB1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_RSTB1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_RSTB1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_RSTB1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMB_RSTB1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMB_RSTB1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_RSTB1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMB_RSTB1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_RSTB1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_RSTB1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMB_RSTB1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMB_RSTB1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_RSTB1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_RSTB1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMB_RSTB1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_RSTB1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMB_RSTB1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_RSTB1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMB_RSTB1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_RSTB1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMB_RSTB1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_RSTB1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMB_RSTB1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_RSTB1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMB_RSTB1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_RSTB1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMB_RSTB1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_RSTB1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMB_RSTB1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMB_RSTB1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMB_RSTB1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_RSTB1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMB_RSTB1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_RSTB1R_PER          (0x1UL << 2) 
#define HRTIM_TIMB_RSTB1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_RSTB1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMB_RSTB1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_RSTB1R_SRT          (0x1UL << 0) 
#define HRTIM_TIMB_RSTB1R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_SETB2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMB_SETB2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMB_SETB2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMB_SETB2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_SETB2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMB_SETB2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMB_SETB2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMB_SETB2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMB_SETB2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMB_SETB2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_SETB2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMB_SETB2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMB_SETB2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMB_SETB2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_SETB2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMB_SETB2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_SETB2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMB_SETB2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_SETB2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMB_SETB2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_SETB2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMB_SETB2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMB_SETB2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMB_SETB2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_SETB2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMB_SETB2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMB_SETB2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMB_SETB2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_SETB2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMB_SETB2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_SETB2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMB_SETB2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMB_SETB2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMB_SETB2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMB_SETB2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMB_SETB2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_SETB2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMB_SETB2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_SETB2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMB_SETB2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_SETB2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMB_SETB2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_SETB2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMB_SETB2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_SETB2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMB_SETB2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_SETB2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMB_SETB2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_SETB2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMB_SETB2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_SETB2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMB_SETB2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_SETB2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMB_SETB2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMB_SETB2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMB_SETB2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_SETB2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMB_SETB2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_SETB2R_PER          (0x1UL << 2) 
#define HRTIM_TIMB_SETB2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_SETB2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMB_SETB2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_SETB2R_SST          (0x1UL << 0) 
#define HRTIM_TIMB_SETB2R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_RSTB2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMB_RSTB2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMB_RSTB2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_RSTB2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMB_RSTB2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMB_RSTB2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_RSTB2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMB_RSTB2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_RSTB2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_RSTB2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_RSTB2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_RSTB2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMB_RSTB2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMB_RSTB2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_RSTB2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMB_RSTB2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_RSTB2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_RSTB2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMB_RSTB2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMB_RSTB2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_RSTB2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_RSTB2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMB_RSTB2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_RSTB2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMB_RSTB2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_RSTB2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMB_RSTB2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_RSTB2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMB_RSTB2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_RSTB2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMB_RSTB2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_RSTB2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMB_RSTB2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_RSTB2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMB_RSTB2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_RSTB2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMB_RSTB2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMB_RSTB2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMB_RSTB2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_RSTB2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMB_RSTB2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_RSTB2R_PER          (0x1UL << 2) 
#define HRTIM_TIMB_RSTB2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_RSTB2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMB_RSTB2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_RSTB2R_SRT          (0x1UL << 0) 
#define HRTIM_TIMB_RSTB2R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_EEFBR1_EE5FLTR          (0xFUL << 25) 
#define HRTIM_TIMB_EEFBR1_EE5FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIMB_EEFBR1_EE5LTCH          (0x1UL << 24) 
#define HRTIM_TIMB_EEFBR1_EE5LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_EEFBR1_EE4FLTR          (0xFUL << 19) 
#define HRTIM_TIMB_EEFBR1_EE4FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIMB_EEFBR1_EE4LTCH          (0x1UL << 18) 
#define HRTIM_TIMB_EEFBR1_EE4LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_EEFBR1_EE3FLTR          (0xFUL << 13) 
#define HRTIM_TIMB_EEFBR1_EE3FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIMB_EEFBR1_EE3LTCH          (0x1UL << 12) 
#define HRTIM_TIMB_EEFBR1_EE3LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_EEFBR1_EE2FLTR          (0xFUL << 7) 
#define HRTIM_TIMB_EEFBR1_EE2FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMB_EEFBR1_EE2LTCH          (0x1UL << 6) 
#define HRTIM_TIMB_EEFBR1_EE2LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_EEFBR1_EE1FLTR          (0xFUL << 1) 
#define HRTIM_TIMB_EEFBR1_EE1FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIMB_EEFBR1_EE1LTCH          (0x1UL << 0) 
#define HRTIM_TIMB_EEFBR1_EE1LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_EEFBR2_EE10FLTR          (0xFUL << 25) 
#define HRTIM_TIMB_EEFBR2_EE10FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIMB_EEFBR2_EE10LTCH          (0x1UL << 24) 
#define HRTIM_TIMB_EEFBR2_EE10LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_EEFBR2_EE9FLTR          (0xFUL << 19) 
#define HRTIM_TIMB_EEFBR2_EE9FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIMB_EEFBR2_EE9LTCH          (0x1UL << 18) 
#define HRTIM_TIMB_EEFBR2_EE9LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_EEFBR2_EE8FLTR          (0xFUL << 13) 
#define HRTIM_TIMB_EEFBR2_EE8FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIMB_EEFBR2_EE8LTCH          (0x1UL << 12) 
#define HRTIM_TIMB_EEFBR2_EE8LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_EEFBR2_EE7FLTR          (0xFUL << 7) 
#define HRTIM_TIMB_EEFBR2_EE7FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMB_EEFBR2_EE7LTCH          (0x1UL << 6) 
#define HRTIM_TIMB_EEFBR2_EE7LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_EEFBR2_EE6FLTR          (0xFUL << 1) 
#define HRTIM_TIMB_EEFBR2_EE6FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIMB_EEFBR2_EE6LTCH          (0x1UL << 0) 
#define HRTIM_TIMB_EEFBR2_EE6LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_RSTBR_TIMECMP4          (0x1UL << 30) 
#define HRTIM_TIMB_RSTBR_TIMECMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_RSTBR_TIMECMP2          (0x1UL << 29) 
#define HRTIM_TIMB_RSTBR_TIMECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMB_RSTBR_TIMECMP1          (0x1UL << 28) 
#define HRTIM_TIMB_RSTBR_TIMECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMB_RSTBR_TIMDCMP4          (0x1UL << 27) 
#define HRTIM_TIMB_RSTBR_TIMDCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_RSTBR_TIMDCMP2          (0x1UL << 26) 
#define HRTIM_TIMB_RSTBR_TIMDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMB_RSTBR_TIMDCMP1          (0x1UL << 25) 
#define HRTIM_TIMB_RSTBR_TIMDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_RSTBR_TIMCCMP4          (0x1UL << 24) 
#define HRTIM_TIMB_RSTBR_TIMCCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_RSTBR_TIMCCMP2          (0x1UL << 23) 
#define HRTIM_TIMB_RSTBR_TIMCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_RSTBR_TIMCCMP1          (0x1UL << 22) 
#define HRTIM_TIMB_RSTBR_TIMCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_RSTBR_TIMACMP4          (0x1UL << 21) 
#define HRTIM_TIMB_RSTBR_TIMACMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMB_RSTBR_TIMACMP2          (0x1UL << 20) 
#define HRTIM_TIMB_RSTBR_TIMACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_RSTBR_TIMACMP1          (0x1UL << 19) 
#define HRTIM_TIMB_RSTBR_TIMACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMB_RSTBR_EXTEVNT10          (0x1UL << 18) 
#define HRTIM_TIMB_RSTBR_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_RSTBR_EXTEVNT9          (0x1UL << 17) 
#define HRTIM_TIMB_RSTBR_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_RSTBR_EXTEVNT8          (0x1UL << 16) 
#define HRTIM_TIMB_RSTBR_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMB_RSTBR_EXTEVNT7          (0x1UL << 15) 
#define HRTIM_TIMB_RSTBR_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMB_RSTBR_EXTEVNT6          (0x1UL << 14) 
#define HRTIM_TIMB_RSTBR_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_RSTBR_EXTEVNT5          (0x1UL << 13) 
#define HRTIM_TIMB_RSTBR_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_RSTBR_EXTEVNT4          (0x1UL << 12) 
#define HRTIM_TIMB_RSTBR_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_RSTBR_EXTEVNT3          (0x1UL << 11) 
#define HRTIM_TIMB_RSTBR_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_RSTBR_EXTEVNT2          (0x1UL << 10) 
#define HRTIM_TIMB_RSTBR_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_RSTBR_EXTEVNT1          (0x1UL << 9) 
#define HRTIM_TIMB_RSTBR_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_RSTBR_MSTCMP4          (0x1UL << 8) 
#define HRTIM_TIMB_RSTBR_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_RSTBR_MSTCMP3          (0x1UL << 7) 
#define HRTIM_TIMB_RSTBR_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_RSTBR_MSTCMP2          (0x1UL << 6) 
#define HRTIM_TIMB_RSTBR_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_RSTBR_MSTCMP1          (0x1UL << 5) 
#define HRTIM_TIMB_RSTBR_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMB_RSTBR_MSTPER          (0x1UL << 4) 
#define HRTIM_TIMB_RSTBR_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_RSTBR_CMP4          (0x1UL << 3) 
#define HRTIM_TIMB_RSTBR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_RSTBR_CMP2          (0x1UL << 2) 
#define HRTIM_TIMB_RSTBR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_RSTBR_UPDT          (0x1UL << 1) 
#define HRTIM_TIMB_RSTBR_UPDT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_CHPBR_STRTPW          (0xFUL << 7) 
#define HRTIM_TIMB_CHPBR_STRTPW_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMB_CHPBR_CHPDTY          (0x7UL << 4) 
#define HRTIM_TIMB_CHPBR_CHPDTY_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define HRTIM_TIMB_CHPBR_CHPFRQ          (0xFUL << 0) 
#define HRTIM_TIMB_CHPBR_CHPFRQ_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define HRTIM_TIMB_CPT1BCR_TECMP2          (0x1UL << 31) 
#define HRTIM_TIMB_CPT1BCR_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMB_CPT1BCR_TECMP1          (0x1UL << 30) 
#define HRTIM_TIMB_CPT1BCR_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_CPT1BCR_TE1RST          (0x1UL << 29) 
#define HRTIM_TIMB_CPT1BCR_TE1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMB_CPT1BCR_TE1SET          (0x1UL << 28) 
#define HRTIM_TIMB_CPT1BCR_TE1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMB_CPT1BCR_TDCMP2          (0x1UL << 27) 
#define HRTIM_TIMB_CPT1BCR_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_CPT1BCR_TDCMP1          (0x1UL << 26) 
#define HRTIM_TIMB_CPT1BCR_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMB_CPT1BCR_TD1RST          (0x1UL << 25) 
#define HRTIM_TIMB_CPT1BCR_TD1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_CPT1BCR_TD1SET          (0x1UL << 24) 
#define HRTIM_TIMB_CPT1BCR_TD1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_CPT1BCR_TCCMP2          (0x1UL << 23) 
#define HRTIM_TIMB_CPT1BCR_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_CPT1BCR_TCCMP1          (0x1UL << 22) 
#define HRTIM_TIMB_CPT1BCR_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_CPT1BCR_TC1RST          (0x1UL << 21) 
#define HRTIM_TIMB_CPT1BCR_TC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMB_CPT1BCR_TC1SET          (0x1UL << 20) 
#define HRTIM_TIMB_CPT1BCR_TC1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_CPT1BCR_TACMP2          (0x1UL << 15) 
#define HRTIM_TIMB_CPT1BCR_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMB_CPT1BCR_TACMP1          (0x1UL << 14) 
#define HRTIM_TIMB_CPT1BCR_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_CPT1BCR_TA1RST          (0x1UL << 13) 
#define HRTIM_TIMB_CPT1BCR_TA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_CPT1BCR_TA1SET          (0x1UL << 12) 
#define HRTIM_TIMB_CPT1BCR_TA1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_CPT1BCR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIMB_CPT1BCR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_CPT1BCR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIMB_CPT1BCR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_CPT1BCR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIMB_CPT1BCR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_CPT1BCR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIMB_CPT1BCR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_CPT1BCR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIMB_CPT1BCR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_CPT1BCR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIMB_CPT1BCR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_CPT1BCR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIMB_CPT1BCR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMB_CPT1BCR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIMB_CPT1BCR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_CPT1BCR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIMB_CPT1BCR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_CPT1BCR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIMB_CPT1BCR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_CPT1BCR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIMB_CPT1BCR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_CPT1BCR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIMB_CPT1BCR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_CPT2BCR_TECMP2          (0x1UL << 31) 
#define HRTIM_TIMB_CPT2BCR_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMB_CPT2BCR_TECMP1          (0x1UL << 30) 
#define HRTIM_TIMB_CPT2BCR_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMB_CPT2BCR_TE1RST          (0x1UL << 29) 
#define HRTIM_TIMB_CPT2BCR_TE1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMB_CPT2BCR_TE1SET          (0x1UL << 28) 
#define HRTIM_TIMB_CPT2BCR_TE1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMB_CPT2BCR_TDCMP2          (0x1UL << 27) 
#define HRTIM_TIMB_CPT2BCR_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMB_CPT2BCR_TDCMP1          (0x1UL << 26) 
#define HRTIM_TIMB_CPT2BCR_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMB_CPT2BCR_TD1RST          (0x1UL << 25) 
#define HRTIM_TIMB_CPT2BCR_TD1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMB_CPT2BCR_TD1SET          (0x1UL << 24) 
#define HRTIM_TIMB_CPT2BCR_TD1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMB_CPT2BCR_TCCMP2          (0x1UL << 23) 
#define HRTIM_TIMB_CPT2BCR_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_CPT2BCR_TCCMP1          (0x1UL << 22) 
#define HRTIM_TIMB_CPT2BCR_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_CPT2BCR_TC1RST          (0x1UL << 21) 
#define HRTIM_TIMB_CPT2BCR_TC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMB_CPT2BCR_TC1SET          (0x1UL << 20) 
#define HRTIM_TIMB_CPT2BCR_TC1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMB_CPT2BCR_TACMP2          (0x1UL << 15) 
#define HRTIM_TIMB_CPT2BCR_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMB_CPT2BCR_TACMP1          (0x1UL << 14) 
#define HRTIM_TIMB_CPT2BCR_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMB_CPT2BCR_TA1RST          (0x1UL << 13) 
#define HRTIM_TIMB_CPT2BCR_TA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMB_CPT2BCR_TA1SET          (0x1UL << 12) 
#define HRTIM_TIMB_CPT2BCR_TA1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMB_CPT2BCR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIMB_CPT2BCR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMB_CPT2BCR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIMB_CPT2BCR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMB_CPT2BCR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIMB_CPT2BCR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_CPT2BCR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIMB_CPT2BCR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_CPT2BCR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIMB_CPT2BCR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_CPT2BCR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIMB_CPT2BCR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_CPT2BCR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIMB_CPT2BCR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMB_CPT2BCR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIMB_CPT2BCR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_CPT2BCR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIMB_CPT2BCR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_CPT2BCR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIMB_CPT2BCR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_CPT2BCR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIMB_CPT2BCR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_CPT2BCR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIMB_CPT2BCR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMB_OUTBR_DIDL2          (0x1UL << 23) 
#define HRTIM_TIMB_OUTBR_DIDL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMB_OUTBR_CHP2          (0x1UL << 22) 
#define HRTIM_TIMB_OUTBR_CHP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMB_OUTBR_FAULT2          (0x3UL << 20) 
#define HRTIM_TIMB_OUTBR_FAULT2_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define HRTIM_TIMB_OUTBR_IDLES2          (0x1UL << 19) 
#define HRTIM_TIMB_OUTBR_IDLES2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMB_OUTBR_IDLEM2          (0x1UL << 18) 
#define HRTIM_TIMB_OUTBR_IDLEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMB_OUTBR_POL2          (0x1UL << 17) 
#define HRTIM_TIMB_OUTBR_POL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMB_OUTBR_DLYPRT          (0x7UL << 10) 
#define HRTIM_TIMB_OUTBR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIMB_OUTBR_DLYPRTEN          (0x1UL << 9) 
#define HRTIM_TIMB_OUTBR_DLYPRTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMB_OUTBR_DTEN          (0x1UL << 8) 
#define HRTIM_TIMB_OUTBR_DTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMB_OUTBR_DIDL1          (0x1UL << 7) 
#define HRTIM_TIMB_OUTBR_DIDL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMB_OUTBR_CHP1          (0x1UL << 6) 
#define HRTIM_TIMB_OUTBR_CHP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMB_OUTBR_FAULT1          (0x3UL << 4) 
#define HRTIM_TIMB_OUTBR_FAULT1_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define HRTIM_TIMB_OUTBR_IDLES1          (0x1UL << 3) 
#define HRTIM_TIMB_OUTBR_IDLES1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_OUTBR_IDLEM1          (0x1UL << 2) 
#define HRTIM_TIMB_OUTBR_IDLEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_OUTBR_POL1          (0x1UL << 1) 
#define HRTIM_TIMB_OUTBR_POL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_FLTBR_FLTLCK          (0x1UL << 31) 
#define HRTIM_TIMB_FLTBR_FLTLCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMB_FLTBR_FLT5EN          (0x1UL << 4) 
#define HRTIM_TIMB_FLTBR_FLT5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMB_FLTBR_FLT4EN          (0x1UL << 3) 
#define HRTIM_TIMB_FLTBR_FLT4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMB_FLTBR_FLT3EN          (0x1UL << 2) 
#define HRTIM_TIMB_FLTBR_FLT3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMB_FLTBR_FLT2EN          (0x1UL << 1) 
#define HRTIM_TIMB_FLTBR_FLT2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMB_FLTBR_FLT1EN          (0x1UL << 0) 
#define HRTIM_TIMB_FLTBR_FLT1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define HRTIM_TIMB  ((struct HRTIM_TIMB*)(0x40017500UL))



struct HRTIM_TIMC {
  volatile uint32_t TIMCCR;
  volatile const uint32_t TIMCISR;
  volatile uint32_t TIMCICR;
  volatile uint32_t TIMCDIER5;
  volatile uint32_t CNTCR;
  volatile uint32_t PERCR;
  volatile uint32_t REPCR;
  volatile uint32_t CMP1CR;
  volatile uint32_t CMP1CCR;
  volatile uint32_t CMP2CR;
  volatile uint32_t CMP3CR;
  volatile uint32_t CMP4CR;
  volatile const uint32_t CPT1CR;
  volatile const uint32_t CPT2CR;
  volatile uint32_t DTCR;
  volatile uint32_t SETC1R;
  volatile uint32_t RSTC1R;
  volatile uint32_t SETC2R;
  volatile uint32_t RSTC2R;
  volatile uint32_t EEFCR1;
  volatile uint32_t EEFCR2;
  volatile uint32_t RSTCR;
  volatile uint32_t CHPCR;
  volatile uint32_t CPT1CCR;
  volatile uint32_t CPT2CCR;
  volatile uint32_t OUTCR;
  volatile uint32_t FLTCR;
};
#define HRTIM_TIMC_TIMCCR_UPDGAT          (0xFUL << 28) 
#define HRTIM_TIMC_TIMCCR_UPDGAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define HRTIM_TIMC_TIMCCR_PREEN          (0x1UL << 27) 
#define HRTIM_TIMC_TIMCCR_PREEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_TIMCCR_DACSYNC          (0x3UL << 25) 
#define HRTIM_TIMC_TIMCCR_DACSYNC_VAL(X) (((uint32_t)(X) & 0x3UL) << 25)
#define HRTIM_TIMC_TIMCCR_MSTU          (0x1UL << 24) 
#define HRTIM_TIMC_TIMCCR_MSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_TIMCCR_TEU          (0x1UL << 23) 
#define HRTIM_TIMC_TIMCCR_TEU_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMC_TIMCCR_TDU          (0x1UL << 22) 
#define HRTIM_TIMC_TIMCCR_TDU_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMC_TIMCCR_TCU          (0x1UL << 21) 
#define HRTIM_TIMC_TIMCCR_TCU_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMC_TIMCCR_TBU          (0x1UL << 20) 
#define HRTIM_TIMC_TIMCCR_TBU_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMC_TIMCCR_TxRSTU          (0x1UL << 18) 
#define HRTIM_TIMC_TIMCCR_TxRSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_TIMCCR_TxREPU          (0x1UL << 17) 
#define HRTIM_TIMC_TIMCCR_TxREPU_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_TIMCCR_DELCMP4          (0x3UL << 14) 
#define HRTIM_TIMC_TIMCCR_DELCMP4_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define HRTIM_TIMC_TIMCCR_DELCMP2          (0x3UL << 12) 
#define HRTIM_TIMC_TIMCCR_DELCMP2_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_TIMC_TIMCCR_SYNCSTRTx          (0x1UL << 11) 
#define HRTIM_TIMC_TIMCCR_SYNCSTRTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_TIMCCR_SYNCRSTx          (0x1UL << 10) 
#define HRTIM_TIMC_TIMCCR_SYNCRSTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_TIMCCR_PSHPLL          (0x1UL << 6) 
#define HRTIM_TIMC_TIMCCR_PSHPLL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_TIMCCR_HALF          (0x1UL << 5) 
#define HRTIM_TIMC_TIMCCR_HALF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMC_TIMCCR_RETRIG          (0x1UL << 4) 
#define HRTIM_TIMC_TIMCCR_RETRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_TIMCCR_CONT          (0x1UL << 3) 
#define HRTIM_TIMC_TIMCCR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_TIMCCR_CK_PSCx          (0x7UL << 0) 
#define HRTIM_TIMC_TIMCCR_CK_PSCx_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define HRTIM_TIMC_TIMCISR_O2STAT          (0x1UL << 19) 
#define HRTIM_TIMC_TIMCISR_O2STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_TIMCISR_O1STAT          (0x1UL << 18) 
#define HRTIM_TIMC_TIMCISR_O1STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_TIMCISR_IPPSTAT          (0x1UL << 17) 
#define HRTIM_TIMC_TIMCISR_IPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_TIMCISR_CPPSTAT          (0x1UL << 16) 
#define HRTIM_TIMC_TIMCISR_CPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_TIMCISR_DLYPRT          (0x1UL << 14) 
#define HRTIM_TIMC_TIMCISR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_TIMCISR_RST          (0x1UL << 13) 
#define HRTIM_TIMC_TIMCISR_RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_TIMCISR_RSTx2          (0x1UL << 12) 
#define HRTIM_TIMC_TIMCISR_RSTx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_TIMCISR_SETx2          (0x1UL << 11) 
#define HRTIM_TIMC_TIMCISR_SETx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_TIMCISR_RSTx1          (0x1UL << 10) 
#define HRTIM_TIMC_TIMCISR_RSTx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_TIMCISR_SETx1          (0x1UL << 9) 
#define HRTIM_TIMC_TIMCISR_SETx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_TIMCISR_CPT2          (0x1UL << 8) 
#define HRTIM_TIMC_TIMCISR_CPT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_TIMCISR_CPT1          (0x1UL << 7) 
#define HRTIM_TIMC_TIMCISR_CPT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_TIMCISR_UPD          (0x1UL << 6) 
#define HRTIM_TIMC_TIMCISR_UPD_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_TIMCISR_REP          (0x1UL << 4) 
#define HRTIM_TIMC_TIMCISR_REP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_TIMCISR_CMP4          (0x1UL << 3) 
#define HRTIM_TIMC_TIMCISR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_TIMCISR_CMP3          (0x1UL << 2) 
#define HRTIM_TIMC_TIMCISR_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_TIMCISR_CMP2          (0x1UL << 1) 
#define HRTIM_TIMC_TIMCISR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_TIMCISR_CMP1          (0x1UL << 0) 
#define HRTIM_TIMC_TIMCISR_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_TIMCICR_DLYPRTC          (0x1UL << 14) 
#define HRTIM_TIMC_TIMCICR_DLYPRTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_TIMCICR_RSTC          (0x1UL << 13) 
#define HRTIM_TIMC_TIMCICR_RSTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_TIMCICR_RSTx2C          (0x1UL << 12) 
#define HRTIM_TIMC_TIMCICR_RSTx2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_TIMCICR_SET2xC          (0x1UL << 11) 
#define HRTIM_TIMC_TIMCICR_SET2xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_TIMCICR_RSTx1C          (0x1UL << 10) 
#define HRTIM_TIMC_TIMCICR_RSTx1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_TIMCICR_SET1xC          (0x1UL << 9) 
#define HRTIM_TIMC_TIMCICR_SET1xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_TIMCICR_CPT2C          (0x1UL << 8) 
#define HRTIM_TIMC_TIMCICR_CPT2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_TIMCICR_CPT1C          (0x1UL << 7) 
#define HRTIM_TIMC_TIMCICR_CPT1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_TIMCICR_UPDC          (0x1UL << 6) 
#define HRTIM_TIMC_TIMCICR_UPDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_TIMCICR_REPC          (0x1UL << 4) 
#define HRTIM_TIMC_TIMCICR_REPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_TIMCICR_CMP4C          (0x1UL << 3) 
#define HRTIM_TIMC_TIMCICR_CMP4C_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_TIMCICR_CMP3C          (0x1UL << 2) 
#define HRTIM_TIMC_TIMCICR_CMP3C_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_TIMCICR_CMP2C          (0x1UL << 1) 
#define HRTIM_TIMC_TIMCICR_CMP2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_TIMCICR_CMP1C          (0x1UL << 0) 
#define HRTIM_TIMC_TIMCICR_CMP1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_TIMCDIER5_DLYPRTDE          (0x1UL << 30) 
#define HRTIM_TIMC_TIMCDIER5_DLYPRTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_TIMCDIER5_RSTDE          (0x1UL << 29) 
#define HRTIM_TIMC_TIMCDIER5_RSTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMC_TIMCDIER5_RSTx2DE          (0x1UL << 28) 
#define HRTIM_TIMC_TIMCDIER5_RSTx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMC_TIMCDIER5_SETx2DE          (0x1UL << 27) 
#define HRTIM_TIMC_TIMCDIER5_SETx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_TIMCDIER5_RSTx1DE          (0x1UL << 26) 
#define HRTIM_TIMC_TIMCDIER5_RSTx1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMC_TIMCDIER5_SET1xDE          (0x1UL << 25) 
#define HRTIM_TIMC_TIMCDIER5_SET1xDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_TIMCDIER5_CPT2DE          (0x1UL << 24) 
#define HRTIM_TIMC_TIMCDIER5_CPT2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_TIMCDIER5_CPT1DE          (0x1UL << 23) 
#define HRTIM_TIMC_TIMCDIER5_CPT1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMC_TIMCDIER5_UPDDE          (0x1UL << 22) 
#define HRTIM_TIMC_TIMCDIER5_UPDDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMC_TIMCDIER5_REPDE          (0x1UL << 20) 
#define HRTIM_TIMC_TIMCDIER5_REPDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMC_TIMCDIER5_CMP4DE          (0x1UL << 19) 
#define HRTIM_TIMC_TIMCDIER5_CMP4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_TIMCDIER5_CMP3DE          (0x1UL << 18) 
#define HRTIM_TIMC_TIMCDIER5_CMP3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_TIMCDIER5_CMP2DE          (0x1UL << 17) 
#define HRTIM_TIMC_TIMCDIER5_CMP2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_TIMCDIER5_CMP1DE          (0x1UL << 16) 
#define HRTIM_TIMC_TIMCDIER5_CMP1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_TIMCDIER5_DLYPRTIE          (0x1UL << 14) 
#define HRTIM_TIMC_TIMCDIER5_DLYPRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_TIMCDIER5_RSTIE          (0x1UL << 13) 
#define HRTIM_TIMC_TIMCDIER5_RSTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_TIMCDIER5_RSTx2IE          (0x1UL << 12) 
#define HRTIM_TIMC_TIMCDIER5_RSTx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_TIMCDIER5_SETx2IE          (0x1UL << 11) 
#define HRTIM_TIMC_TIMCDIER5_SETx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_TIMCDIER5_RSTx1IE          (0x1UL << 10) 
#define HRTIM_TIMC_TIMCDIER5_RSTx1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_TIMCDIER5_SET1xIE          (0x1UL << 9) 
#define HRTIM_TIMC_TIMCDIER5_SET1xIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_TIMCDIER5_CPT2IE          (0x1UL << 8) 
#define HRTIM_TIMC_TIMCDIER5_CPT2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_TIMCDIER5_CPT1IE          (0x1UL << 7) 
#define HRTIM_TIMC_TIMCDIER5_CPT1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_TIMCDIER5_UPDIE          (0x1UL << 6) 
#define HRTIM_TIMC_TIMCDIER5_UPDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_TIMCDIER5_REPIE          (0x1UL << 4) 
#define HRTIM_TIMC_TIMCDIER5_REPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_TIMCDIER5_CMP4IE          (0x1UL << 3) 
#define HRTIM_TIMC_TIMCDIER5_CMP4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_TIMCDIER5_CMP3IE          (0x1UL << 2) 
#define HRTIM_TIMC_TIMCDIER5_CMP3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_TIMCDIER5_CMP2IE          (0x1UL << 1) 
#define HRTIM_TIMC_TIMCDIER5_CMP2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_TIMCDIER5_CMP1IE          (0x1UL << 0) 
#define HRTIM_TIMC_TIMCDIER5_CMP1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_CNTCR_CNTx          (0xFFFFUL << 0) 
#define HRTIM_TIMC_CNTCR_CNTx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_PERCR_PERx          (0xFFFFUL << 0) 
#define HRTIM_TIMC_PERCR_PERx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_REPCR_REPx          (0xFFUL << 0) 
#define HRTIM_TIMC_REPCR_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HRTIM_TIMC_CMP1CR_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIMC_CMP1CR_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_CMP1CCR_REPx          (0xFFUL << 16) 
#define HRTIM_TIMC_CMP1CCR_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define HRTIM_TIMC_CMP1CCR_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIMC_CMP1CCR_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_CMP2CR_CMP2x          (0xFFFFUL << 0) 
#define HRTIM_TIMC_CMP2CR_CMP2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_CMP3CR_CMP3x          (0xFFFFUL << 0) 
#define HRTIM_TIMC_CMP3CR_CMP3x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_CMP4CR_CMP4x          (0xFFFFUL << 0) 
#define HRTIM_TIMC_CMP4CR_CMP4x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_CPT1CR_CPT1x          (0xFFFFUL << 0) 
#define HRTIM_TIMC_CPT1CR_CPT1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_CPT2CR_CPT2x          (0xFFFFUL << 0) 
#define HRTIM_TIMC_CPT2CR_CPT2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMC_DTCR_DTFLKx          (0x1UL << 31) 
#define HRTIM_TIMC_DTCR_DTFLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMC_DTCR_DTFSLKx          (0x1UL << 30) 
#define HRTIM_TIMC_DTCR_DTFSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_DTCR_SDTFx          (0x1UL << 25) 
#define HRTIM_TIMC_DTCR_SDTFx_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_DTCR_DTFx          (0x1FFUL << 16) 
#define HRTIM_TIMC_DTCR_DTFx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 16)
#define HRTIM_TIMC_DTCR_DTRLKx          (0x1UL << 15) 
#define HRTIM_TIMC_DTCR_DTRLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMC_DTCR_DTRSLKx          (0x1UL << 14) 
#define HRTIM_TIMC_DTCR_DTRSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_DTCR_DTPRSC          (0x7UL << 10) 
#define HRTIM_TIMC_DTCR_DTPRSC_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIMC_DTCR_SDTRx          (0x1UL << 9) 
#define HRTIM_TIMC_DTCR_SDTRx_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_DTCR_DTRx          (0x1FFUL << 0) 
#define HRTIM_TIMC_DTCR_DTRx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define HRTIM_TIMC_SETC1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMC_SETC1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMC_SETC1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMC_SETC1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_SETC1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMC_SETC1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMC_SETC1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMC_SETC1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMC_SETC1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMC_SETC1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_SETC1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMC_SETC1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMC_SETC1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMC_SETC1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_SETC1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMC_SETC1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_SETC1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMC_SETC1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMC_SETC1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMC_SETC1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMC_SETC1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMC_SETC1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMC_SETC1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMC_SETC1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMC_SETC1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMC_SETC1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_SETC1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMC_SETC1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_SETC1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMC_SETC1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_SETC1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMC_SETC1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_SETC1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMC_SETC1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMC_SETC1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMC_SETC1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_SETC1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMC_SETC1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_SETC1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMC_SETC1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_SETC1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMC_SETC1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_SETC1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMC_SETC1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_SETC1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMC_SETC1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_SETC1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMC_SETC1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_SETC1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMC_SETC1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_SETC1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMC_SETC1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_SETC1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMC_SETC1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMC_SETC1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMC_SETC1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_SETC1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMC_SETC1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_SETC1R_PER          (0x1UL << 2) 
#define HRTIM_TIMC_SETC1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_SETC1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMC_SETC1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_SETC1R_SST          (0x1UL << 0) 
#define HRTIM_TIMC_SETC1R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_RSTC1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMC_RSTC1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMC_RSTC1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_RSTC1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMC_RSTC1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMC_RSTC1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_RSTC1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMC_RSTC1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_RSTC1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_RSTC1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMC_RSTC1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMC_RSTC1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMC_RSTC1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMC_RSTC1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMC_RSTC1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_RSTC1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_RSTC1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_RSTC1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_RSTC1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMC_RSTC1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_RSTC1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_RSTC1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMC_RSTC1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_RSTC1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMC_RSTC1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_RSTC1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMC_RSTC1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_RSTC1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMC_RSTC1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_RSTC1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMC_RSTC1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_RSTC1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMC_RSTC1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_RSTC1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMC_RSTC1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_RSTC1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMC_RSTC1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMC_RSTC1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMC_RSTC1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_RSTC1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMC_RSTC1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_RSTC1R_PER          (0x1UL << 2) 
#define HRTIM_TIMC_RSTC1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_RSTC1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMC_RSTC1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_RSTC1R_SRT          (0x1UL << 0) 
#define HRTIM_TIMC_RSTC1R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_SETC2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMC_SETC2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMC_SETC2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMC_SETC2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_SETC2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMC_SETC2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMC_SETC2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMC_SETC2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMC_SETC2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMC_SETC2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_SETC2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMC_SETC2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMC_SETC2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMC_SETC2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_SETC2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMC_SETC2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_SETC2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMC_SETC2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMC_SETC2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMC_SETC2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMC_SETC2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMC_SETC2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMC_SETC2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMC_SETC2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMC_SETC2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMC_SETC2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_SETC2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMC_SETC2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_SETC2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMC_SETC2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_SETC2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMC_SETC2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_SETC2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMC_SETC2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMC_SETC2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMC_SETC2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_SETC2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMC_SETC2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_SETC2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMC_SETC2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_SETC2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMC_SETC2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_SETC2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMC_SETC2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_SETC2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMC_SETC2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_SETC2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMC_SETC2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_SETC2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMC_SETC2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_SETC2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMC_SETC2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_SETC2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMC_SETC2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMC_SETC2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMC_SETC2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_SETC2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMC_SETC2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_SETC2R_PER          (0x1UL << 2) 
#define HRTIM_TIMC_SETC2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_SETC2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMC_SETC2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_SETC2R_SST          (0x1UL << 0) 
#define HRTIM_TIMC_SETC2R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_RSTC2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMC_RSTC2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMC_RSTC2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_RSTC2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMC_RSTC2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMC_RSTC2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_RSTC2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMC_RSTC2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_RSTC2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_RSTC2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMC_RSTC2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMC_RSTC2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMC_RSTC2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMC_RSTC2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMC_RSTC2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_RSTC2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_RSTC2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_RSTC2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_RSTC2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMC_RSTC2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_RSTC2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_RSTC2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMC_RSTC2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_RSTC2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMC_RSTC2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_RSTC2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMC_RSTC2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_RSTC2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMC_RSTC2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_RSTC2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMC_RSTC2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_RSTC2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMC_RSTC2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_RSTC2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMC_RSTC2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_RSTC2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMC_RSTC2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMC_RSTC2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMC_RSTC2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_RSTC2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMC_RSTC2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_RSTC2R_PER          (0x1UL << 2) 
#define HRTIM_TIMC_RSTC2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_RSTC2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMC_RSTC2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_RSTC2R_SRT          (0x1UL << 0) 
#define HRTIM_TIMC_RSTC2R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_EEFCR1_EE5FLTR          (0xFUL << 25) 
#define HRTIM_TIMC_EEFCR1_EE5FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIMC_EEFCR1_EE5LTCH          (0x1UL << 24) 
#define HRTIM_TIMC_EEFCR1_EE5LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_EEFCR1_EE4FLTR          (0xFUL << 19) 
#define HRTIM_TIMC_EEFCR1_EE4FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIMC_EEFCR1_EE4LTCH          (0x1UL << 18) 
#define HRTIM_TIMC_EEFCR1_EE4LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_EEFCR1_EE3FLTR          (0xFUL << 13) 
#define HRTIM_TIMC_EEFCR1_EE3FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIMC_EEFCR1_EE3LTCH          (0x1UL << 12) 
#define HRTIM_TIMC_EEFCR1_EE3LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_EEFCR1_EE2FLTR          (0xFUL << 7) 
#define HRTIM_TIMC_EEFCR1_EE2FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMC_EEFCR1_EE2LTCH          (0x1UL << 6) 
#define HRTIM_TIMC_EEFCR1_EE2LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_EEFCR1_EE1FLTR          (0xFUL << 1) 
#define HRTIM_TIMC_EEFCR1_EE1FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIMC_EEFCR1_EE1LTCH          (0x1UL << 0) 
#define HRTIM_TIMC_EEFCR1_EE1LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_EEFCR2_EE10FLTR          (0xFUL << 25) 
#define HRTIM_TIMC_EEFCR2_EE10FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIMC_EEFCR2_EE10LTCH          (0x1UL << 24) 
#define HRTIM_TIMC_EEFCR2_EE10LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_EEFCR2_EE9FLTR          (0xFUL << 19) 
#define HRTIM_TIMC_EEFCR2_EE9FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIMC_EEFCR2_EE9LTCH          (0x1UL << 18) 
#define HRTIM_TIMC_EEFCR2_EE9LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_EEFCR2_EE8FLTR          (0xFUL << 13) 
#define HRTIM_TIMC_EEFCR2_EE8FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIMC_EEFCR2_EE8LTCH          (0x1UL << 12) 
#define HRTIM_TIMC_EEFCR2_EE8LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_EEFCR2_EE7FLTR          (0xFUL << 7) 
#define HRTIM_TIMC_EEFCR2_EE7FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMC_EEFCR2_EE7LTCH          (0x1UL << 6) 
#define HRTIM_TIMC_EEFCR2_EE7LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_EEFCR2_EE6FLTR          (0xFUL << 1) 
#define HRTIM_TIMC_EEFCR2_EE6FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIMC_EEFCR2_EE6LTCH          (0x1UL << 0) 
#define HRTIM_TIMC_EEFCR2_EE6LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_RSTCR_TIMECMP4          (0x1UL << 30) 
#define HRTIM_TIMC_RSTCR_TIMECMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_RSTCR_TIMECMP2          (0x1UL << 29) 
#define HRTIM_TIMC_RSTCR_TIMECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMC_RSTCR_TIMECMP1          (0x1UL << 28) 
#define HRTIM_TIMC_RSTCR_TIMECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMC_RSTCR_TIMDCMP4          (0x1UL << 27) 
#define HRTIM_TIMC_RSTCR_TIMDCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_RSTCR_TIMDCMP2          (0x1UL << 26) 
#define HRTIM_TIMC_RSTCR_TIMDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMC_RSTCR_TIMDCMP1          (0x1UL << 25) 
#define HRTIM_TIMC_RSTCR_TIMDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_RSTCR_TIMBCMP4          (0x1UL << 24) 
#define HRTIM_TIMC_RSTCR_TIMBCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_RSTCR_TIMBCMP2          (0x1UL << 23) 
#define HRTIM_TIMC_RSTCR_TIMBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMC_RSTCR_TIMBCMP1          (0x1UL << 22) 
#define HRTIM_TIMC_RSTCR_TIMBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMC_RSTCR_TIMACMP4          (0x1UL << 21) 
#define HRTIM_TIMC_RSTCR_TIMACMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMC_RSTCR_TIMACMP2          (0x1UL << 20) 
#define HRTIM_TIMC_RSTCR_TIMACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMC_RSTCR_TIMACMP1          (0x1UL << 19) 
#define HRTIM_TIMC_RSTCR_TIMACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_RSTCR_EXTEVNT10          (0x1UL << 18) 
#define HRTIM_TIMC_RSTCR_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_RSTCR_EXTEVNT9          (0x1UL << 17) 
#define HRTIM_TIMC_RSTCR_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_RSTCR_EXTEVNT8          (0x1UL << 16) 
#define HRTIM_TIMC_RSTCR_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_RSTCR_EXTEVNT7          (0x1UL << 15) 
#define HRTIM_TIMC_RSTCR_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMC_RSTCR_EXTEVNT6          (0x1UL << 14) 
#define HRTIM_TIMC_RSTCR_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_RSTCR_EXTEVNT5          (0x1UL << 13) 
#define HRTIM_TIMC_RSTCR_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_RSTCR_EXTEVNT4          (0x1UL << 12) 
#define HRTIM_TIMC_RSTCR_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_RSTCR_EXTEVNT3          (0x1UL << 11) 
#define HRTIM_TIMC_RSTCR_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_RSTCR_EXTEVNT2          (0x1UL << 10) 
#define HRTIM_TIMC_RSTCR_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_RSTCR_EXTEVNT1          (0x1UL << 9) 
#define HRTIM_TIMC_RSTCR_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_RSTCR_MSTCMP4          (0x1UL << 8) 
#define HRTIM_TIMC_RSTCR_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_RSTCR_MSTCMP3          (0x1UL << 7) 
#define HRTIM_TIMC_RSTCR_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_RSTCR_MSTCMP2          (0x1UL << 6) 
#define HRTIM_TIMC_RSTCR_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_RSTCR_MSTCMP1          (0x1UL << 5) 
#define HRTIM_TIMC_RSTCR_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMC_RSTCR_MSTPER          (0x1UL << 4) 
#define HRTIM_TIMC_RSTCR_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_RSTCR_CMP4          (0x1UL << 3) 
#define HRTIM_TIMC_RSTCR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_RSTCR_CMP2          (0x1UL << 2) 
#define HRTIM_TIMC_RSTCR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_RSTCR_UPDT          (0x1UL << 1) 
#define HRTIM_TIMC_RSTCR_UPDT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_CHPCR_STRTPW          (0xFUL << 7) 
#define HRTIM_TIMC_CHPCR_STRTPW_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMC_CHPCR_CHPDTY          (0x7UL << 4) 
#define HRTIM_TIMC_CHPCR_CHPDTY_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define HRTIM_TIMC_CHPCR_CHPFRQ          (0xFUL << 0) 
#define HRTIM_TIMC_CHPCR_CHPFRQ_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define HRTIM_TIMC_CPT1CCR_TECMP2          (0x1UL << 31) 
#define HRTIM_TIMC_CPT1CCR_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMC_CPT1CCR_TECMP1          (0x1UL << 30) 
#define HRTIM_TIMC_CPT1CCR_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_CPT1CCR_TE1RST          (0x1UL << 29) 
#define HRTIM_TIMC_CPT1CCR_TE1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMC_CPT1CCR_TE1SET          (0x1UL << 28) 
#define HRTIM_TIMC_CPT1CCR_TE1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMC_CPT1CCR_TDCMP2          (0x1UL << 27) 
#define HRTIM_TIMC_CPT1CCR_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_CPT1CCR_TDCMP1          (0x1UL << 26) 
#define HRTIM_TIMC_CPT1CCR_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMC_CPT1CCR_TD1RST          (0x1UL << 25) 
#define HRTIM_TIMC_CPT1CCR_TD1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_CPT1CCR_TD1SET          (0x1UL << 24) 
#define HRTIM_TIMC_CPT1CCR_TD1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_CPT1CCR_TBCMP2          (0x1UL << 19) 
#define HRTIM_TIMC_CPT1CCR_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_CPT1CCR_TBCMP1          (0x1UL << 18) 
#define HRTIM_TIMC_CPT1CCR_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_CPT1CCR_TB1RST          (0x1UL << 17) 
#define HRTIM_TIMC_CPT1CCR_TB1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_CPT1CCR_TB1SET          (0x1UL << 16) 
#define HRTIM_TIMC_CPT1CCR_TB1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_CPT1CCR_TACMP2          (0x1UL << 15) 
#define HRTIM_TIMC_CPT1CCR_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMC_CPT1CCR_TACMP1          (0x1UL << 14) 
#define HRTIM_TIMC_CPT1CCR_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_CPT1CCR_TA1RST          (0x1UL << 13) 
#define HRTIM_TIMC_CPT1CCR_TA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_CPT1CCR_TA1SET          (0x1UL << 12) 
#define HRTIM_TIMC_CPT1CCR_TA1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_CPT1CCR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIMC_CPT1CCR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_CPT1CCR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIMC_CPT1CCR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_CPT1CCR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIMC_CPT1CCR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_CPT1CCR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIMC_CPT1CCR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_CPT1CCR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIMC_CPT1CCR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_CPT1CCR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIMC_CPT1CCR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_CPT1CCR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIMC_CPT1CCR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMC_CPT1CCR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIMC_CPT1CCR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_CPT1CCR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIMC_CPT1CCR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_CPT1CCR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIMC_CPT1CCR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_CPT1CCR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIMC_CPT1CCR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_CPT1CCR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIMC_CPT1CCR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_CPT2CCR_TECMP2          (0x1UL << 31) 
#define HRTIM_TIMC_CPT2CCR_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMC_CPT2CCR_TECMP1          (0x1UL << 30) 
#define HRTIM_TIMC_CPT2CCR_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMC_CPT2CCR_TE1RST          (0x1UL << 29) 
#define HRTIM_TIMC_CPT2CCR_TE1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMC_CPT2CCR_TE1SET          (0x1UL << 28) 
#define HRTIM_TIMC_CPT2CCR_TE1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMC_CPT2CCR_TDCMP2          (0x1UL << 27) 
#define HRTIM_TIMC_CPT2CCR_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMC_CPT2CCR_TDCMP1          (0x1UL << 26) 
#define HRTIM_TIMC_CPT2CCR_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMC_CPT2CCR_TD1RST          (0x1UL << 25) 
#define HRTIM_TIMC_CPT2CCR_TD1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMC_CPT2CCR_TD1SET          (0x1UL << 24) 
#define HRTIM_TIMC_CPT2CCR_TD1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMC_CPT2CCR_TBCMP2          (0x1UL << 19) 
#define HRTIM_TIMC_CPT2CCR_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_CPT2CCR_TBCMP1          (0x1UL << 18) 
#define HRTIM_TIMC_CPT2CCR_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_CPT2CCR_TB1RST          (0x1UL << 17) 
#define HRTIM_TIMC_CPT2CCR_TB1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_CPT2CCR_TB1SET          (0x1UL << 16) 
#define HRTIM_TIMC_CPT2CCR_TB1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMC_CPT2CCR_TACMP2          (0x1UL << 15) 
#define HRTIM_TIMC_CPT2CCR_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMC_CPT2CCR_TACMP1          (0x1UL << 14) 
#define HRTIM_TIMC_CPT2CCR_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMC_CPT2CCR_TA1RST          (0x1UL << 13) 
#define HRTIM_TIMC_CPT2CCR_TA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMC_CPT2CCR_TA1SET          (0x1UL << 12) 
#define HRTIM_TIMC_CPT2CCR_TA1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMC_CPT2CCR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIMC_CPT2CCR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMC_CPT2CCR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIMC_CPT2CCR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMC_CPT2CCR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIMC_CPT2CCR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_CPT2CCR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIMC_CPT2CCR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_CPT2CCR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIMC_CPT2CCR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_CPT2CCR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIMC_CPT2CCR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_CPT2CCR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIMC_CPT2CCR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMC_CPT2CCR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIMC_CPT2CCR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_CPT2CCR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIMC_CPT2CCR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_CPT2CCR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIMC_CPT2CCR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_CPT2CCR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIMC_CPT2CCR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_CPT2CCR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIMC_CPT2CCR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMC_OUTCR_DIDL2          (0x1UL << 23) 
#define HRTIM_TIMC_OUTCR_DIDL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMC_OUTCR_CHP2          (0x1UL << 22) 
#define HRTIM_TIMC_OUTCR_CHP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMC_OUTCR_FAULT2          (0x3UL << 20) 
#define HRTIM_TIMC_OUTCR_FAULT2_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define HRTIM_TIMC_OUTCR_IDLES2          (0x1UL << 19) 
#define HRTIM_TIMC_OUTCR_IDLES2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMC_OUTCR_IDLEM2          (0x1UL << 18) 
#define HRTIM_TIMC_OUTCR_IDLEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMC_OUTCR_POL2          (0x1UL << 17) 
#define HRTIM_TIMC_OUTCR_POL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMC_OUTCR_DLYPRT          (0x7UL << 10) 
#define HRTIM_TIMC_OUTCR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIMC_OUTCR_DLYPRTEN          (0x1UL << 9) 
#define HRTIM_TIMC_OUTCR_DLYPRTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMC_OUTCR_DTEN          (0x1UL << 8) 
#define HRTIM_TIMC_OUTCR_DTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMC_OUTCR_DIDL1          (0x1UL << 7) 
#define HRTIM_TIMC_OUTCR_DIDL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMC_OUTCR_CHP1          (0x1UL << 6) 
#define HRTIM_TIMC_OUTCR_CHP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMC_OUTCR_FAULT1          (0x3UL << 4) 
#define HRTIM_TIMC_OUTCR_FAULT1_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define HRTIM_TIMC_OUTCR_IDLES1          (0x1UL << 3) 
#define HRTIM_TIMC_OUTCR_IDLES1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_OUTCR_IDLEM1          (0x1UL << 2) 
#define HRTIM_TIMC_OUTCR_IDLEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_OUTCR_POL1          (0x1UL << 1) 
#define HRTIM_TIMC_OUTCR_POL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_FLTCR_FLTLCK          (0x1UL << 31) 
#define HRTIM_TIMC_FLTCR_FLTLCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMC_FLTCR_FLT5EN          (0x1UL << 4) 
#define HRTIM_TIMC_FLTCR_FLT5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMC_FLTCR_FLT4EN          (0x1UL << 3) 
#define HRTIM_TIMC_FLTCR_FLT4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMC_FLTCR_FLT3EN          (0x1UL << 2) 
#define HRTIM_TIMC_FLTCR_FLT3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMC_FLTCR_FLT2EN          (0x1UL << 1) 
#define HRTIM_TIMC_FLTCR_FLT2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMC_FLTCR_FLT1EN          (0x1UL << 0) 
#define HRTIM_TIMC_FLTCR_FLT1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define HRTIM_TIMC  ((struct HRTIM_TIMC*)(0x40017580UL))



struct HRTIM_TIMD {
  volatile uint32_t TIMDCR;
  volatile const uint32_t TIMDISR;
  volatile uint32_t TIMDICR;
  volatile uint32_t TIMDDIER5;
  volatile uint32_t CNTDR;
  volatile uint32_t PERDR;
  volatile uint32_t REPDR;
  volatile uint32_t CMP1DR;
  volatile uint32_t CMP1CDR;
  volatile uint32_t CMP2DR;
  volatile uint32_t CMP3DR;
  volatile uint32_t CMP4DR;
  volatile const uint32_t CPT1DR;
  volatile const uint32_t CPT2DR;
  volatile uint32_t DTDR;
  volatile uint32_t SETD1R;
  volatile uint32_t RSTD1R;
  volatile uint32_t SETD2R;
  volatile uint32_t RSTD2R;
  volatile uint32_t EEFDR1;
  volatile uint32_t EEFDR2;
  volatile uint32_t RSTDR;
  volatile uint32_t CHPDR;
  volatile uint32_t CPT1DCR;
  volatile uint32_t CPT2DCR;
  volatile uint32_t OUTDR;
  volatile uint32_t FLTDR;
};
#define HRTIM_TIMD_TIMDCR_UPDGAT          (0xFUL << 28) 
#define HRTIM_TIMD_TIMDCR_UPDGAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define HRTIM_TIMD_TIMDCR_PREEN          (0x1UL << 27) 
#define HRTIM_TIMD_TIMDCR_PREEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMD_TIMDCR_DACSYNC          (0x3UL << 25) 
#define HRTIM_TIMD_TIMDCR_DACSYNC_VAL(X) (((uint32_t)(X) & 0x3UL) << 25)
#define HRTIM_TIMD_TIMDCR_MSTU          (0x1UL << 24) 
#define HRTIM_TIMD_TIMDCR_MSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_TIMDCR_TEU          (0x1UL << 23) 
#define HRTIM_TIMD_TIMDCR_TEU_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_TIMDCR_TDU          (0x1UL << 22) 
#define HRTIM_TIMD_TIMDCR_TDU_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_TIMDCR_TCU          (0x1UL << 21) 
#define HRTIM_TIMD_TIMDCR_TCU_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMD_TIMDCR_TBU          (0x1UL << 20) 
#define HRTIM_TIMD_TIMDCR_TBU_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_TIMDCR_TxRSTU          (0x1UL << 18) 
#define HRTIM_TIMD_TIMDCR_TxRSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_TIMDCR_TxREPU          (0x1UL << 17) 
#define HRTIM_TIMD_TIMDCR_TxREPU_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_TIMDCR_DELCMP4          (0x3UL << 14) 
#define HRTIM_TIMD_TIMDCR_DELCMP4_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define HRTIM_TIMD_TIMDCR_DELCMP2          (0x3UL << 12) 
#define HRTIM_TIMD_TIMDCR_DELCMP2_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_TIMD_TIMDCR_SYNCSTRTx          (0x1UL << 11) 
#define HRTIM_TIMD_TIMDCR_SYNCSTRTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_TIMDCR_SYNCRSTx          (0x1UL << 10) 
#define HRTIM_TIMD_TIMDCR_SYNCRSTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_TIMDCR_PSHPLL          (0x1UL << 6) 
#define HRTIM_TIMD_TIMDCR_PSHPLL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_TIMDCR_HALF          (0x1UL << 5) 
#define HRTIM_TIMD_TIMDCR_HALF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMD_TIMDCR_RETRIG          (0x1UL << 4) 
#define HRTIM_TIMD_TIMDCR_RETRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_TIMDCR_CONT          (0x1UL << 3) 
#define HRTIM_TIMD_TIMDCR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_TIMDCR_CK_PSCx          (0x7UL << 0) 
#define HRTIM_TIMD_TIMDCR_CK_PSCx_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define HRTIM_TIMD_TIMDISR_O2STAT          (0x1UL << 19) 
#define HRTIM_TIMD_TIMDISR_O2STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_TIMDISR_O1STAT          (0x1UL << 18) 
#define HRTIM_TIMD_TIMDISR_O1STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_TIMDISR_IPPSTAT          (0x1UL << 17) 
#define HRTIM_TIMD_TIMDISR_IPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_TIMDISR_CPPSTAT          (0x1UL << 16) 
#define HRTIM_TIMD_TIMDISR_CPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_TIMDISR_DLYPRT          (0x1UL << 14) 
#define HRTIM_TIMD_TIMDISR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_TIMDISR_RST          (0x1UL << 13) 
#define HRTIM_TIMD_TIMDISR_RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_TIMDISR_RSTx2          (0x1UL << 12) 
#define HRTIM_TIMD_TIMDISR_RSTx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_TIMDISR_SETx2          (0x1UL << 11) 
#define HRTIM_TIMD_TIMDISR_SETx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_TIMDISR_RSTx1          (0x1UL << 10) 
#define HRTIM_TIMD_TIMDISR_RSTx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_TIMDISR_SETx1          (0x1UL << 9) 
#define HRTIM_TIMD_TIMDISR_SETx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_TIMDISR_CPT2          (0x1UL << 8) 
#define HRTIM_TIMD_TIMDISR_CPT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_TIMDISR_CPT1          (0x1UL << 7) 
#define HRTIM_TIMD_TIMDISR_CPT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_TIMDISR_UPD          (0x1UL << 6) 
#define HRTIM_TIMD_TIMDISR_UPD_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_TIMDISR_REP          (0x1UL << 4) 
#define HRTIM_TIMD_TIMDISR_REP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_TIMDISR_CMP4          (0x1UL << 3) 
#define HRTIM_TIMD_TIMDISR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_TIMDISR_CMP3          (0x1UL << 2) 
#define HRTIM_TIMD_TIMDISR_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_TIMDISR_CMP2          (0x1UL << 1) 
#define HRTIM_TIMD_TIMDISR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_TIMDISR_CMP1          (0x1UL << 0) 
#define HRTIM_TIMD_TIMDISR_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_TIMDICR_DLYPRTC          (0x1UL << 14) 
#define HRTIM_TIMD_TIMDICR_DLYPRTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_TIMDICR_RSTC          (0x1UL << 13) 
#define HRTIM_TIMD_TIMDICR_RSTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_TIMDICR_RSTx2C          (0x1UL << 12) 
#define HRTIM_TIMD_TIMDICR_RSTx2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_TIMDICR_SET2xC          (0x1UL << 11) 
#define HRTIM_TIMD_TIMDICR_SET2xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_TIMDICR_RSTx1C          (0x1UL << 10) 
#define HRTIM_TIMD_TIMDICR_RSTx1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_TIMDICR_SET1xC          (0x1UL << 9) 
#define HRTIM_TIMD_TIMDICR_SET1xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_TIMDICR_CPT2C          (0x1UL << 8) 
#define HRTIM_TIMD_TIMDICR_CPT2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_TIMDICR_CPT1C          (0x1UL << 7) 
#define HRTIM_TIMD_TIMDICR_CPT1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_TIMDICR_UPDC          (0x1UL << 6) 
#define HRTIM_TIMD_TIMDICR_UPDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_TIMDICR_REPC          (0x1UL << 4) 
#define HRTIM_TIMD_TIMDICR_REPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_TIMDICR_CMP4C          (0x1UL << 3) 
#define HRTIM_TIMD_TIMDICR_CMP4C_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_TIMDICR_CMP3C          (0x1UL << 2) 
#define HRTIM_TIMD_TIMDICR_CMP3C_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_TIMDICR_CMP2C          (0x1UL << 1) 
#define HRTIM_TIMD_TIMDICR_CMP2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_TIMDICR_CMP1C          (0x1UL << 0) 
#define HRTIM_TIMD_TIMDICR_CMP1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_TIMDDIER5_DLYPRTDE          (0x1UL << 30) 
#define HRTIM_TIMD_TIMDDIER5_DLYPRTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_TIMDDIER5_RSTDE          (0x1UL << 29) 
#define HRTIM_TIMD_TIMDDIER5_RSTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMD_TIMDDIER5_RSTx2DE          (0x1UL << 28) 
#define HRTIM_TIMD_TIMDDIER5_RSTx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMD_TIMDDIER5_SETx2DE          (0x1UL << 27) 
#define HRTIM_TIMD_TIMDDIER5_SETx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMD_TIMDDIER5_RSTx1DE          (0x1UL << 26) 
#define HRTIM_TIMD_TIMDDIER5_RSTx1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMD_TIMDDIER5_SET1xDE          (0x1UL << 25) 
#define HRTIM_TIMD_TIMDDIER5_SET1xDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMD_TIMDDIER5_CPT2DE          (0x1UL << 24) 
#define HRTIM_TIMD_TIMDDIER5_CPT2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_TIMDDIER5_CPT1DE          (0x1UL << 23) 
#define HRTIM_TIMD_TIMDDIER5_CPT1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_TIMDDIER5_UPDDE          (0x1UL << 22) 
#define HRTIM_TIMD_TIMDDIER5_UPDDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_TIMDDIER5_REPDE          (0x1UL << 20) 
#define HRTIM_TIMD_TIMDDIER5_REPDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_TIMDDIER5_CMP4DE          (0x1UL << 19) 
#define HRTIM_TIMD_TIMDDIER5_CMP4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_TIMDDIER5_CMP3DE          (0x1UL << 18) 
#define HRTIM_TIMD_TIMDDIER5_CMP3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_TIMDDIER5_CMP2DE          (0x1UL << 17) 
#define HRTIM_TIMD_TIMDDIER5_CMP2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_TIMDDIER5_CMP1DE          (0x1UL << 16) 
#define HRTIM_TIMD_TIMDDIER5_CMP1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_TIMDDIER5_DLYPRTIE          (0x1UL << 14) 
#define HRTIM_TIMD_TIMDDIER5_DLYPRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_TIMDDIER5_RSTIE          (0x1UL << 13) 
#define HRTIM_TIMD_TIMDDIER5_RSTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_TIMDDIER5_RSTx2IE          (0x1UL << 12) 
#define HRTIM_TIMD_TIMDDIER5_RSTx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_TIMDDIER5_SETx2IE          (0x1UL << 11) 
#define HRTIM_TIMD_TIMDDIER5_SETx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_TIMDDIER5_RSTx1IE          (0x1UL << 10) 
#define HRTIM_TIMD_TIMDDIER5_RSTx1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_TIMDDIER5_SET1xIE          (0x1UL << 9) 
#define HRTIM_TIMD_TIMDDIER5_SET1xIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_TIMDDIER5_CPT2IE          (0x1UL << 8) 
#define HRTIM_TIMD_TIMDDIER5_CPT2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_TIMDDIER5_CPT1IE          (0x1UL << 7) 
#define HRTIM_TIMD_TIMDDIER5_CPT1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_TIMDDIER5_UPDIE          (0x1UL << 6) 
#define HRTIM_TIMD_TIMDDIER5_UPDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_TIMDDIER5_REPIE          (0x1UL << 4) 
#define HRTIM_TIMD_TIMDDIER5_REPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_TIMDDIER5_CMP4IE          (0x1UL << 3) 
#define HRTIM_TIMD_TIMDDIER5_CMP4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_TIMDDIER5_CMP3IE          (0x1UL << 2) 
#define HRTIM_TIMD_TIMDDIER5_CMP3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_TIMDDIER5_CMP2IE          (0x1UL << 1) 
#define HRTIM_TIMD_TIMDDIER5_CMP2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_TIMDDIER5_CMP1IE          (0x1UL << 0) 
#define HRTIM_TIMD_TIMDDIER5_CMP1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_CNTDR_CNTx          (0xFFFFUL << 0) 
#define HRTIM_TIMD_CNTDR_CNTx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_PERDR_PERx          (0xFFFFUL << 0) 
#define HRTIM_TIMD_PERDR_PERx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_REPDR_REPx          (0xFFUL << 0) 
#define HRTIM_TIMD_REPDR_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HRTIM_TIMD_CMP1DR_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIMD_CMP1DR_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_CMP1CDR_REPx          (0xFFUL << 16) 
#define HRTIM_TIMD_CMP1CDR_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define HRTIM_TIMD_CMP1CDR_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIMD_CMP1CDR_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_CMP2DR_CMP2x          (0xFFFFUL << 0) 
#define HRTIM_TIMD_CMP2DR_CMP2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_CMP3DR_CMP3x          (0xFFFFUL << 0) 
#define HRTIM_TIMD_CMP3DR_CMP3x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_CMP4DR_CMP4x          (0xFFFFUL << 0) 
#define HRTIM_TIMD_CMP4DR_CMP4x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_CPT1DR_CPT1x          (0xFFFFUL << 0) 
#define HRTIM_TIMD_CPT1DR_CPT1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_CPT2DR_CPT2x          (0xFFFFUL << 0) 
#define HRTIM_TIMD_CPT2DR_CPT2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIMD_DTDR_DTFLKx          (0x1UL << 31) 
#define HRTIM_TIMD_DTDR_DTFLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMD_DTDR_DTFSLKx          (0x1UL << 30) 
#define HRTIM_TIMD_DTDR_DTFSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_DTDR_SDTFx          (0x1UL << 25) 
#define HRTIM_TIMD_DTDR_SDTFx_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMD_DTDR_DTFx          (0x1FFUL << 16) 
#define HRTIM_TIMD_DTDR_DTFx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 16)
#define HRTIM_TIMD_DTDR_DTRLKx          (0x1UL << 15) 
#define HRTIM_TIMD_DTDR_DTRLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMD_DTDR_DTRSLKx          (0x1UL << 14) 
#define HRTIM_TIMD_DTDR_DTRSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_DTDR_DTPRSC          (0x7UL << 10) 
#define HRTIM_TIMD_DTDR_DTPRSC_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIMD_DTDR_SDTRx          (0x1UL << 9) 
#define HRTIM_TIMD_DTDR_SDTRx_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_DTDR_DTRx          (0x1FFUL << 0) 
#define HRTIM_TIMD_DTDR_DTRx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define HRTIM_TIMD_SETD1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMD_SETD1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMD_SETD1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMD_SETD1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_SETD1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMD_SETD1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMD_SETD1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMD_SETD1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMD_SETD1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMD_SETD1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMD_SETD1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMD_SETD1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMD_SETD1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMD_SETD1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMD_SETD1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMD_SETD1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_SETD1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMD_SETD1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_SETD1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMD_SETD1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_SETD1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMD_SETD1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMD_SETD1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMD_SETD1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_SETD1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMD_SETD1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_SETD1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMD_SETD1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_SETD1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMD_SETD1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_SETD1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMD_SETD1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_SETD1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMD_SETD1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMD_SETD1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMD_SETD1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_SETD1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMD_SETD1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_SETD1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMD_SETD1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_SETD1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMD_SETD1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_SETD1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMD_SETD1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_SETD1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMD_SETD1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_SETD1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMD_SETD1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_SETD1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMD_SETD1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_SETD1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMD_SETD1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_SETD1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMD_SETD1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMD_SETD1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMD_SETD1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_SETD1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMD_SETD1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_SETD1R_PER          (0x1UL << 2) 
#define HRTIM_TIMD_SETD1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_SETD1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMD_SETD1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_SETD1R_SST          (0x1UL << 0) 
#define HRTIM_TIMD_SETD1R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_RSTD1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMD_RSTD1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMD_RSTD1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_RSTD1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMD_RSTD1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMD_RSTD1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMD_RSTD1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMD_RSTD1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMD_RSTD1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_RSTD1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_RSTD1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_RSTD1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMD_RSTD1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMD_RSTD1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_RSTD1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_RSTD1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_RSTD1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_RSTD1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_RSTD1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMD_RSTD1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_RSTD1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_RSTD1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMD_RSTD1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_RSTD1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMD_RSTD1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_RSTD1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMD_RSTD1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_RSTD1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMD_RSTD1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_RSTD1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMD_RSTD1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_RSTD1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMD_RSTD1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_RSTD1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMD_RSTD1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_RSTD1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMD_RSTD1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMD_RSTD1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMD_RSTD1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_RSTD1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMD_RSTD1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_RSTD1R_PER          (0x1UL << 2) 
#define HRTIM_TIMD_RSTD1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_RSTD1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMD_RSTD1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_RSTD1R_SRT          (0x1UL << 0) 
#define HRTIM_TIMD_RSTD1R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_SETD2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMD_SETD2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMD_SETD2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMD_SETD2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_SETD2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMD_SETD2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMD_SETD2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMD_SETD2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMD_SETD2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMD_SETD2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMD_SETD2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMD_SETD2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMD_SETD2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMD_SETD2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMD_SETD2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMD_SETD2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_SETD2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMD_SETD2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_SETD2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMD_SETD2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_SETD2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMD_SETD2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMD_SETD2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMD_SETD2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_SETD2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMD_SETD2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_SETD2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMD_SETD2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_SETD2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMD_SETD2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_SETD2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMD_SETD2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_SETD2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMD_SETD2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMD_SETD2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMD_SETD2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_SETD2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMD_SETD2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_SETD2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMD_SETD2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_SETD2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMD_SETD2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_SETD2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMD_SETD2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_SETD2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMD_SETD2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_SETD2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMD_SETD2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_SETD2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMD_SETD2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_SETD2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMD_SETD2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_SETD2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMD_SETD2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMD_SETD2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMD_SETD2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_SETD2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMD_SETD2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_SETD2R_PER          (0x1UL << 2) 
#define HRTIM_TIMD_SETD2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_SETD2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMD_SETD2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_SETD2R_SST          (0x1UL << 0) 
#define HRTIM_TIMD_SETD2R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_RSTD2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIMD_RSTD2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMD_RSTD2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_RSTD2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMD_RSTD2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMD_RSTD2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMD_RSTD2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMD_RSTD2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMD_RSTD2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_RSTD2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_RSTD2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_RSTD2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIMD_RSTD2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMD_RSTD2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_RSTD2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_RSTD2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_RSTD2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_RSTD2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_RSTD2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMD_RSTD2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_RSTD2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_RSTD2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIMD_RSTD2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_RSTD2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIMD_RSTD2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_RSTD2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIMD_RSTD2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_RSTD2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIMD_RSTD2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_RSTD2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIMD_RSTD2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_RSTD2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIMD_RSTD2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_RSTD2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIMD_RSTD2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_RSTD2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIMD_RSTD2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMD_RSTD2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIMD_RSTD2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_RSTD2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIMD_RSTD2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_RSTD2R_PER          (0x1UL << 2) 
#define HRTIM_TIMD_RSTD2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_RSTD2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIMD_RSTD2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_RSTD2R_SRT          (0x1UL << 0) 
#define HRTIM_TIMD_RSTD2R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_EEFDR1_EE5FLTR          (0xFUL << 25) 
#define HRTIM_TIMD_EEFDR1_EE5FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIMD_EEFDR1_EE5LTCH          (0x1UL << 24) 
#define HRTIM_TIMD_EEFDR1_EE5LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_EEFDR1_EE4FLTR          (0xFUL << 19) 
#define HRTIM_TIMD_EEFDR1_EE4FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIMD_EEFDR1_EE4LTCH          (0x1UL << 18) 
#define HRTIM_TIMD_EEFDR1_EE4LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_EEFDR1_EE3FLTR          (0xFUL << 13) 
#define HRTIM_TIMD_EEFDR1_EE3FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIMD_EEFDR1_EE3LTCH          (0x1UL << 12) 
#define HRTIM_TIMD_EEFDR1_EE3LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_EEFDR1_EE2FLTR          (0xFUL << 7) 
#define HRTIM_TIMD_EEFDR1_EE2FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMD_EEFDR1_EE2LTCH          (0x1UL << 6) 
#define HRTIM_TIMD_EEFDR1_EE2LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_EEFDR1_EE1FLTR          (0xFUL << 1) 
#define HRTIM_TIMD_EEFDR1_EE1FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIMD_EEFDR1_EE1LTCH          (0x1UL << 0) 
#define HRTIM_TIMD_EEFDR1_EE1LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_EEFDR2_EE10FLTR          (0xFUL << 25) 
#define HRTIM_TIMD_EEFDR2_EE10FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIMD_EEFDR2_EE10LTCH          (0x1UL << 24) 
#define HRTIM_TIMD_EEFDR2_EE10LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_EEFDR2_EE9FLTR          (0xFUL << 19) 
#define HRTIM_TIMD_EEFDR2_EE9FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIMD_EEFDR2_EE9LTCH          (0x1UL << 18) 
#define HRTIM_TIMD_EEFDR2_EE9LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_EEFDR2_EE8FLTR          (0xFUL << 13) 
#define HRTIM_TIMD_EEFDR2_EE8FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIMD_EEFDR2_EE8LTCH          (0x1UL << 12) 
#define HRTIM_TIMD_EEFDR2_EE8LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_EEFDR2_EE7FLTR          (0xFUL << 7) 
#define HRTIM_TIMD_EEFDR2_EE7FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMD_EEFDR2_EE7LTCH          (0x1UL << 6) 
#define HRTIM_TIMD_EEFDR2_EE7LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_EEFDR2_EE6FLTR          (0xFUL << 1) 
#define HRTIM_TIMD_EEFDR2_EE6FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIMD_EEFDR2_EE6LTCH          (0x1UL << 0) 
#define HRTIM_TIMD_EEFDR2_EE6LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_RSTDR_TIMECMP4          (0x1UL << 30) 
#define HRTIM_TIMD_RSTDR_TIMECMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_RSTDR_TIMECMP2          (0x1UL << 29) 
#define HRTIM_TIMD_RSTDR_TIMECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMD_RSTDR_TIMECMP1          (0x1UL << 28) 
#define HRTIM_TIMD_RSTDR_TIMECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMD_RSTDR_TIMCCMP4          (0x1UL << 27) 
#define HRTIM_TIMD_RSTDR_TIMCCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIMD_RSTDR_TIMCCMP2          (0x1UL << 26) 
#define HRTIM_TIMD_RSTDR_TIMCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIMD_RSTDR_TIMCCMP1          (0x1UL << 25) 
#define HRTIM_TIMD_RSTDR_TIMCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIMD_RSTDR_TIMBCMP4          (0x1UL << 24) 
#define HRTIM_TIMD_RSTDR_TIMBCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIMD_RSTDR_TIMBCMP2          (0x1UL << 23) 
#define HRTIM_TIMD_RSTDR_TIMBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_RSTDR_TIMBCMP1          (0x1UL << 22) 
#define HRTIM_TIMD_RSTDR_TIMBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_RSTDR_TIMACMP4          (0x1UL << 21) 
#define HRTIM_TIMD_RSTDR_TIMACMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMD_RSTDR_TIMACMP2          (0x1UL << 20) 
#define HRTIM_TIMD_RSTDR_TIMACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_RSTDR_TIMACMP1          (0x1UL << 19) 
#define HRTIM_TIMD_RSTDR_TIMACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_RSTDR_EXTEVNT10          (0x1UL << 18) 
#define HRTIM_TIMD_RSTDR_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_RSTDR_EXTEVNT9          (0x1UL << 17) 
#define HRTIM_TIMD_RSTDR_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_RSTDR_EXTEVNT8          (0x1UL << 16) 
#define HRTIM_TIMD_RSTDR_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_RSTDR_EXTEVNT7          (0x1UL << 15) 
#define HRTIM_TIMD_RSTDR_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMD_RSTDR_EXTEVNT6          (0x1UL << 14) 
#define HRTIM_TIMD_RSTDR_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_RSTDR_EXTEVNT5          (0x1UL << 13) 
#define HRTIM_TIMD_RSTDR_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_RSTDR_EXTEVNT4          (0x1UL << 12) 
#define HRTIM_TIMD_RSTDR_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_RSTDR_EXTEVNT3          (0x1UL << 11) 
#define HRTIM_TIMD_RSTDR_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_RSTDR_EXTEVNT2          (0x1UL << 10) 
#define HRTIM_TIMD_RSTDR_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_RSTDR_EXTEVNT1          (0x1UL << 9) 
#define HRTIM_TIMD_RSTDR_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_RSTDR_MSTCMP4          (0x1UL << 8) 
#define HRTIM_TIMD_RSTDR_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_RSTDR_MSTCMP3          (0x1UL << 7) 
#define HRTIM_TIMD_RSTDR_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_RSTDR_MSTCMP2          (0x1UL << 6) 
#define HRTIM_TIMD_RSTDR_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_RSTDR_MSTCMP1          (0x1UL << 5) 
#define HRTIM_TIMD_RSTDR_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMD_RSTDR_MSTPER          (0x1UL << 4) 
#define HRTIM_TIMD_RSTDR_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_RSTDR_CMP4          (0x1UL << 3) 
#define HRTIM_TIMD_RSTDR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_RSTDR_CMP2          (0x1UL << 2) 
#define HRTIM_TIMD_RSTDR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_RSTDR_UPDT          (0x1UL << 1) 
#define HRTIM_TIMD_RSTDR_UPDT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_CHPDR_STRTPW          (0xFUL << 7) 
#define HRTIM_TIMD_CHPDR_STRTPW_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIMD_CHPDR_CHPDTY          (0x7UL << 4) 
#define HRTIM_TIMD_CHPDR_CHPDTY_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define HRTIM_TIMD_CHPDR_CHPFRQ          (0xFUL << 0) 
#define HRTIM_TIMD_CHPDR_CHPFRQ_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define HRTIM_TIMD_CPT1DCR_TECMP2          (0x1UL << 31) 
#define HRTIM_TIMD_CPT1DCR_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMD_CPT1DCR_TECMP1          (0x1UL << 30) 
#define HRTIM_TIMD_CPT1DCR_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_CPT1DCR_TE1RST          (0x1UL << 29) 
#define HRTIM_TIMD_CPT1DCR_TE1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMD_CPT1DCR_TE1SET          (0x1UL << 28) 
#define HRTIM_TIMD_CPT1DCR_TE1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMD_CPT1DCR_TCCMP2          (0x1UL << 23) 
#define HRTIM_TIMD_CPT1DCR_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_CPT1DCR_TCCMP1          (0x1UL << 22) 
#define HRTIM_TIMD_CPT1DCR_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_CPT1DCR_TC1RST          (0x1UL << 21) 
#define HRTIM_TIMD_CPT1DCR_TC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMD_CPT1DCR_TC1SET          (0x1UL << 20) 
#define HRTIM_TIMD_CPT1DCR_TC1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_CPT1DCR_TBCMP2          (0x1UL << 19) 
#define HRTIM_TIMD_CPT1DCR_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_CPT1DCR_TBCMP1          (0x1UL << 18) 
#define HRTIM_TIMD_CPT1DCR_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_CPT1DCR_TB1RST          (0x1UL << 17) 
#define HRTIM_TIMD_CPT1DCR_TB1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_CPT1DCR_TB1SET          (0x1UL << 16) 
#define HRTIM_TIMD_CPT1DCR_TB1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_CPT1DCR_TACMP2          (0x1UL << 15) 
#define HRTIM_TIMD_CPT1DCR_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMD_CPT1DCR_TACMP1          (0x1UL << 14) 
#define HRTIM_TIMD_CPT1DCR_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_CPT1DCR_TA1RST          (0x1UL << 13) 
#define HRTIM_TIMD_CPT1DCR_TA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_CPT1DCR_TA1SET          (0x1UL << 12) 
#define HRTIM_TIMD_CPT1DCR_TA1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_CPT1DCR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIMD_CPT1DCR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_CPT1DCR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIMD_CPT1DCR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_CPT1DCR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIMD_CPT1DCR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_CPT1DCR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIMD_CPT1DCR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_CPT1DCR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIMD_CPT1DCR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_CPT1DCR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIMD_CPT1DCR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_CPT1DCR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIMD_CPT1DCR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMD_CPT1DCR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIMD_CPT1DCR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_CPT1DCR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIMD_CPT1DCR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_CPT1DCR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIMD_CPT1DCR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_CPT1DCR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIMD_CPT1DCR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_CPT1DCR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIMD_CPT1DCR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_CPT2DCR_TECMP2          (0x1UL << 31) 
#define HRTIM_TIMD_CPT2DCR_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMD_CPT2DCR_TECMP1          (0x1UL << 30) 
#define HRTIM_TIMD_CPT2DCR_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIMD_CPT2DCR_TE1RST          (0x1UL << 29) 
#define HRTIM_TIMD_CPT2DCR_TE1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIMD_CPT2DCR_TE1SET          (0x1UL << 28) 
#define HRTIM_TIMD_CPT2DCR_TE1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIMD_CPT2DCR_TCCMP2          (0x1UL << 23) 
#define HRTIM_TIMD_CPT2DCR_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_CPT2DCR_TCCMP1          (0x1UL << 22) 
#define HRTIM_TIMD_CPT2DCR_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_CPT2DCR_TC1RST          (0x1UL << 21) 
#define HRTIM_TIMD_CPT2DCR_TC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIMD_CPT2DCR_TC1SET          (0x1UL << 20) 
#define HRTIM_TIMD_CPT2DCR_TC1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIMD_CPT2DCR_TBCMP2          (0x1UL << 19) 
#define HRTIM_TIMD_CPT2DCR_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_CPT2DCR_TBCMP1          (0x1UL << 18) 
#define HRTIM_TIMD_CPT2DCR_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_CPT2DCR_TB1RST          (0x1UL << 17) 
#define HRTIM_TIMD_CPT2DCR_TB1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_CPT2DCR_TB1SET          (0x1UL << 16) 
#define HRTIM_TIMD_CPT2DCR_TB1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIMD_CPT2DCR_TACMP2          (0x1UL << 15) 
#define HRTIM_TIMD_CPT2DCR_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIMD_CPT2DCR_TACMP1          (0x1UL << 14) 
#define HRTIM_TIMD_CPT2DCR_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIMD_CPT2DCR_TA1RST          (0x1UL << 13) 
#define HRTIM_TIMD_CPT2DCR_TA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIMD_CPT2DCR_TA1SET          (0x1UL << 12) 
#define HRTIM_TIMD_CPT2DCR_TA1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIMD_CPT2DCR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIMD_CPT2DCR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIMD_CPT2DCR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIMD_CPT2DCR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIMD_CPT2DCR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIMD_CPT2DCR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_CPT2DCR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIMD_CPT2DCR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_CPT2DCR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIMD_CPT2DCR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_CPT2DCR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIMD_CPT2DCR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_CPT2DCR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIMD_CPT2DCR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIMD_CPT2DCR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIMD_CPT2DCR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_CPT2DCR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIMD_CPT2DCR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_CPT2DCR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIMD_CPT2DCR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_CPT2DCR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIMD_CPT2DCR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_CPT2DCR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIMD_CPT2DCR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIMD_OUTDR_DIDL2          (0x1UL << 23) 
#define HRTIM_TIMD_OUTDR_DIDL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIMD_OUTDR_CHP2          (0x1UL << 22) 
#define HRTIM_TIMD_OUTDR_CHP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIMD_OUTDR_FAULT2          (0x3UL << 20) 
#define HRTIM_TIMD_OUTDR_FAULT2_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define HRTIM_TIMD_OUTDR_IDLES2          (0x1UL << 19) 
#define HRTIM_TIMD_OUTDR_IDLES2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIMD_OUTDR_IDLEM2          (0x1UL << 18) 
#define HRTIM_TIMD_OUTDR_IDLEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIMD_OUTDR_POL2          (0x1UL << 17) 
#define HRTIM_TIMD_OUTDR_POL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIMD_OUTDR_DLYPRT          (0x7UL << 10) 
#define HRTIM_TIMD_OUTDR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIMD_OUTDR_DLYPRTEN          (0x1UL << 9) 
#define HRTIM_TIMD_OUTDR_DLYPRTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIMD_OUTDR_DTEN          (0x1UL << 8) 
#define HRTIM_TIMD_OUTDR_DTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIMD_OUTDR_DIDL1          (0x1UL << 7) 
#define HRTIM_TIMD_OUTDR_DIDL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIMD_OUTDR_CHP1          (0x1UL << 6) 
#define HRTIM_TIMD_OUTDR_CHP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIMD_OUTDR_FAULT1          (0x3UL << 4) 
#define HRTIM_TIMD_OUTDR_FAULT1_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define HRTIM_TIMD_OUTDR_IDLES1          (0x1UL << 3) 
#define HRTIM_TIMD_OUTDR_IDLES1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_OUTDR_IDLEM1          (0x1UL << 2) 
#define HRTIM_TIMD_OUTDR_IDLEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_OUTDR_POL1          (0x1UL << 1) 
#define HRTIM_TIMD_OUTDR_POL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_FLTDR_FLTLCK          (0x1UL << 31) 
#define HRTIM_TIMD_FLTDR_FLTLCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIMD_FLTDR_FLT5EN          (0x1UL << 4) 
#define HRTIM_TIMD_FLTDR_FLT5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIMD_FLTDR_FLT4EN          (0x1UL << 3) 
#define HRTIM_TIMD_FLTDR_FLT4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIMD_FLTDR_FLT3EN          (0x1UL << 2) 
#define HRTIM_TIMD_FLTDR_FLT3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIMD_FLTDR_FLT2EN          (0x1UL << 1) 
#define HRTIM_TIMD_FLTDR_FLT2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIMD_FLTDR_FLT1EN          (0x1UL << 0) 
#define HRTIM_TIMD_FLTDR_FLT1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define HRTIM_TIMD  ((struct HRTIM_TIMD*)(0x40017600UL))



struct HRTIM_TIME {
  volatile uint32_t TIMECR;
  volatile const uint32_t TIMEISR;
  volatile uint32_t TIMEICR;
  volatile uint32_t TIMEDIER5;
  volatile uint32_t CNTER;
  volatile uint32_t PERER;
  volatile uint32_t REPER;
  volatile uint32_t CMP1ER;
  volatile uint32_t CMP1CER;
  volatile uint32_t CMP2ER;
  volatile uint32_t CMP3ER;
  volatile uint32_t CMP4ER;
  volatile const uint32_t CPT1ER;
  volatile const uint32_t CPT2ER;
  volatile uint32_t DTER;
  volatile uint32_t SETE1R;
  volatile uint32_t RSTE1R;
  volatile uint32_t SETE2R;
  volatile uint32_t RSTE2R;
  volatile uint32_t EEFER1;
  volatile uint32_t EEFER2;
  volatile uint32_t RSTER;
  volatile uint32_t CHPER;
  volatile uint32_t CPT1ECR;
  volatile uint32_t CPT2ECR;
  volatile uint32_t OUTER;
  volatile uint32_t FLTER;
};
#define HRTIM_TIME_TIMECR_UPDGAT          (0xFUL << 28) 
#define HRTIM_TIME_TIMECR_UPDGAT_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define HRTIM_TIME_TIMECR_PREEN          (0x1UL << 27) 
#define HRTIM_TIME_TIMECR_PREEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_TIMECR_DACSYNC          (0x3UL << 25) 
#define HRTIM_TIME_TIMECR_DACSYNC_VAL(X) (((uint32_t)(X) & 0x3UL) << 25)
#define HRTIM_TIME_TIMECR_MSTU          (0x1UL << 24) 
#define HRTIM_TIME_TIMECR_MSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_TIMECR_TEU          (0x1UL << 23) 
#define HRTIM_TIME_TIMECR_TEU_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_TIMECR_TDU          (0x1UL << 22) 
#define HRTIM_TIME_TIMECR_TDU_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_TIMECR_TCU          (0x1UL << 21) 
#define HRTIM_TIME_TIMECR_TCU_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIME_TIMECR_TBU          (0x1UL << 20) 
#define HRTIM_TIME_TIMECR_TBU_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_TIMECR_TxRSTU          (0x1UL << 18) 
#define HRTIM_TIME_TIMECR_TxRSTU_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_TIMECR_TxREPU          (0x1UL << 17) 
#define HRTIM_TIME_TIMECR_TxREPU_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_TIMECR_DELCMP4          (0x3UL << 14) 
#define HRTIM_TIME_TIMECR_DELCMP4_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define HRTIM_TIME_TIMECR_DELCMP2          (0x3UL << 12) 
#define HRTIM_TIME_TIMECR_DELCMP2_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_TIME_TIMECR_SYNCSTRTx          (0x1UL << 11) 
#define HRTIM_TIME_TIMECR_SYNCSTRTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_TIMECR_SYNCRSTx          (0x1UL << 10) 
#define HRTIM_TIME_TIMECR_SYNCRSTx_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_TIMECR_PSHPLL          (0x1UL << 6) 
#define HRTIM_TIME_TIMECR_PSHPLL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_TIMECR_HALF          (0x1UL << 5) 
#define HRTIM_TIME_TIMECR_HALF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIME_TIMECR_RETRIG          (0x1UL << 4) 
#define HRTIM_TIME_TIMECR_RETRIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_TIMECR_CONT          (0x1UL << 3) 
#define HRTIM_TIME_TIMECR_CONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_TIMECR_CK_PSCx          (0x7UL << 0) 
#define HRTIM_TIME_TIMECR_CK_PSCx_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define HRTIM_TIME_TIMEISR_O2STAT          (0x1UL << 19) 
#define HRTIM_TIME_TIMEISR_O2STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_TIMEISR_O1STAT          (0x1UL << 18) 
#define HRTIM_TIME_TIMEISR_O1STAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_TIMEISR_IPPSTAT          (0x1UL << 17) 
#define HRTIM_TIME_TIMEISR_IPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_TIMEISR_CPPSTAT          (0x1UL << 16) 
#define HRTIM_TIME_TIMEISR_CPPSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_TIMEISR_DLYPRT          (0x1UL << 14) 
#define HRTIM_TIME_TIMEISR_DLYPRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_TIMEISR_RST          (0x1UL << 13) 
#define HRTIM_TIME_TIMEISR_RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_TIMEISR_RSTx2          (0x1UL << 12) 
#define HRTIM_TIME_TIMEISR_RSTx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_TIMEISR_SETx2          (0x1UL << 11) 
#define HRTIM_TIME_TIMEISR_SETx2_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_TIMEISR_RSTx1          (0x1UL << 10) 
#define HRTIM_TIME_TIMEISR_RSTx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_TIMEISR_SETx1          (0x1UL << 9) 
#define HRTIM_TIME_TIMEISR_SETx1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_TIMEISR_CPT2          (0x1UL << 8) 
#define HRTIM_TIME_TIMEISR_CPT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_TIMEISR_CPT1          (0x1UL << 7) 
#define HRTIM_TIME_TIMEISR_CPT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_TIMEISR_UPD          (0x1UL << 6) 
#define HRTIM_TIME_TIMEISR_UPD_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_TIMEISR_REP          (0x1UL << 4) 
#define HRTIM_TIME_TIMEISR_REP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_TIMEISR_CMP4          (0x1UL << 3) 
#define HRTIM_TIME_TIMEISR_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_TIMEISR_CMP3          (0x1UL << 2) 
#define HRTIM_TIME_TIMEISR_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_TIMEISR_CMP2          (0x1UL << 1) 
#define HRTIM_TIME_TIMEISR_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_TIMEISR_CMP1          (0x1UL << 0) 
#define HRTIM_TIME_TIMEISR_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_TIMEICR_DLYPRTC          (0x1UL << 14) 
#define HRTIM_TIME_TIMEICR_DLYPRTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_TIMEICR_RSTC          (0x1UL << 13) 
#define HRTIM_TIME_TIMEICR_RSTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_TIMEICR_RSTx2C          (0x1UL << 12) 
#define HRTIM_TIME_TIMEICR_RSTx2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_TIMEICR_SET2xC          (0x1UL << 11) 
#define HRTIM_TIME_TIMEICR_SET2xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_TIMEICR_RSTx1C          (0x1UL << 10) 
#define HRTIM_TIME_TIMEICR_RSTx1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_TIMEICR_SET1xC          (0x1UL << 9) 
#define HRTIM_TIME_TIMEICR_SET1xC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_TIMEICR_CPT2C          (0x1UL << 8) 
#define HRTIM_TIME_TIMEICR_CPT2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_TIMEICR_CPT1C          (0x1UL << 7) 
#define HRTIM_TIME_TIMEICR_CPT1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_TIMEICR_UPDC          (0x1UL << 6) 
#define HRTIM_TIME_TIMEICR_UPDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_TIMEICR_REPC          (0x1UL << 4) 
#define HRTIM_TIME_TIMEICR_REPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_TIMEICR_CMP4C          (0x1UL << 3) 
#define HRTIM_TIME_TIMEICR_CMP4C_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_TIMEICR_CMP3C          (0x1UL << 2) 
#define HRTIM_TIME_TIMEICR_CMP3C_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_TIMEICR_CMP2C          (0x1UL << 1) 
#define HRTIM_TIME_TIMEICR_CMP2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_TIMEICR_CMP1C          (0x1UL << 0) 
#define HRTIM_TIME_TIMEICR_CMP1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_TIMEDIER5_DLYPRTDE          (0x1UL << 30) 
#define HRTIM_TIME_TIMEDIER5_DLYPRTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIME_TIMEDIER5_RSTDE          (0x1UL << 29) 
#define HRTIM_TIME_TIMEDIER5_RSTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIME_TIMEDIER5_RSTx2DE          (0x1UL << 28) 
#define HRTIM_TIME_TIMEDIER5_RSTx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIME_TIMEDIER5_SETx2DE          (0x1UL << 27) 
#define HRTIM_TIME_TIMEDIER5_SETx2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_TIMEDIER5_RSTx1DE          (0x1UL << 26) 
#define HRTIM_TIME_TIMEDIER5_RSTx1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIME_TIMEDIER5_SET1xDE          (0x1UL << 25) 
#define HRTIM_TIME_TIMEDIER5_SET1xDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_TIMEDIER5_CPT2DE          (0x1UL << 24) 
#define HRTIM_TIME_TIMEDIER5_CPT2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_TIMEDIER5_CPT1DE          (0x1UL << 23) 
#define HRTIM_TIME_TIMEDIER5_CPT1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_TIMEDIER5_UPDDE          (0x1UL << 22) 
#define HRTIM_TIME_TIMEDIER5_UPDDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_TIMEDIER5_REPDE          (0x1UL << 20) 
#define HRTIM_TIME_TIMEDIER5_REPDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_TIMEDIER5_CMP4DE          (0x1UL << 19) 
#define HRTIM_TIME_TIMEDIER5_CMP4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_TIMEDIER5_CMP3DE          (0x1UL << 18) 
#define HRTIM_TIME_TIMEDIER5_CMP3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_TIMEDIER5_CMP2DE          (0x1UL << 17) 
#define HRTIM_TIME_TIMEDIER5_CMP2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_TIMEDIER5_CMP1DE          (0x1UL << 16) 
#define HRTIM_TIME_TIMEDIER5_CMP1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_TIMEDIER5_DLYPRTIE          (0x1UL << 14) 
#define HRTIM_TIME_TIMEDIER5_DLYPRTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_TIMEDIER5_RSTIE          (0x1UL << 13) 
#define HRTIM_TIME_TIMEDIER5_RSTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_TIMEDIER5_RSTx2IE          (0x1UL << 12) 
#define HRTIM_TIME_TIMEDIER5_RSTx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_TIMEDIER5_SETx2IE          (0x1UL << 11) 
#define HRTIM_TIME_TIMEDIER5_SETx2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_TIMEDIER5_RSTx1IE          (0x1UL << 10) 
#define HRTIM_TIME_TIMEDIER5_RSTx1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_TIMEDIER5_SET1xIE          (0x1UL << 9) 
#define HRTIM_TIME_TIMEDIER5_SET1xIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_TIMEDIER5_CPT2IE          (0x1UL << 8) 
#define HRTIM_TIME_TIMEDIER5_CPT2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_TIMEDIER5_CPT1IE          (0x1UL << 7) 
#define HRTIM_TIME_TIMEDIER5_CPT1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_TIMEDIER5_UPDIE          (0x1UL << 6) 
#define HRTIM_TIME_TIMEDIER5_UPDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_TIMEDIER5_REPIE          (0x1UL << 4) 
#define HRTIM_TIME_TIMEDIER5_REPIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_TIMEDIER5_CMP4IE          (0x1UL << 3) 
#define HRTIM_TIME_TIMEDIER5_CMP4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_TIMEDIER5_CMP3IE          (0x1UL << 2) 
#define HRTIM_TIME_TIMEDIER5_CMP3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_TIMEDIER5_CMP2IE          (0x1UL << 1) 
#define HRTIM_TIME_TIMEDIER5_CMP2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_TIMEDIER5_CMP1IE          (0x1UL << 0) 
#define HRTIM_TIME_TIMEDIER5_CMP1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_CNTER_CNTx          (0xFFFFUL << 0) 
#define HRTIM_TIME_CNTER_CNTx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_PERER_PERx          (0xFFFFUL << 0) 
#define HRTIM_TIME_PERER_PERx_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_REPER_REPx          (0xFFUL << 0) 
#define HRTIM_TIME_REPER_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define HRTIM_TIME_CMP1ER_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIME_CMP1ER_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_CMP1CER_REPx          (0xFFUL << 16) 
#define HRTIM_TIME_CMP1CER_REPx_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define HRTIM_TIME_CMP1CER_CMP1x          (0xFFFFUL << 0) 
#define HRTIM_TIME_CMP1CER_CMP1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_CMP2ER_CMP2x          (0xFFFFUL << 0) 
#define HRTIM_TIME_CMP2ER_CMP2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_CMP3ER_CMP3x          (0xFFFFUL << 0) 
#define HRTIM_TIME_CMP3ER_CMP3x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_CMP4ER_CMP4x          (0xFFFFUL << 0) 
#define HRTIM_TIME_CMP4ER_CMP4x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_CPT1ER_CPT1x          (0xFFFFUL << 0) 
#define HRTIM_TIME_CPT1ER_CPT1x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_CPT2ER_CPT2x          (0xFFFFUL << 0) 
#define HRTIM_TIME_CPT2ER_CPT2x_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_TIME_DTER_DTFLKx          (0x1UL << 31) 
#define HRTIM_TIME_DTER_DTFLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIME_DTER_DTFSLKx          (0x1UL << 30) 
#define HRTIM_TIME_DTER_DTFSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIME_DTER_SDTFx          (0x1UL << 25) 
#define HRTIM_TIME_DTER_SDTFx_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_DTER_DTFx          (0x1FFUL << 16) 
#define HRTIM_TIME_DTER_DTFx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 16)
#define HRTIM_TIME_DTER_DTRLKx          (0x1UL << 15) 
#define HRTIM_TIME_DTER_DTRLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIME_DTER_DTRSLKx          (0x1UL << 14) 
#define HRTIM_TIME_DTER_DTRSLKx_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_DTER_DTPRSC          (0x7UL << 10) 
#define HRTIM_TIME_DTER_DTPRSC_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIME_DTER_SDTRx          (0x1UL << 9) 
#define HRTIM_TIME_DTER_SDTRx_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_DTER_DTRx          (0x1FFUL << 0) 
#define HRTIM_TIME_DTER_DTRx_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define HRTIM_TIME_SETE1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIME_SETE1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIME_SETE1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIME_SETE1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIME_SETE1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIME_SETE1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIME_SETE1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIME_SETE1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIME_SETE1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIME_SETE1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_SETE1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIME_SETE1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIME_SETE1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIME_SETE1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_SETE1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIME_SETE1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_SETE1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIME_SETE1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_SETE1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIME_SETE1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_SETE1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIME_SETE1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIME_SETE1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIME_SETE1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_SETE1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIME_SETE1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_SETE1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIME_SETE1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_SETE1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIME_SETE1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_SETE1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIME_SETE1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_SETE1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIME_SETE1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIME_SETE1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIME_SETE1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_SETE1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIME_SETE1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_SETE1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIME_SETE1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_SETE1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIME_SETE1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_SETE1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIME_SETE1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_SETE1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIME_SETE1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_SETE1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIME_SETE1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_SETE1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIME_SETE1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_SETE1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIME_SETE1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_SETE1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIME_SETE1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIME_SETE1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIME_SETE1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_SETE1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIME_SETE1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_SETE1R_PER          (0x1UL << 2) 
#define HRTIM_TIME_SETE1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_SETE1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIME_SETE1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_SETE1R_SST          (0x1UL << 0) 
#define HRTIM_TIME_SETE1R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_RSTE1R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIME_RSTE1R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIME_RSTE1R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIME_RSTE1R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIME_RSTE1R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIME_RSTE1R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIME_RSTE1R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIME_RSTE1R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIME_RSTE1R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIME_RSTE1R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_RSTE1R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIME_RSTE1R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIME_RSTE1R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIME_RSTE1R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_RSTE1R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIME_RSTE1R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_RSTE1R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIME_RSTE1R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_RSTE1R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIME_RSTE1R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_RSTE1R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIME_RSTE1R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIME_RSTE1R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIME_RSTE1R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_RSTE1R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIME_RSTE1R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_RSTE1R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIME_RSTE1R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_RSTE1R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIME_RSTE1R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_RSTE1R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIME_RSTE1R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_RSTE1R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIME_RSTE1R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIME_RSTE1R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIME_RSTE1R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_RSTE1R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIME_RSTE1R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_RSTE1R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIME_RSTE1R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_RSTE1R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIME_RSTE1R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_RSTE1R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIME_RSTE1R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_RSTE1R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIME_RSTE1R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_RSTE1R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIME_RSTE1R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_RSTE1R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIME_RSTE1R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_RSTE1R_CMP4          (0x1UL << 6) 
#define HRTIM_TIME_RSTE1R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_RSTE1R_CMP3          (0x1UL << 5) 
#define HRTIM_TIME_RSTE1R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIME_RSTE1R_CMP2          (0x1UL << 4) 
#define HRTIM_TIME_RSTE1R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_RSTE1R_CMP1          (0x1UL << 3) 
#define HRTIM_TIME_RSTE1R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_RSTE1R_PER          (0x1UL << 2) 
#define HRTIM_TIME_RSTE1R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_RSTE1R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIME_RSTE1R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_RSTE1R_SRT          (0x1UL << 0) 
#define HRTIM_TIME_RSTE1R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_SETE2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIME_SETE2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIME_SETE2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIME_SETE2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIME_SETE2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIME_SETE2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIME_SETE2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIME_SETE2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIME_SETE2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIME_SETE2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_SETE2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIME_SETE2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIME_SETE2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIME_SETE2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_SETE2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIME_SETE2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_SETE2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIME_SETE2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_SETE2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIME_SETE2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_SETE2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIME_SETE2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIME_SETE2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIME_SETE2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_SETE2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIME_SETE2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_SETE2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIME_SETE2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_SETE2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIME_SETE2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_SETE2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIME_SETE2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_SETE2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIME_SETE2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIME_SETE2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIME_SETE2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_SETE2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIME_SETE2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_SETE2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIME_SETE2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_SETE2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIME_SETE2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_SETE2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIME_SETE2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_SETE2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIME_SETE2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_SETE2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIME_SETE2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_SETE2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIME_SETE2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_SETE2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIME_SETE2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_SETE2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIME_SETE2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIME_SETE2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIME_SETE2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_SETE2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIME_SETE2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_SETE2R_PER          (0x1UL << 2) 
#define HRTIM_TIME_SETE2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_SETE2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIME_SETE2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_SETE2R_SST          (0x1UL << 0) 
#define HRTIM_TIME_SETE2R_SST_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_RSTE2R_UPDATE          (0x1UL << 31) 
#define HRTIM_TIME_RSTE2R_UPDATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIME_RSTE2R_EXTEVNT10          (0x1UL << 30) 
#define HRTIM_TIME_RSTE2R_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIME_RSTE2R_EXTEVNT9          (0x1UL << 29) 
#define HRTIM_TIME_RSTE2R_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIME_RSTE2R_EXTEVNT8          (0x1UL << 28) 
#define HRTIM_TIME_RSTE2R_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIME_RSTE2R_EXTEVNT7          (0x1UL << 27) 
#define HRTIM_TIME_RSTE2R_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_RSTE2R_EXTEVNT6          (0x1UL << 26) 
#define HRTIM_TIME_RSTE2R_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIME_RSTE2R_EXTEVNT5          (0x1UL << 25) 
#define HRTIM_TIME_RSTE2R_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_RSTE2R_EXTEVNT4          (0x1UL << 24) 
#define HRTIM_TIME_RSTE2R_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_RSTE2R_EXTEVNT3          (0x1UL << 23) 
#define HRTIM_TIME_RSTE2R_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_RSTE2R_EXTEVNT2          (0x1UL << 22) 
#define HRTIM_TIME_RSTE2R_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_RSTE2R_EXTEVNT1          (0x1UL << 21) 
#define HRTIM_TIME_RSTE2R_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIME_RSTE2R_TIMEVNT9          (0x1UL << 20) 
#define HRTIM_TIME_RSTE2R_TIMEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_RSTE2R_TIMEVNT8          (0x1UL << 19) 
#define HRTIM_TIME_RSTE2R_TIMEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_RSTE2R_TIMEVNT7          (0x1UL << 18) 
#define HRTIM_TIME_RSTE2R_TIMEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_RSTE2R_TIMEVNT6          (0x1UL << 17) 
#define HRTIM_TIME_RSTE2R_TIMEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_RSTE2R_TIMEVNT5          (0x1UL << 16) 
#define HRTIM_TIME_RSTE2R_TIMEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_RSTE2R_TIMEVNT4          (0x1UL << 15) 
#define HRTIM_TIME_RSTE2R_TIMEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIME_RSTE2R_TIMEVNT3          (0x1UL << 14) 
#define HRTIM_TIME_RSTE2R_TIMEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_RSTE2R_TIMEVNT2          (0x1UL << 13) 
#define HRTIM_TIME_RSTE2R_TIMEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_RSTE2R_TIMEVNT1          (0x1UL << 12) 
#define HRTIM_TIME_RSTE2R_TIMEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_RSTE2R_MSTCMP4          (0x1UL << 11) 
#define HRTIM_TIME_RSTE2R_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_RSTE2R_MSTCMP3          (0x1UL << 10) 
#define HRTIM_TIME_RSTE2R_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_RSTE2R_MSTCMP2          (0x1UL << 9) 
#define HRTIM_TIME_RSTE2R_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_RSTE2R_MSTCMP1          (0x1UL << 8) 
#define HRTIM_TIME_RSTE2R_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_RSTE2R_MSTPER          (0x1UL << 7) 
#define HRTIM_TIME_RSTE2R_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_RSTE2R_CMP4          (0x1UL << 6) 
#define HRTIM_TIME_RSTE2R_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_RSTE2R_CMP3          (0x1UL << 5) 
#define HRTIM_TIME_RSTE2R_CMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIME_RSTE2R_CMP2          (0x1UL << 4) 
#define HRTIM_TIME_RSTE2R_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_RSTE2R_CMP1          (0x1UL << 3) 
#define HRTIM_TIME_RSTE2R_CMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_RSTE2R_PER          (0x1UL << 2) 
#define HRTIM_TIME_RSTE2R_PER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_RSTE2R_RESYNC          (0x1UL << 1) 
#define HRTIM_TIME_RSTE2R_RESYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_RSTE2R_SRT          (0x1UL << 0) 
#define HRTIM_TIME_RSTE2R_SRT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_EEFER1_EE5FLTR          (0xFUL << 25) 
#define HRTIM_TIME_EEFER1_EE5FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIME_EEFER1_EE5LTCH          (0x1UL << 24) 
#define HRTIM_TIME_EEFER1_EE5LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_EEFER1_EE4FLTR          (0xFUL << 19) 
#define HRTIM_TIME_EEFER1_EE4FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIME_EEFER1_EE4LTCH          (0x1UL << 18) 
#define HRTIM_TIME_EEFER1_EE4LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_EEFER1_EE3FLTR          (0xFUL << 13) 
#define HRTIM_TIME_EEFER1_EE3FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIME_EEFER1_EE3LTCH          (0x1UL << 12) 
#define HRTIM_TIME_EEFER1_EE3LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_EEFER1_EE2FLTR          (0xFUL << 7) 
#define HRTIM_TIME_EEFER1_EE2FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIME_EEFER1_EE2LTCH          (0x1UL << 6) 
#define HRTIM_TIME_EEFER1_EE2LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_EEFER1_EE1FLTR          (0xFUL << 1) 
#define HRTIM_TIME_EEFER1_EE1FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIME_EEFER1_EE1LTCH          (0x1UL << 0) 
#define HRTIM_TIME_EEFER1_EE1LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_EEFER2_EE10FLTR          (0xFUL << 25) 
#define HRTIM_TIME_EEFER2_EE10FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 25)
#define HRTIM_TIME_EEFER2_EE10LTCH          (0x1UL << 24) 
#define HRTIM_TIME_EEFER2_EE10LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_EEFER2_EE9FLTR          (0xFUL << 19) 
#define HRTIM_TIME_EEFER2_EE9FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_TIME_EEFER2_EE9LTCH          (0x1UL << 18) 
#define HRTIM_TIME_EEFER2_EE9LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_EEFER2_EE8FLTR          (0xFUL << 13) 
#define HRTIM_TIME_EEFER2_EE8FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 13)
#define HRTIM_TIME_EEFER2_EE8LTCH          (0x1UL << 12) 
#define HRTIM_TIME_EEFER2_EE8LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_EEFER2_EE7FLTR          (0xFUL << 7) 
#define HRTIM_TIME_EEFER2_EE7FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIME_EEFER2_EE7LTCH          (0x1UL << 6) 
#define HRTIM_TIME_EEFER2_EE7LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_EEFER2_EE6FLTR          (0xFUL << 1) 
#define HRTIM_TIME_EEFER2_EE6FLTR_VAL(X) (((uint32_t)(X) & 0xFUL) << 1)
#define HRTIM_TIME_EEFER2_EE6LTCH          (0x1UL << 0) 
#define HRTIM_TIME_EEFER2_EE6LTCH_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_RSTER_TIMDCMP4          (0x1UL << 30) 
#define HRTIM_TIME_RSTER_TIMDCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_TIME_RSTER_TIMDCMP2          (0x1UL << 29) 
#define HRTIM_TIME_RSTER_TIMDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_TIME_RSTER_TIMDCMP1          (0x1UL << 28) 
#define HRTIM_TIME_RSTER_TIMDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_TIME_RSTER_TIMCCMP4          (0x1UL << 27) 
#define HRTIM_TIME_RSTER_TIMCCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_RSTER_TIMCCMP2          (0x1UL << 26) 
#define HRTIM_TIME_RSTER_TIMCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIME_RSTER_TIMCCMP1          (0x1UL << 25) 
#define HRTIM_TIME_RSTER_TIMCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_RSTER_TIMBCMP4          (0x1UL << 24) 
#define HRTIM_TIME_RSTER_TIMBCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_RSTER_TIMBCMP2          (0x1UL << 23) 
#define HRTIM_TIME_RSTER_TIMBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_RSTER_TIMBCMP1          (0x1UL << 22) 
#define HRTIM_TIME_RSTER_TIMBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_RSTER_TIMACMP4          (0x1UL << 21) 
#define HRTIM_TIME_RSTER_TIMACMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIME_RSTER_TIMACMP2          (0x1UL << 20) 
#define HRTIM_TIME_RSTER_TIMACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_RSTER_TIMACMP1          (0x1UL << 19) 
#define HRTIM_TIME_RSTER_TIMACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_RSTER_EXTEVNT10          (0x1UL << 18) 
#define HRTIM_TIME_RSTER_EXTEVNT10_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_RSTER_EXTEVNT9          (0x1UL << 17) 
#define HRTIM_TIME_RSTER_EXTEVNT9_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_RSTER_EXTEVNT8          (0x1UL << 16) 
#define HRTIM_TIME_RSTER_EXTEVNT8_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_RSTER_EXTEVNT7          (0x1UL << 15) 
#define HRTIM_TIME_RSTER_EXTEVNT7_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIME_RSTER_EXTEVNT6          (0x1UL << 14) 
#define HRTIM_TIME_RSTER_EXTEVNT6_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_RSTER_EXTEVNT5          (0x1UL << 13) 
#define HRTIM_TIME_RSTER_EXTEVNT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_RSTER_EXTEVNT4          (0x1UL << 12) 
#define HRTIM_TIME_RSTER_EXTEVNT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_RSTER_EXTEVNT3          (0x1UL << 11) 
#define HRTIM_TIME_RSTER_EXTEVNT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_RSTER_EXTEVNT2          (0x1UL << 10) 
#define HRTIM_TIME_RSTER_EXTEVNT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_RSTER_EXTEVNT1          (0x1UL << 9) 
#define HRTIM_TIME_RSTER_EXTEVNT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_RSTER_MSTCMP4          (0x1UL << 8) 
#define HRTIM_TIME_RSTER_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_RSTER_MSTCMP3          (0x1UL << 7) 
#define HRTIM_TIME_RSTER_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_RSTER_MSTCMP2          (0x1UL << 6) 
#define HRTIM_TIME_RSTER_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_RSTER_MSTCMP1          (0x1UL << 5) 
#define HRTIM_TIME_RSTER_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIME_RSTER_MSTPER          (0x1UL << 4) 
#define HRTIM_TIME_RSTER_MSTPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_RSTER_CMP4          (0x1UL << 3) 
#define HRTIM_TIME_RSTER_CMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_RSTER_CMP2          (0x1UL << 2) 
#define HRTIM_TIME_RSTER_CMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_RSTER_UPDT          (0x1UL << 1) 
#define HRTIM_TIME_RSTER_UPDT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_CHPER_STRTPW          (0xFUL << 7) 
#define HRTIM_TIME_CHPER_STRTPW_VAL(X) (((uint32_t)(X) & 0xFUL) << 7)
#define HRTIM_TIME_CHPER_CHPDTY          (0x7UL << 4) 
#define HRTIM_TIME_CHPER_CHPDTY_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define HRTIM_TIME_CHPER_CHPFRQ          (0xFUL << 0) 
#define HRTIM_TIME_CHPER_CHPFRQ_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define HRTIM_TIME_CPT1ECR_TDCMP2          (0x1UL << 27) 
#define HRTIM_TIME_CPT1ECR_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_CPT1ECR_TDCMP1          (0x1UL << 26) 
#define HRTIM_TIME_CPT1ECR_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIME_CPT1ECR_TD1RST          (0x1UL << 25) 
#define HRTIM_TIME_CPT1ECR_TD1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_CPT1ECR_TD1SET          (0x1UL << 24) 
#define HRTIM_TIME_CPT1ECR_TD1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_CPT1ECR_TCCMP2          (0x1UL << 23) 
#define HRTIM_TIME_CPT1ECR_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_CPT1ECR_TCCMP1          (0x1UL << 22) 
#define HRTIM_TIME_CPT1ECR_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_CPT1ECR_TC1RST          (0x1UL << 21) 
#define HRTIM_TIME_CPT1ECR_TC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIME_CPT1ECR_TC1SET          (0x1UL << 20) 
#define HRTIM_TIME_CPT1ECR_TC1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_CPT1ECR_TBCMP2          (0x1UL << 19) 
#define HRTIM_TIME_CPT1ECR_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_CPT1ECR_TBCMP1          (0x1UL << 18) 
#define HRTIM_TIME_CPT1ECR_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_CPT1ECR_TB1RST          (0x1UL << 17) 
#define HRTIM_TIME_CPT1ECR_TB1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_CPT1ECR_TB1SET          (0x1UL << 16) 
#define HRTIM_TIME_CPT1ECR_TB1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_CPT1ECR_TACMP2          (0x1UL << 15) 
#define HRTIM_TIME_CPT1ECR_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIME_CPT1ECR_TACMP1          (0x1UL << 14) 
#define HRTIM_TIME_CPT1ECR_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_CPT1ECR_TA1RST          (0x1UL << 13) 
#define HRTIM_TIME_CPT1ECR_TA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_CPT1ECR_TA1SET          (0x1UL << 12) 
#define HRTIM_TIME_CPT1ECR_TA1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_CPT1ECR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIME_CPT1ECR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_CPT1ECR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIME_CPT1ECR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_CPT1ECR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIME_CPT1ECR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_CPT1ECR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIME_CPT1ECR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_CPT1ECR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIME_CPT1ECR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_CPT1ECR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIME_CPT1ECR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_CPT1ECR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIME_CPT1ECR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIME_CPT1ECR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIME_CPT1ECR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_CPT1ECR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIME_CPT1ECR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_CPT1ECR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIME_CPT1ECR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_CPT1ECR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIME_CPT1ECR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_CPT1ECR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIME_CPT1ECR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_CPT2ECR_TDCMP2          (0x1UL << 27) 
#define HRTIM_TIME_CPT2ECR_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_TIME_CPT2ECR_TDCMP1          (0x1UL << 26) 
#define HRTIM_TIME_CPT2ECR_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_TIME_CPT2ECR_TD1RST          (0x1UL << 25) 
#define HRTIM_TIME_CPT2ECR_TD1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_TIME_CPT2ECR_TD1SET          (0x1UL << 24) 
#define HRTIM_TIME_CPT2ECR_TD1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_TIME_CPT2ECR_TCCMP2          (0x1UL << 23) 
#define HRTIM_TIME_CPT2ECR_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_CPT2ECR_TCCMP1          (0x1UL << 22) 
#define HRTIM_TIME_CPT2ECR_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_CPT2ECR_TC1RST          (0x1UL << 21) 
#define HRTIM_TIME_CPT2ECR_TC1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_TIME_CPT2ECR_TC1SET          (0x1UL << 20) 
#define HRTIM_TIME_CPT2ECR_TC1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_TIME_CPT2ECR_TBCMP2          (0x1UL << 19) 
#define HRTIM_TIME_CPT2ECR_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_CPT2ECR_TBCMP1          (0x1UL << 18) 
#define HRTIM_TIME_CPT2ECR_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_CPT2ECR_TB1RST          (0x1UL << 17) 
#define HRTIM_TIME_CPT2ECR_TB1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_CPT2ECR_TB1SET          (0x1UL << 16) 
#define HRTIM_TIME_CPT2ECR_TB1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_TIME_CPT2ECR_TACMP2          (0x1UL << 15) 
#define HRTIM_TIME_CPT2ECR_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_TIME_CPT2ECR_TACMP1          (0x1UL << 14) 
#define HRTIM_TIME_CPT2ECR_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_TIME_CPT2ECR_TA1RST          (0x1UL << 13) 
#define HRTIM_TIME_CPT2ECR_TA1RST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_TIME_CPT2ECR_TA1SET          (0x1UL << 12) 
#define HRTIM_TIME_CPT2ECR_TA1SET_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_TIME_CPT2ECR_EXEV10CPT          (0x1UL << 11) 
#define HRTIM_TIME_CPT2ECR_EXEV10CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_TIME_CPT2ECR_EXEV9CPT          (0x1UL << 10) 
#define HRTIM_TIME_CPT2ECR_EXEV9CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_TIME_CPT2ECR_EXEV8CPT          (0x1UL << 9) 
#define HRTIM_TIME_CPT2ECR_EXEV8CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_CPT2ECR_EXEV7CPT          (0x1UL << 8) 
#define HRTIM_TIME_CPT2ECR_EXEV7CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_CPT2ECR_EXEV6CPT          (0x1UL << 7) 
#define HRTIM_TIME_CPT2ECR_EXEV6CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_CPT2ECR_EXEV5CPT          (0x1UL << 6) 
#define HRTIM_TIME_CPT2ECR_EXEV5CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_CPT2ECR_EXEV4CPT          (0x1UL << 5) 
#define HRTIM_TIME_CPT2ECR_EXEV4CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_TIME_CPT2ECR_EXEV3CPT          (0x1UL << 4) 
#define HRTIM_TIME_CPT2ECR_EXEV3CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_CPT2ECR_EXEV2CPT          (0x1UL << 3) 
#define HRTIM_TIME_CPT2ECR_EXEV2CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_CPT2ECR_EXEV1CPT          (0x1UL << 2) 
#define HRTIM_TIME_CPT2ECR_EXEV1CPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_CPT2ECR_UDPCPT          (0x1UL << 1) 
#define HRTIM_TIME_CPT2ECR_UDPCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_CPT2ECR_SWCPT          (0x1UL << 0) 
#define HRTIM_TIME_CPT2ECR_SWCPT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_TIME_OUTER_DIDL2          (0x1UL << 23) 
#define HRTIM_TIME_OUTER_DIDL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_TIME_OUTER_CHP2          (0x1UL << 22) 
#define HRTIM_TIME_OUTER_CHP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_TIME_OUTER_FAULT2          (0x3UL << 20) 
#define HRTIM_TIME_OUTER_FAULT2_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define HRTIM_TIME_OUTER_IDLES2          (0x1UL << 19) 
#define HRTIM_TIME_OUTER_IDLES2_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_TIME_OUTER_IDLEM2          (0x1UL << 18) 
#define HRTIM_TIME_OUTER_IDLEM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_TIME_OUTER_POL2          (0x1UL << 17) 
#define HRTIM_TIME_OUTER_POL2_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_TIME_OUTER_DLYPRT          (0x7UL << 10) 
#define HRTIM_TIME_OUTER_DLYPRT_VAL(X) (((uint32_t)(X) & 0x7UL) << 10)
#define HRTIM_TIME_OUTER_DLYPRTEN          (0x1UL << 9) 
#define HRTIM_TIME_OUTER_DLYPRTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_TIME_OUTER_DTEN          (0x1UL << 8) 
#define HRTIM_TIME_OUTER_DTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_TIME_OUTER_DIDL1          (0x1UL << 7) 
#define HRTIM_TIME_OUTER_DIDL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_TIME_OUTER_CHP1          (0x1UL << 6) 
#define HRTIM_TIME_OUTER_CHP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_TIME_OUTER_FAULT1          (0x3UL << 4) 
#define HRTIM_TIME_OUTER_FAULT1_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define HRTIM_TIME_OUTER_IDLES1          (0x1UL << 3) 
#define HRTIM_TIME_OUTER_IDLES1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_OUTER_IDLEM1          (0x1UL << 2) 
#define HRTIM_TIME_OUTER_IDLEM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_OUTER_POL1          (0x1UL << 1) 
#define HRTIM_TIME_OUTER_POL1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_FLTER_FLTLCK          (0x1UL << 31) 
#define HRTIM_TIME_FLTER_FLTLCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_TIME_FLTER_FLT5EN          (0x1UL << 4) 
#define HRTIM_TIME_FLTER_FLT5EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_TIME_FLTER_FLT4EN          (0x1UL << 3) 
#define HRTIM_TIME_FLTER_FLT4EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_TIME_FLTER_FLT3EN          (0x1UL << 2) 
#define HRTIM_TIME_FLTER_FLT3EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_TIME_FLTER_FLT2EN          (0x1UL << 1) 
#define HRTIM_TIME_FLTER_FLT2EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_TIME_FLTER_FLT1EN          (0x1UL << 0) 
#define HRTIM_TIME_FLTER_FLT1EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)

#define HRTIM_TIME  ((struct HRTIM_TIME*)(0x40017680UL))



struct HRTIM_Common {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t ISR;
  volatile uint32_t ICR;
  volatile uint32_t IER;
  volatile uint32_t OENR;
  volatile uint32_t DISR;
  volatile const uint32_t ODSR;
  volatile uint32_t BMCR;
  volatile uint32_t BMTRG;
  volatile uint32_t BMCMPR6;
  volatile uint32_t BMPER;
  volatile uint32_t EECR1;
  volatile uint32_t EECR2;
  volatile uint32_t EECR3;
  volatile uint32_t ADC1R;
  volatile uint32_t ADC2R;
  volatile uint32_t ADC3R;
  volatile uint32_t ADC4R;
  volatile uint32_t DLLCR;
  volatile uint32_t FLTINR1;
  volatile uint32_t FLTINR2;
  volatile uint32_t BDMUPDR;
  volatile uint32_t BDTxUPR;
  volatile uint32_t BDMADR;
};
#define HRTIM_Common_CR1_AD4USRC          (0x7UL << 25) 
#define HRTIM_Common_CR1_AD4USRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define HRTIM_Common_CR1_AD3USRC          (0x7UL << 22) 
#define HRTIM_Common_CR1_AD3USRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 22)
#define HRTIM_Common_CR1_AD2USRC          (0x7UL << 19) 
#define HRTIM_Common_CR1_AD2USRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define HRTIM_Common_CR1_AD1USRC          (0x7UL << 16) 
#define HRTIM_Common_CR1_AD1USRC_VAL(X) (((uint32_t)(X) & 0x7UL) << 16)
#define HRTIM_Common_CR1_TEUDIS          (0x1UL << 5) 
#define HRTIM_Common_CR1_TEUDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_CR1_TDUDIS          (0x1UL << 4) 
#define HRTIM_Common_CR1_TDUDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_CR1_TCUDIS          (0x1UL << 3) 
#define HRTIM_Common_CR1_TCUDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_CR1_TBUDIS          (0x1UL << 2) 
#define HRTIM_Common_CR1_TBUDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_CR1_TAUDIS          (0x1UL << 1) 
#define HRTIM_Common_CR1_TAUDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_CR1_MUDIS          (0x1UL << 0) 
#define HRTIM_Common_CR1_MUDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_CR2_TERST          (0x1UL << 13) 
#define HRTIM_Common_CR2_TERST_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_Common_CR2_TDRST          (0x1UL << 12) 
#define HRTIM_Common_CR2_TDRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_Common_CR2_TCRST          (0x1UL << 11) 
#define HRTIM_Common_CR2_TCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Common_CR2_TBRST          (0x1UL << 10) 
#define HRTIM_Common_CR2_TBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_CR2_TARST          (0x1UL << 9) 
#define HRTIM_Common_CR2_TARST_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_CR2_MRST          (0x1UL << 8) 
#define HRTIM_Common_CR2_MRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_CR2_TESWU          (0x1UL << 5) 
#define HRTIM_Common_CR2_TESWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_CR2_TDSWU          (0x1UL << 4) 
#define HRTIM_Common_CR2_TDSWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_CR2_TCSWU          (0x1UL << 3) 
#define HRTIM_Common_CR2_TCSWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_CR2_TBSWU          (0x1UL << 2) 
#define HRTIM_Common_CR2_TBSWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_CR2_TASWU          (0x1UL << 1) 
#define HRTIM_Common_CR2_TASWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_CR2_MSWU          (0x1UL << 0) 
#define HRTIM_Common_CR2_MSWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_ISR_BMPER          (0x1UL << 17) 
#define HRTIM_Common_ISR_BMPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_ISR_DLLRDY          (0x1UL << 16) 
#define HRTIM_Common_ISR_DLLRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_ISR_SYSFLT          (0x1UL << 5) 
#define HRTIM_Common_ISR_SYSFLT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_ISR_FLT5          (0x1UL << 4) 
#define HRTIM_Common_ISR_FLT5_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_ISR_FLT4          (0x1UL << 3) 
#define HRTIM_Common_ISR_FLT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_ISR_FLT3          (0x1UL << 2) 
#define HRTIM_Common_ISR_FLT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_ISR_FLT2          (0x1UL << 1) 
#define HRTIM_Common_ISR_FLT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_ISR_FLT1          (0x1UL << 0) 
#define HRTIM_Common_ISR_FLT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_ICR_BMPERC          (0x1UL << 17) 
#define HRTIM_Common_ICR_BMPERC_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_ICR_DLLRDYC          (0x1UL << 16) 
#define HRTIM_Common_ICR_DLLRDYC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_ICR_SYSFLTC          (0x1UL << 5) 
#define HRTIM_Common_ICR_SYSFLTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_ICR_FLT5C          (0x1UL << 4) 
#define HRTIM_Common_ICR_FLT5C_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_ICR_FLT4C          (0x1UL << 3) 
#define HRTIM_Common_ICR_FLT4C_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_ICR_FLT3C          (0x1UL << 2) 
#define HRTIM_Common_ICR_FLT3C_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_ICR_FLT2C          (0x1UL << 1) 
#define HRTIM_Common_ICR_FLT2C_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_ICR_FLT1C          (0x1UL << 0) 
#define HRTIM_Common_ICR_FLT1C_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_IER_BMPERIE          (0x1UL << 17) 
#define HRTIM_Common_IER_BMPERIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_IER_DLLRDYIE          (0x1UL << 16) 
#define HRTIM_Common_IER_DLLRDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_IER_SYSFLTE          (0x1UL << 5) 
#define HRTIM_Common_IER_SYSFLTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_IER_FLT5IE          (0x1UL << 4) 
#define HRTIM_Common_IER_FLT5IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_IER_FLT4IE          (0x1UL << 3) 
#define HRTIM_Common_IER_FLT4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_IER_FLT3IE          (0x1UL << 2) 
#define HRTIM_Common_IER_FLT3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_IER_FLT2IE          (0x1UL << 1) 
#define HRTIM_Common_IER_FLT2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_IER_FLT1IE          (0x1UL << 0) 
#define HRTIM_Common_IER_FLT1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_OENR_TE2OEN          (0x1UL << 9) 
#define HRTIM_Common_OENR_TE2OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_OENR_TE1OEN          (0x1UL << 8) 
#define HRTIM_Common_OENR_TE1OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_OENR_TD2OEN          (0x1UL << 7) 
#define HRTIM_Common_OENR_TD2OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_OENR_TD1OEN          (0x1UL << 6) 
#define HRTIM_Common_OENR_TD1OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_OENR_TC2OEN          (0x1UL << 5) 
#define HRTIM_Common_OENR_TC2OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_OENR_TC1OEN          (0x1UL << 4) 
#define HRTIM_Common_OENR_TC1OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_OENR_TB2OEN          (0x1UL << 3) 
#define HRTIM_Common_OENR_TB2OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_OENR_TB1OEN          (0x1UL << 2) 
#define HRTIM_Common_OENR_TB1OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_OENR_TA2OEN          (0x1UL << 1) 
#define HRTIM_Common_OENR_TA2OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_OENR_TA1OEN          (0x1UL << 0) 
#define HRTIM_Common_OENR_TA1OEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_DISR_TE2ODIS          (0x1UL << 9) 
#define HRTIM_Common_DISR_TE2ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_DISR_TE1ODIS          (0x1UL << 8) 
#define HRTIM_Common_DISR_TE1ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_DISR_TD2ODIS          (0x1UL << 7) 
#define HRTIM_Common_DISR_TD2ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_DISR_TD1ODIS          (0x1UL << 6) 
#define HRTIM_Common_DISR_TD1ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_DISR_TC2ODIS          (0x1UL << 5) 
#define HRTIM_Common_DISR_TC2ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_DISR_TC1ODIS          (0x1UL << 4) 
#define HRTIM_Common_DISR_TC1ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_DISR_TB2ODIS          (0x1UL << 3) 
#define HRTIM_Common_DISR_TB2ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_DISR_TB1ODIS          (0x1UL << 2) 
#define HRTIM_Common_DISR_TB1ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_DISR_TA2ODIS          (0x1UL << 1) 
#define HRTIM_Common_DISR_TA2ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_DISR_TA1ODIS          (0x1UL << 0) 
#define HRTIM_Common_DISR_TA1ODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_ODSR_TE2ODS          (0x1UL << 9) 
#define HRTIM_Common_ODSR_TE2ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_ODSR_TE1ODS          (0x1UL << 8) 
#define HRTIM_Common_ODSR_TE1ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_ODSR_TD2ODS          (0x1UL << 7) 
#define HRTIM_Common_ODSR_TD2ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_ODSR_TD1ODS          (0x1UL << 6) 
#define HRTIM_Common_ODSR_TD1ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_ODSR_TC2ODS          (0x1UL << 5) 
#define HRTIM_Common_ODSR_TC2ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_ODSR_TC1ODS          (0x1UL << 4) 
#define HRTIM_Common_ODSR_TC1ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_ODSR_TB2ODS          (0x1UL << 3) 
#define HRTIM_Common_ODSR_TB2ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_ODSR_TB1ODS          (0x1UL << 2) 
#define HRTIM_Common_ODSR_TB1ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_ODSR_TA2ODS          (0x1UL << 1) 
#define HRTIM_Common_ODSR_TA2ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_ODSR_TA1ODS          (0x1UL << 0) 
#define HRTIM_Common_ODSR_TA1ODS_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_BMCR_BMSTAT          (0x1UL << 31) 
#define HRTIM_Common_BMCR_BMSTAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_Common_BMCR_TEBM          (0x1UL << 21) 
#define HRTIM_Common_BMCR_TEBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_Common_BMCR_TDBM          (0x1UL << 20) 
#define HRTIM_Common_BMCR_TDBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_BMCR_TCBM          (0x1UL << 19) 
#define HRTIM_Common_BMCR_TCBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Common_BMCR_TBBM          (0x1UL << 18) 
#define HRTIM_Common_BMCR_TBBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Common_BMCR_TABM          (0x1UL << 17) 
#define HRTIM_Common_BMCR_TABM_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_BMCR_MTBM          (0x1UL << 16) 
#define HRTIM_Common_BMCR_MTBM_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_BMCR_BMPREN          (0x1UL << 10) 
#define HRTIM_Common_BMCR_BMPREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_BMCR_BMPRSC          (0xFUL << 6) 
#define HRTIM_Common_BMCR_BMPRSC_VAL(X) (((uint32_t)(X) & 0xFUL) << 6)
#define HRTIM_Common_BMCR_BMCLK          (0xFUL << 2) 
#define HRTIM_Common_BMCR_BMCLK_VAL(X) (((uint32_t)(X) & 0xFUL) << 2)
#define HRTIM_Common_BMCR_BMOM          (0x1UL << 1) 
#define HRTIM_Common_BMCR_BMOM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_BMCR_BME          (0x1UL << 0) 
#define HRTIM_Common_BMCR_BME_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_BMTRG_OCHPEV          (0x1UL << 31) 
#define HRTIM_Common_BMTRG_OCHPEV_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_Common_BMTRG_TECMP2          (0x1UL << 26) 
#define HRTIM_Common_BMTRG_TECMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_BMTRG_TECMP1          (0x1UL << 25) 
#define HRTIM_Common_BMTRG_TECMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_Common_BMTRG_TEREP          (0x1UL << 24) 
#define HRTIM_Common_BMTRG_TEREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_Common_BMTRG_TERST          (0x1UL << 23) 
#define HRTIM_Common_BMTRG_TERST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_Common_BMTRG_TDCMP2          (0x1UL << 22) 
#define HRTIM_Common_BMTRG_TDCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_Common_BMTRG_TDCMP1          (0x1UL << 21) 
#define HRTIM_Common_BMTRG_TDCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_Common_BMTRG_TDREP          (0x1UL << 20) 
#define HRTIM_Common_BMTRG_TDREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_BMTRG_TDRST          (0x1UL << 19) 
#define HRTIM_Common_BMTRG_TDRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Common_BMTRG_TCCMP2          (0x1UL << 18) 
#define HRTIM_Common_BMTRG_TCCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Common_BMTRG_TCCMP1          (0x1UL << 17) 
#define HRTIM_Common_BMTRG_TCCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_BMTRG_TCREP          (0x1UL << 16) 
#define HRTIM_Common_BMTRG_TCREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_BMTRG_TCRST          (0x1UL << 15) 
#define HRTIM_Common_BMTRG_TCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_Common_BMTRG_TBCMP2          (0x1UL << 14) 
#define HRTIM_Common_BMTRG_TBCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_BMTRG_TBCMP1          (0x1UL << 13) 
#define HRTIM_Common_BMTRG_TBCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_Common_BMTRG_TBREP          (0x1UL << 12) 
#define HRTIM_Common_BMTRG_TBREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_Common_BMTRG_TBRST          (0x1UL << 11) 
#define HRTIM_Common_BMTRG_TBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Common_BMTRG_TACMP2          (0x1UL << 10) 
#define HRTIM_Common_BMTRG_TACMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_BMTRG_TACMP1          (0x1UL << 9) 
#define HRTIM_Common_BMTRG_TACMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_BMTRG_TAREP          (0x1UL << 8) 
#define HRTIM_Common_BMTRG_TAREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_BMTRG_TARST          (0x1UL << 7) 
#define HRTIM_Common_BMTRG_TARST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_BMTRG_MSTCMP4          (0x1UL << 6) 
#define HRTIM_Common_BMTRG_MSTCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_BMTRG_MSTCMP3          (0x1UL << 5) 
#define HRTIM_Common_BMTRG_MSTCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_BMTRG_MSTCMP2          (0x1UL << 4) 
#define HRTIM_Common_BMTRG_MSTCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_BMTRG_MSTCMP1          (0x1UL << 3) 
#define HRTIM_Common_BMTRG_MSTCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_BMTRG_MSTREP          (0x1UL << 2) 
#define HRTIM_Common_BMTRG_MSTREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_BMTRG_MSTRST          (0x1UL << 1) 
#define HRTIM_Common_BMTRG_MSTRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_BMTRG_SW          (0x1UL << 0) 
#define HRTIM_Common_BMTRG_SW_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_BMCMPR6_BMCMP          (0xFFFFUL << 0) 
#define HRTIM_Common_BMCMPR6_BMCMP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_Common_BMPER_BMPER          (0xFFFFUL << 0) 
#define HRTIM_Common_BMPER_BMPER_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define HRTIM_Common_EECR1_EE5FAST          (0x1UL << 29) 
#define HRTIM_Common_EECR1_EE5FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_Common_EECR1_EE5SNS          (0x3UL << 27) 
#define HRTIM_Common_EECR1_EE5SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 27)
#define HRTIM_Common_EECR1_EE5POL          (0x1UL << 26) 
#define HRTIM_Common_EECR1_EE5POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_EECR1_EE5SRC          (0x3UL << 24) 
#define HRTIM_Common_EECR1_EE5SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define HRTIM_Common_EECR1_EE4FAST          (0x1UL << 23) 
#define HRTIM_Common_EECR1_EE4FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_Common_EECR1_EE4SNS          (0x3UL << 21) 
#define HRTIM_Common_EECR1_EE4SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define HRTIM_Common_EECR1_EE4POL          (0x1UL << 20) 
#define HRTIM_Common_EECR1_EE4POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_EECR1_EE4SRC          (0x3UL << 18) 
#define HRTIM_Common_EECR1_EE4SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define HRTIM_Common_EECR1_EE3FAST          (0x1UL << 17) 
#define HRTIM_Common_EECR1_EE3FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_EECR1_EE3SNS          (0x3UL << 15) 
#define HRTIM_Common_EECR1_EE3SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define HRTIM_Common_EECR1_EE3POL          (0x1UL << 14) 
#define HRTIM_Common_EECR1_EE3POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_EECR1_EE3SRC          (0x3UL << 12) 
#define HRTIM_Common_EECR1_EE3SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_Common_EECR1_EE2FAST          (0x1UL << 11) 
#define HRTIM_Common_EECR1_EE2FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Common_EECR1_EE2SNS          (0x3UL << 9) 
#define HRTIM_Common_EECR1_EE2SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define HRTIM_Common_EECR1_EE2POL          (0x1UL << 8) 
#define HRTIM_Common_EECR1_EE2POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_EECR1_EE2SRC          (0x3UL << 6) 
#define HRTIM_Common_EECR1_EE2SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define HRTIM_Common_EECR1_EE1FAST          (0x1UL << 5) 
#define HRTIM_Common_EECR1_EE1FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_EECR1_EE1SNS          (0x3UL << 3) 
#define HRTIM_Common_EECR1_EE1SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define HRTIM_Common_EECR1_EE1POL          (0x1UL << 2) 
#define HRTIM_Common_EECR1_EE1POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_EECR1_EE1SRC          (0x3UL << 0) 
#define HRTIM_Common_EECR1_EE1SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define HRTIM_Common_EECR2_EE10SNS          (0x3UL << 27) 
#define HRTIM_Common_EECR2_EE10SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 27)
#define HRTIM_Common_EECR2_EE10POL          (0x1UL << 26) 
#define HRTIM_Common_EECR2_EE10POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_EECR2_EE10SRC          (0x3UL << 24) 
#define HRTIM_Common_EECR2_EE10SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define HRTIM_Common_EECR2_EE9SNS          (0x3UL << 21) 
#define HRTIM_Common_EECR2_EE9SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define HRTIM_Common_EECR2_EE9POL          (0x1UL << 20) 
#define HRTIM_Common_EECR2_EE9POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_EECR2_EE9SRC          (0x3UL << 18) 
#define HRTIM_Common_EECR2_EE9SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define HRTIM_Common_EECR2_EE8SNS          (0x3UL << 15) 
#define HRTIM_Common_EECR2_EE8SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define HRTIM_Common_EECR2_EE8POL          (0x1UL << 14) 
#define HRTIM_Common_EECR2_EE8POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_EECR2_EE8SRC          (0x3UL << 12) 
#define HRTIM_Common_EECR2_EE8SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_Common_EECR2_EE7SNS          (0x3UL << 9) 
#define HRTIM_Common_EECR2_EE7SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define HRTIM_Common_EECR2_EE7POL          (0x1UL << 8) 
#define HRTIM_Common_EECR2_EE7POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_EECR2_EE7SRC          (0x3UL << 6) 
#define HRTIM_Common_EECR2_EE7SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define HRTIM_Common_EECR2_EE6SNS          (0x3UL << 3) 
#define HRTIM_Common_EECR2_EE6SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define HRTIM_Common_EECR2_EE6POL          (0x1UL << 2) 
#define HRTIM_Common_EECR2_EE6POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_EECR2_EE6SRC          (0x3UL << 0) 
#define HRTIM_Common_EECR2_EE6SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define HRTIM_Common_EECR3_EE10SNS          (0x3UL << 27) 
#define HRTIM_Common_EECR3_EE10SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 27)
#define HRTIM_Common_EECR3_EE10POL          (0x1UL << 26) 
#define HRTIM_Common_EECR3_EE10POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_EECR3_EE10SRC          (0x3UL << 24) 
#define HRTIM_Common_EECR3_EE10SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define HRTIM_Common_EECR3_EE9SNS          (0x3UL << 21) 
#define HRTIM_Common_EECR3_EE9SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 21)
#define HRTIM_Common_EECR3_EE9POL          (0x1UL << 20) 
#define HRTIM_Common_EECR3_EE9POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_EECR3_EE9SRC          (0x3UL << 18) 
#define HRTIM_Common_EECR3_EE9SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 18)
#define HRTIM_Common_EECR3_EE8SNS          (0x3UL << 15) 
#define HRTIM_Common_EECR3_EE8SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 15)
#define HRTIM_Common_EECR3_EE8POL          (0x1UL << 14) 
#define HRTIM_Common_EECR3_EE8POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_EECR3_EE8SRC          (0x3UL << 12) 
#define HRTIM_Common_EECR3_EE8SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define HRTIM_Common_EECR3_EE7SNS          (0x3UL << 9) 
#define HRTIM_Common_EECR3_EE7SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 9)
#define HRTIM_Common_EECR3_EE7POL          (0x1UL << 8) 
#define HRTIM_Common_EECR3_EE7POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_EECR3_EE7SRC          (0x3UL << 6) 
#define HRTIM_Common_EECR3_EE7SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define HRTIM_Common_EECR3_EE6SNS          (0x3UL << 3) 
#define HRTIM_Common_EECR3_EE6SNS_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define HRTIM_Common_EECR3_EE6POL          (0x1UL << 2) 
#define HRTIM_Common_EECR3_EE6POL_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_EECR3_EE6SRC          (0x3UL << 0) 
#define HRTIM_Common_EECR3_EE6SRC_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define HRTIM_Common_ADC1R_AD1TEPER          (0x1UL << 31) 
#define HRTIM_Common_ADC1R_AD1TEPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_Common_ADC1R_AD1TEC4          (0x1UL << 30) 
#define HRTIM_Common_ADC1R_AD1TEC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_Common_ADC1R_AD1TEC3          (0x1UL << 29) 
#define HRTIM_Common_ADC1R_AD1TEC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_Common_ADC1R_AD1TEC2          (0x1UL << 28) 
#define HRTIM_Common_ADC1R_AD1TEC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_Common_ADC1R_AD1TDPER          (0x1UL << 27) 
#define HRTIM_Common_ADC1R_AD1TDPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_Common_ADC1R_AD1TDC4          (0x1UL << 26) 
#define HRTIM_Common_ADC1R_AD1TDC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_ADC1R_AD1TDC3          (0x1UL << 25) 
#define HRTIM_Common_ADC1R_AD1TDC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_Common_ADC1R_AD1TDC2          (0x1UL << 24) 
#define HRTIM_Common_ADC1R_AD1TDC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_Common_ADC1R_AD1TCPER          (0x1UL << 23) 
#define HRTIM_Common_ADC1R_AD1TCPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_Common_ADC1R_AD1TCC4          (0x1UL << 22) 
#define HRTIM_Common_ADC1R_AD1TCC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_Common_ADC1R_AD1TCC3          (0x1UL << 21) 
#define HRTIM_Common_ADC1R_AD1TCC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_Common_ADC1R_AD1TCC2          (0x1UL << 20) 
#define HRTIM_Common_ADC1R_AD1TCC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_ADC1R_AD1TBRST          (0x1UL << 19) 
#define HRTIM_Common_ADC1R_AD1TBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Common_ADC1R_AD1TBPER          (0x1UL << 18) 
#define HRTIM_Common_ADC1R_AD1TBPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Common_ADC1R_AD1TBC4          (0x1UL << 17) 
#define HRTIM_Common_ADC1R_AD1TBC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_ADC1R_AD1TBC3          (0x1UL << 16) 
#define HRTIM_Common_ADC1R_AD1TBC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_ADC1R_AD1TBC2          (0x1UL << 15) 
#define HRTIM_Common_ADC1R_AD1TBC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_Common_ADC1R_AD1TARST          (0x1UL << 14) 
#define HRTIM_Common_ADC1R_AD1TARST_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_ADC1R_AD1TAPER          (0x1UL << 13) 
#define HRTIM_Common_ADC1R_AD1TAPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_Common_ADC1R_AD1TAC4          (0x1UL << 12) 
#define HRTIM_Common_ADC1R_AD1TAC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_Common_ADC1R_AD1TAC3          (0x1UL << 11) 
#define HRTIM_Common_ADC1R_AD1TAC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Common_ADC1R_AD1TAC2          (0x1UL << 10) 
#define HRTIM_Common_ADC1R_AD1TAC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_ADC1R_AD1EEV5          (0x1UL << 9) 
#define HRTIM_Common_ADC1R_AD1EEV5_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_ADC1R_AD1EEV4          (0x1UL << 8) 
#define HRTIM_Common_ADC1R_AD1EEV4_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_ADC1R_AD1EEV3          (0x1UL << 7) 
#define HRTIM_Common_ADC1R_AD1EEV3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_ADC1R_AD1EEV2          (0x1UL << 6) 
#define HRTIM_Common_ADC1R_AD1EEV2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_ADC1R_AD1EEV1          (0x1UL << 5) 
#define HRTIM_Common_ADC1R_AD1EEV1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_ADC1R_AD1MPER          (0x1UL << 4) 
#define HRTIM_Common_ADC1R_AD1MPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_ADC1R_AD1MC4          (0x1UL << 3) 
#define HRTIM_Common_ADC1R_AD1MC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_ADC1R_AD1MC3          (0x1UL << 2) 
#define HRTIM_Common_ADC1R_AD1MC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_ADC1R_AD1MC2          (0x1UL << 1) 
#define HRTIM_Common_ADC1R_AD1MC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_ADC1R_AD1MC1          (0x1UL << 0) 
#define HRTIM_Common_ADC1R_AD1MC1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_ADC2R_AD2TERST          (0x1UL << 31) 
#define HRTIM_Common_ADC2R_AD2TERST_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_Common_ADC2R_AD2TEC4          (0x1UL << 30) 
#define HRTIM_Common_ADC2R_AD2TEC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_Common_ADC2R_AD2TEC3          (0x1UL << 29) 
#define HRTIM_Common_ADC2R_AD2TEC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_Common_ADC2R_AD2TEC2          (0x1UL << 28) 
#define HRTIM_Common_ADC2R_AD2TEC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_Common_ADC2R_AD2TDRST          (0x1UL << 27) 
#define HRTIM_Common_ADC2R_AD2TDRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_Common_ADC2R_AD2TDPER          (0x1UL << 26) 
#define HRTIM_Common_ADC2R_AD2TDPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_ADC2R_AD2TDC4          (0x1UL << 25) 
#define HRTIM_Common_ADC2R_AD2TDC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_Common_ADC2R_AD2TDC3          (0x1UL << 24) 
#define HRTIM_Common_ADC2R_AD2TDC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_Common_ADC2R_AD2TDC2          (0x1UL << 23) 
#define HRTIM_Common_ADC2R_AD2TDC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_Common_ADC2R_AD2TCRST          (0x1UL << 22) 
#define HRTIM_Common_ADC2R_AD2TCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_Common_ADC2R_AD2TCPER          (0x1UL << 21) 
#define HRTIM_Common_ADC2R_AD2TCPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_Common_ADC2R_AD2TCC4          (0x1UL << 20) 
#define HRTIM_Common_ADC2R_AD2TCC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_ADC2R_AD2TCC3          (0x1UL << 19) 
#define HRTIM_Common_ADC2R_AD2TCC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Common_ADC2R_AD2TCC2          (0x1UL << 18) 
#define HRTIM_Common_ADC2R_AD2TCC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Common_ADC2R_AD2TBPER          (0x1UL << 17) 
#define HRTIM_Common_ADC2R_AD2TBPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_ADC2R_AD2TBC4          (0x1UL << 16) 
#define HRTIM_Common_ADC2R_AD2TBC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_ADC2R_AD2TBC3          (0x1UL << 15) 
#define HRTIM_Common_ADC2R_AD2TBC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_Common_ADC2R_AD2TBC2          (0x1UL << 14) 
#define HRTIM_Common_ADC2R_AD2TBC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_ADC2R_AD2TAPER          (0x1UL << 13) 
#define HRTIM_Common_ADC2R_AD2TAPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_Common_ADC2R_AD2TAC4          (0x1UL << 12) 
#define HRTIM_Common_ADC2R_AD2TAC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_Common_ADC2R_AD2TAC3          (0x1UL << 11) 
#define HRTIM_Common_ADC2R_AD2TAC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Common_ADC2R_AD2TAC2          (0x1UL << 10) 
#define HRTIM_Common_ADC2R_AD2TAC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_ADC2R_AD2EEV10          (0x1UL << 9) 
#define HRTIM_Common_ADC2R_AD2EEV10_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_ADC2R_AD2EEV9          (0x1UL << 8) 
#define HRTIM_Common_ADC2R_AD2EEV9_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_ADC2R_AD2EEV8          (0x1UL << 7) 
#define HRTIM_Common_ADC2R_AD2EEV8_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_ADC2R_AD2EEV7          (0x1UL << 6) 
#define HRTIM_Common_ADC2R_AD2EEV7_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_ADC2R_AD2EEV6          (0x1UL << 5) 
#define HRTIM_Common_ADC2R_AD2EEV6_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_ADC2R_AD2MPER          (0x1UL << 4) 
#define HRTIM_Common_ADC2R_AD2MPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_ADC2R_AD2MC4          (0x1UL << 3) 
#define HRTIM_Common_ADC2R_AD2MC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_ADC2R_AD2MC3          (0x1UL << 2) 
#define HRTIM_Common_ADC2R_AD2MC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_ADC2R_AD2MC2          (0x1UL << 1) 
#define HRTIM_Common_ADC2R_AD2MC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_ADC2R_AD2MC1          (0x1UL << 0) 
#define HRTIM_Common_ADC2R_AD2MC1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_ADC3R_AD1TEPER          (0x1UL << 31) 
#define HRTIM_Common_ADC3R_AD1TEPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_Common_ADC3R_AD1TEC4          (0x1UL << 30) 
#define HRTIM_Common_ADC3R_AD1TEC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_Common_ADC3R_AD1TEC3          (0x1UL << 29) 
#define HRTIM_Common_ADC3R_AD1TEC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_Common_ADC3R_AD1TEC2          (0x1UL << 28) 
#define HRTIM_Common_ADC3R_AD1TEC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_Common_ADC3R_AD1TDPER          (0x1UL << 27) 
#define HRTIM_Common_ADC3R_AD1TDPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_Common_ADC3R_AD1TDC4          (0x1UL << 26) 
#define HRTIM_Common_ADC3R_AD1TDC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_ADC3R_AD1TDC3          (0x1UL << 25) 
#define HRTIM_Common_ADC3R_AD1TDC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_Common_ADC3R_AD1TDC2          (0x1UL << 24) 
#define HRTIM_Common_ADC3R_AD1TDC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_Common_ADC3R_AD1TCPER          (0x1UL << 23) 
#define HRTIM_Common_ADC3R_AD1TCPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_Common_ADC3R_AD1TCC4          (0x1UL << 22) 
#define HRTIM_Common_ADC3R_AD1TCC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_Common_ADC3R_AD1TCC3          (0x1UL << 21) 
#define HRTIM_Common_ADC3R_AD1TCC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_Common_ADC3R_AD1TCC2          (0x1UL << 20) 
#define HRTIM_Common_ADC3R_AD1TCC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_ADC3R_AD1TBRST          (0x1UL << 19) 
#define HRTIM_Common_ADC3R_AD1TBRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Common_ADC3R_AD1TBPER          (0x1UL << 18) 
#define HRTIM_Common_ADC3R_AD1TBPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Common_ADC3R_AD1TBC4          (0x1UL << 17) 
#define HRTIM_Common_ADC3R_AD1TBC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_ADC3R_AD1TBC3          (0x1UL << 16) 
#define HRTIM_Common_ADC3R_AD1TBC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_ADC3R_AD1TBC2          (0x1UL << 15) 
#define HRTIM_Common_ADC3R_AD1TBC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_Common_ADC3R_AD1TARST          (0x1UL << 14) 
#define HRTIM_Common_ADC3R_AD1TARST_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_ADC3R_AD1TAPER          (0x1UL << 13) 
#define HRTIM_Common_ADC3R_AD1TAPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_Common_ADC3R_AD1TAC4          (0x1UL << 12) 
#define HRTIM_Common_ADC3R_AD1TAC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_Common_ADC3R_AD1TAC3          (0x1UL << 11) 
#define HRTIM_Common_ADC3R_AD1TAC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Common_ADC3R_AD1TAC2          (0x1UL << 10) 
#define HRTIM_Common_ADC3R_AD1TAC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_ADC3R_AD1EEV5          (0x1UL << 9) 
#define HRTIM_Common_ADC3R_AD1EEV5_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_ADC3R_AD1EEV4          (0x1UL << 8) 
#define HRTIM_Common_ADC3R_AD1EEV4_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_ADC3R_AD1EEV3          (0x1UL << 7) 
#define HRTIM_Common_ADC3R_AD1EEV3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_ADC3R_AD1EEV2          (0x1UL << 6) 
#define HRTIM_Common_ADC3R_AD1EEV2_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_ADC3R_AD1EEV1          (0x1UL << 5) 
#define HRTIM_Common_ADC3R_AD1EEV1_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_ADC3R_AD1MPER          (0x1UL << 4) 
#define HRTIM_Common_ADC3R_AD1MPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_ADC3R_AD1MC4          (0x1UL << 3) 
#define HRTIM_Common_ADC3R_AD1MC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_ADC3R_AD1MC3          (0x1UL << 2) 
#define HRTIM_Common_ADC3R_AD1MC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_ADC3R_AD1MC2          (0x1UL << 1) 
#define HRTIM_Common_ADC3R_AD1MC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_ADC3R_AD1MC1          (0x1UL << 0) 
#define HRTIM_Common_ADC3R_AD1MC1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_ADC4R_AD2TERST          (0x1UL << 31) 
#define HRTIM_Common_ADC4R_AD2TERST_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_Common_ADC4R_AD2TEC4          (0x1UL << 30) 
#define HRTIM_Common_ADC4R_AD2TEC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define HRTIM_Common_ADC4R_AD2TEC3          (0x1UL << 29) 
#define HRTIM_Common_ADC4R_AD2TEC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define HRTIM_Common_ADC4R_AD2TEC2          (0x1UL << 28) 
#define HRTIM_Common_ADC4R_AD2TEC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define HRTIM_Common_ADC4R_AD2TDRST          (0x1UL << 27) 
#define HRTIM_Common_ADC4R_AD2TDRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define HRTIM_Common_ADC4R_AD2TDPER          (0x1UL << 26) 
#define HRTIM_Common_ADC4R_AD2TDPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_ADC4R_AD2TDC4          (0x1UL << 25) 
#define HRTIM_Common_ADC4R_AD2TDC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_Common_ADC4R_AD2TDC3          (0x1UL << 24) 
#define HRTIM_Common_ADC4R_AD2TDC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_Common_ADC4R_AD2TDC2          (0x1UL << 23) 
#define HRTIM_Common_ADC4R_AD2TDC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_Common_ADC4R_AD2TCRST          (0x1UL << 22) 
#define HRTIM_Common_ADC4R_AD2TCRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define HRTIM_Common_ADC4R_AD2TCPER          (0x1UL << 21) 
#define HRTIM_Common_ADC4R_AD2TCPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define HRTIM_Common_ADC4R_AD2TCC4          (0x1UL << 20) 
#define HRTIM_Common_ADC4R_AD2TCC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_ADC4R_AD2TCC3          (0x1UL << 19) 
#define HRTIM_Common_ADC4R_AD2TCC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Common_ADC4R_AD2TCC2          (0x1UL << 18) 
#define HRTIM_Common_ADC4R_AD2TCC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Common_ADC4R_AD2TBPER          (0x1UL << 17) 
#define HRTIM_Common_ADC4R_AD2TBPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_ADC4R_AD2TBC4          (0x1UL << 16) 
#define HRTIM_Common_ADC4R_AD2TBC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_ADC4R_AD2TBC3          (0x1UL << 15) 
#define HRTIM_Common_ADC4R_AD2TBC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_Common_ADC4R_AD2TBC2          (0x1UL << 14) 
#define HRTIM_Common_ADC4R_AD2TBC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_ADC4R_AD2TAPER          (0x1UL << 13) 
#define HRTIM_Common_ADC4R_AD2TAPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_Common_ADC4R_AD2TAC4          (0x1UL << 12) 
#define HRTIM_Common_ADC4R_AD2TAC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_Common_ADC4R_AD2TAC3          (0x1UL << 11) 
#define HRTIM_Common_ADC4R_AD2TAC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Common_ADC4R_AD2TAC2          (0x1UL << 10) 
#define HRTIM_Common_ADC4R_AD2TAC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_ADC4R_AD2EEV10          (0x1UL << 9) 
#define HRTIM_Common_ADC4R_AD2EEV10_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_ADC4R_AD2EEV9          (0x1UL << 8) 
#define HRTIM_Common_ADC4R_AD2EEV9_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_ADC4R_AD2EEV8          (0x1UL << 7) 
#define HRTIM_Common_ADC4R_AD2EEV8_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_ADC4R_AD2EEV7          (0x1UL << 6) 
#define HRTIM_Common_ADC4R_AD2EEV7_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_ADC4R_AD2EEV6          (0x1UL << 5) 
#define HRTIM_Common_ADC4R_AD2EEV6_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_ADC4R_AD2MPER          (0x1UL << 4) 
#define HRTIM_Common_ADC4R_AD2MPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_ADC4R_AD2MC4          (0x1UL << 3) 
#define HRTIM_Common_ADC4R_AD2MC4_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_ADC4R_AD2MC3          (0x1UL << 2) 
#define HRTIM_Common_ADC4R_AD2MC3_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_ADC4R_AD2MC2          (0x1UL << 1) 
#define HRTIM_Common_ADC4R_AD2MC2_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_ADC4R_AD2MC1          (0x1UL << 0) 
#define HRTIM_Common_ADC4R_AD2MC1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_DLLCR_CALRTE          (0x3UL << 2) 
#define HRTIM_Common_DLLCR_CALRTE_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define HRTIM_Common_DLLCR_CALEN          (0x1UL << 1) 
#define HRTIM_Common_DLLCR_CALEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_DLLCR_CAL          (0x1UL << 0) 
#define HRTIM_Common_DLLCR_CAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_FLTINR1_FLT4LCK          (0x1UL << 31) 
#define HRTIM_Common_FLTINR1_FLT4LCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define HRTIM_Common_FLTINR1_FLT4F          (0xFUL << 27) 
#define HRTIM_Common_FLTINR1_FLT4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 27)
#define HRTIM_Common_FLTINR1_FLT4SRC          (0x1UL << 26) 
#define HRTIM_Common_FLTINR1_FLT4SRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define HRTIM_Common_FLTINR1_FLT4P          (0x1UL << 25) 
#define HRTIM_Common_FLTINR1_FLT4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define HRTIM_Common_FLTINR1_FLT4E          (0x1UL << 24) 
#define HRTIM_Common_FLTINR1_FLT4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define HRTIM_Common_FLTINR1_FLT3LCK          (0x1UL << 23) 
#define HRTIM_Common_FLTINR1_FLT3LCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define HRTIM_Common_FLTINR1_FLT3F          (0xFUL << 19) 
#define HRTIM_Common_FLTINR1_FLT3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 19)
#define HRTIM_Common_FLTINR1_FLT3SRC          (0x1UL << 18) 
#define HRTIM_Common_FLTINR1_FLT3SRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Common_FLTINR1_FLT3P          (0x1UL << 17) 
#define HRTIM_Common_FLTINR1_FLT3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_FLTINR1_FLT3E          (0x1UL << 16) 
#define HRTIM_Common_FLTINR1_FLT3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_FLTINR1_FLT2LCK          (0x1UL << 15) 
#define HRTIM_Common_FLTINR1_FLT2LCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_Common_FLTINR1_FLT2F          (0xFUL << 11) 
#define HRTIM_Common_FLTINR1_FLT2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 11)
#define HRTIM_Common_FLTINR1_FLT2SRC          (0x1UL << 10) 
#define HRTIM_Common_FLTINR1_FLT2SRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_FLTINR1_FLT2P          (0x1UL << 9) 
#define HRTIM_Common_FLTINR1_FLT2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_FLTINR1_FLT2E          (0x1UL << 8) 
#define HRTIM_Common_FLTINR1_FLT2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_FLTINR1_FLT1LCK          (0x1UL << 7) 
#define HRTIM_Common_FLTINR1_FLT1LCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_FLTINR1_FLT1F          (0xFUL << 3) 
#define HRTIM_Common_FLTINR1_FLT1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 3)
#define HRTIM_Common_FLTINR1_FLT1SRC          (0x1UL << 2) 
#define HRTIM_Common_FLTINR1_FLT1SRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_FLTINR1_FLT1P          (0x1UL << 1) 
#define HRTIM_Common_FLTINR1_FLT1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_FLTINR1_FLT1E          (0x1UL << 0) 
#define HRTIM_Common_FLTINR1_FLT1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_FLTINR2_FLTSD          (0x3UL << 24) 
#define HRTIM_Common_FLTINR2_FLTSD_VAL(X) (((uint32_t)(X) & 0x3UL) << 24)
#define HRTIM_Common_FLTINR2_FLT5LCK          (0x1UL << 7) 
#define HRTIM_Common_FLTINR2_FLT5LCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_FLTINR2_FLT5F          (0xFUL << 3) 
#define HRTIM_Common_FLTINR2_FLT5F_VAL(X) (((uint32_t)(X) & 0xFUL) << 3)
#define HRTIM_Common_FLTINR2_FLT5SRC          (0x1UL << 2) 
#define HRTIM_Common_FLTINR2_FLT5SRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_FLTINR2_FLT5P          (0x1UL << 1) 
#define HRTIM_Common_FLTINR2_FLT5P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_FLTINR2_FLT5E          (0x1UL << 0) 
#define HRTIM_Common_FLTINR2_FLT5E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_BDMUPDR_MCMP4          (0x1UL << 9) 
#define HRTIM_Common_BDMUPDR_MCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_BDMUPDR_MCMP3          (0x1UL << 8) 
#define HRTIM_Common_BDMUPDR_MCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_BDMUPDR_MCMP2          (0x1UL << 7) 
#define HRTIM_Common_BDMUPDR_MCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_BDMUPDR_MCMP1          (0x1UL << 6) 
#define HRTIM_Common_BDMUPDR_MCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_BDMUPDR_MREP          (0x1UL << 5) 
#define HRTIM_Common_BDMUPDR_MREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_BDMUPDR_MPER          (0x1UL << 4) 
#define HRTIM_Common_BDMUPDR_MPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_BDMUPDR_MCNT          (0x1UL << 3) 
#define HRTIM_Common_BDMUPDR_MCNT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_BDMUPDR_MDIER          (0x1UL << 2) 
#define HRTIM_Common_BDMUPDR_MDIER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_BDMUPDR_MICR          (0x1UL << 1) 
#define HRTIM_Common_BDMUPDR_MICR_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_BDMUPDR_MCR          (0x1UL << 0) 
#define HRTIM_Common_BDMUPDR_MCR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_BDTxUPR_TIMxFLTR          (0x1UL << 20) 
#define HRTIM_Common_BDTxUPR_TIMxFLTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define HRTIM_Common_BDTxUPR_TIMxOUTR          (0x1UL << 19) 
#define HRTIM_Common_BDTxUPR_TIMxOUTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define HRTIM_Common_BDTxUPR_TIMxCHPR          (0x1UL << 18) 
#define HRTIM_Common_BDTxUPR_TIMxCHPR_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define HRTIM_Common_BDTxUPR_TIMxRSTR          (0x1UL << 17) 
#define HRTIM_Common_BDTxUPR_TIMxRSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define HRTIM_Common_BDTxUPR_TIMxEEFR2          (0x1UL << 16) 
#define HRTIM_Common_BDTxUPR_TIMxEEFR2_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define HRTIM_Common_BDTxUPR_TIMxEEFR1          (0x1UL << 15) 
#define HRTIM_Common_BDTxUPR_TIMxEEFR1_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define HRTIM_Common_BDTxUPR_TIMxRST2R          (0x1UL << 14) 
#define HRTIM_Common_BDTxUPR_TIMxRST2R_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define HRTIM_Common_BDTxUPR_TIMxSET2R          (0x1UL << 13) 
#define HRTIM_Common_BDTxUPR_TIMxSET2R_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define HRTIM_Common_BDTxUPR_TIMxRST1R          (0x1UL << 12) 
#define HRTIM_Common_BDTxUPR_TIMxRST1R_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define HRTIM_Common_BDTxUPR_TIMxSET1R          (0x1UL << 11) 
#define HRTIM_Common_BDTxUPR_TIMxSET1R_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define HRTIM_Common_BDTxUPR_TIMx_DTxR          (0x1UL << 10) 
#define HRTIM_Common_BDTxUPR_TIMx_DTxR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define HRTIM_Common_BDTxUPR_TIMxCMP4          (0x1UL << 9) 
#define HRTIM_Common_BDTxUPR_TIMxCMP4_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define HRTIM_Common_BDTxUPR_TIMxCMP3          (0x1UL << 8) 
#define HRTIM_Common_BDTxUPR_TIMxCMP3_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define HRTIM_Common_BDTxUPR_TIMxCMP2          (0x1UL << 7) 
#define HRTIM_Common_BDTxUPR_TIMxCMP2_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define HRTIM_Common_BDTxUPR_TIMxCMP1          (0x1UL << 6) 
#define HRTIM_Common_BDTxUPR_TIMxCMP1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define HRTIM_Common_BDTxUPR_TIMxREP          (0x1UL << 5) 
#define HRTIM_Common_BDTxUPR_TIMxREP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define HRTIM_Common_BDTxUPR_TIMxPER          (0x1UL << 4) 
#define HRTIM_Common_BDTxUPR_TIMxPER_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define HRTIM_Common_BDTxUPR_TIMxCNT          (0x1UL << 3) 
#define HRTIM_Common_BDTxUPR_TIMxCNT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define HRTIM_Common_BDTxUPR_TIMxDIER          (0x1UL << 2) 
#define HRTIM_Common_BDTxUPR_TIMxDIER_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define HRTIM_Common_BDTxUPR_TIMxICR          (0x1UL << 1) 
#define HRTIM_Common_BDTxUPR_TIMxICR_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define HRTIM_Common_BDTxUPR_TIMxCR          (0x1UL << 0) 
#define HRTIM_Common_BDTxUPR_TIMxCR_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define HRTIM_Common_BDMADR_BDMADR          (0xFFFFFFFFUL << 0) 
#define HRTIM_Common_BDMADR_BDMADR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define HRTIM_Common  ((struct HRTIM_Common*)(0x40017780UL))



struct DFSDM {
  volatile uint32_t DFSDM_CHCFG0R1;
  volatile uint32_t DFSDM_CHCFG1R1;
  volatile uint32_t DFSDM_CHCFG2R1;
  volatile uint32_t DFSDM_CHCFG3R1;
  volatile uint32_t DFSDM_CHCFG4R1;
  volatile uint32_t DFSDM_CHCFG5R1;
  volatile uint32_t DFSDM_CHCFG6R1;
  volatile uint32_t DFSDM_CHCFG7R1;
  volatile uint32_t DFSDM_CHCFG0R2;
  volatile uint32_t DFSDM_CHCFG1R2;
  volatile uint32_t DFSDM_CHCFG2R2;
  volatile uint32_t DFSDM_CHCFG3R2;
  volatile uint32_t DFSDM_CHCFG4R2;
  volatile uint32_t DFSDM_CHCFG5R2;
  volatile uint32_t DFSDM_CHCFG6R2;
  volatile uint32_t DFSDM_CHCFG7R2;
  volatile uint32_t DFSDM_AWSCD0R;
  volatile uint32_t DFSDM_AWSCD1R;
  volatile uint32_t DFSDM_AWSCD2R;
  volatile uint32_t DFSDM_AWSCD3R;
  volatile uint32_t DFSDM_AWSCD4R;
  volatile uint32_t DFSDM_AWSCD5R;
  volatile uint32_t DFSDM_AWSCD6R;
  volatile uint32_t DFSDM_AWSCD7R;
  volatile const uint32_t DFSDM_CHWDAT0R;
  volatile const uint32_t DFSDM_CHWDAT1R;
  volatile const uint32_t DFSDM_CHWDAT2R;
  volatile const uint32_t DFSDM_CHWDAT3R;
  volatile const uint32_t DFSDM_CHWDAT4R;
  volatile const uint32_t DFSDM_CHWDAT5R;
  volatile const uint32_t DFSDM_CHWDAT6R;
  volatile const uint32_t DFSDM_CHWDAT7R;
  volatile uint32_t DFSDM_CHDATIN0R;
  volatile uint32_t DFSDM_CHDATIN1R;
  volatile uint32_t DFSDM_CHDATIN2R;
  volatile uint32_t DFSDM_CHDATIN3R;
  volatile uint32_t DFSDM_CHDATIN4R;
  volatile uint32_t DFSDM_CHDATIN5R;
  volatile uint32_t DFSDM_CHDATIN6R;
  volatile uint32_t DFSDM_CHDATIN7R;
  volatile uint32_t DFSDM0_CR1;
  volatile uint32_t DFSDM1_CR1;
  volatile uint32_t DFSDM2_CR1;
  volatile uint32_t DFSDM3_CR1;
  volatile uint32_t DFSDM0_CR2;
  volatile uint32_t DFSDM1_CR2;
  volatile uint32_t DFSDM2_CR2;
  volatile uint32_t DFSDM3_CR2;
  volatile const uint32_t DFSDM0_ISR;
  volatile const uint32_t DFSDM1_ISR;
  volatile const uint32_t DFSDM2_ISR;
  volatile const uint32_t DFSDM3_ISR;
  volatile uint32_t DFSDM0_ICR;
  volatile uint32_t DFSDM1_ICR;
  volatile uint32_t DFSDM2_ICR;
  volatile uint32_t DFSDM3_ICR;
  volatile uint32_t DFSDM0_JCHGR;
  volatile uint32_t DFSDM1_JCHGR;
  volatile uint32_t DFSDM2_JCHGR;
  volatile uint32_t DFSDM3_JCHGR;
  volatile uint32_t DFSDM0_FCR;
  volatile uint32_t DFSDM1_FCR;
  volatile uint32_t DFSDM2_FCR;
  volatile uint32_t DFSDM3_FCR;
  volatile const uint32_t DFSDM0_JDATAR;
  volatile const uint32_t DFSDM1_JDATAR;
  volatile const uint32_t DFSDM2_JDATAR;
  volatile const uint32_t DFSDM3_JDATAR;
  volatile const uint32_t DFSDM0_RDATAR;
  volatile const uint32_t DFSDM1_RDATAR;
  volatile const uint32_t DFSDM2_RDATAR;
  volatile const uint32_t DFSDM3_RDATAR;
  volatile uint32_t DFSDM0_AWHTR;
  volatile uint32_t DFSDM1_AWHTR;
  volatile uint32_t DFSDM2_AWHTR;
  volatile uint32_t DFSDM3_AWHTR;
  volatile uint32_t DFSDM0_AWLTR;
  volatile uint32_t DFSDM1_AWLTR;
  volatile uint32_t DFSDM2_AWLTR;
  volatile uint32_t DFSDM3_AWLTR;
  volatile const uint32_t DFSDM0_AWSR;
  volatile const uint32_t DFSDM1_AWSR;
  volatile const uint32_t DFSDM2_AWSR;
  volatile const uint32_t DFSDM3_AWSR;
  volatile uint32_t DFSDM0_AWCFR;
  volatile uint32_t DFSDM1_AWCFR;
  volatile uint32_t DFSDM2_AWCFR;
  volatile uint32_t DFSDM3_AWCFR;
  volatile const uint32_t DFSDM0_EXMAX;
  volatile const uint32_t DFSDM1_EXMAX;
  volatile const uint32_t DFSDM2_EXMAX;
  volatile const uint32_t DFSDM3_EXMAX;
  volatile const uint32_t DFSDM0_EXMIN;
  volatile const uint32_t DFSDM1_EXMIN;
  volatile const uint32_t DFSDM2_EXMIN;
  volatile const uint32_t DFSDM3_EXMIN;
  volatile const uint32_t DFSDM0_CNVTIMR;
  volatile const uint32_t DFSDM1_CNVTIMR;
  volatile const uint32_t DFSDM2_CNVTIMR;
  volatile const uint32_t DFSDM3_CNVTIMR;
};
#define DFSDM_DFSDM_CHCFG0R1_SITP          (0x3UL << 0) 
#define DFSDM_DFSDM_CHCFG0R1_SITP_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DFSDM_DFSDM_CHCFG0R1_SPICKSEL          (0x3UL << 2) 
#define DFSDM_DFSDM_CHCFG0R1_SPICKSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define DFSDM_DFSDM_CHCFG0R1_SCDEN          (0x1UL << 5) 
#define DFSDM_DFSDM_CHCFG0R1_SCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM_CHCFG0R1_CKABEN          (0x1UL << 6) 
#define DFSDM_DFSDM_CHCFG0R1_CKABEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM_CHCFG0R1_CHEN          (0x1UL << 7) 
#define DFSDM_DFSDM_CHCFG0R1_CHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DFSDM_DFSDM_CHCFG0R1_CHINSEL          (0x1UL << 8) 
#define DFSDM_DFSDM_CHCFG0R1_CHINSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DFSDM_DFSDM_CHCFG0R1_DATMPX          (0x3UL << 12) 
#define DFSDM_DFSDM_CHCFG0R1_DATMPX_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define DFSDM_DFSDM_CHCFG0R1_DATPACK          (0x3UL << 14) 
#define DFSDM_DFSDM_CHCFG0R1_DATPACK_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define DFSDM_DFSDM_CHCFG0R1_CKOUTDIV          (0xFFUL << 16) 
#define DFSDM_DFSDM_CHCFG0R1_CKOUTDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM_CHCFG0R1_CKOUTSRC          (0x1UL << 30) 
#define DFSDM_DFSDM_CHCFG0R1_CKOUTSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM_CHCFG0R1_DFSDMEN          (0x1UL << 31) 
#define DFSDM_DFSDM_CHCFG0R1_DFSDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DFSDM_DFSDM_CHCFG1R1_SITP          (0x3UL << 0) 
#define DFSDM_DFSDM_CHCFG1R1_SITP_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DFSDM_DFSDM_CHCFG1R1_SPICKSEL          (0x3UL << 2) 
#define DFSDM_DFSDM_CHCFG1R1_SPICKSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define DFSDM_DFSDM_CHCFG1R1_SCDEN          (0x1UL << 5) 
#define DFSDM_DFSDM_CHCFG1R1_SCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM_CHCFG1R1_CKABEN          (0x1UL << 6) 
#define DFSDM_DFSDM_CHCFG1R1_CKABEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM_CHCFG1R1_CHEN          (0x1UL << 7) 
#define DFSDM_DFSDM_CHCFG1R1_CHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DFSDM_DFSDM_CHCFG1R1_CHINSEL          (0x1UL << 8) 
#define DFSDM_DFSDM_CHCFG1R1_CHINSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DFSDM_DFSDM_CHCFG1R1_DATMPX          (0x3UL << 12) 
#define DFSDM_DFSDM_CHCFG1R1_DATMPX_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define DFSDM_DFSDM_CHCFG1R1_DATPACK          (0x3UL << 14) 
#define DFSDM_DFSDM_CHCFG1R1_DATPACK_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define DFSDM_DFSDM_CHCFG1R1_CKOUTDIV          (0xFFUL << 16) 
#define DFSDM_DFSDM_CHCFG1R1_CKOUTDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM_CHCFG1R1_CKOUTSRC          (0x1UL << 30) 
#define DFSDM_DFSDM_CHCFG1R1_CKOUTSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM_CHCFG1R1_DFSDMEN          (0x1UL << 31) 
#define DFSDM_DFSDM_CHCFG1R1_DFSDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DFSDM_DFSDM_CHCFG2R1_SITP          (0x3UL << 0) 
#define DFSDM_DFSDM_CHCFG2R1_SITP_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DFSDM_DFSDM_CHCFG2R1_SPICKSEL          (0x3UL << 2) 
#define DFSDM_DFSDM_CHCFG2R1_SPICKSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define DFSDM_DFSDM_CHCFG2R1_SCDEN          (0x1UL << 5) 
#define DFSDM_DFSDM_CHCFG2R1_SCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM_CHCFG2R1_CKABEN          (0x1UL << 6) 
#define DFSDM_DFSDM_CHCFG2R1_CKABEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM_CHCFG2R1_CHEN          (0x1UL << 7) 
#define DFSDM_DFSDM_CHCFG2R1_CHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DFSDM_DFSDM_CHCFG2R1_CHINSEL          (0x1UL << 8) 
#define DFSDM_DFSDM_CHCFG2R1_CHINSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DFSDM_DFSDM_CHCFG2R1_DATMPX          (0x3UL << 12) 
#define DFSDM_DFSDM_CHCFG2R1_DATMPX_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define DFSDM_DFSDM_CHCFG2R1_DATPACK          (0x3UL << 14) 
#define DFSDM_DFSDM_CHCFG2R1_DATPACK_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define DFSDM_DFSDM_CHCFG2R1_CKOUTDIV          (0xFFUL << 16) 
#define DFSDM_DFSDM_CHCFG2R1_CKOUTDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM_CHCFG2R1_CKOUTSRC          (0x1UL << 30) 
#define DFSDM_DFSDM_CHCFG2R1_CKOUTSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM_CHCFG2R1_DFSDMEN          (0x1UL << 31) 
#define DFSDM_DFSDM_CHCFG2R1_DFSDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DFSDM_DFSDM_CHCFG3R1_SITP          (0x3UL << 0) 
#define DFSDM_DFSDM_CHCFG3R1_SITP_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DFSDM_DFSDM_CHCFG3R1_SPICKSEL          (0x3UL << 2) 
#define DFSDM_DFSDM_CHCFG3R1_SPICKSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define DFSDM_DFSDM_CHCFG3R1_SCDEN          (0x1UL << 5) 
#define DFSDM_DFSDM_CHCFG3R1_SCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM_CHCFG3R1_CKABEN          (0x1UL << 6) 
#define DFSDM_DFSDM_CHCFG3R1_CKABEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM_CHCFG3R1_CHEN          (0x1UL << 7) 
#define DFSDM_DFSDM_CHCFG3R1_CHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DFSDM_DFSDM_CHCFG3R1_CHINSEL          (0x1UL << 8) 
#define DFSDM_DFSDM_CHCFG3R1_CHINSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DFSDM_DFSDM_CHCFG3R1_DATMPX          (0x3UL << 12) 
#define DFSDM_DFSDM_CHCFG3R1_DATMPX_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define DFSDM_DFSDM_CHCFG3R1_DATPACK          (0x3UL << 14) 
#define DFSDM_DFSDM_CHCFG3R1_DATPACK_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define DFSDM_DFSDM_CHCFG3R1_CKOUTDIV          (0xFFUL << 16) 
#define DFSDM_DFSDM_CHCFG3R1_CKOUTDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM_CHCFG3R1_CKOUTSRC          (0x1UL << 30) 
#define DFSDM_DFSDM_CHCFG3R1_CKOUTSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM_CHCFG3R1_DFSDMEN          (0x1UL << 31) 
#define DFSDM_DFSDM_CHCFG3R1_DFSDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DFSDM_DFSDM_CHCFG4R1_SITP          (0x3UL << 0) 
#define DFSDM_DFSDM_CHCFG4R1_SITP_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DFSDM_DFSDM_CHCFG4R1_SPICKSEL          (0x3UL << 2) 
#define DFSDM_DFSDM_CHCFG4R1_SPICKSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define DFSDM_DFSDM_CHCFG4R1_SCDEN          (0x1UL << 5) 
#define DFSDM_DFSDM_CHCFG4R1_SCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM_CHCFG4R1_CKABEN          (0x1UL << 6) 
#define DFSDM_DFSDM_CHCFG4R1_CKABEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM_CHCFG4R1_CHEN          (0x1UL << 7) 
#define DFSDM_DFSDM_CHCFG4R1_CHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DFSDM_DFSDM_CHCFG4R1_CHINSEL          (0x1UL << 8) 
#define DFSDM_DFSDM_CHCFG4R1_CHINSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DFSDM_DFSDM_CHCFG4R1_DATMPX          (0x3UL << 12) 
#define DFSDM_DFSDM_CHCFG4R1_DATMPX_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define DFSDM_DFSDM_CHCFG4R1_DATPACK          (0x3UL << 14) 
#define DFSDM_DFSDM_CHCFG4R1_DATPACK_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define DFSDM_DFSDM_CHCFG4R1_CKOUTDIV          (0xFFUL << 16) 
#define DFSDM_DFSDM_CHCFG4R1_CKOUTDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM_CHCFG4R1_CKOUTSRC          (0x1UL << 30) 
#define DFSDM_DFSDM_CHCFG4R1_CKOUTSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM_CHCFG4R1_DFSDMEN          (0x1UL << 31) 
#define DFSDM_DFSDM_CHCFG4R1_DFSDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DFSDM_DFSDM_CHCFG5R1_SITP          (0x3UL << 0) 
#define DFSDM_DFSDM_CHCFG5R1_SITP_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DFSDM_DFSDM_CHCFG5R1_SPICKSEL          (0x3UL << 2) 
#define DFSDM_DFSDM_CHCFG5R1_SPICKSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define DFSDM_DFSDM_CHCFG5R1_SCDEN          (0x1UL << 5) 
#define DFSDM_DFSDM_CHCFG5R1_SCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM_CHCFG5R1_CKABEN          (0x1UL << 6) 
#define DFSDM_DFSDM_CHCFG5R1_CKABEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM_CHCFG5R1_CHEN          (0x1UL << 7) 
#define DFSDM_DFSDM_CHCFG5R1_CHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DFSDM_DFSDM_CHCFG5R1_CHINSEL          (0x1UL << 8) 
#define DFSDM_DFSDM_CHCFG5R1_CHINSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DFSDM_DFSDM_CHCFG5R1_DATMPX          (0x3UL << 12) 
#define DFSDM_DFSDM_CHCFG5R1_DATMPX_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define DFSDM_DFSDM_CHCFG5R1_DATPACK          (0x3UL << 14) 
#define DFSDM_DFSDM_CHCFG5R1_DATPACK_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define DFSDM_DFSDM_CHCFG5R1_CKOUTDIV          (0xFFUL << 16) 
#define DFSDM_DFSDM_CHCFG5R1_CKOUTDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM_CHCFG5R1_CKOUTSRC          (0x1UL << 30) 
#define DFSDM_DFSDM_CHCFG5R1_CKOUTSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM_CHCFG5R1_DFSDMEN          (0x1UL << 31) 
#define DFSDM_DFSDM_CHCFG5R1_DFSDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DFSDM_DFSDM_CHCFG6R1_SITP          (0x3UL << 0) 
#define DFSDM_DFSDM_CHCFG6R1_SITP_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DFSDM_DFSDM_CHCFG6R1_SPICKSEL          (0x3UL << 2) 
#define DFSDM_DFSDM_CHCFG6R1_SPICKSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define DFSDM_DFSDM_CHCFG6R1_SCDEN          (0x1UL << 5) 
#define DFSDM_DFSDM_CHCFG6R1_SCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM_CHCFG6R1_CKABEN          (0x1UL << 6) 
#define DFSDM_DFSDM_CHCFG6R1_CKABEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM_CHCFG6R1_CHEN          (0x1UL << 7) 
#define DFSDM_DFSDM_CHCFG6R1_CHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DFSDM_DFSDM_CHCFG6R1_CHINSEL          (0x1UL << 8) 
#define DFSDM_DFSDM_CHCFG6R1_CHINSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DFSDM_DFSDM_CHCFG6R1_DATMPX          (0x3UL << 12) 
#define DFSDM_DFSDM_CHCFG6R1_DATMPX_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define DFSDM_DFSDM_CHCFG6R1_DATPACK          (0x3UL << 14) 
#define DFSDM_DFSDM_CHCFG6R1_DATPACK_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define DFSDM_DFSDM_CHCFG6R1_CKOUTDIV          (0xFFUL << 16) 
#define DFSDM_DFSDM_CHCFG6R1_CKOUTDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM_CHCFG6R1_CKOUTSRC          (0x1UL << 30) 
#define DFSDM_DFSDM_CHCFG6R1_CKOUTSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM_CHCFG6R1_DFSDMEN          (0x1UL << 31) 
#define DFSDM_DFSDM_CHCFG6R1_DFSDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DFSDM_DFSDM_CHCFG7R1_SITP          (0x3UL << 0) 
#define DFSDM_DFSDM_CHCFG7R1_SITP_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define DFSDM_DFSDM_CHCFG7R1_SPICKSEL          (0x3UL << 2) 
#define DFSDM_DFSDM_CHCFG7R1_SPICKSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define DFSDM_DFSDM_CHCFG7R1_SCDEN          (0x1UL << 5) 
#define DFSDM_DFSDM_CHCFG7R1_SCDEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM_CHCFG7R1_CKABEN          (0x1UL << 6) 
#define DFSDM_DFSDM_CHCFG7R1_CKABEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM_CHCFG7R1_CHEN          (0x1UL << 7) 
#define DFSDM_DFSDM_CHCFG7R1_CHEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DFSDM_DFSDM_CHCFG7R1_CHINSEL          (0x1UL << 8) 
#define DFSDM_DFSDM_CHCFG7R1_CHINSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DFSDM_DFSDM_CHCFG7R1_DATMPX          (0x3UL << 12) 
#define DFSDM_DFSDM_CHCFG7R1_DATMPX_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define DFSDM_DFSDM_CHCFG7R1_DATPACK          (0x3UL << 14) 
#define DFSDM_DFSDM_CHCFG7R1_DATPACK_VAL(X) (((uint32_t)(X) & 0x3UL) << 14)
#define DFSDM_DFSDM_CHCFG7R1_CKOUTDIV          (0xFFUL << 16) 
#define DFSDM_DFSDM_CHCFG7R1_CKOUTDIV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM_CHCFG7R1_CKOUTSRC          (0x1UL << 30) 
#define DFSDM_DFSDM_CHCFG7R1_CKOUTSRC_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM_CHCFG7R1_DFSDMEN          (0x1UL << 31) 
#define DFSDM_DFSDM_CHCFG7R1_DFSDMEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define DFSDM_DFSDM_CHCFG0R2_DTRBS          (0x1FUL << 3) 
#define DFSDM_DFSDM_CHCFG0R2_DTRBS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 3)
#define DFSDM_DFSDM_CHCFG0R2_OFFSET          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM_CHCFG0R2_OFFSET_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM_CHCFG1R2_DTRBS          (0x1FUL << 3) 
#define DFSDM_DFSDM_CHCFG1R2_DTRBS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 3)
#define DFSDM_DFSDM_CHCFG1R2_OFFSET          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM_CHCFG1R2_OFFSET_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM_CHCFG2R2_DTRBS          (0x1FUL << 3) 
#define DFSDM_DFSDM_CHCFG2R2_DTRBS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 3)
#define DFSDM_DFSDM_CHCFG2R2_OFFSET          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM_CHCFG2R2_OFFSET_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM_CHCFG3R2_DTRBS          (0x1FUL << 3) 
#define DFSDM_DFSDM_CHCFG3R2_DTRBS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 3)
#define DFSDM_DFSDM_CHCFG3R2_OFFSET          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM_CHCFG3R2_OFFSET_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM_CHCFG4R2_DTRBS          (0x1FUL << 3) 
#define DFSDM_DFSDM_CHCFG4R2_DTRBS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 3)
#define DFSDM_DFSDM_CHCFG4R2_OFFSET          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM_CHCFG4R2_OFFSET_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM_CHCFG5R2_DTRBS          (0x1FUL << 3) 
#define DFSDM_DFSDM_CHCFG5R2_DTRBS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 3)
#define DFSDM_DFSDM_CHCFG5R2_OFFSET          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM_CHCFG5R2_OFFSET_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM_CHCFG6R2_DTRBS          (0x1FUL << 3) 
#define DFSDM_DFSDM_CHCFG6R2_DTRBS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 3)
#define DFSDM_DFSDM_CHCFG6R2_OFFSET          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM_CHCFG6R2_OFFSET_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM_CHCFG7R2_DTRBS          (0x1FUL << 3) 
#define DFSDM_DFSDM_CHCFG7R2_DTRBS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 3)
#define DFSDM_DFSDM_CHCFG7R2_OFFSET          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM_CHCFG7R2_OFFSET_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM_AWSCD0R_SCDT          (0xFFUL << 0) 
#define DFSDM_DFSDM_AWSCD0R_SCDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM_AWSCD0R_BKSCD          (0xFUL << 12) 
#define DFSDM_DFSDM_AWSCD0R_BKSCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define DFSDM_DFSDM_AWSCD0R_AWFOSR          (0x1FUL << 16) 
#define DFSDM_DFSDM_AWSCD0R_AWFOSR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DFSDM_DFSDM_AWSCD0R_AWFORD          (0x3UL << 22) 
#define DFSDM_DFSDM_AWSCD0R_AWFORD_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DFSDM_DFSDM_AWSCD1R_SCDT          (0xFFUL << 0) 
#define DFSDM_DFSDM_AWSCD1R_SCDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM_AWSCD1R_BKSCD          (0xFUL << 12) 
#define DFSDM_DFSDM_AWSCD1R_BKSCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define DFSDM_DFSDM_AWSCD1R_AWFOSR          (0x1FUL << 16) 
#define DFSDM_DFSDM_AWSCD1R_AWFOSR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DFSDM_DFSDM_AWSCD1R_AWFORD          (0x3UL << 22) 
#define DFSDM_DFSDM_AWSCD1R_AWFORD_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DFSDM_DFSDM_AWSCD2R_SCDT          (0xFFUL << 0) 
#define DFSDM_DFSDM_AWSCD2R_SCDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM_AWSCD2R_BKSCD          (0xFUL << 12) 
#define DFSDM_DFSDM_AWSCD2R_BKSCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define DFSDM_DFSDM_AWSCD2R_AWFOSR          (0x1FUL << 16) 
#define DFSDM_DFSDM_AWSCD2R_AWFOSR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DFSDM_DFSDM_AWSCD2R_AWFORD          (0x3UL << 22) 
#define DFSDM_DFSDM_AWSCD2R_AWFORD_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DFSDM_DFSDM_AWSCD3R_SCDT          (0xFFUL << 0) 
#define DFSDM_DFSDM_AWSCD3R_SCDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM_AWSCD3R_BKSCD          (0xFUL << 12) 
#define DFSDM_DFSDM_AWSCD3R_BKSCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define DFSDM_DFSDM_AWSCD3R_AWFOSR          (0x1FUL << 16) 
#define DFSDM_DFSDM_AWSCD3R_AWFOSR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DFSDM_DFSDM_AWSCD3R_AWFORD          (0x3UL << 22) 
#define DFSDM_DFSDM_AWSCD3R_AWFORD_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DFSDM_DFSDM_AWSCD4R_SCDT          (0xFFUL << 0) 
#define DFSDM_DFSDM_AWSCD4R_SCDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM_AWSCD4R_BKSCD          (0xFUL << 12) 
#define DFSDM_DFSDM_AWSCD4R_BKSCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define DFSDM_DFSDM_AWSCD4R_AWFOSR          (0x1FUL << 16) 
#define DFSDM_DFSDM_AWSCD4R_AWFOSR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DFSDM_DFSDM_AWSCD4R_AWFORD          (0x3UL << 22) 
#define DFSDM_DFSDM_AWSCD4R_AWFORD_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DFSDM_DFSDM_AWSCD5R_SCDT          (0xFFUL << 0) 
#define DFSDM_DFSDM_AWSCD5R_SCDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM_AWSCD5R_BKSCD          (0xFUL << 12) 
#define DFSDM_DFSDM_AWSCD5R_BKSCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define DFSDM_DFSDM_AWSCD5R_AWFOSR          (0x1FUL << 16) 
#define DFSDM_DFSDM_AWSCD5R_AWFOSR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DFSDM_DFSDM_AWSCD5R_AWFORD          (0x3UL << 22) 
#define DFSDM_DFSDM_AWSCD5R_AWFORD_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DFSDM_DFSDM_AWSCD6R_SCDT          (0xFFUL << 0) 
#define DFSDM_DFSDM_AWSCD6R_SCDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM_AWSCD6R_BKSCD          (0xFUL << 12) 
#define DFSDM_DFSDM_AWSCD6R_BKSCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define DFSDM_DFSDM_AWSCD6R_AWFOSR          (0x1FUL << 16) 
#define DFSDM_DFSDM_AWSCD6R_AWFOSR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DFSDM_DFSDM_AWSCD6R_AWFORD          (0x3UL << 22) 
#define DFSDM_DFSDM_AWSCD6R_AWFORD_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DFSDM_DFSDM_AWSCD7R_SCDT          (0xFFUL << 0) 
#define DFSDM_DFSDM_AWSCD7R_SCDT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM_AWSCD7R_BKSCD          (0xFUL << 12) 
#define DFSDM_DFSDM_AWSCD7R_BKSCD_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define DFSDM_DFSDM_AWSCD7R_AWFOSR          (0x1FUL << 16) 
#define DFSDM_DFSDM_AWSCD7R_AWFOSR_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define DFSDM_DFSDM_AWSCD7R_AWFORD          (0x3UL << 22) 
#define DFSDM_DFSDM_AWSCD7R_AWFORD_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define DFSDM_DFSDM_CHWDAT0R_WDATA          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHWDAT0R_WDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHWDAT1R_WDATA          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHWDAT1R_WDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHWDAT2R_WDATA          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHWDAT2R_WDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHWDAT3R_WDATA          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHWDAT3R_WDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHWDAT4R_WDATA          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHWDAT4R_WDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHWDAT5R_WDATA          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHWDAT5R_WDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHWDAT6R_WDATA          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHWDAT6R_WDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHWDAT7R_WDATA          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHWDAT7R_WDATA_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN0R_INDAT0          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHDATIN0R_INDAT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN0R_INDAT1          (0xFFFFUL << 16) 
#define DFSDM_DFSDM_CHDATIN0R_INDAT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DFSDM_DFSDM_CHDATIN1R_INDAT0          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHDATIN1R_INDAT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN1R_INDAT1          (0xFFFFUL << 16) 
#define DFSDM_DFSDM_CHDATIN1R_INDAT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DFSDM_DFSDM_CHDATIN2R_INDAT0          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHDATIN2R_INDAT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN2R_INDAT1          (0xFFFFUL << 16) 
#define DFSDM_DFSDM_CHDATIN2R_INDAT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DFSDM_DFSDM_CHDATIN3R_INDAT0          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHDATIN3R_INDAT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN3R_INDAT1          (0xFFFFUL << 16) 
#define DFSDM_DFSDM_CHDATIN3R_INDAT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DFSDM_DFSDM_CHDATIN4R_INDAT0          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHDATIN4R_INDAT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN4R_INDAT1          (0xFFFFUL << 16) 
#define DFSDM_DFSDM_CHDATIN4R_INDAT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DFSDM_DFSDM_CHDATIN5R_INDAT0          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHDATIN5R_INDAT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN5R_INDAT1          (0xFFFFUL << 16) 
#define DFSDM_DFSDM_CHDATIN5R_INDAT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DFSDM_DFSDM_CHDATIN6R_INDAT0          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHDATIN6R_INDAT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN6R_INDAT1          (0xFFFFUL << 16) 
#define DFSDM_DFSDM_CHDATIN6R_INDAT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DFSDM_DFSDM_CHDATIN7R_INDAT0          (0xFFFFUL << 0) 
#define DFSDM_DFSDM_CHDATIN7R_INDAT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define DFSDM_DFSDM_CHDATIN7R_INDAT1          (0xFFFFUL << 16) 
#define DFSDM_DFSDM_CHDATIN7R_INDAT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DFSDM_DFSDM0_CR1_DFEN          (0x1UL << 0) 
#define DFSDM_DFSDM0_CR1_DFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM0_CR1_JSWSTART          (0x1UL << 1) 
#define DFSDM_DFSDM0_CR1_JSWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM0_CR1_JSYNC          (0x1UL << 3) 
#define DFSDM_DFSDM0_CR1_JSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM0_CR1_JSCAN          (0x1UL << 4) 
#define DFSDM_DFSDM0_CR1_JSCAN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM0_CR1_JDMAEN          (0x1UL << 5) 
#define DFSDM_DFSDM0_CR1_JDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM0_CR1_JEXTSEL          (0x1FUL << 8) 
#define DFSDM_DFSDM0_CR1_JEXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define DFSDM_DFSDM0_CR1_JEXTEN          (0x3UL << 13) 
#define DFSDM_DFSDM0_CR1_JEXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DFSDM_DFSDM0_CR1_RSWSTART          (0x1UL << 17) 
#define DFSDM_DFSDM0_CR1_RSWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define DFSDM_DFSDM0_CR1_RCONT          (0x1UL << 18) 
#define DFSDM_DFSDM0_CR1_RCONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DFSDM_DFSDM0_CR1_RSYNC          (0x1UL << 19) 
#define DFSDM_DFSDM0_CR1_RSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DFSDM_DFSDM0_CR1_RDMAEN          (0x1UL << 21) 
#define DFSDM_DFSDM0_CR1_RDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DFSDM_DFSDM0_CR1_RCH          (0x7UL << 24) 
#define DFSDM_DFSDM0_CR1_RCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define DFSDM_DFSDM0_CR1_FAST          (0x1UL << 29) 
#define DFSDM_DFSDM0_CR1_FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define DFSDM_DFSDM0_CR1_AWFSEL          (0x1UL << 30) 
#define DFSDM_DFSDM0_CR1_AWFSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM1_CR1_DFEN          (0x1UL << 0) 
#define DFSDM_DFSDM1_CR1_DFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM1_CR1_JSWSTART          (0x1UL << 1) 
#define DFSDM_DFSDM1_CR1_JSWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM1_CR1_JSYNC          (0x1UL << 3) 
#define DFSDM_DFSDM1_CR1_JSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM1_CR1_JSCAN          (0x1UL << 4) 
#define DFSDM_DFSDM1_CR1_JSCAN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM1_CR1_JDMAEN          (0x1UL << 5) 
#define DFSDM_DFSDM1_CR1_JDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM1_CR1_JEXTSEL          (0x1FUL << 8) 
#define DFSDM_DFSDM1_CR1_JEXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define DFSDM_DFSDM1_CR1_JEXTEN          (0x3UL << 13) 
#define DFSDM_DFSDM1_CR1_JEXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DFSDM_DFSDM1_CR1_RSWSTART          (0x1UL << 17) 
#define DFSDM_DFSDM1_CR1_RSWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define DFSDM_DFSDM1_CR1_RCONT          (0x1UL << 18) 
#define DFSDM_DFSDM1_CR1_RCONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DFSDM_DFSDM1_CR1_RSYNC          (0x1UL << 19) 
#define DFSDM_DFSDM1_CR1_RSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DFSDM_DFSDM1_CR1_RDMAEN          (0x1UL << 21) 
#define DFSDM_DFSDM1_CR1_RDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DFSDM_DFSDM1_CR1_RCH          (0x7UL << 24) 
#define DFSDM_DFSDM1_CR1_RCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define DFSDM_DFSDM1_CR1_FAST          (0x1UL << 29) 
#define DFSDM_DFSDM1_CR1_FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define DFSDM_DFSDM1_CR1_AWFSEL          (0x1UL << 30) 
#define DFSDM_DFSDM1_CR1_AWFSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM2_CR1_DFEN          (0x1UL << 0) 
#define DFSDM_DFSDM2_CR1_DFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM2_CR1_JSWSTART          (0x1UL << 1) 
#define DFSDM_DFSDM2_CR1_JSWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM2_CR1_JSYNC          (0x1UL << 3) 
#define DFSDM_DFSDM2_CR1_JSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM2_CR1_JSCAN          (0x1UL << 4) 
#define DFSDM_DFSDM2_CR1_JSCAN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM2_CR1_JDMAEN          (0x1UL << 5) 
#define DFSDM_DFSDM2_CR1_JDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM2_CR1_JEXTSEL          (0x1FUL << 8) 
#define DFSDM_DFSDM2_CR1_JEXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define DFSDM_DFSDM2_CR1_JEXTEN          (0x3UL << 13) 
#define DFSDM_DFSDM2_CR1_JEXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DFSDM_DFSDM2_CR1_RSWSTART          (0x1UL << 17) 
#define DFSDM_DFSDM2_CR1_RSWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define DFSDM_DFSDM2_CR1_RCONT          (0x1UL << 18) 
#define DFSDM_DFSDM2_CR1_RCONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DFSDM_DFSDM2_CR1_RSYNC          (0x1UL << 19) 
#define DFSDM_DFSDM2_CR1_RSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DFSDM_DFSDM2_CR1_RDMAEN          (0x1UL << 21) 
#define DFSDM_DFSDM2_CR1_RDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DFSDM_DFSDM2_CR1_RCH          (0x7UL << 24) 
#define DFSDM_DFSDM2_CR1_RCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define DFSDM_DFSDM2_CR1_FAST          (0x1UL << 29) 
#define DFSDM_DFSDM2_CR1_FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define DFSDM_DFSDM2_CR1_AWFSEL          (0x1UL << 30) 
#define DFSDM_DFSDM2_CR1_AWFSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM3_CR1_DFEN          (0x1UL << 0) 
#define DFSDM_DFSDM3_CR1_DFEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM3_CR1_JSWSTART          (0x1UL << 1) 
#define DFSDM_DFSDM3_CR1_JSWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM3_CR1_JSYNC          (0x1UL << 3) 
#define DFSDM_DFSDM3_CR1_JSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM3_CR1_JSCAN          (0x1UL << 4) 
#define DFSDM_DFSDM3_CR1_JSCAN_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM3_CR1_JDMAEN          (0x1UL << 5) 
#define DFSDM_DFSDM3_CR1_JDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM3_CR1_JEXTSEL          (0x1FUL << 8) 
#define DFSDM_DFSDM3_CR1_JEXTSEL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define DFSDM_DFSDM3_CR1_JEXTEN          (0x3UL << 13) 
#define DFSDM_DFSDM3_CR1_JEXTEN_VAL(X) (((uint32_t)(X) & 0x3UL) << 13)
#define DFSDM_DFSDM3_CR1_RSWSTART          (0x1UL << 17) 
#define DFSDM_DFSDM3_CR1_RSWSTART_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define DFSDM_DFSDM3_CR1_RCONT          (0x1UL << 18) 
#define DFSDM_DFSDM3_CR1_RCONT_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DFSDM_DFSDM3_CR1_RSYNC          (0x1UL << 19) 
#define DFSDM_DFSDM3_CR1_RSYNC_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define DFSDM_DFSDM3_CR1_RDMAEN          (0x1UL << 21) 
#define DFSDM_DFSDM3_CR1_RDMAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DFSDM_DFSDM3_CR1_RCH          (0x7UL << 24) 
#define DFSDM_DFSDM3_CR1_RCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define DFSDM_DFSDM3_CR1_FAST          (0x1UL << 29) 
#define DFSDM_DFSDM3_CR1_FAST_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define DFSDM_DFSDM3_CR1_AWFSEL          (0x1UL << 30) 
#define DFSDM_DFSDM3_CR1_AWFSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define DFSDM_DFSDM0_CR2_JEOCIE          (0x1UL << 0) 
#define DFSDM_DFSDM0_CR2_JEOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM0_CR2_REOCIE          (0x1UL << 1) 
#define DFSDM_DFSDM0_CR2_REOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM0_CR2_JOVRIE          (0x1UL << 2) 
#define DFSDM_DFSDM0_CR2_JOVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM0_CR2_ROVRIE          (0x1UL << 3) 
#define DFSDM_DFSDM0_CR2_ROVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM0_CR2_AWDIE          (0x1UL << 4) 
#define DFSDM_DFSDM0_CR2_AWDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM0_CR2_SCDIE          (0x1UL << 5) 
#define DFSDM_DFSDM0_CR2_SCDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM0_CR2_CKABIE          (0x1UL << 6) 
#define DFSDM_DFSDM0_CR2_CKABIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM0_CR2_EXCH          (0xFFUL << 8) 
#define DFSDM_DFSDM0_CR2_EXCH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM0_CR2_AWDCH          (0xFFUL << 16) 
#define DFSDM_DFSDM0_CR2_AWDCH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM1_CR2_JEOCIE          (0x1UL << 0) 
#define DFSDM_DFSDM1_CR2_JEOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM1_CR2_REOCIE          (0x1UL << 1) 
#define DFSDM_DFSDM1_CR2_REOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM1_CR2_JOVRIE          (0x1UL << 2) 
#define DFSDM_DFSDM1_CR2_JOVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM1_CR2_ROVRIE          (0x1UL << 3) 
#define DFSDM_DFSDM1_CR2_ROVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM1_CR2_AWDIE          (0x1UL << 4) 
#define DFSDM_DFSDM1_CR2_AWDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM1_CR2_SCDIE          (0x1UL << 5) 
#define DFSDM_DFSDM1_CR2_SCDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM1_CR2_CKABIE          (0x1UL << 6) 
#define DFSDM_DFSDM1_CR2_CKABIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM1_CR2_EXCH          (0xFFUL << 8) 
#define DFSDM_DFSDM1_CR2_EXCH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM1_CR2_AWDCH          (0xFFUL << 16) 
#define DFSDM_DFSDM1_CR2_AWDCH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM2_CR2_JEOCIE          (0x1UL << 0) 
#define DFSDM_DFSDM2_CR2_JEOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM2_CR2_REOCIE          (0x1UL << 1) 
#define DFSDM_DFSDM2_CR2_REOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM2_CR2_JOVRIE          (0x1UL << 2) 
#define DFSDM_DFSDM2_CR2_JOVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM2_CR2_ROVRIE          (0x1UL << 3) 
#define DFSDM_DFSDM2_CR2_ROVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM2_CR2_AWDIE          (0x1UL << 4) 
#define DFSDM_DFSDM2_CR2_AWDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM2_CR2_SCDIE          (0x1UL << 5) 
#define DFSDM_DFSDM2_CR2_SCDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM2_CR2_CKABIE          (0x1UL << 6) 
#define DFSDM_DFSDM2_CR2_CKABIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM2_CR2_EXCH          (0xFFUL << 8) 
#define DFSDM_DFSDM2_CR2_EXCH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM2_CR2_AWDCH          (0xFFUL << 16) 
#define DFSDM_DFSDM2_CR2_AWDCH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM3_CR2_JEOCIE          (0x1UL << 0) 
#define DFSDM_DFSDM3_CR2_JEOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM3_CR2_REOCIE          (0x1UL << 1) 
#define DFSDM_DFSDM3_CR2_REOCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM3_CR2_JOVRIE          (0x1UL << 2) 
#define DFSDM_DFSDM3_CR2_JOVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM3_CR2_ROVRIE          (0x1UL << 3) 
#define DFSDM_DFSDM3_CR2_ROVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM3_CR2_AWDIE          (0x1UL << 4) 
#define DFSDM_DFSDM3_CR2_AWDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM3_CR2_SCDIE          (0x1UL << 5) 
#define DFSDM_DFSDM3_CR2_SCDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DFSDM_DFSDM3_CR2_CKABIE          (0x1UL << 6) 
#define DFSDM_DFSDM3_CR2_CKABIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DFSDM_DFSDM3_CR2_EXCH          (0xFFUL << 8) 
#define DFSDM_DFSDM3_CR2_EXCH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM3_CR2_AWDCH          (0xFFUL << 16) 
#define DFSDM_DFSDM3_CR2_AWDCH_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM0_ISR_JEOCF          (0x1UL << 0) 
#define DFSDM_DFSDM0_ISR_JEOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM0_ISR_REOCF          (0x1UL << 1) 
#define DFSDM_DFSDM0_ISR_REOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM0_ISR_JOVRF          (0x1UL << 2) 
#define DFSDM_DFSDM0_ISR_JOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM0_ISR_ROVRF          (0x1UL << 3) 
#define DFSDM_DFSDM0_ISR_ROVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM0_ISR_AWDF          (0x1UL << 4) 
#define DFSDM_DFSDM0_ISR_AWDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM0_ISR_JCIP          (0x1UL << 13) 
#define DFSDM_DFSDM0_ISR_JCIP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define DFSDM_DFSDM0_ISR_RCIP          (0x1UL << 14) 
#define DFSDM_DFSDM0_ISR_RCIP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define DFSDM_DFSDM0_ISR_CKABF          (0xFFUL << 16) 
#define DFSDM_DFSDM0_ISR_CKABF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM0_ISR_SCDF          (0xFFUL << 24) 
#define DFSDM_DFSDM0_ISR_SCDF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DFSDM_DFSDM1_ISR_JEOCF          (0x1UL << 0) 
#define DFSDM_DFSDM1_ISR_JEOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM1_ISR_REOCF          (0x1UL << 1) 
#define DFSDM_DFSDM1_ISR_REOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM1_ISR_JOVRF          (0x1UL << 2) 
#define DFSDM_DFSDM1_ISR_JOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM1_ISR_ROVRF          (0x1UL << 3) 
#define DFSDM_DFSDM1_ISR_ROVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM1_ISR_AWDF          (0x1UL << 4) 
#define DFSDM_DFSDM1_ISR_AWDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM1_ISR_JCIP          (0x1UL << 13) 
#define DFSDM_DFSDM1_ISR_JCIP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define DFSDM_DFSDM1_ISR_RCIP          (0x1UL << 14) 
#define DFSDM_DFSDM1_ISR_RCIP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define DFSDM_DFSDM1_ISR_CKABF          (0xFFUL << 16) 
#define DFSDM_DFSDM1_ISR_CKABF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM1_ISR_SCDF          (0xFFUL << 24) 
#define DFSDM_DFSDM1_ISR_SCDF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DFSDM_DFSDM2_ISR_JEOCF          (0x1UL << 0) 
#define DFSDM_DFSDM2_ISR_JEOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM2_ISR_REOCF          (0x1UL << 1) 
#define DFSDM_DFSDM2_ISR_REOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM2_ISR_JOVRF          (0x1UL << 2) 
#define DFSDM_DFSDM2_ISR_JOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM2_ISR_ROVRF          (0x1UL << 3) 
#define DFSDM_DFSDM2_ISR_ROVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM2_ISR_AWDF          (0x1UL << 4) 
#define DFSDM_DFSDM2_ISR_AWDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM2_ISR_JCIP          (0x1UL << 13) 
#define DFSDM_DFSDM2_ISR_JCIP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define DFSDM_DFSDM2_ISR_RCIP          (0x1UL << 14) 
#define DFSDM_DFSDM2_ISR_RCIP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define DFSDM_DFSDM2_ISR_CKABF          (0xFFUL << 16) 
#define DFSDM_DFSDM2_ISR_CKABF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM2_ISR_SCDF          (0xFFUL << 24) 
#define DFSDM_DFSDM2_ISR_SCDF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DFSDM_DFSDM3_ISR_JEOCF          (0x1UL << 0) 
#define DFSDM_DFSDM3_ISR_JEOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DFSDM_DFSDM3_ISR_REOCF          (0x1UL << 1) 
#define DFSDM_DFSDM3_ISR_REOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DFSDM_DFSDM3_ISR_JOVRF          (0x1UL << 2) 
#define DFSDM_DFSDM3_ISR_JOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM3_ISR_ROVRF          (0x1UL << 3) 
#define DFSDM_DFSDM3_ISR_ROVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM3_ISR_AWDF          (0x1UL << 4) 
#define DFSDM_DFSDM3_ISR_AWDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM3_ISR_JCIP          (0x1UL << 13) 
#define DFSDM_DFSDM3_ISR_JCIP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define DFSDM_DFSDM3_ISR_RCIP          (0x1UL << 14) 
#define DFSDM_DFSDM3_ISR_RCIP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define DFSDM_DFSDM3_ISR_CKABF          (0xFFUL << 16) 
#define DFSDM_DFSDM3_ISR_CKABF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM3_ISR_SCDF          (0xFFUL << 24) 
#define DFSDM_DFSDM3_ISR_SCDF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DFSDM_DFSDM0_ICR_CLRJOVRF          (0x1UL << 2) 
#define DFSDM_DFSDM0_ICR_CLRJOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM0_ICR_CLRROVRF          (0x1UL << 3) 
#define DFSDM_DFSDM0_ICR_CLRROVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM0_ICR_CLRCKABF          (0xFFUL << 16) 
#define DFSDM_DFSDM0_ICR_CLRCKABF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM0_ICR_CLRSCDF          (0xFFUL << 24) 
#define DFSDM_DFSDM0_ICR_CLRSCDF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DFSDM_DFSDM1_ICR_CLRJOVRF          (0x1UL << 2) 
#define DFSDM_DFSDM1_ICR_CLRJOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM1_ICR_CLRROVRF          (0x1UL << 3) 
#define DFSDM_DFSDM1_ICR_CLRROVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM1_ICR_CLRCKABF          (0xFFUL << 16) 
#define DFSDM_DFSDM1_ICR_CLRCKABF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM1_ICR_CLRSCDF          (0xFFUL << 24) 
#define DFSDM_DFSDM1_ICR_CLRSCDF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DFSDM_DFSDM2_ICR_CLRJOVRF          (0x1UL << 2) 
#define DFSDM_DFSDM2_ICR_CLRJOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM2_ICR_CLRROVRF          (0x1UL << 3) 
#define DFSDM_DFSDM2_ICR_CLRROVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM2_ICR_CLRCKABF          (0xFFUL << 16) 
#define DFSDM_DFSDM2_ICR_CLRCKABF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM2_ICR_CLRSCDF          (0xFFUL << 24) 
#define DFSDM_DFSDM2_ICR_CLRSCDF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DFSDM_DFSDM3_ICR_CLRJOVRF          (0x1UL << 2) 
#define DFSDM_DFSDM3_ICR_CLRJOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DFSDM_DFSDM3_ICR_CLRROVRF          (0x1UL << 3) 
#define DFSDM_DFSDM3_ICR_CLRROVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DFSDM_DFSDM3_ICR_CLRCKABF          (0xFFUL << 16) 
#define DFSDM_DFSDM3_ICR_CLRCKABF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define DFSDM_DFSDM3_ICR_CLRSCDF          (0xFFUL << 24) 
#define DFSDM_DFSDM3_ICR_CLRSCDF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define DFSDM_DFSDM0_JCHGR_JCHG          (0xFFUL << 0) 
#define DFSDM_DFSDM0_JCHGR_JCHG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM1_JCHGR_JCHG          (0xFFUL << 0) 
#define DFSDM_DFSDM1_JCHGR_JCHG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM2_JCHGR_JCHG          (0xFFUL << 0) 
#define DFSDM_DFSDM2_JCHGR_JCHG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM3_JCHGR_JCHG          (0xFFUL << 0) 
#define DFSDM_DFSDM3_JCHGR_JCHG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM0_FCR_IOSR          (0xFFUL << 0) 
#define DFSDM_DFSDM0_FCR_IOSR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM0_FCR_FOSR          (0x3FFUL << 16) 
#define DFSDM_DFSDM0_FCR_FOSR_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define DFSDM_DFSDM0_FCR_FORD          (0x7UL << 29) 
#define DFSDM_DFSDM0_FCR_FORD_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define DFSDM_DFSDM1_FCR_IOSR          (0xFFUL << 0) 
#define DFSDM_DFSDM1_FCR_IOSR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM1_FCR_FOSR          (0x3FFUL << 16) 
#define DFSDM_DFSDM1_FCR_FOSR_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define DFSDM_DFSDM1_FCR_FORD          (0x7UL << 29) 
#define DFSDM_DFSDM1_FCR_FORD_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define DFSDM_DFSDM2_FCR_IOSR          (0xFFUL << 0) 
#define DFSDM_DFSDM2_FCR_IOSR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM2_FCR_FOSR          (0x3FFUL << 16) 
#define DFSDM_DFSDM2_FCR_FOSR_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define DFSDM_DFSDM2_FCR_FORD          (0x7UL << 29) 
#define DFSDM_DFSDM2_FCR_FORD_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define DFSDM_DFSDM3_FCR_IOSR          (0xFFUL << 0) 
#define DFSDM_DFSDM3_FCR_IOSR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM3_FCR_FOSR          (0x3FFUL << 16) 
#define DFSDM_DFSDM3_FCR_FOSR_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 16)
#define DFSDM_DFSDM3_FCR_FORD          (0x7UL << 29) 
#define DFSDM_DFSDM3_FCR_FORD_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define DFSDM_DFSDM0_JDATAR_JDATACH          (0x7UL << 0) 
#define DFSDM_DFSDM0_JDATAR_JDATACH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM0_JDATAR_JDATA          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM0_JDATAR_JDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM1_JDATAR_JDATACH          (0x7UL << 0) 
#define DFSDM_DFSDM1_JDATAR_JDATACH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM1_JDATAR_JDATA          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM1_JDATAR_JDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM2_JDATAR_JDATACH          (0x7UL << 0) 
#define DFSDM_DFSDM2_JDATAR_JDATACH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM2_JDATAR_JDATA          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM2_JDATAR_JDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM3_JDATAR_JDATACH          (0x7UL << 0) 
#define DFSDM_DFSDM3_JDATAR_JDATACH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM3_JDATAR_JDATA          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM3_JDATAR_JDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM0_RDATAR_RDATACH          (0x7UL << 0) 
#define DFSDM_DFSDM0_RDATAR_RDATACH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM0_RDATAR_RPEND          (0x1UL << 4) 
#define DFSDM_DFSDM0_RDATAR_RPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM0_RDATAR_RDATA          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM0_RDATAR_RDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM1_RDATAR_RDATACH          (0x7UL << 0) 
#define DFSDM_DFSDM1_RDATAR_RDATACH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM1_RDATAR_RPEND          (0x1UL << 4) 
#define DFSDM_DFSDM1_RDATAR_RPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM1_RDATAR_RDATA          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM1_RDATAR_RDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM2_RDATAR_RDATACH          (0x7UL << 0) 
#define DFSDM_DFSDM2_RDATAR_RDATACH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM2_RDATAR_RPEND          (0x1UL << 4) 
#define DFSDM_DFSDM2_RDATAR_RPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM2_RDATAR_RDATA          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM2_RDATAR_RDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM3_RDATAR_RDATACH          (0x7UL << 0) 
#define DFSDM_DFSDM3_RDATAR_RDATACH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM3_RDATAR_RPEND          (0x1UL << 4) 
#define DFSDM_DFSDM3_RDATAR_RPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DFSDM_DFSDM3_RDATAR_RDATA          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM3_RDATAR_RDATA_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM0_AWHTR_BKAWH          (0xFUL << 0) 
#define DFSDM_DFSDM0_AWHTR_BKAWH_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DFSDM_DFSDM0_AWHTR_AWHT          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM0_AWHTR_AWHT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM1_AWHTR_BKAWH          (0xFUL << 0) 
#define DFSDM_DFSDM1_AWHTR_BKAWH_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DFSDM_DFSDM1_AWHTR_AWHT          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM1_AWHTR_AWHT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM2_AWHTR_BKAWH          (0xFUL << 0) 
#define DFSDM_DFSDM2_AWHTR_BKAWH_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DFSDM_DFSDM2_AWHTR_AWHT          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM2_AWHTR_AWHT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM3_AWHTR_BKAWH          (0xFUL << 0) 
#define DFSDM_DFSDM3_AWHTR_BKAWH_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DFSDM_DFSDM3_AWHTR_AWHT          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM3_AWHTR_AWHT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM0_AWLTR_BKAWL          (0xFUL << 0) 
#define DFSDM_DFSDM0_AWLTR_BKAWL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DFSDM_DFSDM0_AWLTR_AWLT          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM0_AWLTR_AWLT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM1_AWLTR_BKAWL          (0xFUL << 0) 
#define DFSDM_DFSDM1_AWLTR_BKAWL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DFSDM_DFSDM1_AWLTR_AWLT          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM1_AWLTR_AWLT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM2_AWLTR_BKAWL          (0xFUL << 0) 
#define DFSDM_DFSDM2_AWLTR_BKAWL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DFSDM_DFSDM2_AWLTR_AWLT          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM2_AWLTR_AWLT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM3_AWLTR_BKAWL          (0xFUL << 0) 
#define DFSDM_DFSDM3_AWLTR_BKAWL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define DFSDM_DFSDM3_AWLTR_AWLT          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM3_AWLTR_AWLT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM0_AWSR_AWLTF          (0xFFUL << 0) 
#define DFSDM_DFSDM0_AWSR_AWLTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM0_AWSR_AWHTF          (0xFFUL << 8) 
#define DFSDM_DFSDM0_AWSR_AWHTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM1_AWSR_AWLTF          (0xFFUL << 0) 
#define DFSDM_DFSDM1_AWSR_AWLTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM1_AWSR_AWHTF          (0xFFUL << 8) 
#define DFSDM_DFSDM1_AWSR_AWHTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM2_AWSR_AWLTF          (0xFFUL << 0) 
#define DFSDM_DFSDM2_AWSR_AWLTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM2_AWSR_AWHTF          (0xFFUL << 8) 
#define DFSDM_DFSDM2_AWSR_AWHTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM3_AWSR_AWLTF          (0xFFUL << 0) 
#define DFSDM_DFSDM3_AWSR_AWLTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM3_AWSR_AWHTF          (0xFFUL << 8) 
#define DFSDM_DFSDM3_AWSR_AWHTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM0_AWCFR_CLRAWLTF          (0xFFUL << 0) 
#define DFSDM_DFSDM0_AWCFR_CLRAWLTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM0_AWCFR_CLRAWHTF          (0xFFUL << 8) 
#define DFSDM_DFSDM0_AWCFR_CLRAWHTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM1_AWCFR_CLRAWLTF          (0xFFUL << 0) 
#define DFSDM_DFSDM1_AWCFR_CLRAWLTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM1_AWCFR_CLRAWHTF          (0xFFUL << 8) 
#define DFSDM_DFSDM1_AWCFR_CLRAWHTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM2_AWCFR_CLRAWLTF          (0xFFUL << 0) 
#define DFSDM_DFSDM2_AWCFR_CLRAWLTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM2_AWCFR_CLRAWHTF          (0xFFUL << 8) 
#define DFSDM_DFSDM2_AWCFR_CLRAWHTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM3_AWCFR_CLRAWLTF          (0xFFUL << 0) 
#define DFSDM_DFSDM3_AWCFR_CLRAWLTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define DFSDM_DFSDM3_AWCFR_CLRAWHTF          (0xFFUL << 8) 
#define DFSDM_DFSDM3_AWCFR_CLRAWHTF_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define DFSDM_DFSDM0_EXMAX_EXMAXCH          (0x7UL << 0) 
#define DFSDM_DFSDM0_EXMAX_EXMAXCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM0_EXMAX_EXMAX          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM0_EXMAX_EXMAX_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM1_EXMAX_EXMAXCH          (0x7UL << 0) 
#define DFSDM_DFSDM1_EXMAX_EXMAXCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM1_EXMAX_EXMAX          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM1_EXMAX_EXMAX_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM2_EXMAX_EXMAXCH          (0x7UL << 0) 
#define DFSDM_DFSDM2_EXMAX_EXMAXCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM2_EXMAX_EXMAX          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM2_EXMAX_EXMAX_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM3_EXMAX_EXMAXCH          (0x7UL << 0) 
#define DFSDM_DFSDM3_EXMAX_EXMAXCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM3_EXMAX_EXMAX          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM3_EXMAX_EXMAX_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM0_EXMIN_EXMINCH          (0x7UL << 0) 
#define DFSDM_DFSDM0_EXMIN_EXMINCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM0_EXMIN_EXMIN          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM0_EXMIN_EXMIN_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM1_EXMIN_EXMINCH          (0x7UL << 0) 
#define DFSDM_DFSDM1_EXMIN_EXMINCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM1_EXMIN_EXMIN          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM1_EXMIN_EXMIN_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM2_EXMIN_EXMINCH          (0x7UL << 0) 
#define DFSDM_DFSDM2_EXMIN_EXMINCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM2_EXMIN_EXMIN          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM2_EXMIN_EXMIN_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM3_EXMIN_EXMINCH          (0x7UL << 0) 
#define DFSDM_DFSDM3_EXMIN_EXMINCH_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define DFSDM_DFSDM3_EXMIN_EXMIN          (0xFFFFFFUL << 8) 
#define DFSDM_DFSDM3_EXMIN_EXMIN_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 8)
#define DFSDM_DFSDM0_CNVTIMR_CNVCNT          (0xFFFFFFFUL << 4) 
#define DFSDM_DFSDM0_CNVTIMR_CNVCNT_VAL(X) (((uint32_t)(X) & 0xFFFFFFFUL) << 4)
#define DFSDM_DFSDM1_CNVTIMR_CNVCNT          (0xFFFFFFFUL << 4) 
#define DFSDM_DFSDM1_CNVTIMR_CNVCNT_VAL(X) (((uint32_t)(X) & 0xFFFFFFFUL) << 4)
#define DFSDM_DFSDM2_CNVTIMR_CNVCNT          (0xFFFFFFFUL << 4) 
#define DFSDM_DFSDM2_CNVTIMR_CNVCNT_VAL(X) (((uint32_t)(X) & 0xFFFFFFFUL) << 4)
#define DFSDM_DFSDM3_CNVTIMR_CNVCNT          (0xFFFFFFFUL << 4) 
#define DFSDM_DFSDM3_CNVTIMR_CNVCNT_VAL(X) (((uint32_t)(X) & 0xFFFFFFFUL) << 4)

#define DFSDM  ((struct DFSDM*)(0x40017000UL))



struct TIM16 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile const uint32_t RESERVED_8;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  volatile const uint32_t RESERVED_28;
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile uint32_t RCR;
  volatile uint32_t CCR1;
  volatile const uint32_t RESERVED_56[3];
  volatile uint32_t BDTR;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t TIM16_AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TIM16_TISEL;
};
#define TIM16_CR1_CEN          (0x1UL << 0) 
#define TIM16_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM16_CR1_UDIS          (0x1UL << 1) 
#define TIM16_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM16_CR1_URS          (0x1UL << 2) 
#define TIM16_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM16_CR1_OPM          (0x1UL << 3) 
#define TIM16_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM16_CR1_ARPE          (0x1UL << 7) 
#define TIM16_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM16_CR1_CKD          (0x3UL << 8) 
#define TIM16_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM16_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM16_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM16_CR2_OIS1N          (0x1UL << 9) 
#define TIM16_CR2_OIS1N_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM16_CR2_OIS1          (0x1UL << 8) 
#define TIM16_CR2_OIS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM16_CR2_CCDS          (0x1UL << 3) 
#define TIM16_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM16_CR2_CCUS          (0x1UL << 2) 
#define TIM16_CR2_CCUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM16_CR2_CCPC          (0x1UL << 0) 
#define TIM16_CR2_CCPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM16_DIER_UIE          (0x1UL << 0) 
#define TIM16_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM16_DIER_CC1IE          (0x1UL << 1) 
#define TIM16_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM16_DIER_COMIE          (0x1UL << 5) 
#define TIM16_DIER_COMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM16_DIER_BIE          (0x1UL << 7) 
#define TIM16_DIER_BIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM16_DIER_UDE          (0x1UL << 8) 
#define TIM16_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM16_DIER_CC1DE          (0x1UL << 9) 
#define TIM16_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM16_DIER_COMDE          (0x1UL << 13) 
#define TIM16_DIER_COMDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM16_SR_CC1OF          (0x1UL << 9) 
#define TIM16_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM16_SR_BIF          (0x1UL << 7) 
#define TIM16_SR_BIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM16_SR_COMIF          (0x1UL << 5) 
#define TIM16_SR_COMIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM16_SR_CC1IF          (0x1UL << 1) 
#define TIM16_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM16_SR_UIF          (0x1UL << 0) 
#define TIM16_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM16_EGR_BG          (0x1UL << 7) 
#define TIM16_EGR_BG_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM16_EGR_COMG          (0x1UL << 5) 
#define TIM16_EGR_COMG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM16_EGR_CC1G          (0x1UL << 1) 
#define TIM16_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM16_EGR_UG          (0x1UL << 0) 
#define TIM16_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM16_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM16_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM16_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM16_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM16_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM16_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM16_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM16_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM16_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM16_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM16_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM16_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM16_CCMR1_Input_IC1PSC          (0x3UL << 2) 
#define TIM16_CCMR1_Input_IC1PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM16_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM16_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM16_CCER_CC1NP          (0x1UL << 3) 
#define TIM16_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM16_CCER_CC1NE          (0x1UL << 2) 
#define TIM16_CCER_CC1NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM16_CCER_CC1P          (0x1UL << 1) 
#define TIM16_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM16_CCER_CC1E          (0x1UL << 0) 
#define TIM16_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM16_CNT_CNT          (0xFFFFUL << 0) 
#define TIM16_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM16_CNT_UIFCPY          (0x1UL << 31) 
#define TIM16_CNT_UIFCPY_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM16_PSC_PSC          (0xFFFFUL << 0) 
#define TIM16_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM16_ARR_ARR          (0xFFFFUL << 0) 
#define TIM16_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM16_RCR_REP          (0xFFUL << 0) 
#define TIM16_RCR_REP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM16_CCR1_CCR1          (0xFFFFUL << 0) 
#define TIM16_CCR1_CCR1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM16_BDTR_DTG          (0xFFUL << 0) 
#define TIM16_BDTR_DTG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM16_BDTR_LOCK          (0x3UL << 8) 
#define TIM16_BDTR_LOCK_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM16_BDTR_OSSI          (0x1UL << 10) 
#define TIM16_BDTR_OSSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM16_BDTR_OSSR          (0x1UL << 11) 
#define TIM16_BDTR_OSSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM16_BDTR_BKE          (0x1UL << 12) 
#define TIM16_BDTR_BKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM16_BDTR_BKP          (0x1UL << 13) 
#define TIM16_BDTR_BKP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM16_BDTR_AOE          (0x1UL << 14) 
#define TIM16_BDTR_AOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM16_BDTR_MOE          (0x1UL << 15) 
#define TIM16_BDTR_MOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM16_BDTR_BKF          (0xFUL << 16) 
#define TIM16_BDTR_BKF_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM16_DCR_DBL          (0x1FUL << 8) 
#define TIM16_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM16_DCR_DBA          (0x1FUL << 0) 
#define TIM16_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM16_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM16_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM16_TIM16_AF1_BKINE          (0x1UL << 0) 
#define TIM16_TIM16_AF1_BKINE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM16_TIM16_AF1_BKCMP1E          (0x1UL << 1) 
#define TIM16_TIM16_AF1_BKCMP1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM16_TIM16_AF1_BKCMP2E          (0x1UL << 2) 
#define TIM16_TIM16_AF1_BKCMP2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM16_TIM16_AF1_BKDFBK1E          (0x1UL << 8) 
#define TIM16_TIM16_AF1_BKDFBK1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM16_TIM16_AF1_BKINP          (0x1UL << 9) 
#define TIM16_TIM16_AF1_BKINP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM16_TIM16_AF1_BKCMP1P          (0x1UL << 10) 
#define TIM16_TIM16_AF1_BKCMP1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM16_TIM16_AF1_BKCMP2P          (0x1UL << 11) 
#define TIM16_TIM16_AF1_BKCMP2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM16_TIM16_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM16_TIM16_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define TIM16  ((struct TIM16*)(0x40014400UL))



struct TIM17 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile const uint32_t RESERVED_8;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  volatile const uint32_t RESERVED_28;
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile uint32_t RCR;
  volatile uint32_t CCR1;
  volatile const uint32_t RESERVED_56[3];
  volatile uint32_t BDTR;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t TIM17_AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TIM17_TISEL;
};
#define TIM17_CR1_CEN          (0x1UL << 0) 
#define TIM17_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM17_CR1_UDIS          (0x1UL << 1) 
#define TIM17_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM17_CR1_URS          (0x1UL << 2) 
#define TIM17_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM17_CR1_OPM          (0x1UL << 3) 
#define TIM17_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM17_CR1_ARPE          (0x1UL << 7) 
#define TIM17_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM17_CR1_CKD          (0x3UL << 8) 
#define TIM17_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM17_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM17_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM17_CR2_OIS1N          (0x1UL << 9) 
#define TIM17_CR2_OIS1N_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM17_CR2_OIS1          (0x1UL << 8) 
#define TIM17_CR2_OIS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM17_CR2_CCDS          (0x1UL << 3) 
#define TIM17_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM17_CR2_CCUS          (0x1UL << 2) 
#define TIM17_CR2_CCUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM17_CR2_CCPC          (0x1UL << 0) 
#define TIM17_CR2_CCPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM17_DIER_UIE          (0x1UL << 0) 
#define TIM17_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM17_DIER_CC1IE          (0x1UL << 1) 
#define TIM17_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM17_DIER_COMIE          (0x1UL << 5) 
#define TIM17_DIER_COMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM17_DIER_BIE          (0x1UL << 7) 
#define TIM17_DIER_BIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM17_DIER_UDE          (0x1UL << 8) 
#define TIM17_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM17_DIER_CC1DE          (0x1UL << 9) 
#define TIM17_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM17_DIER_COMDE          (0x1UL << 13) 
#define TIM17_DIER_COMDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM17_SR_CC1OF          (0x1UL << 9) 
#define TIM17_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM17_SR_BIF          (0x1UL << 7) 
#define TIM17_SR_BIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM17_SR_COMIF          (0x1UL << 5) 
#define TIM17_SR_COMIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM17_SR_CC1IF          (0x1UL << 1) 
#define TIM17_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM17_SR_UIF          (0x1UL << 0) 
#define TIM17_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM17_EGR_BG          (0x1UL << 7) 
#define TIM17_EGR_BG_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM17_EGR_COMG          (0x1UL << 5) 
#define TIM17_EGR_COMG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM17_EGR_CC1G          (0x1UL << 1) 
#define TIM17_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM17_EGR_UG          (0x1UL << 0) 
#define TIM17_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM17_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM17_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM17_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM17_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM17_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM17_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM17_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM17_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM17_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM17_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM17_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM17_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM17_CCMR1_Input_IC1PSC          (0x3UL << 2) 
#define TIM17_CCMR1_Input_IC1PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM17_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM17_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM17_CCER_CC1NP          (0x1UL << 3) 
#define TIM17_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM17_CCER_CC1NE          (0x1UL << 2) 
#define TIM17_CCER_CC1NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM17_CCER_CC1P          (0x1UL << 1) 
#define TIM17_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM17_CCER_CC1E          (0x1UL << 0) 
#define TIM17_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM17_CNT_CNT          (0xFFFFUL << 0) 
#define TIM17_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM17_CNT_UIFCPY          (0x1UL << 31) 
#define TIM17_CNT_UIFCPY_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM17_PSC_PSC          (0xFFFFUL << 0) 
#define TIM17_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM17_ARR_ARR          (0xFFFFUL << 0) 
#define TIM17_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM17_RCR_REP          (0xFFUL << 0) 
#define TIM17_RCR_REP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM17_CCR1_CCR1          (0xFFFFUL << 0) 
#define TIM17_CCR1_CCR1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM17_BDTR_DTG          (0xFFUL << 0) 
#define TIM17_BDTR_DTG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM17_BDTR_LOCK          (0x3UL << 8) 
#define TIM17_BDTR_LOCK_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM17_BDTR_OSSI          (0x1UL << 10) 
#define TIM17_BDTR_OSSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM17_BDTR_OSSR          (0x1UL << 11) 
#define TIM17_BDTR_OSSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM17_BDTR_BKE          (0x1UL << 12) 
#define TIM17_BDTR_BKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM17_BDTR_BKP          (0x1UL << 13) 
#define TIM17_BDTR_BKP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM17_BDTR_AOE          (0x1UL << 14) 
#define TIM17_BDTR_AOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM17_BDTR_MOE          (0x1UL << 15) 
#define TIM17_BDTR_MOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM17_BDTR_BKF          (0xFUL << 16) 
#define TIM17_BDTR_BKF_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM17_DCR_DBL          (0x1FUL << 8) 
#define TIM17_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM17_DCR_DBA          (0x1FUL << 0) 
#define TIM17_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM17_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM17_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM17_TIM17_AF1_BKINE          (0x1UL << 0) 
#define TIM17_TIM17_AF1_BKINE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM17_TIM17_AF1_BKCMP1E          (0x1UL << 1) 
#define TIM17_TIM17_AF1_BKCMP1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM17_TIM17_AF1_BKCMP2E          (0x1UL << 2) 
#define TIM17_TIM17_AF1_BKCMP2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM17_TIM17_AF1_BKDFBK1E          (0x1UL << 8) 
#define TIM17_TIM17_AF1_BKDFBK1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM17_TIM17_AF1_BKINP          (0x1UL << 9) 
#define TIM17_TIM17_AF1_BKINP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM17_TIM17_AF1_BKCMP1P          (0x1UL << 10) 
#define TIM17_TIM17_AF1_BKCMP1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM17_TIM17_AF1_BKCMP2P          (0x1UL << 11) 
#define TIM17_TIM17_AF1_BKCMP2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM17_TIM17_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM17_TIM17_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define TIM17  ((struct TIM17*)(0x40014800UL))



struct TIM15 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  volatile const uint32_t RESERVED_28;
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile uint32_t RCR;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile const uint32_t RESERVED_60[2];
  volatile uint32_t BDTR;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TISEL;
};
#define TIM15_CR1_CEN          (0x1UL << 0) 
#define TIM15_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM15_CR1_UDIS          (0x1UL << 1) 
#define TIM15_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM15_CR1_URS          (0x1UL << 2) 
#define TIM15_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM15_CR1_OPM          (0x1UL << 3) 
#define TIM15_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM15_CR1_ARPE          (0x1UL << 7) 
#define TIM15_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM15_CR1_CKD          (0x3UL << 8) 
#define TIM15_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM15_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM15_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM15_CR2_CCPC          (0x1UL << 0) 
#define TIM15_CR2_CCPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM15_CR2_CCUS          (0x1UL << 2) 
#define TIM15_CR2_CCUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM15_CR2_CCDS          (0x1UL << 3) 
#define TIM15_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM15_CR2_MMS          (0x7UL << 4) 
#define TIM15_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM15_CR2_TI1S          (0x1UL << 7) 
#define TIM15_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM15_CR2_OIS1          (0x1UL << 8) 
#define TIM15_CR2_OIS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM15_CR2_OIS1N          (0x1UL << 9) 
#define TIM15_CR2_OIS1N_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM15_CR2_OIS2          (0x1UL << 10) 
#define TIM15_CR2_OIS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM15_SMCR_SMS          (0x7UL << 0) 
#define TIM15_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM15_SMCR_TS_2_0          (0x7UL << 4) 
#define TIM15_SMCR_TS_2_0_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM15_SMCR_MSM          (0x1UL << 7) 
#define TIM15_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM15_SMCR_SMS_3          (0x1UL << 16) 
#define TIM15_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM15_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM15_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM15_DIER_UIE          (0x1UL << 0) 
#define TIM15_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM15_DIER_CC1IE          (0x1UL << 1) 
#define TIM15_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM15_DIER_CC2IE          (0x1UL << 2) 
#define TIM15_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM15_DIER_COMIE          (0x1UL << 5) 
#define TIM15_DIER_COMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM15_DIER_TIE          (0x1UL << 6) 
#define TIM15_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM15_DIER_BIE          (0x1UL << 7) 
#define TIM15_DIER_BIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM15_DIER_UDE          (0x1UL << 8) 
#define TIM15_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM15_DIER_CC1DE          (0x1UL << 9) 
#define TIM15_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM15_DIER_CC2DE          (0x1UL << 10) 
#define TIM15_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM15_DIER_COMDE          (0x1UL << 13) 
#define TIM15_DIER_COMDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM15_DIER_TDE          (0x1UL << 14) 
#define TIM15_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM15_SR_CC2OF          (0x1UL << 10) 
#define TIM15_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM15_SR_CC1OF          (0x1UL << 9) 
#define TIM15_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM15_SR_BIF          (0x1UL << 7) 
#define TIM15_SR_BIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM15_SR_TIF          (0x1UL << 6) 
#define TIM15_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM15_SR_COMIF          (0x1UL << 5) 
#define TIM15_SR_COMIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM15_SR_CC2IF          (0x1UL << 2) 
#define TIM15_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM15_SR_CC1IF          (0x1UL << 1) 
#define TIM15_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM15_SR_UIF          (0x1UL << 0) 
#define TIM15_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM15_EGR_BG          (0x1UL << 7) 
#define TIM15_EGR_BG_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM15_EGR_TG          (0x1UL << 6) 
#define TIM15_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM15_EGR_COMG          (0x1UL << 5) 
#define TIM15_EGR_COMG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM15_EGR_CC2G          (0x1UL << 2) 
#define TIM15_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM15_EGR_CC1G          (0x1UL << 1) 
#define TIM15_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM15_EGR_UG          (0x1UL << 0) 
#define TIM15_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM15_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM15_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM15_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM15_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM15_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM15_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM15_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM15_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM15_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM15_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM15_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM15_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM15_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM15_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM15_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM15_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM15_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM15_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM15_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM15_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM15_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM15_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM15_CCMR1_Input_IC2PSC          (0x3UL << 10) 
#define TIM15_CCMR1_Input_IC2PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM15_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM15_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM15_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM15_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM15_CCMR1_Input_IC1PSC          (0x3UL << 2) 
#define TIM15_CCMR1_Input_IC1PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM15_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM15_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM15_CCER_CC2NP          (0x1UL << 7) 
#define TIM15_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM15_CCER_CC2P          (0x1UL << 5) 
#define TIM15_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM15_CCER_CC2E          (0x1UL << 4) 
#define TIM15_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM15_CCER_CC1NP          (0x1UL << 3) 
#define TIM15_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM15_CCER_CC1NE          (0x1UL << 2) 
#define TIM15_CCER_CC1NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM15_CCER_CC1P          (0x1UL << 1) 
#define TIM15_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM15_CCER_CC1E          (0x1UL << 0) 
#define TIM15_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM15_CNT_CNT          (0xFFFFUL << 0) 
#define TIM15_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM15_CNT_UIFCPY          (0x1UL << 31) 
#define TIM15_CNT_UIFCPY_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM15_PSC_PSC          (0xFFFFUL << 0) 
#define TIM15_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM15_ARR_ARR          (0xFFFFUL << 0) 
#define TIM15_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM15_RCR_REP          (0xFFUL << 0) 
#define TIM15_RCR_REP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM15_CCR1_CCR1          (0xFFFFUL << 0) 
#define TIM15_CCR1_CCR1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM15_CCR2_CCR2          (0xFFFFUL << 0) 
#define TIM15_CCR2_CCR2_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM15_BDTR_MOE          (0x1UL << 15) 
#define TIM15_BDTR_MOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM15_BDTR_AOE          (0x1UL << 14) 
#define TIM15_BDTR_AOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM15_BDTR_BKP          (0x1UL << 13) 
#define TIM15_BDTR_BKP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM15_BDTR_BKE          (0x1UL << 12) 
#define TIM15_BDTR_BKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM15_BDTR_OSSR          (0x1UL << 11) 
#define TIM15_BDTR_OSSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM15_BDTR_OSSI          (0x1UL << 10) 
#define TIM15_BDTR_OSSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM15_BDTR_LOCK          (0x3UL << 8) 
#define TIM15_BDTR_LOCK_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM15_BDTR_DTG          (0xFFUL << 0) 
#define TIM15_BDTR_DTG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM15_BDTR_BKF          (0xFUL << 16) 
#define TIM15_BDTR_BKF_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM15_DCR_DBL          (0x1FUL << 8) 
#define TIM15_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM15_DCR_DBA          (0x1FUL << 0) 
#define TIM15_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM15_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM15_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM15_AF1_BKINE          (0x1UL << 0) 
#define TIM15_AF1_BKINE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM15_AF1_BKCMP1E          (0x1UL << 1) 
#define TIM15_AF1_BKCMP1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM15_AF1_BKCMP2E          (0x1UL << 2) 
#define TIM15_AF1_BKCMP2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM15_AF1_BKDF1BK0E          (0x1UL << 8) 
#define TIM15_AF1_BKDF1BK0E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM15_AF1_BKINP          (0x1UL << 9) 
#define TIM15_AF1_BKINP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM15_AF1_BKCMP1P          (0x1UL << 10) 
#define TIM15_AF1_BKCMP1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM15_AF1_BKCMP2P          (0x1UL << 11) 
#define TIM15_AF1_BKCMP2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM15_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM15_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM15_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM15_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)

#define TIM15  ((struct TIM15*)(0x40014000UL))



struct USART1 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define USART1_CR1_RXFFIE          (0x1UL << 31) 
#define USART1_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define USART1_CR1_TXFEIE          (0x1UL << 30) 
#define USART1_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define USART1_CR1_FIFOEN          (0x1UL << 29) 
#define USART1_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define USART1_CR1_M1          (0x1UL << 28) 
#define USART1_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define USART1_CR1_EOBIE          (0x1UL << 27) 
#define USART1_CR1_EOBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define USART1_CR1_RTOIE          (0x1UL << 26) 
#define USART1_CR1_RTOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define USART1_CR1_DEAT4          (0x1UL << 25) 
#define USART1_CR1_DEAT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define USART1_CR1_DEAT3          (0x1UL << 24) 
#define USART1_CR1_DEAT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART1_CR1_DEAT2          (0x1UL << 23) 
#define USART1_CR1_DEAT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART1_CR1_DEAT1          (0x1UL << 22) 
#define USART1_CR1_DEAT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART1_CR1_DEAT0          (0x1UL << 21) 
#define USART1_CR1_DEAT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART1_CR1_DEDT4          (0x1UL << 20) 
#define USART1_CR1_DEDT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART1_CR1_DEDT3          (0x1UL << 19) 
#define USART1_CR1_DEDT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART1_CR1_DEDT2          (0x1UL << 18) 
#define USART1_CR1_DEDT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART1_CR1_DEDT1          (0x1UL << 17) 
#define USART1_CR1_DEDT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART1_CR1_DEDT0          (0x1UL << 16) 
#define USART1_CR1_DEDT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART1_CR1_OVER8          (0x1UL << 15) 
#define USART1_CR1_OVER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART1_CR1_CMIE          (0x1UL << 14) 
#define USART1_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART1_CR1_MME          (0x1UL << 13) 
#define USART1_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART1_CR1_M0          (0x1UL << 12) 
#define USART1_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART1_CR1_WAKE          (0x1UL << 11) 
#define USART1_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART1_CR1_PCE          (0x1UL << 10) 
#define USART1_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART1_CR1_PS          (0x1UL << 9) 
#define USART1_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART1_CR1_PEIE          (0x1UL << 8) 
#define USART1_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART1_CR1_TXEIE          (0x1UL << 7) 
#define USART1_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART1_CR1_TCIE          (0x1UL << 6) 
#define USART1_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART1_CR1_RXNEIE          (0x1UL << 5) 
#define USART1_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART1_CR1_IDLEIE          (0x1UL << 4) 
#define USART1_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART1_CR1_TE          (0x1UL << 3) 
#define USART1_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART1_CR1_RE          (0x1UL << 2) 
#define USART1_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART1_CR1_UESM          (0x1UL << 1) 
#define USART1_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART1_CR1_UE          (0x1UL << 0) 
#define USART1_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART1_CR2_ADD4_7          (0xFUL << 28) 
#define USART1_CR2_ADD4_7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define USART1_CR2_ADD0_3          (0xFUL << 24) 
#define USART1_CR2_ADD0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define USART1_CR2_RTOEN          (0x1UL << 23) 
#define USART1_CR2_RTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART1_CR2_ABRMOD1          (0x1UL << 22) 
#define USART1_CR2_ABRMOD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART1_CR2_ABRMOD0          (0x1UL << 21) 
#define USART1_CR2_ABRMOD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART1_CR2_ABREN          (0x1UL << 20) 
#define USART1_CR2_ABREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART1_CR2_MSBFIRST          (0x1UL << 19) 
#define USART1_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART1_CR2_TAINV          (0x1UL << 18) 
#define USART1_CR2_TAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART1_CR2_TXINV          (0x1UL << 17) 
#define USART1_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART1_CR2_RXINV          (0x1UL << 16) 
#define USART1_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART1_CR2_SWAP          (0x1UL << 15) 
#define USART1_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART1_CR2_LINEN          (0x1UL << 14) 
#define USART1_CR2_LINEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART1_CR2_STOP          (0x3UL << 12) 
#define USART1_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define USART1_CR2_CLKEN          (0x1UL << 11) 
#define USART1_CR2_CLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART1_CR2_CPOL          (0x1UL << 10) 
#define USART1_CR2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART1_CR2_CPHA          (0x1UL << 9) 
#define USART1_CR2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART1_CR2_LBCL          (0x1UL << 8) 
#define USART1_CR2_LBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART1_CR2_LBDIE          (0x1UL << 6) 
#define USART1_CR2_LBDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART1_CR2_LBDL          (0x1UL << 5) 
#define USART1_CR2_LBDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART1_CR2_ADDM7          (0x1UL << 4) 
#define USART1_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART1_CR2_DIS_NSS          (0x1UL << 3) 
#define USART1_CR2_DIS_NSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART1_CR2_SLVEN          (0x1UL << 0) 
#define USART1_CR2_SLVEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART1_CR3_TXFTCFG          (0x7UL << 29) 
#define USART1_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define USART1_CR3_RXFTIE          (0x1UL << 28) 
#define USART1_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define USART1_CR3_RXFTCFG          (0x7UL << 25) 
#define USART1_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define USART1_CR3_TCBGTIE          (0x1UL << 24) 
#define USART1_CR3_TCBGTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART1_CR3_TXFTIE          (0x1UL << 23) 
#define USART1_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART1_CR3_WUFIE          (0x1UL << 22) 
#define USART1_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART1_CR3_WUS          (0x3UL << 20) 
#define USART1_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define USART1_CR3_SCARCNT          (0x7UL << 17) 
#define USART1_CR3_SCARCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define USART1_CR3_DEP          (0x1UL << 15) 
#define USART1_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART1_CR3_DEM          (0x1UL << 14) 
#define USART1_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART1_CR3_DDRE          (0x1UL << 13) 
#define USART1_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART1_CR3_OVRDIS          (0x1UL << 12) 
#define USART1_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART1_CR3_ONEBIT          (0x1UL << 11) 
#define USART1_CR3_ONEBIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART1_CR3_CTSIE          (0x1UL << 10) 
#define USART1_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART1_CR3_CTSE          (0x1UL << 9) 
#define USART1_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART1_CR3_RTSE          (0x1UL << 8) 
#define USART1_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART1_CR3_DMAT          (0x1UL << 7) 
#define USART1_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART1_CR3_DMAR          (0x1UL << 6) 
#define USART1_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART1_CR3_SCEN          (0x1UL << 5) 
#define USART1_CR3_SCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART1_CR3_NACK          (0x1UL << 4) 
#define USART1_CR3_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART1_CR3_HDSEL          (0x1UL << 3) 
#define USART1_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART1_CR3_IRLP          (0x1UL << 2) 
#define USART1_CR3_IRLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART1_CR3_IREN          (0x1UL << 1) 
#define USART1_CR3_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART1_CR3_EIE          (0x1UL << 0) 
#define USART1_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART1_BRR_BRR_4_15          (0xFFFUL << 4) 
#define USART1_BRR_BRR_4_15_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define USART1_BRR_BRR_0_3          (0xFUL << 0) 
#define USART1_BRR_BRR_0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define USART1_GTPR_GT          (0xFFUL << 8) 
#define USART1_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define USART1_GTPR_PSC          (0xFFUL << 0) 
#define USART1_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define USART1_RTOR_BLEN          (0xFFUL << 24) 
#define USART1_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define USART1_RTOR_RTO          (0xFFFFFFUL << 0) 
#define USART1_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define USART1_RQR_TXFRQ          (0x1UL << 4) 
#define USART1_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART1_RQR_RXFRQ          (0x1UL << 3) 
#define USART1_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART1_RQR_MMRQ          (0x1UL << 2) 
#define USART1_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART1_RQR_SBKRQ          (0x1UL << 1) 
#define USART1_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART1_RQR_ABRRQ          (0x1UL << 0) 
#define USART1_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART1_ISR_TXFT          (0x1UL << 27) 
#define USART1_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define USART1_ISR_RXFT          (0x1UL << 26) 
#define USART1_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define USART1_ISR_TCBGT          (0x1UL << 25) 
#define USART1_ISR_TCBGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define USART1_ISR_RXFF          (0x1UL << 24) 
#define USART1_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART1_ISR_TXFE          (0x1UL << 23) 
#define USART1_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART1_ISR_REACK          (0x1UL << 22) 
#define USART1_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART1_ISR_TEACK          (0x1UL << 21) 
#define USART1_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART1_ISR_WUF          (0x1UL << 20) 
#define USART1_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART1_ISR_RWU          (0x1UL << 19) 
#define USART1_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART1_ISR_SBKF          (0x1UL << 18) 
#define USART1_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART1_ISR_CMF          (0x1UL << 17) 
#define USART1_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART1_ISR_BUSY          (0x1UL << 16) 
#define USART1_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART1_ISR_ABRF          (0x1UL << 15) 
#define USART1_ISR_ABRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART1_ISR_ABRE          (0x1UL << 14) 
#define USART1_ISR_ABRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART1_ISR_UDR          (0x1UL << 13) 
#define USART1_ISR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART1_ISR_EOBF          (0x1UL << 12) 
#define USART1_ISR_EOBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART1_ISR_RTOF          (0x1UL << 11) 
#define USART1_ISR_RTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART1_ISR_CTS          (0x1UL << 10) 
#define USART1_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART1_ISR_CTSIF          (0x1UL << 9) 
#define USART1_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART1_ISR_LBDF          (0x1UL << 8) 
#define USART1_ISR_LBDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART1_ISR_TXE          (0x1UL << 7) 
#define USART1_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART1_ISR_TC          (0x1UL << 6) 
#define USART1_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART1_ISR_RXNE          (0x1UL << 5) 
#define USART1_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART1_ISR_IDLE          (0x1UL << 4) 
#define USART1_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART1_ISR_ORE          (0x1UL << 3) 
#define USART1_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART1_ISR_NF          (0x1UL << 2) 
#define USART1_ISR_NF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART1_ISR_FE          (0x1UL << 1) 
#define USART1_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART1_ISR_PE          (0x1UL << 0) 
#define USART1_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART1_ICR_WUCF          (0x1UL << 20) 
#define USART1_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART1_ICR_CMCF          (0x1UL << 17) 
#define USART1_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART1_ICR_UDRCF          (0x1UL << 13) 
#define USART1_ICR_UDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART1_ICR_EOBCF          (0x1UL << 12) 
#define USART1_ICR_EOBCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART1_ICR_RTOCF          (0x1UL << 11) 
#define USART1_ICR_RTOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART1_ICR_CTSCF          (0x1UL << 9) 
#define USART1_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART1_ICR_LBDCF          (0x1UL << 8) 
#define USART1_ICR_LBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART1_ICR_TCBGTC          (0x1UL << 7) 
#define USART1_ICR_TCBGTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART1_ICR_TCCF          (0x1UL << 6) 
#define USART1_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART1_ICR_TXFECF          (0x1UL << 5) 
#define USART1_ICR_TXFECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART1_ICR_IDLECF          (0x1UL << 4) 
#define USART1_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART1_ICR_ORECF          (0x1UL << 3) 
#define USART1_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART1_ICR_NCF          (0x1UL << 2) 
#define USART1_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART1_ICR_FECF          (0x1UL << 1) 
#define USART1_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART1_ICR_PECF          (0x1UL << 0) 
#define USART1_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART1_RDR_RDR          (0x1FFUL << 0) 
#define USART1_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define USART1_TDR_TDR          (0x1FFUL << 0) 
#define USART1_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define USART1_PRESC_PRESCALER          (0xFUL << 0) 
#define USART1_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define USART1  ((struct USART1*)(0x40011000UL))



struct USART2 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define USART2_CR1_RXFFIE          (0x1UL << 31) 
#define USART2_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define USART2_CR1_TXFEIE          (0x1UL << 30) 
#define USART2_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define USART2_CR1_FIFOEN          (0x1UL << 29) 
#define USART2_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define USART2_CR1_M1          (0x1UL << 28) 
#define USART2_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define USART2_CR1_EOBIE          (0x1UL << 27) 
#define USART2_CR1_EOBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define USART2_CR1_RTOIE          (0x1UL << 26) 
#define USART2_CR1_RTOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define USART2_CR1_DEAT4          (0x1UL << 25) 
#define USART2_CR1_DEAT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define USART2_CR1_DEAT3          (0x1UL << 24) 
#define USART2_CR1_DEAT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART2_CR1_DEAT2          (0x1UL << 23) 
#define USART2_CR1_DEAT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART2_CR1_DEAT1          (0x1UL << 22) 
#define USART2_CR1_DEAT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART2_CR1_DEAT0          (0x1UL << 21) 
#define USART2_CR1_DEAT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART2_CR1_DEDT4          (0x1UL << 20) 
#define USART2_CR1_DEDT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART2_CR1_DEDT3          (0x1UL << 19) 
#define USART2_CR1_DEDT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART2_CR1_DEDT2          (0x1UL << 18) 
#define USART2_CR1_DEDT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART2_CR1_DEDT1          (0x1UL << 17) 
#define USART2_CR1_DEDT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART2_CR1_DEDT0          (0x1UL << 16) 
#define USART2_CR1_DEDT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART2_CR1_OVER8          (0x1UL << 15) 
#define USART2_CR1_OVER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART2_CR1_CMIE          (0x1UL << 14) 
#define USART2_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART2_CR1_MME          (0x1UL << 13) 
#define USART2_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART2_CR1_M0          (0x1UL << 12) 
#define USART2_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART2_CR1_WAKE          (0x1UL << 11) 
#define USART2_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART2_CR1_PCE          (0x1UL << 10) 
#define USART2_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART2_CR1_PS          (0x1UL << 9) 
#define USART2_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART2_CR1_PEIE          (0x1UL << 8) 
#define USART2_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART2_CR1_TXEIE          (0x1UL << 7) 
#define USART2_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART2_CR1_TCIE          (0x1UL << 6) 
#define USART2_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART2_CR1_RXNEIE          (0x1UL << 5) 
#define USART2_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART2_CR1_IDLEIE          (0x1UL << 4) 
#define USART2_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART2_CR1_TE          (0x1UL << 3) 
#define USART2_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART2_CR1_RE          (0x1UL << 2) 
#define USART2_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART2_CR1_UESM          (0x1UL << 1) 
#define USART2_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART2_CR1_UE          (0x1UL << 0) 
#define USART2_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART2_CR2_ADD4_7          (0xFUL << 28) 
#define USART2_CR2_ADD4_7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define USART2_CR2_ADD0_3          (0xFUL << 24) 
#define USART2_CR2_ADD0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define USART2_CR2_RTOEN          (0x1UL << 23) 
#define USART2_CR2_RTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART2_CR2_ABRMOD1          (0x1UL << 22) 
#define USART2_CR2_ABRMOD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART2_CR2_ABRMOD0          (0x1UL << 21) 
#define USART2_CR2_ABRMOD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART2_CR2_ABREN          (0x1UL << 20) 
#define USART2_CR2_ABREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART2_CR2_MSBFIRST          (0x1UL << 19) 
#define USART2_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART2_CR2_TAINV          (0x1UL << 18) 
#define USART2_CR2_TAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART2_CR2_TXINV          (0x1UL << 17) 
#define USART2_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART2_CR2_RXINV          (0x1UL << 16) 
#define USART2_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART2_CR2_SWAP          (0x1UL << 15) 
#define USART2_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART2_CR2_LINEN          (0x1UL << 14) 
#define USART2_CR2_LINEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART2_CR2_STOP          (0x3UL << 12) 
#define USART2_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define USART2_CR2_CLKEN          (0x1UL << 11) 
#define USART2_CR2_CLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART2_CR2_CPOL          (0x1UL << 10) 
#define USART2_CR2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART2_CR2_CPHA          (0x1UL << 9) 
#define USART2_CR2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART2_CR2_LBCL          (0x1UL << 8) 
#define USART2_CR2_LBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART2_CR2_LBDIE          (0x1UL << 6) 
#define USART2_CR2_LBDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART2_CR2_LBDL          (0x1UL << 5) 
#define USART2_CR2_LBDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART2_CR2_ADDM7          (0x1UL << 4) 
#define USART2_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART2_CR2_DIS_NSS          (0x1UL << 3) 
#define USART2_CR2_DIS_NSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART2_CR2_SLVEN          (0x1UL << 0) 
#define USART2_CR2_SLVEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART2_CR3_TXFTCFG          (0x7UL << 29) 
#define USART2_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define USART2_CR3_RXFTIE          (0x1UL << 28) 
#define USART2_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define USART2_CR3_RXFTCFG          (0x7UL << 25) 
#define USART2_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define USART2_CR3_TCBGTIE          (0x1UL << 24) 
#define USART2_CR3_TCBGTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART2_CR3_TXFTIE          (0x1UL << 23) 
#define USART2_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART2_CR3_WUFIE          (0x1UL << 22) 
#define USART2_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART2_CR3_WUS          (0x3UL << 20) 
#define USART2_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define USART2_CR3_SCARCNT          (0x7UL << 17) 
#define USART2_CR3_SCARCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define USART2_CR3_DEP          (0x1UL << 15) 
#define USART2_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART2_CR3_DEM          (0x1UL << 14) 
#define USART2_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART2_CR3_DDRE          (0x1UL << 13) 
#define USART2_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART2_CR3_OVRDIS          (0x1UL << 12) 
#define USART2_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART2_CR3_ONEBIT          (0x1UL << 11) 
#define USART2_CR3_ONEBIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART2_CR3_CTSIE          (0x1UL << 10) 
#define USART2_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART2_CR3_CTSE          (0x1UL << 9) 
#define USART2_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART2_CR3_RTSE          (0x1UL << 8) 
#define USART2_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART2_CR3_DMAT          (0x1UL << 7) 
#define USART2_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART2_CR3_DMAR          (0x1UL << 6) 
#define USART2_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART2_CR3_SCEN          (0x1UL << 5) 
#define USART2_CR3_SCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART2_CR3_NACK          (0x1UL << 4) 
#define USART2_CR3_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART2_CR3_HDSEL          (0x1UL << 3) 
#define USART2_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART2_CR3_IRLP          (0x1UL << 2) 
#define USART2_CR3_IRLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART2_CR3_IREN          (0x1UL << 1) 
#define USART2_CR3_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART2_CR3_EIE          (0x1UL << 0) 
#define USART2_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART2_BRR_BRR_4_15          (0xFFFUL << 4) 
#define USART2_BRR_BRR_4_15_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define USART2_BRR_BRR_0_3          (0xFUL << 0) 
#define USART2_BRR_BRR_0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define USART2_GTPR_GT          (0xFFUL << 8) 
#define USART2_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define USART2_GTPR_PSC          (0xFFUL << 0) 
#define USART2_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define USART2_RTOR_BLEN          (0xFFUL << 24) 
#define USART2_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define USART2_RTOR_RTO          (0xFFFFFFUL << 0) 
#define USART2_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define USART2_RQR_TXFRQ          (0x1UL << 4) 
#define USART2_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART2_RQR_RXFRQ          (0x1UL << 3) 
#define USART2_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART2_RQR_MMRQ          (0x1UL << 2) 
#define USART2_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART2_RQR_SBKRQ          (0x1UL << 1) 
#define USART2_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART2_RQR_ABRRQ          (0x1UL << 0) 
#define USART2_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART2_ISR_TXFT          (0x1UL << 27) 
#define USART2_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define USART2_ISR_RXFT          (0x1UL << 26) 
#define USART2_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define USART2_ISR_TCBGT          (0x1UL << 25) 
#define USART2_ISR_TCBGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define USART2_ISR_RXFF          (0x1UL << 24) 
#define USART2_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART2_ISR_TXFE          (0x1UL << 23) 
#define USART2_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART2_ISR_REACK          (0x1UL << 22) 
#define USART2_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART2_ISR_TEACK          (0x1UL << 21) 
#define USART2_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART2_ISR_WUF          (0x1UL << 20) 
#define USART2_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART2_ISR_RWU          (0x1UL << 19) 
#define USART2_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART2_ISR_SBKF          (0x1UL << 18) 
#define USART2_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART2_ISR_CMF          (0x1UL << 17) 
#define USART2_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART2_ISR_BUSY          (0x1UL << 16) 
#define USART2_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART2_ISR_ABRF          (0x1UL << 15) 
#define USART2_ISR_ABRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART2_ISR_ABRE          (0x1UL << 14) 
#define USART2_ISR_ABRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART2_ISR_UDR          (0x1UL << 13) 
#define USART2_ISR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART2_ISR_EOBF          (0x1UL << 12) 
#define USART2_ISR_EOBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART2_ISR_RTOF          (0x1UL << 11) 
#define USART2_ISR_RTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART2_ISR_CTS          (0x1UL << 10) 
#define USART2_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART2_ISR_CTSIF          (0x1UL << 9) 
#define USART2_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART2_ISR_LBDF          (0x1UL << 8) 
#define USART2_ISR_LBDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART2_ISR_TXE          (0x1UL << 7) 
#define USART2_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART2_ISR_TC          (0x1UL << 6) 
#define USART2_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART2_ISR_RXNE          (0x1UL << 5) 
#define USART2_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART2_ISR_IDLE          (0x1UL << 4) 
#define USART2_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART2_ISR_ORE          (0x1UL << 3) 
#define USART2_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART2_ISR_NF          (0x1UL << 2) 
#define USART2_ISR_NF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART2_ISR_FE          (0x1UL << 1) 
#define USART2_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART2_ISR_PE          (0x1UL << 0) 
#define USART2_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART2_ICR_WUCF          (0x1UL << 20) 
#define USART2_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART2_ICR_CMCF          (0x1UL << 17) 
#define USART2_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART2_ICR_UDRCF          (0x1UL << 13) 
#define USART2_ICR_UDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART2_ICR_EOBCF          (0x1UL << 12) 
#define USART2_ICR_EOBCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART2_ICR_RTOCF          (0x1UL << 11) 
#define USART2_ICR_RTOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART2_ICR_CTSCF          (0x1UL << 9) 
#define USART2_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART2_ICR_LBDCF          (0x1UL << 8) 
#define USART2_ICR_LBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART2_ICR_TCBGTC          (0x1UL << 7) 
#define USART2_ICR_TCBGTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART2_ICR_TCCF          (0x1UL << 6) 
#define USART2_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART2_ICR_TXFECF          (0x1UL << 5) 
#define USART2_ICR_TXFECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART2_ICR_IDLECF          (0x1UL << 4) 
#define USART2_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART2_ICR_ORECF          (0x1UL << 3) 
#define USART2_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART2_ICR_NCF          (0x1UL << 2) 
#define USART2_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART2_ICR_FECF          (0x1UL << 1) 
#define USART2_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART2_ICR_PECF          (0x1UL << 0) 
#define USART2_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART2_RDR_RDR          (0x1FFUL << 0) 
#define USART2_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define USART2_TDR_TDR          (0x1FFUL << 0) 
#define USART2_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define USART2_PRESC_PRESCALER          (0xFUL << 0) 
#define USART2_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define USART2  ((struct USART2*)(0x40004400UL))



struct USART3 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define USART3_CR1_RXFFIE          (0x1UL << 31) 
#define USART3_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define USART3_CR1_TXFEIE          (0x1UL << 30) 
#define USART3_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define USART3_CR1_FIFOEN          (0x1UL << 29) 
#define USART3_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define USART3_CR1_M1          (0x1UL << 28) 
#define USART3_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define USART3_CR1_EOBIE          (0x1UL << 27) 
#define USART3_CR1_EOBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define USART3_CR1_RTOIE          (0x1UL << 26) 
#define USART3_CR1_RTOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define USART3_CR1_DEAT4          (0x1UL << 25) 
#define USART3_CR1_DEAT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define USART3_CR1_DEAT3          (0x1UL << 24) 
#define USART3_CR1_DEAT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART3_CR1_DEAT2          (0x1UL << 23) 
#define USART3_CR1_DEAT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART3_CR1_DEAT1          (0x1UL << 22) 
#define USART3_CR1_DEAT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART3_CR1_DEAT0          (0x1UL << 21) 
#define USART3_CR1_DEAT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART3_CR1_DEDT4          (0x1UL << 20) 
#define USART3_CR1_DEDT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART3_CR1_DEDT3          (0x1UL << 19) 
#define USART3_CR1_DEDT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART3_CR1_DEDT2          (0x1UL << 18) 
#define USART3_CR1_DEDT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART3_CR1_DEDT1          (0x1UL << 17) 
#define USART3_CR1_DEDT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART3_CR1_DEDT0          (0x1UL << 16) 
#define USART3_CR1_DEDT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART3_CR1_OVER8          (0x1UL << 15) 
#define USART3_CR1_OVER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART3_CR1_CMIE          (0x1UL << 14) 
#define USART3_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART3_CR1_MME          (0x1UL << 13) 
#define USART3_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART3_CR1_M0          (0x1UL << 12) 
#define USART3_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART3_CR1_WAKE          (0x1UL << 11) 
#define USART3_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART3_CR1_PCE          (0x1UL << 10) 
#define USART3_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART3_CR1_PS          (0x1UL << 9) 
#define USART3_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART3_CR1_PEIE          (0x1UL << 8) 
#define USART3_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART3_CR1_TXEIE          (0x1UL << 7) 
#define USART3_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART3_CR1_TCIE          (0x1UL << 6) 
#define USART3_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART3_CR1_RXNEIE          (0x1UL << 5) 
#define USART3_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART3_CR1_IDLEIE          (0x1UL << 4) 
#define USART3_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART3_CR1_TE          (0x1UL << 3) 
#define USART3_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART3_CR1_RE          (0x1UL << 2) 
#define USART3_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART3_CR1_UESM          (0x1UL << 1) 
#define USART3_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART3_CR1_UE          (0x1UL << 0) 
#define USART3_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART3_CR2_ADD4_7          (0xFUL << 28) 
#define USART3_CR2_ADD4_7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define USART3_CR2_ADD0_3          (0xFUL << 24) 
#define USART3_CR2_ADD0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define USART3_CR2_RTOEN          (0x1UL << 23) 
#define USART3_CR2_RTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART3_CR2_ABRMOD1          (0x1UL << 22) 
#define USART3_CR2_ABRMOD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART3_CR2_ABRMOD0          (0x1UL << 21) 
#define USART3_CR2_ABRMOD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART3_CR2_ABREN          (0x1UL << 20) 
#define USART3_CR2_ABREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART3_CR2_MSBFIRST          (0x1UL << 19) 
#define USART3_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART3_CR2_TAINV          (0x1UL << 18) 
#define USART3_CR2_TAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART3_CR2_TXINV          (0x1UL << 17) 
#define USART3_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART3_CR2_RXINV          (0x1UL << 16) 
#define USART3_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART3_CR2_SWAP          (0x1UL << 15) 
#define USART3_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART3_CR2_LINEN          (0x1UL << 14) 
#define USART3_CR2_LINEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART3_CR2_STOP          (0x3UL << 12) 
#define USART3_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define USART3_CR2_CLKEN          (0x1UL << 11) 
#define USART3_CR2_CLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART3_CR2_CPOL          (0x1UL << 10) 
#define USART3_CR2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART3_CR2_CPHA          (0x1UL << 9) 
#define USART3_CR2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART3_CR2_LBCL          (0x1UL << 8) 
#define USART3_CR2_LBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART3_CR2_LBDIE          (0x1UL << 6) 
#define USART3_CR2_LBDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART3_CR2_LBDL          (0x1UL << 5) 
#define USART3_CR2_LBDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART3_CR2_ADDM7          (0x1UL << 4) 
#define USART3_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART3_CR2_DIS_NSS          (0x1UL << 3) 
#define USART3_CR2_DIS_NSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART3_CR2_SLVEN          (0x1UL << 0) 
#define USART3_CR2_SLVEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART3_CR3_TXFTCFG          (0x7UL << 29) 
#define USART3_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define USART3_CR3_RXFTIE          (0x1UL << 28) 
#define USART3_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define USART3_CR3_RXFTCFG          (0x7UL << 25) 
#define USART3_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define USART3_CR3_TCBGTIE          (0x1UL << 24) 
#define USART3_CR3_TCBGTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART3_CR3_TXFTIE          (0x1UL << 23) 
#define USART3_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART3_CR3_WUFIE          (0x1UL << 22) 
#define USART3_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART3_CR3_WUS          (0x3UL << 20) 
#define USART3_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define USART3_CR3_SCARCNT          (0x7UL << 17) 
#define USART3_CR3_SCARCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define USART3_CR3_DEP          (0x1UL << 15) 
#define USART3_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART3_CR3_DEM          (0x1UL << 14) 
#define USART3_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART3_CR3_DDRE          (0x1UL << 13) 
#define USART3_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART3_CR3_OVRDIS          (0x1UL << 12) 
#define USART3_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART3_CR3_ONEBIT          (0x1UL << 11) 
#define USART3_CR3_ONEBIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART3_CR3_CTSIE          (0x1UL << 10) 
#define USART3_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART3_CR3_CTSE          (0x1UL << 9) 
#define USART3_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART3_CR3_RTSE          (0x1UL << 8) 
#define USART3_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART3_CR3_DMAT          (0x1UL << 7) 
#define USART3_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART3_CR3_DMAR          (0x1UL << 6) 
#define USART3_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART3_CR3_SCEN          (0x1UL << 5) 
#define USART3_CR3_SCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART3_CR3_NACK          (0x1UL << 4) 
#define USART3_CR3_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART3_CR3_HDSEL          (0x1UL << 3) 
#define USART3_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART3_CR3_IRLP          (0x1UL << 2) 
#define USART3_CR3_IRLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART3_CR3_IREN          (0x1UL << 1) 
#define USART3_CR3_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART3_CR3_EIE          (0x1UL << 0) 
#define USART3_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART3_BRR_BRR_4_15          (0xFFFUL << 4) 
#define USART3_BRR_BRR_4_15_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define USART3_BRR_BRR_0_3          (0xFUL << 0) 
#define USART3_BRR_BRR_0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define USART3_GTPR_GT          (0xFFUL << 8) 
#define USART3_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define USART3_GTPR_PSC          (0xFFUL << 0) 
#define USART3_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define USART3_RTOR_BLEN          (0xFFUL << 24) 
#define USART3_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define USART3_RTOR_RTO          (0xFFFFFFUL << 0) 
#define USART3_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define USART3_RQR_TXFRQ          (0x1UL << 4) 
#define USART3_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART3_RQR_RXFRQ          (0x1UL << 3) 
#define USART3_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART3_RQR_MMRQ          (0x1UL << 2) 
#define USART3_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART3_RQR_SBKRQ          (0x1UL << 1) 
#define USART3_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART3_RQR_ABRRQ          (0x1UL << 0) 
#define USART3_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART3_ISR_TXFT          (0x1UL << 27) 
#define USART3_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define USART3_ISR_RXFT          (0x1UL << 26) 
#define USART3_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define USART3_ISR_TCBGT          (0x1UL << 25) 
#define USART3_ISR_TCBGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define USART3_ISR_RXFF          (0x1UL << 24) 
#define USART3_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART3_ISR_TXFE          (0x1UL << 23) 
#define USART3_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART3_ISR_REACK          (0x1UL << 22) 
#define USART3_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART3_ISR_TEACK          (0x1UL << 21) 
#define USART3_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART3_ISR_WUF          (0x1UL << 20) 
#define USART3_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART3_ISR_RWU          (0x1UL << 19) 
#define USART3_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART3_ISR_SBKF          (0x1UL << 18) 
#define USART3_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART3_ISR_CMF          (0x1UL << 17) 
#define USART3_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART3_ISR_BUSY          (0x1UL << 16) 
#define USART3_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART3_ISR_ABRF          (0x1UL << 15) 
#define USART3_ISR_ABRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART3_ISR_ABRE          (0x1UL << 14) 
#define USART3_ISR_ABRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART3_ISR_UDR          (0x1UL << 13) 
#define USART3_ISR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART3_ISR_EOBF          (0x1UL << 12) 
#define USART3_ISR_EOBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART3_ISR_RTOF          (0x1UL << 11) 
#define USART3_ISR_RTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART3_ISR_CTS          (0x1UL << 10) 
#define USART3_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART3_ISR_CTSIF          (0x1UL << 9) 
#define USART3_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART3_ISR_LBDF          (0x1UL << 8) 
#define USART3_ISR_LBDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART3_ISR_TXE          (0x1UL << 7) 
#define USART3_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART3_ISR_TC          (0x1UL << 6) 
#define USART3_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART3_ISR_RXNE          (0x1UL << 5) 
#define USART3_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART3_ISR_IDLE          (0x1UL << 4) 
#define USART3_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART3_ISR_ORE          (0x1UL << 3) 
#define USART3_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART3_ISR_NF          (0x1UL << 2) 
#define USART3_ISR_NF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART3_ISR_FE          (0x1UL << 1) 
#define USART3_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART3_ISR_PE          (0x1UL << 0) 
#define USART3_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART3_ICR_WUCF          (0x1UL << 20) 
#define USART3_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART3_ICR_CMCF          (0x1UL << 17) 
#define USART3_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART3_ICR_UDRCF          (0x1UL << 13) 
#define USART3_ICR_UDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART3_ICR_EOBCF          (0x1UL << 12) 
#define USART3_ICR_EOBCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART3_ICR_RTOCF          (0x1UL << 11) 
#define USART3_ICR_RTOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART3_ICR_CTSCF          (0x1UL << 9) 
#define USART3_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART3_ICR_LBDCF          (0x1UL << 8) 
#define USART3_ICR_LBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART3_ICR_TCBGTC          (0x1UL << 7) 
#define USART3_ICR_TCBGTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART3_ICR_TCCF          (0x1UL << 6) 
#define USART3_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART3_ICR_TXFECF          (0x1UL << 5) 
#define USART3_ICR_TXFECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART3_ICR_IDLECF          (0x1UL << 4) 
#define USART3_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART3_ICR_ORECF          (0x1UL << 3) 
#define USART3_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART3_ICR_NCF          (0x1UL << 2) 
#define USART3_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART3_ICR_FECF          (0x1UL << 1) 
#define USART3_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART3_ICR_PECF          (0x1UL << 0) 
#define USART3_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART3_RDR_RDR          (0x1FFUL << 0) 
#define USART3_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define USART3_TDR_TDR          (0x1FFUL << 0) 
#define USART3_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define USART3_PRESC_PRESCALER          (0xFUL << 0) 
#define USART3_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define USART3  ((struct USART3*)(0x40004800UL))



struct UART4 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define UART4_CR1_RXFFIE          (0x1UL << 31) 
#define UART4_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define UART4_CR1_TXFEIE          (0x1UL << 30) 
#define UART4_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define UART4_CR1_FIFOEN          (0x1UL << 29) 
#define UART4_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define UART4_CR1_M1          (0x1UL << 28) 
#define UART4_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define UART4_CR1_EOBIE          (0x1UL << 27) 
#define UART4_CR1_EOBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define UART4_CR1_RTOIE          (0x1UL << 26) 
#define UART4_CR1_RTOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define UART4_CR1_DEAT4          (0x1UL << 25) 
#define UART4_CR1_DEAT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define UART4_CR1_DEAT3          (0x1UL << 24) 
#define UART4_CR1_DEAT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART4_CR1_DEAT2          (0x1UL << 23) 
#define UART4_CR1_DEAT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART4_CR1_DEAT1          (0x1UL << 22) 
#define UART4_CR1_DEAT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART4_CR1_DEAT0          (0x1UL << 21) 
#define UART4_CR1_DEAT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART4_CR1_DEDT4          (0x1UL << 20) 
#define UART4_CR1_DEDT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART4_CR1_DEDT3          (0x1UL << 19) 
#define UART4_CR1_DEDT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART4_CR1_DEDT2          (0x1UL << 18) 
#define UART4_CR1_DEDT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART4_CR1_DEDT1          (0x1UL << 17) 
#define UART4_CR1_DEDT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART4_CR1_DEDT0          (0x1UL << 16) 
#define UART4_CR1_DEDT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART4_CR1_OVER8          (0x1UL << 15) 
#define UART4_CR1_OVER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART4_CR1_CMIE          (0x1UL << 14) 
#define UART4_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART4_CR1_MME          (0x1UL << 13) 
#define UART4_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART4_CR1_M0          (0x1UL << 12) 
#define UART4_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART4_CR1_WAKE          (0x1UL << 11) 
#define UART4_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART4_CR1_PCE          (0x1UL << 10) 
#define UART4_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART4_CR1_PS          (0x1UL << 9) 
#define UART4_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART4_CR1_PEIE          (0x1UL << 8) 
#define UART4_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART4_CR1_TXEIE          (0x1UL << 7) 
#define UART4_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART4_CR1_TCIE          (0x1UL << 6) 
#define UART4_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART4_CR1_RXNEIE          (0x1UL << 5) 
#define UART4_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART4_CR1_IDLEIE          (0x1UL << 4) 
#define UART4_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART4_CR1_TE          (0x1UL << 3) 
#define UART4_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART4_CR1_RE          (0x1UL << 2) 
#define UART4_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART4_CR1_UESM          (0x1UL << 1) 
#define UART4_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART4_CR1_UE          (0x1UL << 0) 
#define UART4_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART4_CR2_ADD4_7          (0xFUL << 28) 
#define UART4_CR2_ADD4_7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define UART4_CR2_ADD0_3          (0xFUL << 24) 
#define UART4_CR2_ADD0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define UART4_CR2_RTOEN          (0x1UL << 23) 
#define UART4_CR2_RTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART4_CR2_ABRMOD1          (0x1UL << 22) 
#define UART4_CR2_ABRMOD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART4_CR2_ABRMOD0          (0x1UL << 21) 
#define UART4_CR2_ABRMOD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART4_CR2_ABREN          (0x1UL << 20) 
#define UART4_CR2_ABREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART4_CR2_MSBFIRST          (0x1UL << 19) 
#define UART4_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART4_CR2_TAINV          (0x1UL << 18) 
#define UART4_CR2_TAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART4_CR2_TXINV          (0x1UL << 17) 
#define UART4_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART4_CR2_RXINV          (0x1UL << 16) 
#define UART4_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART4_CR2_SWAP          (0x1UL << 15) 
#define UART4_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART4_CR2_LINEN          (0x1UL << 14) 
#define UART4_CR2_LINEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART4_CR2_STOP          (0x3UL << 12) 
#define UART4_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define UART4_CR2_CLKEN          (0x1UL << 11) 
#define UART4_CR2_CLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART4_CR2_CPOL          (0x1UL << 10) 
#define UART4_CR2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART4_CR2_CPHA          (0x1UL << 9) 
#define UART4_CR2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART4_CR2_LBCL          (0x1UL << 8) 
#define UART4_CR2_LBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART4_CR2_LBDIE          (0x1UL << 6) 
#define UART4_CR2_LBDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART4_CR2_LBDL          (0x1UL << 5) 
#define UART4_CR2_LBDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART4_CR2_ADDM7          (0x1UL << 4) 
#define UART4_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART4_CR2_DIS_NSS          (0x1UL << 3) 
#define UART4_CR2_DIS_NSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART4_CR2_SLVEN          (0x1UL << 0) 
#define UART4_CR2_SLVEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART4_CR3_TXFTCFG          (0x7UL << 29) 
#define UART4_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define UART4_CR3_RXFTIE          (0x1UL << 28) 
#define UART4_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define UART4_CR3_RXFTCFG          (0x7UL << 25) 
#define UART4_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define UART4_CR3_TCBGTIE          (0x1UL << 24) 
#define UART4_CR3_TCBGTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART4_CR3_TXFTIE          (0x1UL << 23) 
#define UART4_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART4_CR3_WUFIE          (0x1UL << 22) 
#define UART4_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART4_CR3_WUS          (0x3UL << 20) 
#define UART4_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define UART4_CR3_SCARCNT          (0x7UL << 17) 
#define UART4_CR3_SCARCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define UART4_CR3_DEP          (0x1UL << 15) 
#define UART4_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART4_CR3_DEM          (0x1UL << 14) 
#define UART4_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART4_CR3_DDRE          (0x1UL << 13) 
#define UART4_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART4_CR3_OVRDIS          (0x1UL << 12) 
#define UART4_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART4_CR3_ONEBIT          (0x1UL << 11) 
#define UART4_CR3_ONEBIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART4_CR3_CTSIE          (0x1UL << 10) 
#define UART4_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART4_CR3_CTSE          (0x1UL << 9) 
#define UART4_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART4_CR3_RTSE          (0x1UL << 8) 
#define UART4_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART4_CR3_DMAT          (0x1UL << 7) 
#define UART4_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART4_CR3_DMAR          (0x1UL << 6) 
#define UART4_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART4_CR3_SCEN          (0x1UL << 5) 
#define UART4_CR3_SCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART4_CR3_NACK          (0x1UL << 4) 
#define UART4_CR3_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART4_CR3_HDSEL          (0x1UL << 3) 
#define UART4_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART4_CR3_IRLP          (0x1UL << 2) 
#define UART4_CR3_IRLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART4_CR3_IREN          (0x1UL << 1) 
#define UART4_CR3_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART4_CR3_EIE          (0x1UL << 0) 
#define UART4_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART4_BRR_BRR_4_15          (0xFFFUL << 4) 
#define UART4_BRR_BRR_4_15_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define UART4_BRR_BRR_0_3          (0xFUL << 0) 
#define UART4_BRR_BRR_0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define UART4_GTPR_GT          (0xFFUL << 8) 
#define UART4_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define UART4_GTPR_PSC          (0xFFUL << 0) 
#define UART4_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define UART4_RTOR_BLEN          (0xFFUL << 24) 
#define UART4_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define UART4_RTOR_RTO          (0xFFFFFFUL << 0) 
#define UART4_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define UART4_RQR_TXFRQ          (0x1UL << 4) 
#define UART4_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART4_RQR_RXFRQ          (0x1UL << 3) 
#define UART4_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART4_RQR_MMRQ          (0x1UL << 2) 
#define UART4_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART4_RQR_SBKRQ          (0x1UL << 1) 
#define UART4_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART4_RQR_ABRRQ          (0x1UL << 0) 
#define UART4_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART4_ISR_TXFT          (0x1UL << 27) 
#define UART4_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define UART4_ISR_RXFT          (0x1UL << 26) 
#define UART4_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define UART4_ISR_TCBGT          (0x1UL << 25) 
#define UART4_ISR_TCBGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define UART4_ISR_RXFF          (0x1UL << 24) 
#define UART4_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART4_ISR_TXFE          (0x1UL << 23) 
#define UART4_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART4_ISR_REACK          (0x1UL << 22) 
#define UART4_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART4_ISR_TEACK          (0x1UL << 21) 
#define UART4_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART4_ISR_WUF          (0x1UL << 20) 
#define UART4_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART4_ISR_RWU          (0x1UL << 19) 
#define UART4_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART4_ISR_SBKF          (0x1UL << 18) 
#define UART4_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART4_ISR_CMF          (0x1UL << 17) 
#define UART4_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART4_ISR_BUSY          (0x1UL << 16) 
#define UART4_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART4_ISR_ABRF          (0x1UL << 15) 
#define UART4_ISR_ABRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART4_ISR_ABRE          (0x1UL << 14) 
#define UART4_ISR_ABRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART4_ISR_UDR          (0x1UL << 13) 
#define UART4_ISR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART4_ISR_EOBF          (0x1UL << 12) 
#define UART4_ISR_EOBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART4_ISR_RTOF          (0x1UL << 11) 
#define UART4_ISR_RTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART4_ISR_CTS          (0x1UL << 10) 
#define UART4_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART4_ISR_CTSIF          (0x1UL << 9) 
#define UART4_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART4_ISR_LBDF          (0x1UL << 8) 
#define UART4_ISR_LBDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART4_ISR_TXE          (0x1UL << 7) 
#define UART4_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART4_ISR_TC          (0x1UL << 6) 
#define UART4_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART4_ISR_RXNE          (0x1UL << 5) 
#define UART4_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART4_ISR_IDLE          (0x1UL << 4) 
#define UART4_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART4_ISR_ORE          (0x1UL << 3) 
#define UART4_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART4_ISR_NF          (0x1UL << 2) 
#define UART4_ISR_NF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART4_ISR_FE          (0x1UL << 1) 
#define UART4_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART4_ISR_PE          (0x1UL << 0) 
#define UART4_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART4_ICR_WUCF          (0x1UL << 20) 
#define UART4_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART4_ICR_CMCF          (0x1UL << 17) 
#define UART4_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART4_ICR_UDRCF          (0x1UL << 13) 
#define UART4_ICR_UDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART4_ICR_EOBCF          (0x1UL << 12) 
#define UART4_ICR_EOBCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART4_ICR_RTOCF          (0x1UL << 11) 
#define UART4_ICR_RTOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART4_ICR_CTSCF          (0x1UL << 9) 
#define UART4_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART4_ICR_LBDCF          (0x1UL << 8) 
#define UART4_ICR_LBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART4_ICR_TCBGTC          (0x1UL << 7) 
#define UART4_ICR_TCBGTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART4_ICR_TCCF          (0x1UL << 6) 
#define UART4_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART4_ICR_TXFECF          (0x1UL << 5) 
#define UART4_ICR_TXFECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART4_ICR_IDLECF          (0x1UL << 4) 
#define UART4_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART4_ICR_ORECF          (0x1UL << 3) 
#define UART4_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART4_ICR_NCF          (0x1UL << 2) 
#define UART4_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART4_ICR_FECF          (0x1UL << 1) 
#define UART4_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART4_ICR_PECF          (0x1UL << 0) 
#define UART4_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART4_RDR_RDR          (0x1FFUL << 0) 
#define UART4_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define UART4_TDR_TDR          (0x1FFUL << 0) 
#define UART4_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define UART4_PRESC_PRESCALER          (0xFUL << 0) 
#define UART4_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define UART4  ((struct UART4*)(0x40004C00UL))



struct UART5 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define UART5_CR1_RXFFIE          (0x1UL << 31) 
#define UART5_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define UART5_CR1_TXFEIE          (0x1UL << 30) 
#define UART5_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define UART5_CR1_FIFOEN          (0x1UL << 29) 
#define UART5_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define UART5_CR1_M1          (0x1UL << 28) 
#define UART5_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define UART5_CR1_EOBIE          (0x1UL << 27) 
#define UART5_CR1_EOBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define UART5_CR1_RTOIE          (0x1UL << 26) 
#define UART5_CR1_RTOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define UART5_CR1_DEAT4          (0x1UL << 25) 
#define UART5_CR1_DEAT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define UART5_CR1_DEAT3          (0x1UL << 24) 
#define UART5_CR1_DEAT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART5_CR1_DEAT2          (0x1UL << 23) 
#define UART5_CR1_DEAT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART5_CR1_DEAT1          (0x1UL << 22) 
#define UART5_CR1_DEAT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART5_CR1_DEAT0          (0x1UL << 21) 
#define UART5_CR1_DEAT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART5_CR1_DEDT4          (0x1UL << 20) 
#define UART5_CR1_DEDT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART5_CR1_DEDT3          (0x1UL << 19) 
#define UART5_CR1_DEDT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART5_CR1_DEDT2          (0x1UL << 18) 
#define UART5_CR1_DEDT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART5_CR1_DEDT1          (0x1UL << 17) 
#define UART5_CR1_DEDT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART5_CR1_DEDT0          (0x1UL << 16) 
#define UART5_CR1_DEDT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART5_CR1_OVER8          (0x1UL << 15) 
#define UART5_CR1_OVER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART5_CR1_CMIE          (0x1UL << 14) 
#define UART5_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART5_CR1_MME          (0x1UL << 13) 
#define UART5_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART5_CR1_M0          (0x1UL << 12) 
#define UART5_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART5_CR1_WAKE          (0x1UL << 11) 
#define UART5_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART5_CR1_PCE          (0x1UL << 10) 
#define UART5_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART5_CR1_PS          (0x1UL << 9) 
#define UART5_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART5_CR1_PEIE          (0x1UL << 8) 
#define UART5_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART5_CR1_TXEIE          (0x1UL << 7) 
#define UART5_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART5_CR1_TCIE          (0x1UL << 6) 
#define UART5_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART5_CR1_RXNEIE          (0x1UL << 5) 
#define UART5_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART5_CR1_IDLEIE          (0x1UL << 4) 
#define UART5_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART5_CR1_TE          (0x1UL << 3) 
#define UART5_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART5_CR1_RE          (0x1UL << 2) 
#define UART5_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART5_CR1_UESM          (0x1UL << 1) 
#define UART5_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART5_CR1_UE          (0x1UL << 0) 
#define UART5_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART5_CR2_ADD4_7          (0xFUL << 28) 
#define UART5_CR2_ADD4_7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define UART5_CR2_ADD0_3          (0xFUL << 24) 
#define UART5_CR2_ADD0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define UART5_CR2_RTOEN          (0x1UL << 23) 
#define UART5_CR2_RTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART5_CR2_ABRMOD1          (0x1UL << 22) 
#define UART5_CR2_ABRMOD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART5_CR2_ABRMOD0          (0x1UL << 21) 
#define UART5_CR2_ABRMOD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART5_CR2_ABREN          (0x1UL << 20) 
#define UART5_CR2_ABREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART5_CR2_MSBFIRST          (0x1UL << 19) 
#define UART5_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART5_CR2_TAINV          (0x1UL << 18) 
#define UART5_CR2_TAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART5_CR2_TXINV          (0x1UL << 17) 
#define UART5_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART5_CR2_RXINV          (0x1UL << 16) 
#define UART5_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART5_CR2_SWAP          (0x1UL << 15) 
#define UART5_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART5_CR2_LINEN          (0x1UL << 14) 
#define UART5_CR2_LINEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART5_CR2_STOP          (0x3UL << 12) 
#define UART5_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define UART5_CR2_CLKEN          (0x1UL << 11) 
#define UART5_CR2_CLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART5_CR2_CPOL          (0x1UL << 10) 
#define UART5_CR2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART5_CR2_CPHA          (0x1UL << 9) 
#define UART5_CR2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART5_CR2_LBCL          (0x1UL << 8) 
#define UART5_CR2_LBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART5_CR2_LBDIE          (0x1UL << 6) 
#define UART5_CR2_LBDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART5_CR2_LBDL          (0x1UL << 5) 
#define UART5_CR2_LBDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART5_CR2_ADDM7          (0x1UL << 4) 
#define UART5_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART5_CR2_DIS_NSS          (0x1UL << 3) 
#define UART5_CR2_DIS_NSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART5_CR2_SLVEN          (0x1UL << 0) 
#define UART5_CR2_SLVEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART5_CR3_TXFTCFG          (0x7UL << 29) 
#define UART5_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define UART5_CR3_RXFTIE          (0x1UL << 28) 
#define UART5_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define UART5_CR3_RXFTCFG          (0x7UL << 25) 
#define UART5_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define UART5_CR3_TCBGTIE          (0x1UL << 24) 
#define UART5_CR3_TCBGTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART5_CR3_TXFTIE          (0x1UL << 23) 
#define UART5_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART5_CR3_WUFIE          (0x1UL << 22) 
#define UART5_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART5_CR3_WUS          (0x3UL << 20) 
#define UART5_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define UART5_CR3_SCARCNT          (0x7UL << 17) 
#define UART5_CR3_SCARCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define UART5_CR3_DEP          (0x1UL << 15) 
#define UART5_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART5_CR3_DEM          (0x1UL << 14) 
#define UART5_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART5_CR3_DDRE          (0x1UL << 13) 
#define UART5_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART5_CR3_OVRDIS          (0x1UL << 12) 
#define UART5_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART5_CR3_ONEBIT          (0x1UL << 11) 
#define UART5_CR3_ONEBIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART5_CR3_CTSIE          (0x1UL << 10) 
#define UART5_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART5_CR3_CTSE          (0x1UL << 9) 
#define UART5_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART5_CR3_RTSE          (0x1UL << 8) 
#define UART5_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART5_CR3_DMAT          (0x1UL << 7) 
#define UART5_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART5_CR3_DMAR          (0x1UL << 6) 
#define UART5_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART5_CR3_SCEN          (0x1UL << 5) 
#define UART5_CR3_SCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART5_CR3_NACK          (0x1UL << 4) 
#define UART5_CR3_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART5_CR3_HDSEL          (0x1UL << 3) 
#define UART5_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART5_CR3_IRLP          (0x1UL << 2) 
#define UART5_CR3_IRLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART5_CR3_IREN          (0x1UL << 1) 
#define UART5_CR3_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART5_CR3_EIE          (0x1UL << 0) 
#define UART5_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART5_BRR_BRR_4_15          (0xFFFUL << 4) 
#define UART5_BRR_BRR_4_15_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define UART5_BRR_BRR_0_3          (0xFUL << 0) 
#define UART5_BRR_BRR_0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define UART5_GTPR_GT          (0xFFUL << 8) 
#define UART5_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define UART5_GTPR_PSC          (0xFFUL << 0) 
#define UART5_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define UART5_RTOR_BLEN          (0xFFUL << 24) 
#define UART5_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define UART5_RTOR_RTO          (0xFFFFFFUL << 0) 
#define UART5_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define UART5_RQR_TXFRQ          (0x1UL << 4) 
#define UART5_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART5_RQR_RXFRQ          (0x1UL << 3) 
#define UART5_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART5_RQR_MMRQ          (0x1UL << 2) 
#define UART5_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART5_RQR_SBKRQ          (0x1UL << 1) 
#define UART5_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART5_RQR_ABRRQ          (0x1UL << 0) 
#define UART5_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART5_ISR_TXFT          (0x1UL << 27) 
#define UART5_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define UART5_ISR_RXFT          (0x1UL << 26) 
#define UART5_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define UART5_ISR_TCBGT          (0x1UL << 25) 
#define UART5_ISR_TCBGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define UART5_ISR_RXFF          (0x1UL << 24) 
#define UART5_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART5_ISR_TXFE          (0x1UL << 23) 
#define UART5_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART5_ISR_REACK          (0x1UL << 22) 
#define UART5_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART5_ISR_TEACK          (0x1UL << 21) 
#define UART5_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART5_ISR_WUF          (0x1UL << 20) 
#define UART5_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART5_ISR_RWU          (0x1UL << 19) 
#define UART5_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART5_ISR_SBKF          (0x1UL << 18) 
#define UART5_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART5_ISR_CMF          (0x1UL << 17) 
#define UART5_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART5_ISR_BUSY          (0x1UL << 16) 
#define UART5_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART5_ISR_ABRF          (0x1UL << 15) 
#define UART5_ISR_ABRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART5_ISR_ABRE          (0x1UL << 14) 
#define UART5_ISR_ABRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART5_ISR_UDR          (0x1UL << 13) 
#define UART5_ISR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART5_ISR_EOBF          (0x1UL << 12) 
#define UART5_ISR_EOBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART5_ISR_RTOF          (0x1UL << 11) 
#define UART5_ISR_RTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART5_ISR_CTS          (0x1UL << 10) 
#define UART5_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART5_ISR_CTSIF          (0x1UL << 9) 
#define UART5_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART5_ISR_LBDF          (0x1UL << 8) 
#define UART5_ISR_LBDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART5_ISR_TXE          (0x1UL << 7) 
#define UART5_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART5_ISR_TC          (0x1UL << 6) 
#define UART5_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART5_ISR_RXNE          (0x1UL << 5) 
#define UART5_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART5_ISR_IDLE          (0x1UL << 4) 
#define UART5_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART5_ISR_ORE          (0x1UL << 3) 
#define UART5_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART5_ISR_NF          (0x1UL << 2) 
#define UART5_ISR_NF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART5_ISR_FE          (0x1UL << 1) 
#define UART5_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART5_ISR_PE          (0x1UL << 0) 
#define UART5_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART5_ICR_WUCF          (0x1UL << 20) 
#define UART5_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART5_ICR_CMCF          (0x1UL << 17) 
#define UART5_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART5_ICR_UDRCF          (0x1UL << 13) 
#define UART5_ICR_UDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART5_ICR_EOBCF          (0x1UL << 12) 
#define UART5_ICR_EOBCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART5_ICR_RTOCF          (0x1UL << 11) 
#define UART5_ICR_RTOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART5_ICR_CTSCF          (0x1UL << 9) 
#define UART5_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART5_ICR_LBDCF          (0x1UL << 8) 
#define UART5_ICR_LBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART5_ICR_TCBGTC          (0x1UL << 7) 
#define UART5_ICR_TCBGTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART5_ICR_TCCF          (0x1UL << 6) 
#define UART5_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART5_ICR_TXFECF          (0x1UL << 5) 
#define UART5_ICR_TXFECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART5_ICR_IDLECF          (0x1UL << 4) 
#define UART5_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART5_ICR_ORECF          (0x1UL << 3) 
#define UART5_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART5_ICR_NCF          (0x1UL << 2) 
#define UART5_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART5_ICR_FECF          (0x1UL << 1) 
#define UART5_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART5_ICR_PECF          (0x1UL << 0) 
#define UART5_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART5_RDR_RDR          (0x1FFUL << 0) 
#define UART5_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define UART5_TDR_TDR          (0x1FFUL << 0) 
#define UART5_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define UART5_PRESC_PRESCALER          (0xFUL << 0) 
#define UART5_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define UART5  ((struct UART5*)(0x40005000UL))



struct USART6 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define USART6_CR1_RXFFIE          (0x1UL << 31) 
#define USART6_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define USART6_CR1_TXFEIE          (0x1UL << 30) 
#define USART6_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define USART6_CR1_FIFOEN          (0x1UL << 29) 
#define USART6_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define USART6_CR1_M1          (0x1UL << 28) 
#define USART6_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define USART6_CR1_EOBIE          (0x1UL << 27) 
#define USART6_CR1_EOBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define USART6_CR1_RTOIE          (0x1UL << 26) 
#define USART6_CR1_RTOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define USART6_CR1_DEAT4          (0x1UL << 25) 
#define USART6_CR1_DEAT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define USART6_CR1_DEAT3          (0x1UL << 24) 
#define USART6_CR1_DEAT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART6_CR1_DEAT2          (0x1UL << 23) 
#define USART6_CR1_DEAT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART6_CR1_DEAT1          (0x1UL << 22) 
#define USART6_CR1_DEAT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART6_CR1_DEAT0          (0x1UL << 21) 
#define USART6_CR1_DEAT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART6_CR1_DEDT4          (0x1UL << 20) 
#define USART6_CR1_DEDT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART6_CR1_DEDT3          (0x1UL << 19) 
#define USART6_CR1_DEDT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART6_CR1_DEDT2          (0x1UL << 18) 
#define USART6_CR1_DEDT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART6_CR1_DEDT1          (0x1UL << 17) 
#define USART6_CR1_DEDT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART6_CR1_DEDT0          (0x1UL << 16) 
#define USART6_CR1_DEDT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART6_CR1_OVER8          (0x1UL << 15) 
#define USART6_CR1_OVER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART6_CR1_CMIE          (0x1UL << 14) 
#define USART6_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART6_CR1_MME          (0x1UL << 13) 
#define USART6_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART6_CR1_M0          (0x1UL << 12) 
#define USART6_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART6_CR1_WAKE          (0x1UL << 11) 
#define USART6_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART6_CR1_PCE          (0x1UL << 10) 
#define USART6_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART6_CR1_PS          (0x1UL << 9) 
#define USART6_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART6_CR1_PEIE          (0x1UL << 8) 
#define USART6_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART6_CR1_TXEIE          (0x1UL << 7) 
#define USART6_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART6_CR1_TCIE          (0x1UL << 6) 
#define USART6_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART6_CR1_RXNEIE          (0x1UL << 5) 
#define USART6_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART6_CR1_IDLEIE          (0x1UL << 4) 
#define USART6_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART6_CR1_TE          (0x1UL << 3) 
#define USART6_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART6_CR1_RE          (0x1UL << 2) 
#define USART6_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART6_CR1_UESM          (0x1UL << 1) 
#define USART6_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART6_CR1_UE          (0x1UL << 0) 
#define USART6_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART6_CR2_ADD4_7          (0xFUL << 28) 
#define USART6_CR2_ADD4_7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define USART6_CR2_ADD0_3          (0xFUL << 24) 
#define USART6_CR2_ADD0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define USART6_CR2_RTOEN          (0x1UL << 23) 
#define USART6_CR2_RTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART6_CR2_ABRMOD1          (0x1UL << 22) 
#define USART6_CR2_ABRMOD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART6_CR2_ABRMOD0          (0x1UL << 21) 
#define USART6_CR2_ABRMOD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART6_CR2_ABREN          (0x1UL << 20) 
#define USART6_CR2_ABREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART6_CR2_MSBFIRST          (0x1UL << 19) 
#define USART6_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART6_CR2_TAINV          (0x1UL << 18) 
#define USART6_CR2_TAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART6_CR2_TXINV          (0x1UL << 17) 
#define USART6_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART6_CR2_RXINV          (0x1UL << 16) 
#define USART6_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART6_CR2_SWAP          (0x1UL << 15) 
#define USART6_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART6_CR2_LINEN          (0x1UL << 14) 
#define USART6_CR2_LINEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART6_CR2_STOP          (0x3UL << 12) 
#define USART6_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define USART6_CR2_CLKEN          (0x1UL << 11) 
#define USART6_CR2_CLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART6_CR2_CPOL          (0x1UL << 10) 
#define USART6_CR2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART6_CR2_CPHA          (0x1UL << 9) 
#define USART6_CR2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART6_CR2_LBCL          (0x1UL << 8) 
#define USART6_CR2_LBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART6_CR2_LBDIE          (0x1UL << 6) 
#define USART6_CR2_LBDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART6_CR2_LBDL          (0x1UL << 5) 
#define USART6_CR2_LBDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART6_CR2_ADDM7          (0x1UL << 4) 
#define USART6_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART6_CR2_DIS_NSS          (0x1UL << 3) 
#define USART6_CR2_DIS_NSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART6_CR2_SLVEN          (0x1UL << 0) 
#define USART6_CR2_SLVEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART6_CR3_TXFTCFG          (0x7UL << 29) 
#define USART6_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define USART6_CR3_RXFTIE          (0x1UL << 28) 
#define USART6_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define USART6_CR3_RXFTCFG          (0x7UL << 25) 
#define USART6_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define USART6_CR3_TCBGTIE          (0x1UL << 24) 
#define USART6_CR3_TCBGTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART6_CR3_TXFTIE          (0x1UL << 23) 
#define USART6_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART6_CR3_WUFIE          (0x1UL << 22) 
#define USART6_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART6_CR3_WUS          (0x3UL << 20) 
#define USART6_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define USART6_CR3_SCARCNT          (0x7UL << 17) 
#define USART6_CR3_SCARCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define USART6_CR3_DEP          (0x1UL << 15) 
#define USART6_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART6_CR3_DEM          (0x1UL << 14) 
#define USART6_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART6_CR3_DDRE          (0x1UL << 13) 
#define USART6_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART6_CR3_OVRDIS          (0x1UL << 12) 
#define USART6_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART6_CR3_ONEBIT          (0x1UL << 11) 
#define USART6_CR3_ONEBIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART6_CR3_CTSIE          (0x1UL << 10) 
#define USART6_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART6_CR3_CTSE          (0x1UL << 9) 
#define USART6_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART6_CR3_RTSE          (0x1UL << 8) 
#define USART6_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART6_CR3_DMAT          (0x1UL << 7) 
#define USART6_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART6_CR3_DMAR          (0x1UL << 6) 
#define USART6_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART6_CR3_SCEN          (0x1UL << 5) 
#define USART6_CR3_SCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART6_CR3_NACK          (0x1UL << 4) 
#define USART6_CR3_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART6_CR3_HDSEL          (0x1UL << 3) 
#define USART6_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART6_CR3_IRLP          (0x1UL << 2) 
#define USART6_CR3_IRLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART6_CR3_IREN          (0x1UL << 1) 
#define USART6_CR3_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART6_CR3_EIE          (0x1UL << 0) 
#define USART6_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART6_BRR_BRR_4_15          (0xFFFUL << 4) 
#define USART6_BRR_BRR_4_15_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define USART6_BRR_BRR_0_3          (0xFUL << 0) 
#define USART6_BRR_BRR_0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define USART6_GTPR_GT          (0xFFUL << 8) 
#define USART6_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define USART6_GTPR_PSC          (0xFFUL << 0) 
#define USART6_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define USART6_RTOR_BLEN          (0xFFUL << 24) 
#define USART6_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define USART6_RTOR_RTO          (0xFFFFFFUL << 0) 
#define USART6_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define USART6_RQR_TXFRQ          (0x1UL << 4) 
#define USART6_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART6_RQR_RXFRQ          (0x1UL << 3) 
#define USART6_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART6_RQR_MMRQ          (0x1UL << 2) 
#define USART6_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART6_RQR_SBKRQ          (0x1UL << 1) 
#define USART6_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART6_RQR_ABRRQ          (0x1UL << 0) 
#define USART6_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART6_ISR_TXFT          (0x1UL << 27) 
#define USART6_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define USART6_ISR_RXFT          (0x1UL << 26) 
#define USART6_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define USART6_ISR_TCBGT          (0x1UL << 25) 
#define USART6_ISR_TCBGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define USART6_ISR_RXFF          (0x1UL << 24) 
#define USART6_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define USART6_ISR_TXFE          (0x1UL << 23) 
#define USART6_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define USART6_ISR_REACK          (0x1UL << 22) 
#define USART6_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define USART6_ISR_TEACK          (0x1UL << 21) 
#define USART6_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define USART6_ISR_WUF          (0x1UL << 20) 
#define USART6_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART6_ISR_RWU          (0x1UL << 19) 
#define USART6_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define USART6_ISR_SBKF          (0x1UL << 18) 
#define USART6_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define USART6_ISR_CMF          (0x1UL << 17) 
#define USART6_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART6_ISR_BUSY          (0x1UL << 16) 
#define USART6_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define USART6_ISR_ABRF          (0x1UL << 15) 
#define USART6_ISR_ABRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define USART6_ISR_ABRE          (0x1UL << 14) 
#define USART6_ISR_ABRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define USART6_ISR_UDR          (0x1UL << 13) 
#define USART6_ISR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART6_ISR_EOBF          (0x1UL << 12) 
#define USART6_ISR_EOBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART6_ISR_RTOF          (0x1UL << 11) 
#define USART6_ISR_RTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART6_ISR_CTS          (0x1UL << 10) 
#define USART6_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define USART6_ISR_CTSIF          (0x1UL << 9) 
#define USART6_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART6_ISR_LBDF          (0x1UL << 8) 
#define USART6_ISR_LBDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART6_ISR_TXE          (0x1UL << 7) 
#define USART6_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART6_ISR_TC          (0x1UL << 6) 
#define USART6_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART6_ISR_RXNE          (0x1UL << 5) 
#define USART6_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART6_ISR_IDLE          (0x1UL << 4) 
#define USART6_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART6_ISR_ORE          (0x1UL << 3) 
#define USART6_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART6_ISR_NF          (0x1UL << 2) 
#define USART6_ISR_NF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART6_ISR_FE          (0x1UL << 1) 
#define USART6_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART6_ISR_PE          (0x1UL << 0) 
#define USART6_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART6_ICR_WUCF          (0x1UL << 20) 
#define USART6_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define USART6_ICR_CMCF          (0x1UL << 17) 
#define USART6_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define USART6_ICR_UDRCF          (0x1UL << 13) 
#define USART6_ICR_UDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define USART6_ICR_EOBCF          (0x1UL << 12) 
#define USART6_ICR_EOBCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define USART6_ICR_RTOCF          (0x1UL << 11) 
#define USART6_ICR_RTOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define USART6_ICR_CTSCF          (0x1UL << 9) 
#define USART6_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define USART6_ICR_LBDCF          (0x1UL << 8) 
#define USART6_ICR_LBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define USART6_ICR_TCBGTC          (0x1UL << 7) 
#define USART6_ICR_TCBGTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define USART6_ICR_TCCF          (0x1UL << 6) 
#define USART6_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define USART6_ICR_TXFECF          (0x1UL << 5) 
#define USART6_ICR_TXFECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define USART6_ICR_IDLECF          (0x1UL << 4) 
#define USART6_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define USART6_ICR_ORECF          (0x1UL << 3) 
#define USART6_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define USART6_ICR_NCF          (0x1UL << 2) 
#define USART6_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define USART6_ICR_FECF          (0x1UL << 1) 
#define USART6_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define USART6_ICR_PECF          (0x1UL << 0) 
#define USART6_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define USART6_RDR_RDR          (0x1FFUL << 0) 
#define USART6_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define USART6_TDR_TDR          (0x1FFUL << 0) 
#define USART6_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define USART6_PRESC_PRESCALER          (0xFUL << 0) 
#define USART6_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define USART6  ((struct USART6*)(0x40011400UL))



struct UART7 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define UART7_CR1_RXFFIE          (0x1UL << 31) 
#define UART7_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define UART7_CR1_TXFEIE          (0x1UL << 30) 
#define UART7_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define UART7_CR1_FIFOEN          (0x1UL << 29) 
#define UART7_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define UART7_CR1_M1          (0x1UL << 28) 
#define UART7_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define UART7_CR1_EOBIE          (0x1UL << 27) 
#define UART7_CR1_EOBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define UART7_CR1_RTOIE          (0x1UL << 26) 
#define UART7_CR1_RTOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define UART7_CR1_DEAT4          (0x1UL << 25) 
#define UART7_CR1_DEAT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define UART7_CR1_DEAT3          (0x1UL << 24) 
#define UART7_CR1_DEAT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART7_CR1_DEAT2          (0x1UL << 23) 
#define UART7_CR1_DEAT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART7_CR1_DEAT1          (0x1UL << 22) 
#define UART7_CR1_DEAT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART7_CR1_DEAT0          (0x1UL << 21) 
#define UART7_CR1_DEAT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART7_CR1_DEDT4          (0x1UL << 20) 
#define UART7_CR1_DEDT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART7_CR1_DEDT3          (0x1UL << 19) 
#define UART7_CR1_DEDT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART7_CR1_DEDT2          (0x1UL << 18) 
#define UART7_CR1_DEDT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART7_CR1_DEDT1          (0x1UL << 17) 
#define UART7_CR1_DEDT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART7_CR1_DEDT0          (0x1UL << 16) 
#define UART7_CR1_DEDT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART7_CR1_OVER8          (0x1UL << 15) 
#define UART7_CR1_OVER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART7_CR1_CMIE          (0x1UL << 14) 
#define UART7_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART7_CR1_MME          (0x1UL << 13) 
#define UART7_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART7_CR1_M0          (0x1UL << 12) 
#define UART7_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART7_CR1_WAKE          (0x1UL << 11) 
#define UART7_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART7_CR1_PCE          (0x1UL << 10) 
#define UART7_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART7_CR1_PS          (0x1UL << 9) 
#define UART7_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART7_CR1_PEIE          (0x1UL << 8) 
#define UART7_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART7_CR1_TXEIE          (0x1UL << 7) 
#define UART7_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART7_CR1_TCIE          (0x1UL << 6) 
#define UART7_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART7_CR1_RXNEIE          (0x1UL << 5) 
#define UART7_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART7_CR1_IDLEIE          (0x1UL << 4) 
#define UART7_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART7_CR1_TE          (0x1UL << 3) 
#define UART7_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART7_CR1_RE          (0x1UL << 2) 
#define UART7_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART7_CR1_UESM          (0x1UL << 1) 
#define UART7_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART7_CR1_UE          (0x1UL << 0) 
#define UART7_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART7_CR2_ADD4_7          (0xFUL << 28) 
#define UART7_CR2_ADD4_7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define UART7_CR2_ADD0_3          (0xFUL << 24) 
#define UART7_CR2_ADD0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define UART7_CR2_RTOEN          (0x1UL << 23) 
#define UART7_CR2_RTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART7_CR2_ABRMOD1          (0x1UL << 22) 
#define UART7_CR2_ABRMOD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART7_CR2_ABRMOD0          (0x1UL << 21) 
#define UART7_CR2_ABRMOD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART7_CR2_ABREN          (0x1UL << 20) 
#define UART7_CR2_ABREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART7_CR2_MSBFIRST          (0x1UL << 19) 
#define UART7_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART7_CR2_TAINV          (0x1UL << 18) 
#define UART7_CR2_TAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART7_CR2_TXINV          (0x1UL << 17) 
#define UART7_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART7_CR2_RXINV          (0x1UL << 16) 
#define UART7_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART7_CR2_SWAP          (0x1UL << 15) 
#define UART7_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART7_CR2_LINEN          (0x1UL << 14) 
#define UART7_CR2_LINEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART7_CR2_STOP          (0x3UL << 12) 
#define UART7_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define UART7_CR2_CLKEN          (0x1UL << 11) 
#define UART7_CR2_CLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART7_CR2_CPOL          (0x1UL << 10) 
#define UART7_CR2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART7_CR2_CPHA          (0x1UL << 9) 
#define UART7_CR2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART7_CR2_LBCL          (0x1UL << 8) 
#define UART7_CR2_LBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART7_CR2_LBDIE          (0x1UL << 6) 
#define UART7_CR2_LBDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART7_CR2_LBDL          (0x1UL << 5) 
#define UART7_CR2_LBDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART7_CR2_ADDM7          (0x1UL << 4) 
#define UART7_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART7_CR2_DIS_NSS          (0x1UL << 3) 
#define UART7_CR2_DIS_NSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART7_CR2_SLVEN          (0x1UL << 0) 
#define UART7_CR2_SLVEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART7_CR3_TXFTCFG          (0x7UL << 29) 
#define UART7_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define UART7_CR3_RXFTIE          (0x1UL << 28) 
#define UART7_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define UART7_CR3_RXFTCFG          (0x7UL << 25) 
#define UART7_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define UART7_CR3_TCBGTIE          (0x1UL << 24) 
#define UART7_CR3_TCBGTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART7_CR3_TXFTIE          (0x1UL << 23) 
#define UART7_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART7_CR3_WUFIE          (0x1UL << 22) 
#define UART7_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART7_CR3_WUS          (0x3UL << 20) 
#define UART7_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define UART7_CR3_SCARCNT          (0x7UL << 17) 
#define UART7_CR3_SCARCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define UART7_CR3_DEP          (0x1UL << 15) 
#define UART7_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART7_CR3_DEM          (0x1UL << 14) 
#define UART7_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART7_CR3_DDRE          (0x1UL << 13) 
#define UART7_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART7_CR3_OVRDIS          (0x1UL << 12) 
#define UART7_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART7_CR3_ONEBIT          (0x1UL << 11) 
#define UART7_CR3_ONEBIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART7_CR3_CTSIE          (0x1UL << 10) 
#define UART7_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART7_CR3_CTSE          (0x1UL << 9) 
#define UART7_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART7_CR3_RTSE          (0x1UL << 8) 
#define UART7_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART7_CR3_DMAT          (0x1UL << 7) 
#define UART7_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART7_CR3_DMAR          (0x1UL << 6) 
#define UART7_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART7_CR3_SCEN          (0x1UL << 5) 
#define UART7_CR3_SCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART7_CR3_NACK          (0x1UL << 4) 
#define UART7_CR3_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART7_CR3_HDSEL          (0x1UL << 3) 
#define UART7_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART7_CR3_IRLP          (0x1UL << 2) 
#define UART7_CR3_IRLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART7_CR3_IREN          (0x1UL << 1) 
#define UART7_CR3_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART7_CR3_EIE          (0x1UL << 0) 
#define UART7_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART7_BRR_BRR_4_15          (0xFFFUL << 4) 
#define UART7_BRR_BRR_4_15_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define UART7_BRR_BRR_0_3          (0xFUL << 0) 
#define UART7_BRR_BRR_0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define UART7_GTPR_GT          (0xFFUL << 8) 
#define UART7_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define UART7_GTPR_PSC          (0xFFUL << 0) 
#define UART7_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define UART7_RTOR_BLEN          (0xFFUL << 24) 
#define UART7_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define UART7_RTOR_RTO          (0xFFFFFFUL << 0) 
#define UART7_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define UART7_RQR_TXFRQ          (0x1UL << 4) 
#define UART7_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART7_RQR_RXFRQ          (0x1UL << 3) 
#define UART7_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART7_RQR_MMRQ          (0x1UL << 2) 
#define UART7_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART7_RQR_SBKRQ          (0x1UL << 1) 
#define UART7_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART7_RQR_ABRRQ          (0x1UL << 0) 
#define UART7_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART7_ISR_TXFT          (0x1UL << 27) 
#define UART7_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define UART7_ISR_RXFT          (0x1UL << 26) 
#define UART7_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define UART7_ISR_TCBGT          (0x1UL << 25) 
#define UART7_ISR_TCBGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define UART7_ISR_RXFF          (0x1UL << 24) 
#define UART7_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART7_ISR_TXFE          (0x1UL << 23) 
#define UART7_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART7_ISR_REACK          (0x1UL << 22) 
#define UART7_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART7_ISR_TEACK          (0x1UL << 21) 
#define UART7_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART7_ISR_WUF          (0x1UL << 20) 
#define UART7_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART7_ISR_RWU          (0x1UL << 19) 
#define UART7_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART7_ISR_SBKF          (0x1UL << 18) 
#define UART7_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART7_ISR_CMF          (0x1UL << 17) 
#define UART7_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART7_ISR_BUSY          (0x1UL << 16) 
#define UART7_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART7_ISR_ABRF          (0x1UL << 15) 
#define UART7_ISR_ABRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART7_ISR_ABRE          (0x1UL << 14) 
#define UART7_ISR_ABRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART7_ISR_UDR          (0x1UL << 13) 
#define UART7_ISR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART7_ISR_EOBF          (0x1UL << 12) 
#define UART7_ISR_EOBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART7_ISR_RTOF          (0x1UL << 11) 
#define UART7_ISR_RTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART7_ISR_CTS          (0x1UL << 10) 
#define UART7_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART7_ISR_CTSIF          (0x1UL << 9) 
#define UART7_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART7_ISR_LBDF          (0x1UL << 8) 
#define UART7_ISR_LBDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART7_ISR_TXE          (0x1UL << 7) 
#define UART7_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART7_ISR_TC          (0x1UL << 6) 
#define UART7_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART7_ISR_RXNE          (0x1UL << 5) 
#define UART7_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART7_ISR_IDLE          (0x1UL << 4) 
#define UART7_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART7_ISR_ORE          (0x1UL << 3) 
#define UART7_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART7_ISR_NF          (0x1UL << 2) 
#define UART7_ISR_NF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART7_ISR_FE          (0x1UL << 1) 
#define UART7_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART7_ISR_PE          (0x1UL << 0) 
#define UART7_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART7_ICR_WUCF          (0x1UL << 20) 
#define UART7_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART7_ICR_CMCF          (0x1UL << 17) 
#define UART7_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART7_ICR_UDRCF          (0x1UL << 13) 
#define UART7_ICR_UDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART7_ICR_EOBCF          (0x1UL << 12) 
#define UART7_ICR_EOBCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART7_ICR_RTOCF          (0x1UL << 11) 
#define UART7_ICR_RTOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART7_ICR_CTSCF          (0x1UL << 9) 
#define UART7_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART7_ICR_LBDCF          (0x1UL << 8) 
#define UART7_ICR_LBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART7_ICR_TCBGTC          (0x1UL << 7) 
#define UART7_ICR_TCBGTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART7_ICR_TCCF          (0x1UL << 6) 
#define UART7_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART7_ICR_TXFECF          (0x1UL << 5) 
#define UART7_ICR_TXFECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART7_ICR_IDLECF          (0x1UL << 4) 
#define UART7_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART7_ICR_ORECF          (0x1UL << 3) 
#define UART7_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART7_ICR_NCF          (0x1UL << 2) 
#define UART7_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART7_ICR_FECF          (0x1UL << 1) 
#define UART7_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART7_ICR_PECF          (0x1UL << 0) 
#define UART7_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART7_RDR_RDR          (0x1FFUL << 0) 
#define UART7_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define UART7_TDR_TDR          (0x1FFUL << 0) 
#define UART7_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define UART7_PRESC_PRESCALER          (0xFUL << 0) 
#define UART7_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define UART7  ((struct UART7*)(0x40007800UL))



struct UART8 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t CR3;
  volatile uint32_t BRR;
  volatile uint32_t GTPR;
  volatile uint32_t RTOR;
  volatile uint32_t RQR;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile const uint32_t RDR;
  volatile uint32_t TDR;
  volatile uint32_t PRESC;
};
#define UART8_CR1_RXFFIE          (0x1UL << 31) 
#define UART8_CR1_RXFFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define UART8_CR1_TXFEIE          (0x1UL << 30) 
#define UART8_CR1_TXFEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define UART8_CR1_FIFOEN          (0x1UL << 29) 
#define UART8_CR1_FIFOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define UART8_CR1_M1          (0x1UL << 28) 
#define UART8_CR1_M1_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define UART8_CR1_EOBIE          (0x1UL << 27) 
#define UART8_CR1_EOBIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define UART8_CR1_RTOIE          (0x1UL << 26) 
#define UART8_CR1_RTOIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define UART8_CR1_DEAT4          (0x1UL << 25) 
#define UART8_CR1_DEAT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define UART8_CR1_DEAT3          (0x1UL << 24) 
#define UART8_CR1_DEAT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART8_CR1_DEAT2          (0x1UL << 23) 
#define UART8_CR1_DEAT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART8_CR1_DEAT1          (0x1UL << 22) 
#define UART8_CR1_DEAT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART8_CR1_DEAT0          (0x1UL << 21) 
#define UART8_CR1_DEAT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART8_CR1_DEDT4          (0x1UL << 20) 
#define UART8_CR1_DEDT4_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART8_CR1_DEDT3          (0x1UL << 19) 
#define UART8_CR1_DEDT3_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART8_CR1_DEDT2          (0x1UL << 18) 
#define UART8_CR1_DEDT2_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART8_CR1_DEDT1          (0x1UL << 17) 
#define UART8_CR1_DEDT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART8_CR1_DEDT0          (0x1UL << 16) 
#define UART8_CR1_DEDT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART8_CR1_OVER8          (0x1UL << 15) 
#define UART8_CR1_OVER8_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART8_CR1_CMIE          (0x1UL << 14) 
#define UART8_CR1_CMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART8_CR1_MME          (0x1UL << 13) 
#define UART8_CR1_MME_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART8_CR1_M0          (0x1UL << 12) 
#define UART8_CR1_M0_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART8_CR1_WAKE          (0x1UL << 11) 
#define UART8_CR1_WAKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART8_CR1_PCE          (0x1UL << 10) 
#define UART8_CR1_PCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART8_CR1_PS          (0x1UL << 9) 
#define UART8_CR1_PS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART8_CR1_PEIE          (0x1UL << 8) 
#define UART8_CR1_PEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART8_CR1_TXEIE          (0x1UL << 7) 
#define UART8_CR1_TXEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART8_CR1_TCIE          (0x1UL << 6) 
#define UART8_CR1_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART8_CR1_RXNEIE          (0x1UL << 5) 
#define UART8_CR1_RXNEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART8_CR1_IDLEIE          (0x1UL << 4) 
#define UART8_CR1_IDLEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART8_CR1_TE          (0x1UL << 3) 
#define UART8_CR1_TE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART8_CR1_RE          (0x1UL << 2) 
#define UART8_CR1_RE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART8_CR1_UESM          (0x1UL << 1) 
#define UART8_CR1_UESM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART8_CR1_UE          (0x1UL << 0) 
#define UART8_CR1_UE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART8_CR2_ADD4_7          (0xFUL << 28) 
#define UART8_CR2_ADD4_7_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define UART8_CR2_ADD0_3          (0xFUL << 24) 
#define UART8_CR2_ADD0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define UART8_CR2_RTOEN          (0x1UL << 23) 
#define UART8_CR2_RTOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART8_CR2_ABRMOD1          (0x1UL << 22) 
#define UART8_CR2_ABRMOD1_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART8_CR2_ABRMOD0          (0x1UL << 21) 
#define UART8_CR2_ABRMOD0_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART8_CR2_ABREN          (0x1UL << 20) 
#define UART8_CR2_ABREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART8_CR2_MSBFIRST          (0x1UL << 19) 
#define UART8_CR2_MSBFIRST_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART8_CR2_TAINV          (0x1UL << 18) 
#define UART8_CR2_TAINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART8_CR2_TXINV          (0x1UL << 17) 
#define UART8_CR2_TXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART8_CR2_RXINV          (0x1UL << 16) 
#define UART8_CR2_RXINV_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART8_CR2_SWAP          (0x1UL << 15) 
#define UART8_CR2_SWAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART8_CR2_LINEN          (0x1UL << 14) 
#define UART8_CR2_LINEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART8_CR2_STOP          (0x3UL << 12) 
#define UART8_CR2_STOP_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define UART8_CR2_CLKEN          (0x1UL << 11) 
#define UART8_CR2_CLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART8_CR2_CPOL          (0x1UL << 10) 
#define UART8_CR2_CPOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART8_CR2_CPHA          (0x1UL << 9) 
#define UART8_CR2_CPHA_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART8_CR2_LBCL          (0x1UL << 8) 
#define UART8_CR2_LBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART8_CR2_LBDIE          (0x1UL << 6) 
#define UART8_CR2_LBDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART8_CR2_LBDL          (0x1UL << 5) 
#define UART8_CR2_LBDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART8_CR2_ADDM7          (0x1UL << 4) 
#define UART8_CR2_ADDM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART8_CR2_DIS_NSS          (0x1UL << 3) 
#define UART8_CR2_DIS_NSS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART8_CR2_SLVEN          (0x1UL << 0) 
#define UART8_CR2_SLVEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART8_CR3_TXFTCFG          (0x7UL << 29) 
#define UART8_CR3_TXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define UART8_CR3_RXFTIE          (0x1UL << 28) 
#define UART8_CR3_RXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define UART8_CR3_RXFTCFG          (0x7UL << 25) 
#define UART8_CR3_RXFTCFG_VAL(X) (((uint32_t)(X) & 0x7UL) << 25)
#define UART8_CR3_TCBGTIE          (0x1UL << 24) 
#define UART8_CR3_TCBGTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART8_CR3_TXFTIE          (0x1UL << 23) 
#define UART8_CR3_TXFTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART8_CR3_WUFIE          (0x1UL << 22) 
#define UART8_CR3_WUFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART8_CR3_WUS          (0x3UL << 20) 
#define UART8_CR3_WUS_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define UART8_CR3_SCARCNT          (0x7UL << 17) 
#define UART8_CR3_SCARCNT_VAL(X) (((uint32_t)(X) & 0x7UL) << 17)
#define UART8_CR3_DEP          (0x1UL << 15) 
#define UART8_CR3_DEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART8_CR3_DEM          (0x1UL << 14) 
#define UART8_CR3_DEM_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART8_CR3_DDRE          (0x1UL << 13) 
#define UART8_CR3_DDRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART8_CR3_OVRDIS          (0x1UL << 12) 
#define UART8_CR3_OVRDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART8_CR3_ONEBIT          (0x1UL << 11) 
#define UART8_CR3_ONEBIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART8_CR3_CTSIE          (0x1UL << 10) 
#define UART8_CR3_CTSIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART8_CR3_CTSE          (0x1UL << 9) 
#define UART8_CR3_CTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART8_CR3_RTSE          (0x1UL << 8) 
#define UART8_CR3_RTSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART8_CR3_DMAT          (0x1UL << 7) 
#define UART8_CR3_DMAT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART8_CR3_DMAR          (0x1UL << 6) 
#define UART8_CR3_DMAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART8_CR3_SCEN          (0x1UL << 5) 
#define UART8_CR3_SCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART8_CR3_NACK          (0x1UL << 4) 
#define UART8_CR3_NACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART8_CR3_HDSEL          (0x1UL << 3) 
#define UART8_CR3_HDSEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART8_CR3_IRLP          (0x1UL << 2) 
#define UART8_CR3_IRLP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART8_CR3_IREN          (0x1UL << 1) 
#define UART8_CR3_IREN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART8_CR3_EIE          (0x1UL << 0) 
#define UART8_CR3_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART8_BRR_BRR_4_15          (0xFFFUL << 4) 
#define UART8_BRR_BRR_4_15_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define UART8_BRR_BRR_0_3          (0xFUL << 0) 
#define UART8_BRR_BRR_0_3_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define UART8_GTPR_GT          (0xFFUL << 8) 
#define UART8_GTPR_GT_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define UART8_GTPR_PSC          (0xFFUL << 0) 
#define UART8_GTPR_PSC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define UART8_RTOR_BLEN          (0xFFUL << 24) 
#define UART8_RTOR_BLEN_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define UART8_RTOR_RTO          (0xFFFFFFUL << 0) 
#define UART8_RTOR_RTO_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define UART8_RQR_TXFRQ          (0x1UL << 4) 
#define UART8_RQR_TXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART8_RQR_RXFRQ          (0x1UL << 3) 
#define UART8_RQR_RXFRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART8_RQR_MMRQ          (0x1UL << 2) 
#define UART8_RQR_MMRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART8_RQR_SBKRQ          (0x1UL << 1) 
#define UART8_RQR_SBKRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART8_RQR_ABRRQ          (0x1UL << 0) 
#define UART8_RQR_ABRRQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART8_ISR_TXFT          (0x1UL << 27) 
#define UART8_ISR_TXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define UART8_ISR_RXFT          (0x1UL << 26) 
#define UART8_ISR_RXFT_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define UART8_ISR_TCBGT          (0x1UL << 25) 
#define UART8_ISR_TCBGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define UART8_ISR_RXFF          (0x1UL << 24) 
#define UART8_ISR_RXFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define UART8_ISR_TXFE          (0x1UL << 23) 
#define UART8_ISR_TXFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define UART8_ISR_REACK          (0x1UL << 22) 
#define UART8_ISR_REACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define UART8_ISR_TEACK          (0x1UL << 21) 
#define UART8_ISR_TEACK_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define UART8_ISR_WUF          (0x1UL << 20) 
#define UART8_ISR_WUF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART8_ISR_RWU          (0x1UL << 19) 
#define UART8_ISR_RWU_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define UART8_ISR_SBKF          (0x1UL << 18) 
#define UART8_ISR_SBKF_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define UART8_ISR_CMF          (0x1UL << 17) 
#define UART8_ISR_CMF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART8_ISR_BUSY          (0x1UL << 16) 
#define UART8_ISR_BUSY_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define UART8_ISR_ABRF          (0x1UL << 15) 
#define UART8_ISR_ABRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define UART8_ISR_ABRE          (0x1UL << 14) 
#define UART8_ISR_ABRE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define UART8_ISR_UDR          (0x1UL << 13) 
#define UART8_ISR_UDR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART8_ISR_EOBF          (0x1UL << 12) 
#define UART8_ISR_EOBF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART8_ISR_RTOF          (0x1UL << 11) 
#define UART8_ISR_RTOF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART8_ISR_CTS          (0x1UL << 10) 
#define UART8_ISR_CTS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define UART8_ISR_CTSIF          (0x1UL << 9) 
#define UART8_ISR_CTSIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART8_ISR_LBDF          (0x1UL << 8) 
#define UART8_ISR_LBDF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART8_ISR_TXE          (0x1UL << 7) 
#define UART8_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART8_ISR_TC          (0x1UL << 6) 
#define UART8_ISR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART8_ISR_RXNE          (0x1UL << 5) 
#define UART8_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART8_ISR_IDLE          (0x1UL << 4) 
#define UART8_ISR_IDLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART8_ISR_ORE          (0x1UL << 3) 
#define UART8_ISR_ORE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART8_ISR_NF          (0x1UL << 2) 
#define UART8_ISR_NF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART8_ISR_FE          (0x1UL << 1) 
#define UART8_ISR_FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART8_ISR_PE          (0x1UL << 0) 
#define UART8_ISR_PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART8_ICR_WUCF          (0x1UL << 20) 
#define UART8_ICR_WUCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define UART8_ICR_CMCF          (0x1UL << 17) 
#define UART8_ICR_CMCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define UART8_ICR_UDRCF          (0x1UL << 13) 
#define UART8_ICR_UDRCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define UART8_ICR_EOBCF          (0x1UL << 12) 
#define UART8_ICR_EOBCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define UART8_ICR_RTOCF          (0x1UL << 11) 
#define UART8_ICR_RTOCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define UART8_ICR_CTSCF          (0x1UL << 9) 
#define UART8_ICR_CTSCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define UART8_ICR_LBDCF          (0x1UL << 8) 
#define UART8_ICR_LBDCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define UART8_ICR_TCBGTC          (0x1UL << 7) 
#define UART8_ICR_TCBGTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define UART8_ICR_TCCF          (0x1UL << 6) 
#define UART8_ICR_TCCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define UART8_ICR_TXFECF          (0x1UL << 5) 
#define UART8_ICR_TXFECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define UART8_ICR_IDLECF          (0x1UL << 4) 
#define UART8_ICR_IDLECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define UART8_ICR_ORECF          (0x1UL << 3) 
#define UART8_ICR_ORECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define UART8_ICR_NCF          (0x1UL << 2) 
#define UART8_ICR_NCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define UART8_ICR_FECF          (0x1UL << 1) 
#define UART8_ICR_FECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define UART8_ICR_PECF          (0x1UL << 0) 
#define UART8_ICR_PECF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define UART8_RDR_RDR          (0x1FFUL << 0) 
#define UART8_RDR_RDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define UART8_TDR_TDR          (0x1FFUL << 0) 
#define UART8_TDR_TDR_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define UART8_PRESC_PRESCALER          (0xFUL << 0) 
#define UART8_PRESC_PRESCALER_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)

#define UART8  ((struct UART8*)(0x40007C00UL))



struct TIM1 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile uint32_t RCR;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile uint32_t BDTR;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80;
  volatile uint32_t CCMR3_Output;
  volatile uint32_t CCR5;
  volatile uint32_t CRR6;
  volatile uint32_t AF1;
  volatile uint32_t AF2;
  volatile uint32_t TISEL;
};
#define TIM1_CR1_CEN          (0x1UL << 0) 
#define TIM1_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM1_CR1_UDIS          (0x1UL << 1) 
#define TIM1_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM1_CR1_URS          (0x1UL << 2) 
#define TIM1_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_CR1_OPM          (0x1UL << 3) 
#define TIM1_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_CR1_DIR          (0x1UL << 4) 
#define TIM1_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM1_CR1_CMS          (0x3UL << 5) 
#define TIM1_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM1_CR1_ARPE          (0x1UL << 7) 
#define TIM1_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_CR1_CKD          (0x3UL << 8) 
#define TIM1_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM1_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM1_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_CR2_MMS2          (0xFUL << 20) 
#define TIM1_CR2_MMS2_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define TIM1_CR2_OIS6          (0x1UL << 18) 
#define TIM1_CR2_OIS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define TIM1_CR2_OIS5          (0x1UL << 16) 
#define TIM1_CR2_OIS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM1_CR2_OIS4          (0x1UL << 14) 
#define TIM1_CR2_OIS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM1_CR2_OIS3N          (0x1UL << 13) 
#define TIM1_CR2_OIS3N_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM1_CR2_OIS3          (0x1UL << 12) 
#define TIM1_CR2_OIS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM1_CR2_OIS2N          (0x1UL << 11) 
#define TIM1_CR2_OIS2N_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_CR2_OIS2          (0x1UL << 10) 
#define TIM1_CR2_OIS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_CR2_OIS1N          (0x1UL << 9) 
#define TIM1_CR2_OIS1N_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM1_CR2_OIS1          (0x1UL << 8) 
#define TIM1_CR2_OIS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM1_CR2_TI1S          (0x1UL << 7) 
#define TIM1_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_CR2_MMS          (0x7UL << 4) 
#define TIM1_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM1_CR2_CCDS          (0x1UL << 3) 
#define TIM1_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_CR2_CCUS          (0x1UL << 2) 
#define TIM1_CR2_CCUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_CR2_CCPC          (0x1UL << 0) 
#define TIM1_CR2_CCPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM1_SMCR_SMS          (0x7UL << 0) 
#define TIM1_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM1_SMCR_TS          (0x7UL << 4) 
#define TIM1_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM1_SMCR_MSM          (0x1UL << 7) 
#define TIM1_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_SMCR_ETF          (0xFUL << 8) 
#define TIM1_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM1_SMCR_ETPS          (0x3UL << 12) 
#define TIM1_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM1_SMCR_ECE          (0x1UL << 14) 
#define TIM1_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM1_SMCR_ETP          (0x1UL << 15) 
#define TIM1_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM1_SMCR_SMS_3          (0x1UL << 16) 
#define TIM1_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM1_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM1_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM1_DIER_TDE          (0x1UL << 14) 
#define TIM1_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM1_DIER_COMDE          (0x1UL << 13) 
#define TIM1_DIER_COMDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM1_DIER_CC4DE          (0x1UL << 12) 
#define TIM1_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM1_DIER_CC3DE          (0x1UL << 11) 
#define TIM1_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_DIER_CC2DE          (0x1UL << 10) 
#define TIM1_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_DIER_CC1DE          (0x1UL << 9) 
#define TIM1_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM1_DIER_UDE          (0x1UL << 8) 
#define TIM1_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM1_DIER_TIE          (0x1UL << 6) 
#define TIM1_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM1_DIER_CC4IE          (0x1UL << 4) 
#define TIM1_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM1_DIER_CC3IE          (0x1UL << 3) 
#define TIM1_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_DIER_CC2IE          (0x1UL << 2) 
#define TIM1_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_DIER_CC1IE          (0x1UL << 1) 
#define TIM1_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM1_DIER_UIE          (0x1UL << 0) 
#define TIM1_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM1_DIER_BIE          (0x1UL << 7) 
#define TIM1_DIER_BIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_DIER_COMIE          (0x1UL << 5) 
#define TIM1_DIER_COMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM1_SR_CC6IF          (0x1UL << 17) 
#define TIM1_SR_CC6IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define TIM1_SR_CC5IF          (0x1UL << 16) 
#define TIM1_SR_CC5IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM1_SR_SBIF          (0x1UL << 13) 
#define TIM1_SR_SBIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM1_SR_CC4OF          (0x1UL << 12) 
#define TIM1_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM1_SR_CC3OF          (0x1UL << 11) 
#define TIM1_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_SR_CC2OF          (0x1UL << 10) 
#define TIM1_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_SR_CC1OF          (0x1UL << 9) 
#define TIM1_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM1_SR_B2IF          (0x1UL << 8) 
#define TIM1_SR_B2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM1_SR_BIF          (0x1UL << 7) 
#define TIM1_SR_BIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_SR_TIF          (0x1UL << 6) 
#define TIM1_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM1_SR_COMIF          (0x1UL << 5) 
#define TIM1_SR_COMIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM1_SR_CC4IF          (0x1UL << 4) 
#define TIM1_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM1_SR_CC3IF          (0x1UL << 3) 
#define TIM1_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_SR_CC2IF          (0x1UL << 2) 
#define TIM1_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_SR_CC1IF          (0x1UL << 1) 
#define TIM1_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM1_SR_UIF          (0x1UL << 0) 
#define TIM1_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM1_EGR_UG          (0x1UL << 0) 
#define TIM1_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM1_EGR_CC1G          (0x1UL << 1) 
#define TIM1_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM1_EGR_CC2G          (0x1UL << 2) 
#define TIM1_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_EGR_CC3G          (0x1UL << 3) 
#define TIM1_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_EGR_CC4G          (0x1UL << 4) 
#define TIM1_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM1_EGR_COMG          (0x1UL << 5) 
#define TIM1_EGR_COMG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM1_EGR_TG          (0x1UL << 6) 
#define TIM1_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM1_EGR_BG          (0x1UL << 7) 
#define TIM1_EGR_BG_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_EGR_B2G          (0x1UL << 8) 
#define TIM1_EGR_B2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM1_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM1_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM1_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM1_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM1_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM1_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM1_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM1_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM1_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM1_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM1_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM1_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM1_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM1_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM1_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM1_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM1_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM1_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM1_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM1_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM1_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM1_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM1_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM1_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM1_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM1_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM1_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM1_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM1_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM1_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM1_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM1_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM1_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM1_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM1_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM1_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM1_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM1_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM1_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM1_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM1_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM1_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM1_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM1_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM1_CCMR2_Output_OC4CE          (0x1UL << 15) 
#define TIM1_CCMR2_Output_OC4CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM1_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM1_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM1_CCMR2_Output_OC4M_4          (0x1UL << 24) 
#define TIM1_CCMR2_Output_OC4M_4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM1_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM1_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM1_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM1_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM1_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM1_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM1_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM1_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM1_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM1_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM1_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM1_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM1_CCER_CC1E          (0x1UL << 0) 
#define TIM1_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM1_CCER_CC1P          (0x1UL << 1) 
#define TIM1_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM1_CCER_CC1NE          (0x1UL << 2) 
#define TIM1_CCER_CC1NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_CCER_CC1NP          (0x1UL << 3) 
#define TIM1_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_CCER_CC2E          (0x1UL << 4) 
#define TIM1_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM1_CCER_CC2P          (0x1UL << 5) 
#define TIM1_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM1_CCER_CC2NE          (0x1UL << 6) 
#define TIM1_CCER_CC2NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM1_CCER_CC2NP          (0x1UL << 7) 
#define TIM1_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_CCER_CC3E          (0x1UL << 8) 
#define TIM1_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM1_CCER_CC3P          (0x1UL << 9) 
#define TIM1_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM1_CCER_CC3NE          (0x1UL << 10) 
#define TIM1_CCER_CC3NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_CCER_CC3NP          (0x1UL << 11) 
#define TIM1_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_CCER_CC4E          (0x1UL << 12) 
#define TIM1_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM1_CCER_CC4P          (0x1UL << 13) 
#define TIM1_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM1_CCER_CC4NP          (0x1UL << 15) 
#define TIM1_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM1_CCER_CC5E          (0x1UL << 16) 
#define TIM1_CCER_CC5E_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM1_CCER_CC5P          (0x1UL << 17) 
#define TIM1_CCER_CC5P_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define TIM1_CCER_CC6E          (0x1UL << 20) 
#define TIM1_CCER_CC6E_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define TIM1_CCER_CC6P          (0x1UL << 21) 
#define TIM1_CCER_CC6P_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define TIM1_CNT_CNT          (0xFFFFUL << 0) 
#define TIM1_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_CNT_UIFCPY          (0x1UL << 31) 
#define TIM1_CNT_UIFCPY_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM1_PSC_PSC          (0xFFFFUL << 0) 
#define TIM1_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_ARR_ARR          (0xFFFFUL << 0) 
#define TIM1_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_RCR_REP          (0xFFUL << 0) 
#define TIM1_RCR_REP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM1_CCR1_CCR1          (0xFFFFUL << 0) 
#define TIM1_CCR1_CCR1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_CCR2_CCR2          (0xFFFFUL << 0) 
#define TIM1_CCR2_CCR2_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_CCR3_CCR3          (0xFFFFUL << 0) 
#define TIM1_CCR3_CCR3_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_CCR4_CCR4          (0xFFFFUL << 0) 
#define TIM1_CCR4_CCR4_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_BDTR_DTG          (0xFFUL << 0) 
#define TIM1_BDTR_DTG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM1_BDTR_LOCK          (0x3UL << 8) 
#define TIM1_BDTR_LOCK_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM1_BDTR_OSSI          (0x1UL << 10) 
#define TIM1_BDTR_OSSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_BDTR_OSSR          (0x1UL << 11) 
#define TIM1_BDTR_OSSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_BDTR_BKE          (0x1UL << 12) 
#define TIM1_BDTR_BKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM1_BDTR_BKP          (0x1UL << 13) 
#define TIM1_BDTR_BKP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM1_BDTR_AOE          (0x1UL << 14) 
#define TIM1_BDTR_AOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM1_BDTR_MOE          (0x1UL << 15) 
#define TIM1_BDTR_MOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM1_BDTR_BKF          (0xFUL << 16) 
#define TIM1_BDTR_BKF_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM1_BDTR_BK2F          (0xFUL << 20) 
#define TIM1_BDTR_BK2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define TIM1_BDTR_BK2E          (0x1UL << 24) 
#define TIM1_BDTR_BK2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM1_BDTR_BK2P          (0x1UL << 25) 
#define TIM1_BDTR_BK2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define TIM1_DCR_DBL          (0x1FUL << 8) 
#define TIM1_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM1_DCR_DBA          (0x1FUL << 0) 
#define TIM1_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM1_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM1_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_CCMR3_Output_OC5FE          (0x1UL << 2) 
#define TIM1_CCMR3_Output_OC5FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_CCMR3_Output_OC5PE          (0x1UL << 3) 
#define TIM1_CCMR3_Output_OC5PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM1_CCMR3_Output_OC5M          (0x7UL << 4) 
#define TIM1_CCMR3_Output_OC5M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM1_CCMR3_Output_OC5CE          (0x1UL << 7) 
#define TIM1_CCMR3_Output_OC5CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM1_CCMR3_Output_OC6FE          (0x1UL << 10) 
#define TIM1_CCMR3_Output_OC6FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_CCMR3_Output_OC6PE          (0x1UL << 11) 
#define TIM1_CCMR3_Output_OC6PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_CCMR3_Output_OC6M          (0x7UL << 12) 
#define TIM1_CCMR3_Output_OC6M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM1_CCMR3_Output_OC6CE          (0x1UL << 15) 
#define TIM1_CCMR3_Output_OC6CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM1_CCMR3_Output_OC5M3          (0x1UL << 16) 
#define TIM1_CCMR3_Output_OC5M3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM1_CCMR3_Output_OC6M3          (0x1UL << 24) 
#define TIM1_CCMR3_Output_OC6M3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM1_CCR5_CCR5          (0xFFFFUL << 0) 
#define TIM1_CCR5_CCR5_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_CCR5_GC5C1          (0x1UL << 29) 
#define TIM1_CCR5_GC5C1_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define TIM1_CCR5_GC5C2          (0x1UL << 30) 
#define TIM1_CCR5_GC5C2_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define TIM1_CCR5_GC5C3          (0x1UL << 31) 
#define TIM1_CCR5_GC5C3_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM1_CRR6_CCR6          (0xFFFFUL << 0) 
#define TIM1_CRR6_CCR6_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM1_AF1_BKINE          (0x1UL << 0) 
#define TIM1_AF1_BKINE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM1_AF1_BKCMP1E          (0x1UL << 1) 
#define TIM1_AF1_BKCMP1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM1_AF1_BKCMP2E          (0x1UL << 2) 
#define TIM1_AF1_BKCMP2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_AF1_BKDF1BK0E          (0x1UL << 8) 
#define TIM1_AF1_BKDF1BK0E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM1_AF1_BKINP          (0x1UL << 9) 
#define TIM1_AF1_BKINP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM1_AF1_BKCMP1P          (0x1UL << 10) 
#define TIM1_AF1_BKCMP1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_AF1_BKCMP2P          (0x1UL << 11) 
#define TIM1_AF1_BKCMP2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_AF1_ETRSEL          (0xFUL << 14) 
#define TIM1_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM1_AF2_BK2INE          (0x1UL << 0) 
#define TIM1_AF2_BK2INE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM1_AF2_BK2CMP1E          (0x1UL << 1) 
#define TIM1_AF2_BK2CMP1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM1_AF2_BK2CMP2E          (0x1UL << 2) 
#define TIM1_AF2_BK2CMP2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM1_AF2_BK2DF1BK1E          (0x1UL << 8) 
#define TIM1_AF2_BK2DF1BK1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM1_AF2_BK2INP          (0x1UL << 9) 
#define TIM1_AF2_BK2INP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM1_AF2_BK2CMP1P          (0x1UL << 10) 
#define TIM1_AF2_BK2CMP1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM1_AF2_BK2CMP2P          (0x1UL << 11) 
#define TIM1_AF2_BK2CMP2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM1_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM1_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM1_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM1_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM1_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM1_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM1_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM1_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM1  ((struct TIM1*)(0x40010000UL))



struct TIM8 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile uint32_t RCR;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile uint32_t BDTR;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80;
  volatile uint32_t CCMR3_Output;
  volatile uint32_t CCR5;
  volatile uint32_t CRR6;
  volatile uint32_t AF1;
  volatile uint32_t AF2;
  volatile uint32_t TISEL;
};
#define TIM8_CR1_CEN          (0x1UL << 0) 
#define TIM8_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM8_CR1_UDIS          (0x1UL << 1) 
#define TIM8_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM8_CR1_URS          (0x1UL << 2) 
#define TIM8_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_CR1_OPM          (0x1UL << 3) 
#define TIM8_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_CR1_DIR          (0x1UL << 4) 
#define TIM8_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM8_CR1_CMS          (0x3UL << 5) 
#define TIM8_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM8_CR1_ARPE          (0x1UL << 7) 
#define TIM8_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_CR1_CKD          (0x3UL << 8) 
#define TIM8_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM8_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM8_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_CR2_MMS2          (0xFUL << 20) 
#define TIM8_CR2_MMS2_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define TIM8_CR2_OIS6          (0x1UL << 18) 
#define TIM8_CR2_OIS6_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define TIM8_CR2_OIS5          (0x1UL << 16) 
#define TIM8_CR2_OIS5_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM8_CR2_OIS4          (0x1UL << 14) 
#define TIM8_CR2_OIS4_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM8_CR2_OIS3N          (0x1UL << 13) 
#define TIM8_CR2_OIS3N_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM8_CR2_OIS3          (0x1UL << 12) 
#define TIM8_CR2_OIS3_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM8_CR2_OIS2N          (0x1UL << 11) 
#define TIM8_CR2_OIS2N_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_CR2_OIS2          (0x1UL << 10) 
#define TIM8_CR2_OIS2_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_CR2_OIS1N          (0x1UL << 9) 
#define TIM8_CR2_OIS1N_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM8_CR2_OIS1          (0x1UL << 8) 
#define TIM8_CR2_OIS1_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM8_CR2_TI1S          (0x1UL << 7) 
#define TIM8_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_CR2_MMS          (0x7UL << 4) 
#define TIM8_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM8_CR2_CCDS          (0x1UL << 3) 
#define TIM8_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_CR2_CCUS          (0x1UL << 2) 
#define TIM8_CR2_CCUS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_CR2_CCPC          (0x1UL << 0) 
#define TIM8_CR2_CCPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM8_SMCR_SMS          (0x7UL << 0) 
#define TIM8_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM8_SMCR_TS          (0x7UL << 4) 
#define TIM8_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM8_SMCR_MSM          (0x1UL << 7) 
#define TIM8_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_SMCR_ETF          (0xFUL << 8) 
#define TIM8_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM8_SMCR_ETPS          (0x3UL << 12) 
#define TIM8_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM8_SMCR_ECE          (0x1UL << 14) 
#define TIM8_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM8_SMCR_ETP          (0x1UL << 15) 
#define TIM8_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM8_SMCR_SMS_3          (0x1UL << 16) 
#define TIM8_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM8_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM8_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM8_DIER_TDE          (0x1UL << 14) 
#define TIM8_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM8_DIER_COMDE          (0x1UL << 13) 
#define TIM8_DIER_COMDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM8_DIER_CC4DE          (0x1UL << 12) 
#define TIM8_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM8_DIER_CC3DE          (0x1UL << 11) 
#define TIM8_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_DIER_CC2DE          (0x1UL << 10) 
#define TIM8_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_DIER_CC1DE          (0x1UL << 9) 
#define TIM8_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM8_DIER_UDE          (0x1UL << 8) 
#define TIM8_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM8_DIER_TIE          (0x1UL << 6) 
#define TIM8_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM8_DIER_CC4IE          (0x1UL << 4) 
#define TIM8_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM8_DIER_CC3IE          (0x1UL << 3) 
#define TIM8_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_DIER_CC2IE          (0x1UL << 2) 
#define TIM8_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_DIER_CC1IE          (0x1UL << 1) 
#define TIM8_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM8_DIER_UIE          (0x1UL << 0) 
#define TIM8_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM8_DIER_BIE          (0x1UL << 7) 
#define TIM8_DIER_BIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_DIER_COMIE          (0x1UL << 5) 
#define TIM8_DIER_COMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM8_SR_CC6IF          (0x1UL << 17) 
#define TIM8_SR_CC6IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define TIM8_SR_CC5IF          (0x1UL << 16) 
#define TIM8_SR_CC5IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM8_SR_SBIF          (0x1UL << 13) 
#define TIM8_SR_SBIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM8_SR_CC4OF          (0x1UL << 12) 
#define TIM8_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM8_SR_CC3OF          (0x1UL << 11) 
#define TIM8_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_SR_CC2OF          (0x1UL << 10) 
#define TIM8_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_SR_CC1OF          (0x1UL << 9) 
#define TIM8_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM8_SR_B2IF          (0x1UL << 8) 
#define TIM8_SR_B2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM8_SR_BIF          (0x1UL << 7) 
#define TIM8_SR_BIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_SR_TIF          (0x1UL << 6) 
#define TIM8_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM8_SR_COMIF          (0x1UL << 5) 
#define TIM8_SR_COMIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM8_SR_CC4IF          (0x1UL << 4) 
#define TIM8_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM8_SR_CC3IF          (0x1UL << 3) 
#define TIM8_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_SR_CC2IF          (0x1UL << 2) 
#define TIM8_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_SR_CC1IF          (0x1UL << 1) 
#define TIM8_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM8_SR_UIF          (0x1UL << 0) 
#define TIM8_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM8_EGR_UG          (0x1UL << 0) 
#define TIM8_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM8_EGR_CC1G          (0x1UL << 1) 
#define TIM8_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM8_EGR_CC2G          (0x1UL << 2) 
#define TIM8_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_EGR_CC3G          (0x1UL << 3) 
#define TIM8_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_EGR_CC4G          (0x1UL << 4) 
#define TIM8_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM8_EGR_COMG          (0x1UL << 5) 
#define TIM8_EGR_COMG_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM8_EGR_TG          (0x1UL << 6) 
#define TIM8_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM8_EGR_BG          (0x1UL << 7) 
#define TIM8_EGR_BG_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_EGR_B2G          (0x1UL << 8) 
#define TIM8_EGR_B2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM8_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM8_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM8_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM8_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM8_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM8_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM8_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM8_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM8_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM8_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM8_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM8_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM8_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM8_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM8_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM8_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM8_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM8_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM8_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM8_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM8_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM8_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM8_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM8_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM8_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM8_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM8_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM8_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM8_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM8_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM8_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM8_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM8_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM8_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM8_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM8_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM8_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM8_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM8_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM8_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM8_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM8_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM8_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM8_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM8_CCMR2_Output_OC4CE          (0x1UL << 15) 
#define TIM8_CCMR2_Output_OC4CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM8_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM8_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM8_CCMR2_Output_OC4M_4          (0x1UL << 24) 
#define TIM8_CCMR2_Output_OC4M_4_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM8_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM8_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM8_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM8_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM8_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM8_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM8_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM8_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM8_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM8_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM8_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM8_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM8_CCER_CC1E          (0x1UL << 0) 
#define TIM8_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM8_CCER_CC1P          (0x1UL << 1) 
#define TIM8_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM8_CCER_CC1NE          (0x1UL << 2) 
#define TIM8_CCER_CC1NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_CCER_CC1NP          (0x1UL << 3) 
#define TIM8_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_CCER_CC2E          (0x1UL << 4) 
#define TIM8_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM8_CCER_CC2P          (0x1UL << 5) 
#define TIM8_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM8_CCER_CC2NE          (0x1UL << 6) 
#define TIM8_CCER_CC2NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM8_CCER_CC2NP          (0x1UL << 7) 
#define TIM8_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_CCER_CC3E          (0x1UL << 8) 
#define TIM8_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM8_CCER_CC3P          (0x1UL << 9) 
#define TIM8_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM8_CCER_CC3NE          (0x1UL << 10) 
#define TIM8_CCER_CC3NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_CCER_CC3NP          (0x1UL << 11) 
#define TIM8_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_CCER_CC4E          (0x1UL << 12) 
#define TIM8_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM8_CCER_CC4P          (0x1UL << 13) 
#define TIM8_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM8_CCER_CC4NP          (0x1UL << 15) 
#define TIM8_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM8_CCER_CC5E          (0x1UL << 16) 
#define TIM8_CCER_CC5E_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM8_CCER_CC5P          (0x1UL << 17) 
#define TIM8_CCER_CC5P_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define TIM8_CCER_CC6E          (0x1UL << 20) 
#define TIM8_CCER_CC6E_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define TIM8_CCER_CC6P          (0x1UL << 21) 
#define TIM8_CCER_CC6P_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define TIM8_CNT_CNT          (0xFFFFUL << 0) 
#define TIM8_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_CNT_UIFCPY          (0x1UL << 31) 
#define TIM8_CNT_UIFCPY_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM8_PSC_PSC          (0xFFFFUL << 0) 
#define TIM8_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_ARR_ARR          (0xFFFFUL << 0) 
#define TIM8_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_RCR_REP          (0xFFUL << 0) 
#define TIM8_RCR_REP_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM8_CCR1_CCR1          (0xFFFFUL << 0) 
#define TIM8_CCR1_CCR1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_CCR2_CCR2          (0xFFFFUL << 0) 
#define TIM8_CCR2_CCR2_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_CCR3_CCR3          (0xFFFFUL << 0) 
#define TIM8_CCR3_CCR3_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_CCR4_CCR4          (0xFFFFUL << 0) 
#define TIM8_CCR4_CCR4_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_BDTR_DTG          (0xFFUL << 0) 
#define TIM8_BDTR_DTG_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define TIM8_BDTR_LOCK          (0x3UL << 8) 
#define TIM8_BDTR_LOCK_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM8_BDTR_OSSI          (0x1UL << 10) 
#define TIM8_BDTR_OSSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_BDTR_OSSR          (0x1UL << 11) 
#define TIM8_BDTR_OSSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_BDTR_BKE          (0x1UL << 12) 
#define TIM8_BDTR_BKE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM8_BDTR_BKP          (0x1UL << 13) 
#define TIM8_BDTR_BKP_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM8_BDTR_AOE          (0x1UL << 14) 
#define TIM8_BDTR_AOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM8_BDTR_MOE          (0x1UL << 15) 
#define TIM8_BDTR_MOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM8_BDTR_BKF          (0xFUL << 16) 
#define TIM8_BDTR_BKF_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM8_BDTR_BK2F          (0xFUL << 20) 
#define TIM8_BDTR_BK2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define TIM8_BDTR_BK2E          (0x1UL << 24) 
#define TIM8_BDTR_BK2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM8_BDTR_BK2P          (0x1UL << 25) 
#define TIM8_BDTR_BK2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define TIM8_DCR_DBL          (0x1FUL << 8) 
#define TIM8_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM8_DCR_DBA          (0x1FUL << 0) 
#define TIM8_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM8_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM8_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_CCMR3_Output_OC5FE          (0x1UL << 2) 
#define TIM8_CCMR3_Output_OC5FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_CCMR3_Output_OC5PE          (0x1UL << 3) 
#define TIM8_CCMR3_Output_OC5PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM8_CCMR3_Output_OC5M          (0x7UL << 4) 
#define TIM8_CCMR3_Output_OC5M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM8_CCMR3_Output_OC5CE          (0x1UL << 7) 
#define TIM8_CCMR3_Output_OC5CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM8_CCMR3_Output_OC6FE          (0x1UL << 10) 
#define TIM8_CCMR3_Output_OC6FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_CCMR3_Output_OC6PE          (0x1UL << 11) 
#define TIM8_CCMR3_Output_OC6PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_CCMR3_Output_OC6M          (0x7UL << 12) 
#define TIM8_CCMR3_Output_OC6M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM8_CCMR3_Output_OC6CE          (0x1UL << 15) 
#define TIM8_CCMR3_Output_OC6CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM8_CCMR3_Output_OC5M3          (0x1UL << 16) 
#define TIM8_CCMR3_Output_OC5M3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM8_CCMR3_Output_OC6M3          (0x1UL << 24) 
#define TIM8_CCMR3_Output_OC6M3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM8_CCR5_CCR5          (0xFFFFUL << 0) 
#define TIM8_CCR5_CCR5_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_CCR5_GC5C1          (0x1UL << 29) 
#define TIM8_CCR5_GC5C1_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define TIM8_CCR5_GC5C2          (0x1UL << 30) 
#define TIM8_CCR5_GC5C2_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define TIM8_CCR5_GC5C3          (0x1UL << 31) 
#define TIM8_CCR5_GC5C3_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM8_CRR6_CCR6          (0xFFFFUL << 0) 
#define TIM8_CRR6_CCR6_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM8_AF1_BKINE          (0x1UL << 0) 
#define TIM8_AF1_BKINE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM8_AF1_BKCMP1E          (0x1UL << 1) 
#define TIM8_AF1_BKCMP1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM8_AF1_BKCMP2E          (0x1UL << 2) 
#define TIM8_AF1_BKCMP2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_AF1_BKDF1BK0E          (0x1UL << 8) 
#define TIM8_AF1_BKDF1BK0E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM8_AF1_BKINP          (0x1UL << 9) 
#define TIM8_AF1_BKINP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM8_AF1_BKCMP1P          (0x1UL << 10) 
#define TIM8_AF1_BKCMP1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_AF1_BKCMP2P          (0x1UL << 11) 
#define TIM8_AF1_BKCMP2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_AF1_ETRSEL          (0xFUL << 14) 
#define TIM8_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM8_AF2_BK2INE          (0x1UL << 0) 
#define TIM8_AF2_BK2INE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM8_AF2_BK2CMP1E          (0x1UL << 1) 
#define TIM8_AF2_BK2CMP1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM8_AF2_BK2CMP2E          (0x1UL << 2) 
#define TIM8_AF2_BK2CMP2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM8_AF2_BK2DF1BK1E          (0x1UL << 8) 
#define TIM8_AF2_BK2DF1BK1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM8_AF2_BK2INP          (0x1UL << 9) 
#define TIM8_AF2_BK2INP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM8_AF2_BK2CMP1P          (0x1UL << 10) 
#define TIM8_AF2_BK2CMP1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM8_AF2_BK2CMP2P          (0x1UL << 11) 
#define TIM8_AF2_BK2CMP2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM8_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM8_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM8_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM8_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM8_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM8_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM8_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM8_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM8  ((struct TIM8*)(0x40010400UL))



struct FDCAN1 {
  volatile const uint32_t FDCAN_CREL;
  volatile const uint32_t FDCAN_ENDN;
  volatile const uint32_t RESERVED_8;
  volatile const uint32_t FDCAN_DBTP;
  volatile const uint32_t FDCAN_TEST;
  volatile const uint32_t FDCAN_RWD;
  volatile uint32_t FDCAN_CCCR;
  volatile uint32_t FDCAN_NBTP;
  volatile uint32_t FDCAN_TSCC;
  volatile uint32_t FDCAN_TSCV;
  volatile uint32_t FDCAN_TOCC;
  volatile uint32_t FDCAN_TOCV;
  volatile const uint32_t RESERVED_48[4];
  volatile uint32_t FDCAN_ECR;
  volatile uint32_t FDCAN_PSR;
  volatile const uint32_t FDCAN_TDCR;
  volatile const uint32_t RESERVED_76;
  volatile const uint32_t FDCAN_IR;
  volatile const uint32_t FDCAN_IE;
  volatile const uint32_t FDCAN_ILS;
  volatile uint32_t FDCAN_ILE;
  volatile const uint32_t RESERVED_96[8];
  volatile uint32_t FDCAN_GFC;
  volatile uint32_t FDCAN_SIDFC;
  volatile uint32_t FDCAN_XIDFC;
  volatile const uint32_t RESERVED_140;
  volatile uint32_t FDCAN_XIDAM;
  volatile const uint32_t FDCAN_HPMS;
  volatile const uint32_t FDCAN_NDAT1;
  volatile const uint32_t FDCAN_NDAT2;
  volatile uint32_t FDCAN_RXF0C;
  volatile uint32_t FDCAN_RXF0S;
  volatile uint32_t FDCAN_RXF0A;
  volatile uint32_t FDCAN_RXBC;
  volatile uint32_t FDCAN_RXF1C;
  volatile uint32_t FDCAN_RXF1S;
  volatile uint32_t FDCAN_RXF1A;
  volatile uint32_t FDCAN_RXESC;
  volatile uint32_t FDCAN_TXBC;
  volatile const uint32_t FDCAN_TXFQS;
  volatile uint32_t FDCAN_TXESC;
  volatile const uint32_t FDCAN_TXBRP;
  volatile uint32_t FDCAN_TXBAR;
  volatile uint32_t FDCAN_TXBCR;
  volatile uint32_t FDCAN_TXBTO;
  volatile const uint32_t FDCAN_TXBCF;
  volatile uint32_t FDCAN_TXBTIE;
  volatile uint32_t FDCAN_TXBCIE;
  volatile const uint32_t RESERVED_232[2];
  volatile uint32_t FDCAN_TXEFC;
  volatile uint32_t FDCAN_TXEFS;
  volatile uint32_t FDCAN_TXEFA;
  volatile const uint32_t RESERVED_252;
  volatile uint32_t FDCAN_TTTMC;
  volatile uint32_t FDCAN_TTRMC;
  volatile uint32_t FDCAN_TTOCF;
  volatile uint32_t FDCAN_TTMLM;
  volatile uint32_t FDCAN_TURCF;
  volatile uint32_t FDCAN_TTOCN;
  volatile uint32_t CAN_TTGTP;
  volatile uint32_t FDCAN_TTTMK;
  volatile uint32_t FDCAN_TTIR;
  volatile uint32_t FDCAN_TTIE;
  volatile uint32_t FDCAN_TTILS;
  volatile uint32_t FDCAN_TTOST;
  volatile const uint32_t FDCAN_TURNA;
  volatile const uint32_t FDCAN_TTLGT;
  volatile const uint32_t FDCAN_TTCTC;
  volatile const uint32_t FDCAN_TTCPT;
  volatile const uint32_t FDCAN_TTCSM;
  volatile const uint32_t RESERVED_324[111];
  volatile uint32_t FDCAN_TTTS;
};
#define FDCAN1_FDCAN_CREL_REL          (0xFUL << 28) 
#define FDCAN1_FDCAN_CREL_REL_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define FDCAN1_FDCAN_CREL_STEP          (0xFUL << 24) 
#define FDCAN1_FDCAN_CREL_STEP_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define FDCAN1_FDCAN_CREL_SUBSTEP          (0xFUL << 20) 
#define FDCAN1_FDCAN_CREL_SUBSTEP_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define FDCAN1_FDCAN_CREL_YEAR          (0xFUL << 16) 
#define FDCAN1_FDCAN_CREL_YEAR_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FDCAN1_FDCAN_CREL_MON          (0xFFUL << 8) 
#define FDCAN1_FDCAN_CREL_MON_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FDCAN1_FDCAN_CREL_DAY          (0xFFUL << 0) 
#define FDCAN1_FDCAN_CREL_DAY_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define FDCAN1_FDCAN_ENDN_ETV          (0xFFFFFFFFUL << 0) 
#define FDCAN1_FDCAN_ENDN_ETV_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN1_FDCAN_DBTP_DSJW          (0xFUL << 0) 
#define FDCAN1_FDCAN_DBTP_DSJW_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FDCAN1_FDCAN_DBTP_DTSEG2          (0xFUL << 4) 
#define FDCAN1_FDCAN_DBTP_DTSEG2_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FDCAN1_FDCAN_DBTP_DTSEG1          (0x1FUL << 8) 
#define FDCAN1_FDCAN_DBTP_DTSEG1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define FDCAN1_FDCAN_DBTP_DBRP          (0x1FUL << 16) 
#define FDCAN1_FDCAN_DBTP_DBRP_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define FDCAN1_FDCAN_DBTP_TDC          (0x1UL << 23) 
#define FDCAN1_FDCAN_DBTP_TDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN1_FDCAN_TEST_LBCK          (0x1UL << 4) 
#define FDCAN1_FDCAN_TEST_LBCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_TEST_TX          (0x3UL << 5) 
#define FDCAN1_FDCAN_TEST_TX_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define FDCAN1_FDCAN_TEST_RX          (0x1UL << 7) 
#define FDCAN1_FDCAN_TEST_RX_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_RWD_WDV          (0xFFUL << 8) 
#define FDCAN1_FDCAN_RWD_WDV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FDCAN1_FDCAN_RWD_WDC          (0xFFUL << 0) 
#define FDCAN1_FDCAN_RWD_WDC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define FDCAN1_FDCAN_CCCR_INIT          (0x1UL << 0) 
#define FDCAN1_FDCAN_CCCR_INIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_CCCR_CCE          (0x1UL << 1) 
#define FDCAN1_FDCAN_CCCR_CCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_CCCR_ASM          (0x1UL << 2) 
#define FDCAN1_FDCAN_CCCR_ASM_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_CCCR_CSA          (0x1UL << 3) 
#define FDCAN1_FDCAN_CCCR_CSA_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_CCCR_CSR          (0x1UL << 4) 
#define FDCAN1_FDCAN_CCCR_CSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_CCCR_MON          (0x1UL << 5) 
#define FDCAN1_FDCAN_CCCR_MON_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_CCCR_DAR          (0x1UL << 6) 
#define FDCAN1_FDCAN_CCCR_DAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_CCCR_TEST          (0x1UL << 7) 
#define FDCAN1_FDCAN_CCCR_TEST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_CCCR_FDOE          (0x1UL << 8) 
#define FDCAN1_FDCAN_CCCR_FDOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_CCCR_BSE          (0x1UL << 9) 
#define FDCAN1_FDCAN_CCCR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_CCCR_PXHD          (0x1UL << 12) 
#define FDCAN1_FDCAN_CCCR_PXHD_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_CCCR_EFBI          (0x1UL << 13) 
#define FDCAN1_FDCAN_CCCR_EFBI_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_CCCR_TXP          (0x1UL << 14) 
#define FDCAN1_FDCAN_CCCR_TXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_CCCR_NISO          (0x1UL << 15) 
#define FDCAN1_FDCAN_CCCR_NISO_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_NBTP_NSJW          (0x7FUL << 25) 
#define FDCAN1_FDCAN_NBTP_NSJW_VAL(X) (((uint32_t)(X) & 0x7FUL) << 25)
#define FDCAN1_FDCAN_NBTP_NBRP          (0x1FFUL << 16) 
#define FDCAN1_FDCAN_NBTP_NBRP_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 16)
#define FDCAN1_FDCAN_NBTP_NTSEG1          (0xFFUL << 8) 
#define FDCAN1_FDCAN_NBTP_NTSEG1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FDCAN1_FDCAN_NBTP_TSEG2          (0x7FUL << 0) 
#define FDCAN1_FDCAN_NBTP_TSEG2_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define FDCAN1_FDCAN_TSCC_TCP          (0xFUL << 16) 
#define FDCAN1_FDCAN_TSCC_TCP_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FDCAN1_FDCAN_TSCC_TSS          (0x3UL << 0) 
#define FDCAN1_FDCAN_TSCC_TSS_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FDCAN1_FDCAN_TSCV_TSC          (0xFFFFUL << 0) 
#define FDCAN1_FDCAN_TSCV_TSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN1_FDCAN_TOCC_ETOC          (0x1UL << 0) 
#define FDCAN1_FDCAN_TOCC_ETOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_TOCC_TOS          (0x3UL << 1) 
#define FDCAN1_FDCAN_TOCC_TOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define FDCAN1_FDCAN_TOCC_TOP          (0xFFFFUL << 16) 
#define FDCAN1_FDCAN_TOCC_TOP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define FDCAN1_FDCAN_TOCV_TOC          (0xFFFFUL << 0) 
#define FDCAN1_FDCAN_TOCV_TOC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN1_FDCAN_ECR_CEL          (0xFFUL << 16) 
#define FDCAN1_FDCAN_ECR_CEL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN1_FDCAN_ECR_RP          (0x1UL << 15) 
#define FDCAN1_FDCAN_ECR_RP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_ECR_TREC          (0x7FUL << 8) 
#define FDCAN1_FDCAN_ECR_TREC_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN1_FDCAN_ECR_TEC          (0xFFUL << 0) 
#define FDCAN1_FDCAN_ECR_TEC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define FDCAN1_FDCAN_PSR_LEC          (0x7UL << 0) 
#define FDCAN1_FDCAN_PSR_LEC_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define FDCAN1_FDCAN_PSR_ACT          (0x3UL << 3) 
#define FDCAN1_FDCAN_PSR_ACT_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define FDCAN1_FDCAN_PSR_EP          (0x1UL << 5) 
#define FDCAN1_FDCAN_PSR_EP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_PSR_EW          (0x1UL << 6) 
#define FDCAN1_FDCAN_PSR_EW_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_PSR_BO          (0x1UL << 7) 
#define FDCAN1_FDCAN_PSR_BO_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_PSR_DLEC          (0x7UL << 8) 
#define FDCAN1_FDCAN_PSR_DLEC_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define FDCAN1_FDCAN_PSR_RESI          (0x1UL << 11) 
#define FDCAN1_FDCAN_PSR_RESI_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_PSR_RBRS          (0x1UL << 12) 
#define FDCAN1_FDCAN_PSR_RBRS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_PSR_REDL          (0x1UL << 13) 
#define FDCAN1_FDCAN_PSR_REDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_PSR_PXE          (0x1UL << 14) 
#define FDCAN1_FDCAN_PSR_PXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_PSR_TDCV          (0x7FUL << 16) 
#define FDCAN1_FDCAN_PSR_TDCV_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN1_FDCAN_TDCR_TDCF          (0x7FUL << 0) 
#define FDCAN1_FDCAN_TDCR_TDCF_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define FDCAN1_FDCAN_TDCR_TDCO          (0x7FUL << 8) 
#define FDCAN1_FDCAN_TDCR_TDCO_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN1_FDCAN_IR_RF0N          (0x1UL << 0) 
#define FDCAN1_FDCAN_IR_RF0N_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_IR_RF0W          (0x1UL << 1) 
#define FDCAN1_FDCAN_IR_RF0W_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_IR_RF0F          (0x1UL << 2) 
#define FDCAN1_FDCAN_IR_RF0F_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_IR_RF0L          (0x1UL << 3) 
#define FDCAN1_FDCAN_IR_RF0L_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_IR_RF1N          (0x1UL << 4) 
#define FDCAN1_FDCAN_IR_RF1N_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_IR_RF1W          (0x1UL << 5) 
#define FDCAN1_FDCAN_IR_RF1W_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_IR_RF1F          (0x1UL << 6) 
#define FDCAN1_FDCAN_IR_RF1F_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_IR_RF1L          (0x1UL << 7) 
#define FDCAN1_FDCAN_IR_RF1L_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_IR_HPM          (0x1UL << 8) 
#define FDCAN1_FDCAN_IR_HPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_IR_TC          (0x1UL << 9) 
#define FDCAN1_FDCAN_IR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_IR_TCF          (0x1UL << 10) 
#define FDCAN1_FDCAN_IR_TCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_IR_TEF          (0x1UL << 11) 
#define FDCAN1_FDCAN_IR_TEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_IR_TEFN          (0x1UL << 12) 
#define FDCAN1_FDCAN_IR_TEFN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_IR_TEFW          (0x1UL << 13) 
#define FDCAN1_FDCAN_IR_TEFW_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_IR_TEFF          (0x1UL << 14) 
#define FDCAN1_FDCAN_IR_TEFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_IR_TEFL          (0x1UL << 15) 
#define FDCAN1_FDCAN_IR_TEFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_IR_TSW          (0x1UL << 16) 
#define FDCAN1_FDCAN_IR_TSW_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN1_FDCAN_IR_MRAF          (0x1UL << 17) 
#define FDCAN1_FDCAN_IR_MRAF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN1_FDCAN_IR_TOO          (0x1UL << 18) 
#define FDCAN1_FDCAN_IR_TOO_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN1_FDCAN_IR_DRX          (0x1UL << 19) 
#define FDCAN1_FDCAN_IR_DRX_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN1_FDCAN_IR_ELO          (0x1UL << 22) 
#define FDCAN1_FDCAN_IR_ELO_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN1_FDCAN_IR_EP          (0x1UL << 23) 
#define FDCAN1_FDCAN_IR_EP_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN1_FDCAN_IR_EW          (0x1UL << 24) 
#define FDCAN1_FDCAN_IR_EW_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_IR_BO          (0x1UL << 25) 
#define FDCAN1_FDCAN_IR_BO_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_IR_WDI          (0x1UL << 26) 
#define FDCAN1_FDCAN_IR_WDI_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN1_FDCAN_IR_PEA          (0x1UL << 27) 
#define FDCAN1_FDCAN_IR_PEA_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN1_FDCAN_IR_PED          (0x1UL << 28) 
#define FDCAN1_FDCAN_IR_PED_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN1_FDCAN_IR_ARA          (0x1UL << 29) 
#define FDCAN1_FDCAN_IR_ARA_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN1_FDCAN_IE_RF0NE          (0x1UL << 0) 
#define FDCAN1_FDCAN_IE_RF0NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_IE_RF0WE          (0x1UL << 1) 
#define FDCAN1_FDCAN_IE_RF0WE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_IE_RF0FE          (0x1UL << 2) 
#define FDCAN1_FDCAN_IE_RF0FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_IE_RF0LE          (0x1UL << 3) 
#define FDCAN1_FDCAN_IE_RF0LE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_IE_RF1NE          (0x1UL << 4) 
#define FDCAN1_FDCAN_IE_RF1NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_IE_RF1WE          (0x1UL << 5) 
#define FDCAN1_FDCAN_IE_RF1WE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_IE_RF1FE          (0x1UL << 6) 
#define FDCAN1_FDCAN_IE_RF1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_IE_RF1LE          (0x1UL << 7) 
#define FDCAN1_FDCAN_IE_RF1LE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_IE_HPME          (0x1UL << 8) 
#define FDCAN1_FDCAN_IE_HPME_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_IE_TCE          (0x1UL << 9) 
#define FDCAN1_FDCAN_IE_TCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_IE_TCFE          (0x1UL << 10) 
#define FDCAN1_FDCAN_IE_TCFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_IE_TEFE          (0x1UL << 11) 
#define FDCAN1_FDCAN_IE_TEFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_IE_TEFNE          (0x1UL << 12) 
#define FDCAN1_FDCAN_IE_TEFNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_IE_TEFWE          (0x1UL << 13) 
#define FDCAN1_FDCAN_IE_TEFWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_IE_TEFFE          (0x1UL << 14) 
#define FDCAN1_FDCAN_IE_TEFFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_IE_TEFLE          (0x1UL << 15) 
#define FDCAN1_FDCAN_IE_TEFLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_IE_TSWE          (0x1UL << 16) 
#define FDCAN1_FDCAN_IE_TSWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN1_FDCAN_IE_MRAFE          (0x1UL << 17) 
#define FDCAN1_FDCAN_IE_MRAFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN1_FDCAN_IE_TOOE          (0x1UL << 18) 
#define FDCAN1_FDCAN_IE_TOOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN1_FDCAN_IE_DRXE          (0x1UL << 19) 
#define FDCAN1_FDCAN_IE_DRXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN1_FDCAN_IE_BECE          (0x1UL << 20) 
#define FDCAN1_FDCAN_IE_BECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FDCAN1_FDCAN_IE_BEUE          (0x1UL << 21) 
#define FDCAN1_FDCAN_IE_BEUE_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN1_FDCAN_IE_ELOE          (0x1UL << 22) 
#define FDCAN1_FDCAN_IE_ELOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN1_FDCAN_IE_EPE          (0x1UL << 23) 
#define FDCAN1_FDCAN_IE_EPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN1_FDCAN_IE_EWE          (0x1UL << 24) 
#define FDCAN1_FDCAN_IE_EWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_IE_BOE          (0x1UL << 25) 
#define FDCAN1_FDCAN_IE_BOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_IE_WDIE          (0x1UL << 26) 
#define FDCAN1_FDCAN_IE_WDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN1_FDCAN_IE_PEAE          (0x1UL << 27) 
#define FDCAN1_FDCAN_IE_PEAE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN1_FDCAN_IE_PEDE          (0x1UL << 28) 
#define FDCAN1_FDCAN_IE_PEDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN1_FDCAN_IE_ARAE          (0x1UL << 29) 
#define FDCAN1_FDCAN_IE_ARAE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN1_FDCAN_ILS_RF0NL          (0x1UL << 0) 
#define FDCAN1_FDCAN_ILS_RF0NL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_ILS_RF0WL          (0x1UL << 1) 
#define FDCAN1_FDCAN_ILS_RF0WL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_ILS_RF0FL          (0x1UL << 2) 
#define FDCAN1_FDCAN_ILS_RF0FL_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_ILS_RF0LL          (0x1UL << 3) 
#define FDCAN1_FDCAN_ILS_RF0LL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_ILS_RF1NL          (0x1UL << 4) 
#define FDCAN1_FDCAN_ILS_RF1NL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_ILS_RF1WL          (0x1UL << 5) 
#define FDCAN1_FDCAN_ILS_RF1WL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_ILS_RF1FL          (0x1UL << 6) 
#define FDCAN1_FDCAN_ILS_RF1FL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_ILS_RF1LL          (0x1UL << 7) 
#define FDCAN1_FDCAN_ILS_RF1LL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_ILS_HPML          (0x1UL << 8) 
#define FDCAN1_FDCAN_ILS_HPML_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_ILS_TCL          (0x1UL << 9) 
#define FDCAN1_FDCAN_ILS_TCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_ILS_TCFL          (0x1UL << 10) 
#define FDCAN1_FDCAN_ILS_TCFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_ILS_TEFL          (0x1UL << 11) 
#define FDCAN1_FDCAN_ILS_TEFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_ILS_TEFNL          (0x1UL << 12) 
#define FDCAN1_FDCAN_ILS_TEFNL_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_ILS_TEFWL          (0x1UL << 13) 
#define FDCAN1_FDCAN_ILS_TEFWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_ILS_TEFFL          (0x1UL << 14) 
#define FDCAN1_FDCAN_ILS_TEFFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_ILS_TEFLL          (0x1UL << 15) 
#define FDCAN1_FDCAN_ILS_TEFLL_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_ILS_TSWL          (0x1UL << 16) 
#define FDCAN1_FDCAN_ILS_TSWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN1_FDCAN_ILS_MRAFL          (0x1UL << 17) 
#define FDCAN1_FDCAN_ILS_MRAFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN1_FDCAN_ILS_TOOL          (0x1UL << 18) 
#define FDCAN1_FDCAN_ILS_TOOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN1_FDCAN_ILS_DRXL          (0x1UL << 19) 
#define FDCAN1_FDCAN_ILS_DRXL_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN1_FDCAN_ILS_BECL          (0x1UL << 20) 
#define FDCAN1_FDCAN_ILS_BECL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FDCAN1_FDCAN_ILS_BEUL          (0x1UL << 21) 
#define FDCAN1_FDCAN_ILS_BEUL_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN1_FDCAN_ILS_ELOL          (0x1UL << 22) 
#define FDCAN1_FDCAN_ILS_ELOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN1_FDCAN_ILS_EPL          (0x1UL << 23) 
#define FDCAN1_FDCAN_ILS_EPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN1_FDCAN_ILS_EWL          (0x1UL << 24) 
#define FDCAN1_FDCAN_ILS_EWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_ILS_BOL          (0x1UL << 25) 
#define FDCAN1_FDCAN_ILS_BOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_ILS_WDIL          (0x1UL << 26) 
#define FDCAN1_FDCAN_ILS_WDIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN1_FDCAN_ILS_PEAL          (0x1UL << 27) 
#define FDCAN1_FDCAN_ILS_PEAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN1_FDCAN_ILS_PEDL          (0x1UL << 28) 
#define FDCAN1_FDCAN_ILS_PEDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN1_FDCAN_ILS_ARAL          (0x1UL << 29) 
#define FDCAN1_FDCAN_ILS_ARAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN1_FDCAN_ILE_EINT0          (0x1UL << 0) 
#define FDCAN1_FDCAN_ILE_EINT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_ILE_EINT1          (0x1UL << 1) 
#define FDCAN1_FDCAN_ILE_EINT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_GFC_RRFE          (0x1UL << 0) 
#define FDCAN1_FDCAN_GFC_RRFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_GFC_RRFS          (0x1UL << 1) 
#define FDCAN1_FDCAN_GFC_RRFS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_GFC_ANFE          (0x3UL << 2) 
#define FDCAN1_FDCAN_GFC_ANFE_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FDCAN1_FDCAN_GFC_ANFS          (0x3UL << 4) 
#define FDCAN1_FDCAN_GFC_ANFS_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FDCAN1_FDCAN_SIDFC_FLSSA          (0x3FFFUL << 2) 
#define FDCAN1_FDCAN_SIDFC_FLSSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN1_FDCAN_SIDFC_LSS          (0xFFUL << 16) 
#define FDCAN1_FDCAN_SIDFC_LSS_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN1_FDCAN_XIDFC_FLESA          (0x3FFFUL << 2) 
#define FDCAN1_FDCAN_XIDFC_FLESA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN1_FDCAN_XIDFC_LSE          (0xFFUL << 16) 
#define FDCAN1_FDCAN_XIDFC_LSE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN1_FDCAN_XIDAM_EIDM          (0x1FFFFFFFUL << 0) 
#define FDCAN1_FDCAN_XIDAM_EIDM_VAL(X) (((uint32_t)(X) & 0x1FFFFFFFUL) << 0)
#define FDCAN1_FDCAN_HPMS_BIDX          (0x3FUL << 0) 
#define FDCAN1_FDCAN_HPMS_BIDX_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN1_FDCAN_HPMS_MSI          (0x3UL << 6) 
#define FDCAN1_FDCAN_HPMS_MSI_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define FDCAN1_FDCAN_HPMS_FIDX          (0x7FUL << 8) 
#define FDCAN1_FDCAN_HPMS_FIDX_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN1_FDCAN_HPMS_FLST          (0x1UL << 15) 
#define FDCAN1_FDCAN_HPMS_FLST_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_NDAT1_ND0          (0x1UL << 0) 
#define FDCAN1_FDCAN_NDAT1_ND0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_NDAT1_ND1          (0x1UL << 1) 
#define FDCAN1_FDCAN_NDAT1_ND1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_NDAT1_ND2          (0x1UL << 2) 
#define FDCAN1_FDCAN_NDAT1_ND2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_NDAT1_ND3          (0x1UL << 3) 
#define FDCAN1_FDCAN_NDAT1_ND3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_NDAT1_ND4          (0x1UL << 4) 
#define FDCAN1_FDCAN_NDAT1_ND4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_NDAT1_ND5          (0x1UL << 5) 
#define FDCAN1_FDCAN_NDAT1_ND5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_NDAT1_ND6          (0x1UL << 6) 
#define FDCAN1_FDCAN_NDAT1_ND6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_NDAT1_ND7          (0x1UL << 7) 
#define FDCAN1_FDCAN_NDAT1_ND7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_NDAT1_ND8          (0x1UL << 8) 
#define FDCAN1_FDCAN_NDAT1_ND8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_NDAT1_ND9          (0x1UL << 9) 
#define FDCAN1_FDCAN_NDAT1_ND9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_NDAT1_ND10          (0x1UL << 10) 
#define FDCAN1_FDCAN_NDAT1_ND10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_NDAT1_ND11          (0x1UL << 11) 
#define FDCAN1_FDCAN_NDAT1_ND11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_NDAT1_ND12          (0x1UL << 12) 
#define FDCAN1_FDCAN_NDAT1_ND12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_NDAT1_ND13          (0x1UL << 13) 
#define FDCAN1_FDCAN_NDAT1_ND13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_NDAT1_ND14          (0x1UL << 14) 
#define FDCAN1_FDCAN_NDAT1_ND14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_NDAT1_ND15          (0x1UL << 15) 
#define FDCAN1_FDCAN_NDAT1_ND15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_NDAT1_ND16          (0x1UL << 16) 
#define FDCAN1_FDCAN_NDAT1_ND16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN1_FDCAN_NDAT1_ND17          (0x1UL << 17) 
#define FDCAN1_FDCAN_NDAT1_ND17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN1_FDCAN_NDAT1_ND18          (0x1UL << 18) 
#define FDCAN1_FDCAN_NDAT1_ND18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN1_FDCAN_NDAT1_ND19          (0x1UL << 19) 
#define FDCAN1_FDCAN_NDAT1_ND19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN1_FDCAN_NDAT1_ND20          (0x1UL << 20) 
#define FDCAN1_FDCAN_NDAT1_ND20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FDCAN1_FDCAN_NDAT1_ND21          (0x1UL << 21) 
#define FDCAN1_FDCAN_NDAT1_ND21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN1_FDCAN_NDAT1_ND22          (0x1UL << 22) 
#define FDCAN1_FDCAN_NDAT1_ND22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN1_FDCAN_NDAT1_ND23          (0x1UL << 23) 
#define FDCAN1_FDCAN_NDAT1_ND23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN1_FDCAN_NDAT1_ND24          (0x1UL << 24) 
#define FDCAN1_FDCAN_NDAT1_ND24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_NDAT1_ND25          (0x1UL << 25) 
#define FDCAN1_FDCAN_NDAT1_ND25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_NDAT1_ND26          (0x1UL << 26) 
#define FDCAN1_FDCAN_NDAT1_ND26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN1_FDCAN_NDAT1_ND27          (0x1UL << 27) 
#define FDCAN1_FDCAN_NDAT1_ND27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN1_FDCAN_NDAT1_ND28          (0x1UL << 28) 
#define FDCAN1_FDCAN_NDAT1_ND28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN1_FDCAN_NDAT1_ND29          (0x1UL << 29) 
#define FDCAN1_FDCAN_NDAT1_ND29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN1_FDCAN_NDAT1_ND30          (0x1UL << 30) 
#define FDCAN1_FDCAN_NDAT1_ND30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN1_FDCAN_NDAT1_ND31          (0x1UL << 31) 
#define FDCAN1_FDCAN_NDAT1_ND31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN1_FDCAN_NDAT2_ND32          (0x1UL << 0) 
#define FDCAN1_FDCAN_NDAT2_ND32_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_NDAT2_ND33          (0x1UL << 1) 
#define FDCAN1_FDCAN_NDAT2_ND33_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_NDAT2_ND34          (0x1UL << 2) 
#define FDCAN1_FDCAN_NDAT2_ND34_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_NDAT2_ND35          (0x1UL << 3) 
#define FDCAN1_FDCAN_NDAT2_ND35_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_NDAT2_ND36          (0x1UL << 4) 
#define FDCAN1_FDCAN_NDAT2_ND36_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_NDAT2_ND37          (0x1UL << 5) 
#define FDCAN1_FDCAN_NDAT2_ND37_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_NDAT2_ND38          (0x1UL << 6) 
#define FDCAN1_FDCAN_NDAT2_ND38_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_NDAT2_ND39          (0x1UL << 7) 
#define FDCAN1_FDCAN_NDAT2_ND39_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_NDAT2_ND40          (0x1UL << 8) 
#define FDCAN1_FDCAN_NDAT2_ND40_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_NDAT2_ND41          (0x1UL << 9) 
#define FDCAN1_FDCAN_NDAT2_ND41_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_NDAT2_ND42          (0x1UL << 10) 
#define FDCAN1_FDCAN_NDAT2_ND42_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_NDAT2_ND43          (0x1UL << 11) 
#define FDCAN1_FDCAN_NDAT2_ND43_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_NDAT2_ND44          (0x1UL << 12) 
#define FDCAN1_FDCAN_NDAT2_ND44_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_NDAT2_ND45          (0x1UL << 13) 
#define FDCAN1_FDCAN_NDAT2_ND45_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_NDAT2_ND46          (0x1UL << 14) 
#define FDCAN1_FDCAN_NDAT2_ND46_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_NDAT2_ND47          (0x1UL << 15) 
#define FDCAN1_FDCAN_NDAT2_ND47_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_NDAT2_ND48          (0x1UL << 16) 
#define FDCAN1_FDCAN_NDAT2_ND48_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN1_FDCAN_NDAT2_ND49          (0x1UL << 17) 
#define FDCAN1_FDCAN_NDAT2_ND49_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN1_FDCAN_NDAT2_ND50          (0x1UL << 18) 
#define FDCAN1_FDCAN_NDAT2_ND50_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN1_FDCAN_NDAT2_ND51          (0x1UL << 19) 
#define FDCAN1_FDCAN_NDAT2_ND51_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN1_FDCAN_NDAT2_ND52          (0x1UL << 20) 
#define FDCAN1_FDCAN_NDAT2_ND52_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FDCAN1_FDCAN_NDAT2_ND53          (0x1UL << 21) 
#define FDCAN1_FDCAN_NDAT2_ND53_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN1_FDCAN_NDAT2_ND54          (0x1UL << 22) 
#define FDCAN1_FDCAN_NDAT2_ND54_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN1_FDCAN_NDAT2_ND55          (0x1UL << 23) 
#define FDCAN1_FDCAN_NDAT2_ND55_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN1_FDCAN_NDAT2_ND56          (0x1UL << 24) 
#define FDCAN1_FDCAN_NDAT2_ND56_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_NDAT2_ND57          (0x1UL << 25) 
#define FDCAN1_FDCAN_NDAT2_ND57_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_NDAT2_ND58          (0x1UL << 26) 
#define FDCAN1_FDCAN_NDAT2_ND58_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN1_FDCAN_NDAT2_ND59          (0x1UL << 27) 
#define FDCAN1_FDCAN_NDAT2_ND59_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN1_FDCAN_NDAT2_ND60          (0x1UL << 28) 
#define FDCAN1_FDCAN_NDAT2_ND60_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN1_FDCAN_NDAT2_ND61          (0x1UL << 29) 
#define FDCAN1_FDCAN_NDAT2_ND61_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN1_FDCAN_NDAT2_ND62          (0x1UL << 30) 
#define FDCAN1_FDCAN_NDAT2_ND62_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN1_FDCAN_NDAT2_ND63          (0x1UL << 31) 
#define FDCAN1_FDCAN_NDAT2_ND63_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN1_FDCAN_RXF0C_F0SA          (0x3FFFUL << 2) 
#define FDCAN1_FDCAN_RXF0C_F0SA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN1_FDCAN_RXF0C_F0S          (0xFFUL << 16) 
#define FDCAN1_FDCAN_RXF0C_F0S_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN1_FDCAN_RXF0C_F0WM          (0xFFUL << 24) 
#define FDCAN1_FDCAN_RXF0C_F0WM_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define FDCAN1_FDCAN_RXF0S_F0FL          (0x7FUL << 0) 
#define FDCAN1_FDCAN_RXF0S_F0FL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define FDCAN1_FDCAN_RXF0S_F0G          (0x3FUL << 8) 
#define FDCAN1_FDCAN_RXF0S_F0G_VAL(X) (((uint32_t)(X) & 0x3FUL) << 8)
#define FDCAN1_FDCAN_RXF0S_F0P          (0x3FUL << 16) 
#define FDCAN1_FDCAN_RXF0S_F0P_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define FDCAN1_FDCAN_RXF0S_F0F          (0x1UL << 24) 
#define FDCAN1_FDCAN_RXF0S_F0F_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_RXF0S_RF0L          (0x1UL << 25) 
#define FDCAN1_FDCAN_RXF0S_RF0L_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_RXF0A_FA01          (0x3FUL << 0) 
#define FDCAN1_FDCAN_RXF0A_FA01_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN1_FDCAN_RXBC_RBSA          (0x3FFFUL << 2) 
#define FDCAN1_FDCAN_RXBC_RBSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN1_FDCAN_RXF1C_F1SA          (0x3FFFUL << 2) 
#define FDCAN1_FDCAN_RXF1C_F1SA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN1_FDCAN_RXF1C_F1S          (0x7FUL << 16) 
#define FDCAN1_FDCAN_RXF1C_F1S_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN1_FDCAN_RXF1C_F1WM          (0x7FUL << 24) 
#define FDCAN1_FDCAN_RXF1C_F1WM_VAL(X) (((uint32_t)(X) & 0x7FUL) << 24)
#define FDCAN1_FDCAN_RXF1S_F1FL          (0x7FUL << 0) 
#define FDCAN1_FDCAN_RXF1S_F1FL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define FDCAN1_FDCAN_RXF1S_F1GI          (0x7FUL << 8) 
#define FDCAN1_FDCAN_RXF1S_F1GI_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN1_FDCAN_RXF1S_F1PI          (0x7FUL << 16) 
#define FDCAN1_FDCAN_RXF1S_F1PI_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN1_FDCAN_RXF1S_F1F          (0x1UL << 24) 
#define FDCAN1_FDCAN_RXF1S_F1F_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_RXF1S_RF1L          (0x1UL << 25) 
#define FDCAN1_FDCAN_RXF1S_RF1L_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_RXF1S_DMS          (0x3UL << 30) 
#define FDCAN1_FDCAN_RXF1S_DMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define FDCAN1_FDCAN_RXF1A_F1AI          (0x3FUL << 0) 
#define FDCAN1_FDCAN_RXF1A_F1AI_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN1_FDCAN_RXESC_F0DS          (0x7UL << 0) 
#define FDCAN1_FDCAN_RXESC_F0DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define FDCAN1_FDCAN_RXESC_F1DS          (0x7UL << 4) 
#define FDCAN1_FDCAN_RXESC_F1DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define FDCAN1_FDCAN_RXESC_RBDS          (0x7UL << 8) 
#define FDCAN1_FDCAN_RXESC_RBDS_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define FDCAN1_FDCAN_TXBC_TBSA          (0x3FFFUL << 2) 
#define FDCAN1_FDCAN_TXBC_TBSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN1_FDCAN_TXBC_NDTB          (0x3FUL << 16) 
#define FDCAN1_FDCAN_TXBC_NDTB_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define FDCAN1_FDCAN_TXBC_TFQS          (0x3FUL << 24) 
#define FDCAN1_FDCAN_TXBC_TFQS_VAL(X) (((uint32_t)(X) & 0x3FUL) << 24)
#define FDCAN1_FDCAN_TXBC_TFQM          (0x1UL << 30) 
#define FDCAN1_FDCAN_TXBC_TFQM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN1_FDCAN_TXFQS_TFFL          (0x3FUL << 0) 
#define FDCAN1_FDCAN_TXFQS_TFFL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN1_FDCAN_TXFQS_TFGI          (0x1FUL << 8) 
#define FDCAN1_FDCAN_TXFQS_TFGI_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define FDCAN1_FDCAN_TXFQS_TFQPI          (0x1FUL << 16) 
#define FDCAN1_FDCAN_TXFQS_TFQPI_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define FDCAN1_FDCAN_TXFQS_TFQF          (0x1UL << 21) 
#define FDCAN1_FDCAN_TXFQS_TFQF_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN1_FDCAN_TXESC_TBDS          (0x7UL << 0) 
#define FDCAN1_FDCAN_TXESC_TBDS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define FDCAN1_FDCAN_TXBRP_TRP          (0xFFFFFFFFUL << 0) 
#define FDCAN1_FDCAN_TXBRP_TRP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN1_FDCAN_TXBAR_AR          (0xFFFFFFFFUL << 0) 
#define FDCAN1_FDCAN_TXBAR_AR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN1_FDCAN_TXBCR_CR          (0xFFFFFFFFUL << 0) 
#define FDCAN1_FDCAN_TXBCR_CR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN1_FDCAN_TXBTO_TO          (0xFFFFFFFFUL << 0) 
#define FDCAN1_FDCAN_TXBTO_TO_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN1_FDCAN_TXBCF_CF          (0xFFFFFFFFUL << 0) 
#define FDCAN1_FDCAN_TXBCF_CF_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN1_FDCAN_TXBTIE_TIE          (0xFFFFFFFFUL << 0) 
#define FDCAN1_FDCAN_TXBTIE_TIE_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN1_FDCAN_TXBCIE_CF          (0xFFFFFFFFUL << 0) 
#define FDCAN1_FDCAN_TXBCIE_CF_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN1_FDCAN_TXEFC_EFSA          (0x3FFFUL << 2) 
#define FDCAN1_FDCAN_TXEFC_EFSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN1_FDCAN_TXEFC_EFS          (0x3FUL << 16) 
#define FDCAN1_FDCAN_TXEFC_EFS_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define FDCAN1_FDCAN_TXEFC_EFWM          (0x3FUL << 24) 
#define FDCAN1_FDCAN_TXEFC_EFWM_VAL(X) (((uint32_t)(X) & 0x3FUL) << 24)
#define FDCAN1_FDCAN_TXEFS_EFFL          (0x3FUL << 0) 
#define FDCAN1_FDCAN_TXEFS_EFFL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN1_FDCAN_TXEFS_EFGI          (0x1FUL << 8) 
#define FDCAN1_FDCAN_TXEFS_EFGI_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define FDCAN1_FDCAN_TXEFS_EFF          (0x1UL << 24) 
#define FDCAN1_FDCAN_TXEFS_EFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_TXEFS_TEFL          (0x1UL << 25) 
#define FDCAN1_FDCAN_TXEFS_TEFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_TXEFA_EFAI          (0x1FUL << 0) 
#define FDCAN1_FDCAN_TXEFA_EFAI_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define FDCAN1_FDCAN_TTTMC_TMSA          (0x3FFFUL << 2) 
#define FDCAN1_FDCAN_TTTMC_TMSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN1_FDCAN_TTTMC_TME          (0x7FUL << 16) 
#define FDCAN1_FDCAN_TTTMC_TME_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN1_FDCAN_TTRMC_RID          (0x1FFFFFFFUL << 0) 
#define FDCAN1_FDCAN_TTRMC_RID_VAL(X) (((uint32_t)(X) & 0x1FFFFFFFUL) << 0)
#define FDCAN1_FDCAN_TTRMC_XTD          (0x1UL << 30) 
#define FDCAN1_FDCAN_TTRMC_XTD_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN1_FDCAN_TTRMC_RMPS          (0x1UL << 31) 
#define FDCAN1_FDCAN_TTRMC_RMPS_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN1_FDCAN_TTOCF_OM          (0x3UL << 0) 
#define FDCAN1_FDCAN_TTOCF_OM_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FDCAN1_FDCAN_TTOCF_GEN          (0x1UL << 3) 
#define FDCAN1_FDCAN_TTOCF_GEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_TTOCF_TM          (0x1UL << 4) 
#define FDCAN1_FDCAN_TTOCF_TM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_TTOCF_LDSDL          (0x7UL << 5) 
#define FDCAN1_FDCAN_TTOCF_LDSDL_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define FDCAN1_FDCAN_TTOCF_IRTO          (0x7FUL << 8) 
#define FDCAN1_FDCAN_TTOCF_IRTO_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN1_FDCAN_TTOCF_EECS          (0x1UL << 15) 
#define FDCAN1_FDCAN_TTOCF_EECS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_TTOCF_AWL          (0xFFUL << 16) 
#define FDCAN1_FDCAN_TTOCF_AWL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN1_FDCAN_TTOCF_EGTF          (0x1UL << 24) 
#define FDCAN1_FDCAN_TTOCF_EGTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN1_FDCAN_TTOCF_ECC          (0x1UL << 25) 
#define FDCAN1_FDCAN_TTOCF_ECC_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN1_FDCAN_TTOCF_EVTP          (0x1UL << 26) 
#define FDCAN1_FDCAN_TTOCF_EVTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN1_FDCAN_TTMLM_CCM          (0x3FUL << 0) 
#define FDCAN1_FDCAN_TTMLM_CCM_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN1_FDCAN_TTMLM_CSS          (0x3UL << 6) 
#define FDCAN1_FDCAN_TTMLM_CSS_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define FDCAN1_FDCAN_TTMLM_TXEW          (0xFUL << 8) 
#define FDCAN1_FDCAN_TTMLM_TXEW_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define FDCAN1_FDCAN_TTMLM_ENTT          (0xFFFUL << 16) 
#define FDCAN1_FDCAN_TTMLM_ENTT_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define FDCAN1_FDCAN_TURCF_NCL          (0xFFFFUL << 0) 
#define FDCAN1_FDCAN_TURCF_NCL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN1_FDCAN_TURCF_DC          (0x3FFFUL << 16) 
#define FDCAN1_FDCAN_TURCF_DC_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 16)
#define FDCAN1_FDCAN_TURCF_ELT          (0x1UL << 31) 
#define FDCAN1_FDCAN_TURCF_ELT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN1_FDCAN_TTOCN_SGT          (0x1UL << 0) 
#define FDCAN1_FDCAN_TTOCN_SGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_TTOCN_ECS          (0x1UL << 1) 
#define FDCAN1_FDCAN_TTOCN_ECS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_TTOCN_SWP          (0x1UL << 2) 
#define FDCAN1_FDCAN_TTOCN_SWP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_TTOCN_SWS          (0x3UL << 3) 
#define FDCAN1_FDCAN_TTOCN_SWS_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define FDCAN1_FDCAN_TTOCN_RTIE          (0x1UL << 5) 
#define FDCAN1_FDCAN_TTOCN_RTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_TTOCN_TMC          (0x3UL << 6) 
#define FDCAN1_FDCAN_TTOCN_TMC_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define FDCAN1_FDCAN_TTOCN_TTIE          (0x1UL << 8) 
#define FDCAN1_FDCAN_TTOCN_TTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_TTOCN_GCS          (0x1UL << 9) 
#define FDCAN1_FDCAN_TTOCN_GCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_TTOCN_FGP          (0x1UL << 10) 
#define FDCAN1_FDCAN_TTOCN_FGP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_TTOCN_TMG          (0x1UL << 11) 
#define FDCAN1_FDCAN_TTOCN_TMG_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_TTOCN_NIG          (0x1UL << 12) 
#define FDCAN1_FDCAN_TTOCN_NIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_TTOCN_ESCN          (0x1UL << 13) 
#define FDCAN1_FDCAN_TTOCN_ESCN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_TTOCN_LCKC          (0x1UL << 15) 
#define FDCAN1_FDCAN_TTOCN_LCKC_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_CAN_TTGTP_NCL          (0xFFFFUL << 0) 
#define FDCAN1_CAN_TTGTP_NCL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN1_CAN_TTGTP_CTP          (0xFFFFUL << 16) 
#define FDCAN1_CAN_TTGTP_CTP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define FDCAN1_FDCAN_TTTMK_TM          (0xFFFFUL << 0) 
#define FDCAN1_FDCAN_TTTMK_TM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN1_FDCAN_TTTMK_TICC          (0x7FUL << 16) 
#define FDCAN1_FDCAN_TTTMK_TICC_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN1_FDCAN_TTTMK_LCKM          (0x1UL << 31) 
#define FDCAN1_FDCAN_TTTMK_LCKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN1_FDCAN_TTIR_SBC          (0x1UL << 0) 
#define FDCAN1_FDCAN_TTIR_SBC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_TTIR_SMC          (0x1UL << 1) 
#define FDCAN1_FDCAN_TTIR_SMC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_TTIR_CSM          (0x1UL << 2) 
#define FDCAN1_FDCAN_TTIR_CSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_TTIR_SOG          (0x1UL << 3) 
#define FDCAN1_FDCAN_TTIR_SOG_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_TTIR_RTMI          (0x1UL << 4) 
#define FDCAN1_FDCAN_TTIR_RTMI_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_TTIR_TTMI          (0x1UL << 5) 
#define FDCAN1_FDCAN_TTIR_TTMI_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_TTIR_SWE          (0x1UL << 6) 
#define FDCAN1_FDCAN_TTIR_SWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_TTIR_GTW          (0x1UL << 7) 
#define FDCAN1_FDCAN_TTIR_GTW_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_TTIR_GTD          (0x1UL << 8) 
#define FDCAN1_FDCAN_TTIR_GTD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_TTIR_GTE          (0x1UL << 9) 
#define FDCAN1_FDCAN_TTIR_GTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_TTIR_TXU          (0x1UL << 10) 
#define FDCAN1_FDCAN_TTIR_TXU_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_TTIR_TXO          (0x1UL << 11) 
#define FDCAN1_FDCAN_TTIR_TXO_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_TTIR_SE1          (0x1UL << 12) 
#define FDCAN1_FDCAN_TTIR_SE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_TTIR_SE2          (0x1UL << 13) 
#define FDCAN1_FDCAN_TTIR_SE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_TTIR_ELC          (0x1UL << 14) 
#define FDCAN1_FDCAN_TTIR_ELC_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_TTIR_IWTG          (0x1UL << 15) 
#define FDCAN1_FDCAN_TTIR_IWTG_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_TTIR_WT          (0x1UL << 16) 
#define FDCAN1_FDCAN_TTIR_WT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN1_FDCAN_TTIR_AW          (0x1UL << 17) 
#define FDCAN1_FDCAN_TTIR_AW_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN1_FDCAN_TTIR_CER          (0x1UL << 18) 
#define FDCAN1_FDCAN_TTIR_CER_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN1_FDCAN_TTIE_SBCE          (0x1UL << 0) 
#define FDCAN1_FDCAN_TTIE_SBCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_TTIE_SMCE          (0x1UL << 1) 
#define FDCAN1_FDCAN_TTIE_SMCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_TTIE_CSME          (0x1UL << 2) 
#define FDCAN1_FDCAN_TTIE_CSME_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_TTIE_SOGE          (0x1UL << 3) 
#define FDCAN1_FDCAN_TTIE_SOGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_TTIE_RTMIE          (0x1UL << 4) 
#define FDCAN1_FDCAN_TTIE_RTMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_TTIE_TTMIE          (0x1UL << 5) 
#define FDCAN1_FDCAN_TTIE_TTMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_TTIE_SWEE          (0x1UL << 6) 
#define FDCAN1_FDCAN_TTIE_SWEE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_TTIE_GTWE          (0x1UL << 7) 
#define FDCAN1_FDCAN_TTIE_GTWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_TTIE_GTDE          (0x1UL << 8) 
#define FDCAN1_FDCAN_TTIE_GTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_TTIE_GTEE          (0x1UL << 9) 
#define FDCAN1_FDCAN_TTIE_GTEE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_TTIE_TXUE          (0x1UL << 10) 
#define FDCAN1_FDCAN_TTIE_TXUE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_TTIE_TXOE          (0x1UL << 11) 
#define FDCAN1_FDCAN_TTIE_TXOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_TTIE_SE1E          (0x1UL << 12) 
#define FDCAN1_FDCAN_TTIE_SE1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_TTIE_SE2E          (0x1UL << 13) 
#define FDCAN1_FDCAN_TTIE_SE2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_TTIE_ELCE          (0x1UL << 14) 
#define FDCAN1_FDCAN_TTIE_ELCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_TTIE_IWTGE          (0x1UL << 15) 
#define FDCAN1_FDCAN_TTIE_IWTGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_TTIE_WTE          (0x1UL << 16) 
#define FDCAN1_FDCAN_TTIE_WTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN1_FDCAN_TTIE_AWE          (0x1UL << 17) 
#define FDCAN1_FDCAN_TTIE_AWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN1_FDCAN_TTIE_CERE          (0x1UL << 18) 
#define FDCAN1_FDCAN_TTIE_CERE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN1_FDCAN_TTILS_SBCL          (0x1UL << 0) 
#define FDCAN1_FDCAN_TTILS_SBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN1_FDCAN_TTILS_SMCL          (0x1UL << 1) 
#define FDCAN1_FDCAN_TTILS_SMCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN1_FDCAN_TTILS_CSML          (0x1UL << 2) 
#define FDCAN1_FDCAN_TTILS_CSML_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN1_FDCAN_TTILS_SOGL          (0x1UL << 3) 
#define FDCAN1_FDCAN_TTILS_SOGL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN1_FDCAN_TTILS_RTMIL          (0x1UL << 4) 
#define FDCAN1_FDCAN_TTILS_RTMIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN1_FDCAN_TTILS_TTMIL          (0x1UL << 5) 
#define FDCAN1_FDCAN_TTILS_TTMIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN1_FDCAN_TTILS_SWEL          (0x1UL << 6) 
#define FDCAN1_FDCAN_TTILS_SWEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_TTILS_GTWL          (0x1UL << 7) 
#define FDCAN1_FDCAN_TTILS_GTWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_TTILS_GTDL          (0x1UL << 8) 
#define FDCAN1_FDCAN_TTILS_GTDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN1_FDCAN_TTILS_GTEL          (0x1UL << 9) 
#define FDCAN1_FDCAN_TTILS_GTEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN1_FDCAN_TTILS_TXUL          (0x1UL << 10) 
#define FDCAN1_FDCAN_TTILS_TXUL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN1_FDCAN_TTILS_TXOL          (0x1UL << 11) 
#define FDCAN1_FDCAN_TTILS_TXOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN1_FDCAN_TTILS_SE1L          (0x1UL << 12) 
#define FDCAN1_FDCAN_TTILS_SE1L_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN1_FDCAN_TTILS_SE2L          (0x1UL << 13) 
#define FDCAN1_FDCAN_TTILS_SE2L_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN1_FDCAN_TTILS_ELCL          (0x1UL << 14) 
#define FDCAN1_FDCAN_TTILS_ELCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN1_FDCAN_TTILS_IWTGL          (0x1UL << 15) 
#define FDCAN1_FDCAN_TTILS_IWTGL_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN1_FDCAN_TTILS_WTL          (0x1UL << 16) 
#define FDCAN1_FDCAN_TTILS_WTL_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN1_FDCAN_TTILS_AWL          (0x1UL << 17) 
#define FDCAN1_FDCAN_TTILS_AWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN1_FDCAN_TTILS_CERL          (0x1UL << 18) 
#define FDCAN1_FDCAN_TTILS_CERL_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN1_FDCAN_TTOST_EL          (0x3UL << 0) 
#define FDCAN1_FDCAN_TTOST_EL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FDCAN1_FDCAN_TTOST_MS          (0x3UL << 2) 
#define FDCAN1_FDCAN_TTOST_MS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FDCAN1_FDCAN_TTOST_SYS          (0x3UL << 4) 
#define FDCAN1_FDCAN_TTOST_SYS_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FDCAN1_FDCAN_TTOST_GTP          (0x1UL << 6) 
#define FDCAN1_FDCAN_TTOST_GTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN1_FDCAN_TTOST_QCS          (0x1UL << 7) 
#define FDCAN1_FDCAN_TTOST_QCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN1_FDCAN_TTOST_RTO          (0xFFUL << 8) 
#define FDCAN1_FDCAN_TTOST_RTO_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FDCAN1_FDCAN_TTOST_WGTD          (0x1UL << 22) 
#define FDCAN1_FDCAN_TTOST_WGTD_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN1_FDCAN_TTOST_GFI          (0x1UL << 23) 
#define FDCAN1_FDCAN_TTOST_GFI_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN1_FDCAN_TTOST_TMP          (0x7UL << 24) 
#define FDCAN1_FDCAN_TTOST_TMP_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define FDCAN1_FDCAN_TTOST_GSI          (0x1UL << 27) 
#define FDCAN1_FDCAN_TTOST_GSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN1_FDCAN_TTOST_WFE          (0x1UL << 28) 
#define FDCAN1_FDCAN_TTOST_WFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN1_FDCAN_TTOST_AWE          (0x1UL << 29) 
#define FDCAN1_FDCAN_TTOST_AWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN1_FDCAN_TTOST_WECS          (0x1UL << 30) 
#define FDCAN1_FDCAN_TTOST_WECS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN1_FDCAN_TTOST_SPL          (0x1UL << 31) 
#define FDCAN1_FDCAN_TTOST_SPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN1_FDCAN_TURNA_NAV          (0x3FFFFUL << 0) 
#define FDCAN1_FDCAN_TURNA_NAV_VAL(X) (((uint32_t)(X) & 0x3FFFFUL) << 0)
#define FDCAN1_FDCAN_TTLGT_LT          (0xFFFFUL << 0) 
#define FDCAN1_FDCAN_TTLGT_LT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN1_FDCAN_TTLGT_GT          (0xFFFFUL << 16) 
#define FDCAN1_FDCAN_TTLGT_GT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define FDCAN1_FDCAN_TTCTC_CT          (0xFFFFUL << 0) 
#define FDCAN1_FDCAN_TTCTC_CT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN1_FDCAN_TTCTC_CC          (0x3FUL << 16) 
#define FDCAN1_FDCAN_TTCTC_CC_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define FDCAN1_FDCAN_TTCPT_CT          (0x3FUL << 0) 
#define FDCAN1_FDCAN_TTCPT_CT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN1_FDCAN_TTCPT_SWV          (0xFFFFUL << 16) 
#define FDCAN1_FDCAN_TTCPT_SWV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define FDCAN1_FDCAN_TTCSM_CSM          (0xFFFFUL << 0) 
#define FDCAN1_FDCAN_TTCSM_CSM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN1_FDCAN_TTTS_SWTDEL          (0x3UL << 0) 
#define FDCAN1_FDCAN_TTTS_SWTDEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FDCAN1_FDCAN_TTTS_EVTSEL          (0x3UL << 4) 
#define FDCAN1_FDCAN_TTTS_EVTSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)

#define FDCAN1  ((struct FDCAN1*)(0x4000A000UL))



struct FDCAN2 {
  volatile const uint32_t FDCAN_CREL;
  volatile const uint32_t FDCAN_ENDN;
  volatile const uint32_t RESERVED_8;
  volatile const uint32_t FDCAN_DBTP;
  volatile const uint32_t FDCAN_TEST;
  volatile const uint32_t FDCAN_RWD;
  volatile uint32_t FDCAN_CCCR;
  volatile uint32_t FDCAN_NBTP;
  volatile uint32_t FDCAN_TSCC;
  volatile uint32_t FDCAN_TSCV;
  volatile uint32_t FDCAN_TOCC;
  volatile uint32_t FDCAN_TOCV;
  volatile const uint32_t RESERVED_48[4];
  volatile uint32_t FDCAN_ECR;
  volatile uint32_t FDCAN_PSR;
  volatile const uint32_t FDCAN_TDCR;
  volatile const uint32_t RESERVED_76;
  volatile const uint32_t FDCAN_IR;
  volatile const uint32_t FDCAN_IE;
  volatile const uint32_t FDCAN_ILS;
  volatile uint32_t FDCAN_ILE;
  volatile const uint32_t RESERVED_96[8];
  volatile uint32_t FDCAN_GFC;
  volatile uint32_t FDCAN_SIDFC;
  volatile uint32_t FDCAN_XIDFC;
  volatile const uint32_t RESERVED_140;
  volatile uint32_t FDCAN_XIDAM;
  volatile const uint32_t FDCAN_HPMS;
  volatile const uint32_t FDCAN_NDAT1;
  volatile const uint32_t FDCAN_NDAT2;
  volatile uint32_t FDCAN_RXF0C;
  volatile uint32_t FDCAN_RXF0S;
  volatile uint32_t FDCAN_RXF0A;
  volatile uint32_t FDCAN_RXBC;
  volatile uint32_t FDCAN_RXF1C;
  volatile uint32_t FDCAN_RXF1S;
  volatile uint32_t FDCAN_RXF1A;
  volatile uint32_t FDCAN_RXESC;
  volatile uint32_t FDCAN_TXBC;
  volatile const uint32_t FDCAN_TXFQS;
  volatile uint32_t FDCAN_TXESC;
  volatile const uint32_t FDCAN_TXBRP;
  volatile uint32_t FDCAN_TXBAR;
  volatile uint32_t FDCAN_TXBCR;
  volatile uint32_t FDCAN_TXBTO;
  volatile const uint32_t FDCAN_TXBCF;
  volatile uint32_t FDCAN_TXBTIE;
  volatile uint32_t FDCAN_TXBCIE;
  volatile const uint32_t RESERVED_232[2];
  volatile uint32_t FDCAN_TXEFC;
  volatile uint32_t FDCAN_TXEFS;
  volatile uint32_t FDCAN_TXEFA;
  volatile const uint32_t RESERVED_252;
  volatile uint32_t FDCAN_TTTMC;
  volatile uint32_t FDCAN_TTRMC;
  volatile uint32_t FDCAN_TTOCF;
  volatile uint32_t FDCAN_TTMLM;
  volatile uint32_t FDCAN_TURCF;
  volatile uint32_t FDCAN_TTOCN;
  volatile uint32_t CAN_TTGTP;
  volatile uint32_t FDCAN_TTTMK;
  volatile uint32_t FDCAN_TTIR;
  volatile uint32_t FDCAN_TTIE;
  volatile uint32_t FDCAN_TTILS;
  volatile uint32_t FDCAN_TTOST;
  volatile const uint32_t FDCAN_TURNA;
  volatile const uint32_t FDCAN_TTLGT;
  volatile const uint32_t FDCAN_TTCTC;
  volatile const uint32_t FDCAN_TTCPT;
  volatile const uint32_t FDCAN_TTCSM;
  volatile const uint32_t RESERVED_324[111];
  volatile uint32_t FDCAN_TTTS;
};
#define FDCAN2_FDCAN_CREL_REL          (0xFUL << 28) 
#define FDCAN2_FDCAN_CREL_REL_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define FDCAN2_FDCAN_CREL_STEP          (0xFUL << 24) 
#define FDCAN2_FDCAN_CREL_STEP_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define FDCAN2_FDCAN_CREL_SUBSTEP          (0xFUL << 20) 
#define FDCAN2_FDCAN_CREL_SUBSTEP_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define FDCAN2_FDCAN_CREL_YEAR          (0xFUL << 16) 
#define FDCAN2_FDCAN_CREL_YEAR_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FDCAN2_FDCAN_CREL_MON          (0xFFUL << 8) 
#define FDCAN2_FDCAN_CREL_MON_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FDCAN2_FDCAN_CREL_DAY          (0xFFUL << 0) 
#define FDCAN2_FDCAN_CREL_DAY_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define FDCAN2_FDCAN_ENDN_ETV          (0xFFFFFFFFUL << 0) 
#define FDCAN2_FDCAN_ENDN_ETV_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN2_FDCAN_DBTP_DSJW          (0xFUL << 0) 
#define FDCAN2_FDCAN_DBTP_DSJW_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define FDCAN2_FDCAN_DBTP_DTSEG2          (0xFUL << 4) 
#define FDCAN2_FDCAN_DBTP_DTSEG2_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define FDCAN2_FDCAN_DBTP_DTSEG1          (0x1FUL << 8) 
#define FDCAN2_FDCAN_DBTP_DTSEG1_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define FDCAN2_FDCAN_DBTP_DBRP          (0x1FUL << 16) 
#define FDCAN2_FDCAN_DBTP_DBRP_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define FDCAN2_FDCAN_DBTP_TDC          (0x1UL << 23) 
#define FDCAN2_FDCAN_DBTP_TDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN2_FDCAN_TEST_LBCK          (0x1UL << 4) 
#define FDCAN2_FDCAN_TEST_LBCK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_TEST_TX          (0x3UL << 5) 
#define FDCAN2_FDCAN_TEST_TX_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define FDCAN2_FDCAN_TEST_RX          (0x1UL << 7) 
#define FDCAN2_FDCAN_TEST_RX_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_RWD_WDV          (0xFFUL << 8) 
#define FDCAN2_FDCAN_RWD_WDV_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FDCAN2_FDCAN_RWD_WDC          (0xFFUL << 0) 
#define FDCAN2_FDCAN_RWD_WDC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define FDCAN2_FDCAN_CCCR_INIT          (0x1UL << 0) 
#define FDCAN2_FDCAN_CCCR_INIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_CCCR_CCE          (0x1UL << 1) 
#define FDCAN2_FDCAN_CCCR_CCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_CCCR_ASM          (0x1UL << 2) 
#define FDCAN2_FDCAN_CCCR_ASM_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_CCCR_CSA          (0x1UL << 3) 
#define FDCAN2_FDCAN_CCCR_CSA_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_CCCR_CSR          (0x1UL << 4) 
#define FDCAN2_FDCAN_CCCR_CSR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_CCCR_MON          (0x1UL << 5) 
#define FDCAN2_FDCAN_CCCR_MON_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_CCCR_DAR          (0x1UL << 6) 
#define FDCAN2_FDCAN_CCCR_DAR_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_CCCR_TEST          (0x1UL << 7) 
#define FDCAN2_FDCAN_CCCR_TEST_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_CCCR_FDOE          (0x1UL << 8) 
#define FDCAN2_FDCAN_CCCR_FDOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_CCCR_BSE          (0x1UL << 9) 
#define FDCAN2_FDCAN_CCCR_BSE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_CCCR_PXHD          (0x1UL << 12) 
#define FDCAN2_FDCAN_CCCR_PXHD_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_CCCR_EFBI          (0x1UL << 13) 
#define FDCAN2_FDCAN_CCCR_EFBI_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_CCCR_TXP          (0x1UL << 14) 
#define FDCAN2_FDCAN_CCCR_TXP_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_CCCR_NISO          (0x1UL << 15) 
#define FDCAN2_FDCAN_CCCR_NISO_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_NBTP_NSJW          (0x7FUL << 25) 
#define FDCAN2_FDCAN_NBTP_NSJW_VAL(X) (((uint32_t)(X) & 0x7FUL) << 25)
#define FDCAN2_FDCAN_NBTP_NBRP          (0x1FFUL << 16) 
#define FDCAN2_FDCAN_NBTP_NBRP_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 16)
#define FDCAN2_FDCAN_NBTP_NTSEG1          (0xFFUL << 8) 
#define FDCAN2_FDCAN_NBTP_NTSEG1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FDCAN2_FDCAN_NBTP_TSEG2          (0x7FUL << 0) 
#define FDCAN2_FDCAN_NBTP_TSEG2_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define FDCAN2_FDCAN_TSCC_TCP          (0xFUL << 16) 
#define FDCAN2_FDCAN_TSCC_TCP_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define FDCAN2_FDCAN_TSCC_TSS          (0x3UL << 0) 
#define FDCAN2_FDCAN_TSCC_TSS_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FDCAN2_FDCAN_TSCV_TSC          (0xFFFFUL << 0) 
#define FDCAN2_FDCAN_TSCV_TSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN2_FDCAN_TOCC_ETOC          (0x1UL << 0) 
#define FDCAN2_FDCAN_TOCC_ETOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_TOCC_TOS          (0x3UL << 1) 
#define FDCAN2_FDCAN_TOCC_TOS_VAL(X) (((uint32_t)(X) & 0x3UL) << 1)
#define FDCAN2_FDCAN_TOCC_TOP          (0xFFFFUL << 16) 
#define FDCAN2_FDCAN_TOCC_TOP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define FDCAN2_FDCAN_TOCV_TOC          (0xFFFFUL << 0) 
#define FDCAN2_FDCAN_TOCV_TOC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN2_FDCAN_ECR_CEL          (0xFFUL << 16) 
#define FDCAN2_FDCAN_ECR_CEL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN2_FDCAN_ECR_RP          (0x1UL << 15) 
#define FDCAN2_FDCAN_ECR_RP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_ECR_TREC          (0x7FUL << 8) 
#define FDCAN2_FDCAN_ECR_TREC_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN2_FDCAN_ECR_TEC          (0xFFUL << 0) 
#define FDCAN2_FDCAN_ECR_TEC_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define FDCAN2_FDCAN_PSR_LEC          (0x7UL << 0) 
#define FDCAN2_FDCAN_PSR_LEC_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define FDCAN2_FDCAN_PSR_ACT          (0x3UL << 3) 
#define FDCAN2_FDCAN_PSR_ACT_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define FDCAN2_FDCAN_PSR_EP          (0x1UL << 5) 
#define FDCAN2_FDCAN_PSR_EP_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_PSR_EW          (0x1UL << 6) 
#define FDCAN2_FDCAN_PSR_EW_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_PSR_BO          (0x1UL << 7) 
#define FDCAN2_FDCAN_PSR_BO_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_PSR_DLEC          (0x7UL << 8) 
#define FDCAN2_FDCAN_PSR_DLEC_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define FDCAN2_FDCAN_PSR_RESI          (0x1UL << 11) 
#define FDCAN2_FDCAN_PSR_RESI_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_PSR_RBRS          (0x1UL << 12) 
#define FDCAN2_FDCAN_PSR_RBRS_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_PSR_REDL          (0x1UL << 13) 
#define FDCAN2_FDCAN_PSR_REDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_PSR_PXE          (0x1UL << 14) 
#define FDCAN2_FDCAN_PSR_PXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_PSR_TDCV          (0x7FUL << 16) 
#define FDCAN2_FDCAN_PSR_TDCV_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN2_FDCAN_TDCR_TDCF          (0x7FUL << 0) 
#define FDCAN2_FDCAN_TDCR_TDCF_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define FDCAN2_FDCAN_TDCR_TDCO          (0x7FUL << 8) 
#define FDCAN2_FDCAN_TDCR_TDCO_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN2_FDCAN_IR_RF0N          (0x1UL << 0) 
#define FDCAN2_FDCAN_IR_RF0N_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_IR_RF0W          (0x1UL << 1) 
#define FDCAN2_FDCAN_IR_RF0W_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_IR_RF0F          (0x1UL << 2) 
#define FDCAN2_FDCAN_IR_RF0F_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_IR_RF0L          (0x1UL << 3) 
#define FDCAN2_FDCAN_IR_RF0L_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_IR_RF1N          (0x1UL << 4) 
#define FDCAN2_FDCAN_IR_RF1N_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_IR_RF1W          (0x1UL << 5) 
#define FDCAN2_FDCAN_IR_RF1W_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_IR_RF1F          (0x1UL << 6) 
#define FDCAN2_FDCAN_IR_RF1F_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_IR_RF1L          (0x1UL << 7) 
#define FDCAN2_FDCAN_IR_RF1L_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_IR_HPM          (0x1UL << 8) 
#define FDCAN2_FDCAN_IR_HPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_IR_TC          (0x1UL << 9) 
#define FDCAN2_FDCAN_IR_TC_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_IR_TCF          (0x1UL << 10) 
#define FDCAN2_FDCAN_IR_TCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_IR_TEF          (0x1UL << 11) 
#define FDCAN2_FDCAN_IR_TEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_IR_TEFN          (0x1UL << 12) 
#define FDCAN2_FDCAN_IR_TEFN_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_IR_TEFW          (0x1UL << 13) 
#define FDCAN2_FDCAN_IR_TEFW_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_IR_TEFF          (0x1UL << 14) 
#define FDCAN2_FDCAN_IR_TEFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_IR_TEFL          (0x1UL << 15) 
#define FDCAN2_FDCAN_IR_TEFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_IR_TSW          (0x1UL << 16) 
#define FDCAN2_FDCAN_IR_TSW_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN2_FDCAN_IR_MRAF          (0x1UL << 17) 
#define FDCAN2_FDCAN_IR_MRAF_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN2_FDCAN_IR_TOO          (0x1UL << 18) 
#define FDCAN2_FDCAN_IR_TOO_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN2_FDCAN_IR_DRX          (0x1UL << 19) 
#define FDCAN2_FDCAN_IR_DRX_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN2_FDCAN_IR_ELO          (0x1UL << 22) 
#define FDCAN2_FDCAN_IR_ELO_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN2_FDCAN_IR_EP          (0x1UL << 23) 
#define FDCAN2_FDCAN_IR_EP_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN2_FDCAN_IR_EW          (0x1UL << 24) 
#define FDCAN2_FDCAN_IR_EW_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_IR_BO          (0x1UL << 25) 
#define FDCAN2_FDCAN_IR_BO_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_IR_WDI          (0x1UL << 26) 
#define FDCAN2_FDCAN_IR_WDI_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN2_FDCAN_IR_PEA          (0x1UL << 27) 
#define FDCAN2_FDCAN_IR_PEA_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN2_FDCAN_IR_PED          (0x1UL << 28) 
#define FDCAN2_FDCAN_IR_PED_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN2_FDCAN_IR_ARA          (0x1UL << 29) 
#define FDCAN2_FDCAN_IR_ARA_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN2_FDCAN_IE_RF0NE          (0x1UL << 0) 
#define FDCAN2_FDCAN_IE_RF0NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_IE_RF0WE          (0x1UL << 1) 
#define FDCAN2_FDCAN_IE_RF0WE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_IE_RF0FE          (0x1UL << 2) 
#define FDCAN2_FDCAN_IE_RF0FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_IE_RF0LE          (0x1UL << 3) 
#define FDCAN2_FDCAN_IE_RF0LE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_IE_RF1NE          (0x1UL << 4) 
#define FDCAN2_FDCAN_IE_RF1NE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_IE_RF1WE          (0x1UL << 5) 
#define FDCAN2_FDCAN_IE_RF1WE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_IE_RF1FE          (0x1UL << 6) 
#define FDCAN2_FDCAN_IE_RF1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_IE_RF1LE          (0x1UL << 7) 
#define FDCAN2_FDCAN_IE_RF1LE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_IE_HPME          (0x1UL << 8) 
#define FDCAN2_FDCAN_IE_HPME_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_IE_TCE          (0x1UL << 9) 
#define FDCAN2_FDCAN_IE_TCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_IE_TCFE          (0x1UL << 10) 
#define FDCAN2_FDCAN_IE_TCFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_IE_TEFE          (0x1UL << 11) 
#define FDCAN2_FDCAN_IE_TEFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_IE_TEFNE          (0x1UL << 12) 
#define FDCAN2_FDCAN_IE_TEFNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_IE_TEFWE          (0x1UL << 13) 
#define FDCAN2_FDCAN_IE_TEFWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_IE_TEFFE          (0x1UL << 14) 
#define FDCAN2_FDCAN_IE_TEFFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_IE_TEFLE          (0x1UL << 15) 
#define FDCAN2_FDCAN_IE_TEFLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_IE_TSWE          (0x1UL << 16) 
#define FDCAN2_FDCAN_IE_TSWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN2_FDCAN_IE_MRAFE          (0x1UL << 17) 
#define FDCAN2_FDCAN_IE_MRAFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN2_FDCAN_IE_TOOE          (0x1UL << 18) 
#define FDCAN2_FDCAN_IE_TOOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN2_FDCAN_IE_DRXE          (0x1UL << 19) 
#define FDCAN2_FDCAN_IE_DRXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN2_FDCAN_IE_BECE          (0x1UL << 20) 
#define FDCAN2_FDCAN_IE_BECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FDCAN2_FDCAN_IE_BEUE          (0x1UL << 21) 
#define FDCAN2_FDCAN_IE_BEUE_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN2_FDCAN_IE_ELOE          (0x1UL << 22) 
#define FDCAN2_FDCAN_IE_ELOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN2_FDCAN_IE_EPE          (0x1UL << 23) 
#define FDCAN2_FDCAN_IE_EPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN2_FDCAN_IE_EWE          (0x1UL << 24) 
#define FDCAN2_FDCAN_IE_EWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_IE_BOE          (0x1UL << 25) 
#define FDCAN2_FDCAN_IE_BOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_IE_WDIE          (0x1UL << 26) 
#define FDCAN2_FDCAN_IE_WDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN2_FDCAN_IE_PEAE          (0x1UL << 27) 
#define FDCAN2_FDCAN_IE_PEAE_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN2_FDCAN_IE_PEDE          (0x1UL << 28) 
#define FDCAN2_FDCAN_IE_PEDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN2_FDCAN_IE_ARAE          (0x1UL << 29) 
#define FDCAN2_FDCAN_IE_ARAE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN2_FDCAN_ILS_RF0NL          (0x1UL << 0) 
#define FDCAN2_FDCAN_ILS_RF0NL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_ILS_RF0WL          (0x1UL << 1) 
#define FDCAN2_FDCAN_ILS_RF0WL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_ILS_RF0FL          (0x1UL << 2) 
#define FDCAN2_FDCAN_ILS_RF0FL_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_ILS_RF0LL          (0x1UL << 3) 
#define FDCAN2_FDCAN_ILS_RF0LL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_ILS_RF1NL          (0x1UL << 4) 
#define FDCAN2_FDCAN_ILS_RF1NL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_ILS_RF1WL          (0x1UL << 5) 
#define FDCAN2_FDCAN_ILS_RF1WL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_ILS_RF1FL          (0x1UL << 6) 
#define FDCAN2_FDCAN_ILS_RF1FL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_ILS_RF1LL          (0x1UL << 7) 
#define FDCAN2_FDCAN_ILS_RF1LL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_ILS_HPML          (0x1UL << 8) 
#define FDCAN2_FDCAN_ILS_HPML_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_ILS_TCL          (0x1UL << 9) 
#define FDCAN2_FDCAN_ILS_TCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_ILS_TCFL          (0x1UL << 10) 
#define FDCAN2_FDCAN_ILS_TCFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_ILS_TEFL          (0x1UL << 11) 
#define FDCAN2_FDCAN_ILS_TEFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_ILS_TEFNL          (0x1UL << 12) 
#define FDCAN2_FDCAN_ILS_TEFNL_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_ILS_TEFWL          (0x1UL << 13) 
#define FDCAN2_FDCAN_ILS_TEFWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_ILS_TEFFL          (0x1UL << 14) 
#define FDCAN2_FDCAN_ILS_TEFFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_ILS_TEFLL          (0x1UL << 15) 
#define FDCAN2_FDCAN_ILS_TEFLL_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_ILS_TSWL          (0x1UL << 16) 
#define FDCAN2_FDCAN_ILS_TSWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN2_FDCAN_ILS_MRAFL          (0x1UL << 17) 
#define FDCAN2_FDCAN_ILS_MRAFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN2_FDCAN_ILS_TOOL          (0x1UL << 18) 
#define FDCAN2_FDCAN_ILS_TOOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN2_FDCAN_ILS_DRXL          (0x1UL << 19) 
#define FDCAN2_FDCAN_ILS_DRXL_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN2_FDCAN_ILS_BECL          (0x1UL << 20) 
#define FDCAN2_FDCAN_ILS_BECL_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FDCAN2_FDCAN_ILS_BEUL          (0x1UL << 21) 
#define FDCAN2_FDCAN_ILS_BEUL_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN2_FDCAN_ILS_ELOL          (0x1UL << 22) 
#define FDCAN2_FDCAN_ILS_ELOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN2_FDCAN_ILS_EPL          (0x1UL << 23) 
#define FDCAN2_FDCAN_ILS_EPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN2_FDCAN_ILS_EWL          (0x1UL << 24) 
#define FDCAN2_FDCAN_ILS_EWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_ILS_BOL          (0x1UL << 25) 
#define FDCAN2_FDCAN_ILS_BOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_ILS_WDIL          (0x1UL << 26) 
#define FDCAN2_FDCAN_ILS_WDIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN2_FDCAN_ILS_PEAL          (0x1UL << 27) 
#define FDCAN2_FDCAN_ILS_PEAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN2_FDCAN_ILS_PEDL          (0x1UL << 28) 
#define FDCAN2_FDCAN_ILS_PEDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN2_FDCAN_ILS_ARAL          (0x1UL << 29) 
#define FDCAN2_FDCAN_ILS_ARAL_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN2_FDCAN_ILE_EINT0          (0x1UL << 0) 
#define FDCAN2_FDCAN_ILE_EINT0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_ILE_EINT1          (0x1UL << 1) 
#define FDCAN2_FDCAN_ILE_EINT1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_GFC_RRFE          (0x1UL << 0) 
#define FDCAN2_FDCAN_GFC_RRFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_GFC_RRFS          (0x1UL << 1) 
#define FDCAN2_FDCAN_GFC_RRFS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_GFC_ANFE          (0x3UL << 2) 
#define FDCAN2_FDCAN_GFC_ANFE_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FDCAN2_FDCAN_GFC_ANFS          (0x3UL << 4) 
#define FDCAN2_FDCAN_GFC_ANFS_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FDCAN2_FDCAN_SIDFC_FLSSA          (0x3FFFUL << 2) 
#define FDCAN2_FDCAN_SIDFC_FLSSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN2_FDCAN_SIDFC_LSS          (0xFFUL << 16) 
#define FDCAN2_FDCAN_SIDFC_LSS_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN2_FDCAN_XIDFC_FLESA          (0x3FFFUL << 2) 
#define FDCAN2_FDCAN_XIDFC_FLESA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN2_FDCAN_XIDFC_LSE          (0xFFUL << 16) 
#define FDCAN2_FDCAN_XIDFC_LSE_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN2_FDCAN_XIDAM_EIDM          (0x1FFFFFFFUL << 0) 
#define FDCAN2_FDCAN_XIDAM_EIDM_VAL(X) (((uint32_t)(X) & 0x1FFFFFFFUL) << 0)
#define FDCAN2_FDCAN_HPMS_BIDX          (0x3FUL << 0) 
#define FDCAN2_FDCAN_HPMS_BIDX_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN2_FDCAN_HPMS_MSI          (0x3UL << 6) 
#define FDCAN2_FDCAN_HPMS_MSI_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define FDCAN2_FDCAN_HPMS_FIDX          (0x7FUL << 8) 
#define FDCAN2_FDCAN_HPMS_FIDX_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN2_FDCAN_HPMS_FLST          (0x1UL << 15) 
#define FDCAN2_FDCAN_HPMS_FLST_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_NDAT1_ND0          (0x1UL << 0) 
#define FDCAN2_FDCAN_NDAT1_ND0_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_NDAT1_ND1          (0x1UL << 1) 
#define FDCAN2_FDCAN_NDAT1_ND1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_NDAT1_ND2          (0x1UL << 2) 
#define FDCAN2_FDCAN_NDAT1_ND2_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_NDAT1_ND3          (0x1UL << 3) 
#define FDCAN2_FDCAN_NDAT1_ND3_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_NDAT1_ND4          (0x1UL << 4) 
#define FDCAN2_FDCAN_NDAT1_ND4_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_NDAT1_ND5          (0x1UL << 5) 
#define FDCAN2_FDCAN_NDAT1_ND5_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_NDAT1_ND6          (0x1UL << 6) 
#define FDCAN2_FDCAN_NDAT1_ND6_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_NDAT1_ND7          (0x1UL << 7) 
#define FDCAN2_FDCAN_NDAT1_ND7_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_NDAT1_ND8          (0x1UL << 8) 
#define FDCAN2_FDCAN_NDAT1_ND8_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_NDAT1_ND9          (0x1UL << 9) 
#define FDCAN2_FDCAN_NDAT1_ND9_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_NDAT1_ND10          (0x1UL << 10) 
#define FDCAN2_FDCAN_NDAT1_ND10_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_NDAT1_ND11          (0x1UL << 11) 
#define FDCAN2_FDCAN_NDAT1_ND11_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_NDAT1_ND12          (0x1UL << 12) 
#define FDCAN2_FDCAN_NDAT1_ND12_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_NDAT1_ND13          (0x1UL << 13) 
#define FDCAN2_FDCAN_NDAT1_ND13_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_NDAT1_ND14          (0x1UL << 14) 
#define FDCAN2_FDCAN_NDAT1_ND14_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_NDAT1_ND15          (0x1UL << 15) 
#define FDCAN2_FDCAN_NDAT1_ND15_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_NDAT1_ND16          (0x1UL << 16) 
#define FDCAN2_FDCAN_NDAT1_ND16_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN2_FDCAN_NDAT1_ND17          (0x1UL << 17) 
#define FDCAN2_FDCAN_NDAT1_ND17_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN2_FDCAN_NDAT1_ND18          (0x1UL << 18) 
#define FDCAN2_FDCAN_NDAT1_ND18_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN2_FDCAN_NDAT1_ND19          (0x1UL << 19) 
#define FDCAN2_FDCAN_NDAT1_ND19_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN2_FDCAN_NDAT1_ND20          (0x1UL << 20) 
#define FDCAN2_FDCAN_NDAT1_ND20_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FDCAN2_FDCAN_NDAT1_ND21          (0x1UL << 21) 
#define FDCAN2_FDCAN_NDAT1_ND21_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN2_FDCAN_NDAT1_ND22          (0x1UL << 22) 
#define FDCAN2_FDCAN_NDAT1_ND22_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN2_FDCAN_NDAT1_ND23          (0x1UL << 23) 
#define FDCAN2_FDCAN_NDAT1_ND23_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN2_FDCAN_NDAT1_ND24          (0x1UL << 24) 
#define FDCAN2_FDCAN_NDAT1_ND24_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_NDAT1_ND25          (0x1UL << 25) 
#define FDCAN2_FDCAN_NDAT1_ND25_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_NDAT1_ND26          (0x1UL << 26) 
#define FDCAN2_FDCAN_NDAT1_ND26_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN2_FDCAN_NDAT1_ND27          (0x1UL << 27) 
#define FDCAN2_FDCAN_NDAT1_ND27_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN2_FDCAN_NDAT1_ND28          (0x1UL << 28) 
#define FDCAN2_FDCAN_NDAT1_ND28_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN2_FDCAN_NDAT1_ND29          (0x1UL << 29) 
#define FDCAN2_FDCAN_NDAT1_ND29_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN2_FDCAN_NDAT1_ND30          (0x1UL << 30) 
#define FDCAN2_FDCAN_NDAT1_ND30_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN2_FDCAN_NDAT1_ND31          (0x1UL << 31) 
#define FDCAN2_FDCAN_NDAT1_ND31_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN2_FDCAN_NDAT2_ND32          (0x1UL << 0) 
#define FDCAN2_FDCAN_NDAT2_ND32_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_NDAT2_ND33          (0x1UL << 1) 
#define FDCAN2_FDCAN_NDAT2_ND33_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_NDAT2_ND34          (0x1UL << 2) 
#define FDCAN2_FDCAN_NDAT2_ND34_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_NDAT2_ND35          (0x1UL << 3) 
#define FDCAN2_FDCAN_NDAT2_ND35_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_NDAT2_ND36          (0x1UL << 4) 
#define FDCAN2_FDCAN_NDAT2_ND36_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_NDAT2_ND37          (0x1UL << 5) 
#define FDCAN2_FDCAN_NDAT2_ND37_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_NDAT2_ND38          (0x1UL << 6) 
#define FDCAN2_FDCAN_NDAT2_ND38_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_NDAT2_ND39          (0x1UL << 7) 
#define FDCAN2_FDCAN_NDAT2_ND39_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_NDAT2_ND40          (0x1UL << 8) 
#define FDCAN2_FDCAN_NDAT2_ND40_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_NDAT2_ND41          (0x1UL << 9) 
#define FDCAN2_FDCAN_NDAT2_ND41_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_NDAT2_ND42          (0x1UL << 10) 
#define FDCAN2_FDCAN_NDAT2_ND42_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_NDAT2_ND43          (0x1UL << 11) 
#define FDCAN2_FDCAN_NDAT2_ND43_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_NDAT2_ND44          (0x1UL << 12) 
#define FDCAN2_FDCAN_NDAT2_ND44_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_NDAT2_ND45          (0x1UL << 13) 
#define FDCAN2_FDCAN_NDAT2_ND45_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_NDAT2_ND46          (0x1UL << 14) 
#define FDCAN2_FDCAN_NDAT2_ND46_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_NDAT2_ND47          (0x1UL << 15) 
#define FDCAN2_FDCAN_NDAT2_ND47_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_NDAT2_ND48          (0x1UL << 16) 
#define FDCAN2_FDCAN_NDAT2_ND48_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN2_FDCAN_NDAT2_ND49          (0x1UL << 17) 
#define FDCAN2_FDCAN_NDAT2_ND49_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN2_FDCAN_NDAT2_ND50          (0x1UL << 18) 
#define FDCAN2_FDCAN_NDAT2_ND50_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN2_FDCAN_NDAT2_ND51          (0x1UL << 19) 
#define FDCAN2_FDCAN_NDAT2_ND51_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define FDCAN2_FDCAN_NDAT2_ND52          (0x1UL << 20) 
#define FDCAN2_FDCAN_NDAT2_ND52_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define FDCAN2_FDCAN_NDAT2_ND53          (0x1UL << 21) 
#define FDCAN2_FDCAN_NDAT2_ND53_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN2_FDCAN_NDAT2_ND54          (0x1UL << 22) 
#define FDCAN2_FDCAN_NDAT2_ND54_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN2_FDCAN_NDAT2_ND55          (0x1UL << 23) 
#define FDCAN2_FDCAN_NDAT2_ND55_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN2_FDCAN_NDAT2_ND56          (0x1UL << 24) 
#define FDCAN2_FDCAN_NDAT2_ND56_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_NDAT2_ND57          (0x1UL << 25) 
#define FDCAN2_FDCAN_NDAT2_ND57_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_NDAT2_ND58          (0x1UL << 26) 
#define FDCAN2_FDCAN_NDAT2_ND58_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN2_FDCAN_NDAT2_ND59          (0x1UL << 27) 
#define FDCAN2_FDCAN_NDAT2_ND59_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN2_FDCAN_NDAT2_ND60          (0x1UL << 28) 
#define FDCAN2_FDCAN_NDAT2_ND60_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN2_FDCAN_NDAT2_ND61          (0x1UL << 29) 
#define FDCAN2_FDCAN_NDAT2_ND61_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN2_FDCAN_NDAT2_ND62          (0x1UL << 30) 
#define FDCAN2_FDCAN_NDAT2_ND62_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN2_FDCAN_NDAT2_ND63          (0x1UL << 31) 
#define FDCAN2_FDCAN_NDAT2_ND63_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN2_FDCAN_RXF0C_F0SA          (0x3FFFUL << 2) 
#define FDCAN2_FDCAN_RXF0C_F0SA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN2_FDCAN_RXF0C_F0S          (0xFFUL << 16) 
#define FDCAN2_FDCAN_RXF0C_F0S_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN2_FDCAN_RXF0C_F0WM          (0xFFUL << 24) 
#define FDCAN2_FDCAN_RXF0C_F0WM_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define FDCAN2_FDCAN_RXF0S_F0FL          (0x7FUL << 0) 
#define FDCAN2_FDCAN_RXF0S_F0FL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define FDCAN2_FDCAN_RXF0S_F0G          (0x3FUL << 8) 
#define FDCAN2_FDCAN_RXF0S_F0G_VAL(X) (((uint32_t)(X) & 0x3FUL) << 8)
#define FDCAN2_FDCAN_RXF0S_F0P          (0x3FUL << 16) 
#define FDCAN2_FDCAN_RXF0S_F0P_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define FDCAN2_FDCAN_RXF0S_F0F          (0x1UL << 24) 
#define FDCAN2_FDCAN_RXF0S_F0F_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_RXF0S_RF0L          (0x1UL << 25) 
#define FDCAN2_FDCAN_RXF0S_RF0L_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_RXF0A_FA01          (0x3FUL << 0) 
#define FDCAN2_FDCAN_RXF0A_FA01_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN2_FDCAN_RXBC_RBSA          (0x3FFFUL << 2) 
#define FDCAN2_FDCAN_RXBC_RBSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN2_FDCAN_RXF1C_F1SA          (0x3FFFUL << 2) 
#define FDCAN2_FDCAN_RXF1C_F1SA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN2_FDCAN_RXF1C_F1S          (0x7FUL << 16) 
#define FDCAN2_FDCAN_RXF1C_F1S_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN2_FDCAN_RXF1C_F1WM          (0x7FUL << 24) 
#define FDCAN2_FDCAN_RXF1C_F1WM_VAL(X) (((uint32_t)(X) & 0x7FUL) << 24)
#define FDCAN2_FDCAN_RXF1S_F1FL          (0x7FUL << 0) 
#define FDCAN2_FDCAN_RXF1S_F1FL_VAL(X) (((uint32_t)(X) & 0x7FUL) << 0)
#define FDCAN2_FDCAN_RXF1S_F1GI          (0x7FUL << 8) 
#define FDCAN2_FDCAN_RXF1S_F1GI_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN2_FDCAN_RXF1S_F1PI          (0x7FUL << 16) 
#define FDCAN2_FDCAN_RXF1S_F1PI_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN2_FDCAN_RXF1S_F1F          (0x1UL << 24) 
#define FDCAN2_FDCAN_RXF1S_F1F_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_RXF1S_RF1L          (0x1UL << 25) 
#define FDCAN2_FDCAN_RXF1S_RF1L_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_RXF1S_DMS          (0x3UL << 30) 
#define FDCAN2_FDCAN_RXF1S_DMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define FDCAN2_FDCAN_RXF1A_F1AI          (0x3FUL << 0) 
#define FDCAN2_FDCAN_RXF1A_F1AI_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN2_FDCAN_RXESC_F0DS          (0x7UL << 0) 
#define FDCAN2_FDCAN_RXESC_F0DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define FDCAN2_FDCAN_RXESC_F1DS          (0x7UL << 4) 
#define FDCAN2_FDCAN_RXESC_F1DS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define FDCAN2_FDCAN_RXESC_RBDS          (0x7UL << 8) 
#define FDCAN2_FDCAN_RXESC_RBDS_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define FDCAN2_FDCAN_TXBC_TBSA          (0x3FFFUL << 2) 
#define FDCAN2_FDCAN_TXBC_TBSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN2_FDCAN_TXBC_NDTB          (0x3FUL << 16) 
#define FDCAN2_FDCAN_TXBC_NDTB_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define FDCAN2_FDCAN_TXBC_TFQS          (0x3FUL << 24) 
#define FDCAN2_FDCAN_TXBC_TFQS_VAL(X) (((uint32_t)(X) & 0x3FUL) << 24)
#define FDCAN2_FDCAN_TXBC_TFQM          (0x1UL << 30) 
#define FDCAN2_FDCAN_TXBC_TFQM_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN2_FDCAN_TXFQS_TFFL          (0x3FUL << 0) 
#define FDCAN2_FDCAN_TXFQS_TFFL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN2_FDCAN_TXFQS_TFGI          (0x1FUL << 8) 
#define FDCAN2_FDCAN_TXFQS_TFGI_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define FDCAN2_FDCAN_TXFQS_TFQPI          (0x1FUL << 16) 
#define FDCAN2_FDCAN_TXFQS_TFQPI_VAL(X) (((uint32_t)(X) & 0x1FUL) << 16)
#define FDCAN2_FDCAN_TXFQS_TFQF          (0x1UL << 21) 
#define FDCAN2_FDCAN_TXFQS_TFQF_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define FDCAN2_FDCAN_TXESC_TBDS          (0x7UL << 0) 
#define FDCAN2_FDCAN_TXESC_TBDS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define FDCAN2_FDCAN_TXBRP_TRP          (0xFFFFFFFFUL << 0) 
#define FDCAN2_FDCAN_TXBRP_TRP_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN2_FDCAN_TXBAR_AR          (0xFFFFFFFFUL << 0) 
#define FDCAN2_FDCAN_TXBAR_AR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN2_FDCAN_TXBCR_CR          (0xFFFFFFFFUL << 0) 
#define FDCAN2_FDCAN_TXBCR_CR_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN2_FDCAN_TXBTO_TO          (0xFFFFFFFFUL << 0) 
#define FDCAN2_FDCAN_TXBTO_TO_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN2_FDCAN_TXBCF_CF          (0xFFFFFFFFUL << 0) 
#define FDCAN2_FDCAN_TXBCF_CF_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN2_FDCAN_TXBTIE_TIE          (0xFFFFFFFFUL << 0) 
#define FDCAN2_FDCAN_TXBTIE_TIE_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN2_FDCAN_TXBCIE_CF          (0xFFFFFFFFUL << 0) 
#define FDCAN2_FDCAN_TXBCIE_CF_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define FDCAN2_FDCAN_TXEFC_EFSA          (0x3FFFUL << 2) 
#define FDCAN2_FDCAN_TXEFC_EFSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN2_FDCAN_TXEFC_EFS          (0x3FUL << 16) 
#define FDCAN2_FDCAN_TXEFC_EFS_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define FDCAN2_FDCAN_TXEFC_EFWM          (0x3FUL << 24) 
#define FDCAN2_FDCAN_TXEFC_EFWM_VAL(X) (((uint32_t)(X) & 0x3FUL) << 24)
#define FDCAN2_FDCAN_TXEFS_EFFL          (0x3FUL << 0) 
#define FDCAN2_FDCAN_TXEFS_EFFL_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN2_FDCAN_TXEFS_EFGI          (0x1FUL << 8) 
#define FDCAN2_FDCAN_TXEFS_EFGI_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define FDCAN2_FDCAN_TXEFS_EFF          (0x1UL << 24) 
#define FDCAN2_FDCAN_TXEFS_EFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_TXEFS_TEFL          (0x1UL << 25) 
#define FDCAN2_FDCAN_TXEFS_TEFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_TXEFA_EFAI          (0x1FUL << 0) 
#define FDCAN2_FDCAN_TXEFA_EFAI_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define FDCAN2_FDCAN_TTTMC_TMSA          (0x3FFFUL << 2) 
#define FDCAN2_FDCAN_TTTMC_TMSA_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 2)
#define FDCAN2_FDCAN_TTTMC_TME          (0x7FUL << 16) 
#define FDCAN2_FDCAN_TTTMC_TME_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN2_FDCAN_TTRMC_RID          (0x1FFFFFFFUL << 0) 
#define FDCAN2_FDCAN_TTRMC_RID_VAL(X) (((uint32_t)(X) & 0x1FFFFFFFUL) << 0)
#define FDCAN2_FDCAN_TTRMC_XTD          (0x1UL << 30) 
#define FDCAN2_FDCAN_TTRMC_XTD_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN2_FDCAN_TTRMC_RMPS          (0x1UL << 31) 
#define FDCAN2_FDCAN_TTRMC_RMPS_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN2_FDCAN_TTOCF_OM          (0x3UL << 0) 
#define FDCAN2_FDCAN_TTOCF_OM_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FDCAN2_FDCAN_TTOCF_GEN          (0x1UL << 3) 
#define FDCAN2_FDCAN_TTOCF_GEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_TTOCF_TM          (0x1UL << 4) 
#define FDCAN2_FDCAN_TTOCF_TM_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_TTOCF_LDSDL          (0x7UL << 5) 
#define FDCAN2_FDCAN_TTOCF_LDSDL_VAL(X) (((uint32_t)(X) & 0x7UL) << 5)
#define FDCAN2_FDCAN_TTOCF_IRTO          (0x7FUL << 8) 
#define FDCAN2_FDCAN_TTOCF_IRTO_VAL(X) (((uint32_t)(X) & 0x7FUL) << 8)
#define FDCAN2_FDCAN_TTOCF_EECS          (0x1UL << 15) 
#define FDCAN2_FDCAN_TTOCF_EECS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_TTOCF_AWL          (0xFFUL << 16) 
#define FDCAN2_FDCAN_TTOCF_AWL_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define FDCAN2_FDCAN_TTOCF_EGTF          (0x1UL << 24) 
#define FDCAN2_FDCAN_TTOCF_EGTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FDCAN2_FDCAN_TTOCF_ECC          (0x1UL << 25) 
#define FDCAN2_FDCAN_TTOCF_ECC_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FDCAN2_FDCAN_TTOCF_EVTP          (0x1UL << 26) 
#define FDCAN2_FDCAN_TTOCF_EVTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FDCAN2_FDCAN_TTMLM_CCM          (0x3FUL << 0) 
#define FDCAN2_FDCAN_TTMLM_CCM_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN2_FDCAN_TTMLM_CSS          (0x3UL << 6) 
#define FDCAN2_FDCAN_TTMLM_CSS_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define FDCAN2_FDCAN_TTMLM_TXEW          (0xFUL << 8) 
#define FDCAN2_FDCAN_TTMLM_TXEW_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define FDCAN2_FDCAN_TTMLM_ENTT          (0xFFFUL << 16) 
#define FDCAN2_FDCAN_TTMLM_ENTT_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 16)
#define FDCAN2_FDCAN_TURCF_NCL          (0xFFFFUL << 0) 
#define FDCAN2_FDCAN_TURCF_NCL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN2_FDCAN_TURCF_DC          (0x3FFFUL << 16) 
#define FDCAN2_FDCAN_TURCF_DC_VAL(X) (((uint32_t)(X) & 0x3FFFUL) << 16)
#define FDCAN2_FDCAN_TURCF_ELT          (0x1UL << 31) 
#define FDCAN2_FDCAN_TURCF_ELT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN2_FDCAN_TTOCN_SGT          (0x1UL << 0) 
#define FDCAN2_FDCAN_TTOCN_SGT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_TTOCN_ECS          (0x1UL << 1) 
#define FDCAN2_FDCAN_TTOCN_ECS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_TTOCN_SWP          (0x1UL << 2) 
#define FDCAN2_FDCAN_TTOCN_SWP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_TTOCN_SWS          (0x3UL << 3) 
#define FDCAN2_FDCAN_TTOCN_SWS_VAL(X) (((uint32_t)(X) & 0x3UL) << 3)
#define FDCAN2_FDCAN_TTOCN_RTIE          (0x1UL << 5) 
#define FDCAN2_FDCAN_TTOCN_RTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_TTOCN_TMC          (0x3UL << 6) 
#define FDCAN2_FDCAN_TTOCN_TMC_VAL(X) (((uint32_t)(X) & 0x3UL) << 6)
#define FDCAN2_FDCAN_TTOCN_TTIE          (0x1UL << 8) 
#define FDCAN2_FDCAN_TTOCN_TTIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_TTOCN_GCS          (0x1UL << 9) 
#define FDCAN2_FDCAN_TTOCN_GCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_TTOCN_FGP          (0x1UL << 10) 
#define FDCAN2_FDCAN_TTOCN_FGP_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_TTOCN_TMG          (0x1UL << 11) 
#define FDCAN2_FDCAN_TTOCN_TMG_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_TTOCN_NIG          (0x1UL << 12) 
#define FDCAN2_FDCAN_TTOCN_NIG_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_TTOCN_ESCN          (0x1UL << 13) 
#define FDCAN2_FDCAN_TTOCN_ESCN_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_TTOCN_LCKC          (0x1UL << 15) 
#define FDCAN2_FDCAN_TTOCN_LCKC_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_CAN_TTGTP_NCL          (0xFFFFUL << 0) 
#define FDCAN2_CAN_TTGTP_NCL_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN2_CAN_TTGTP_CTP          (0xFFFFUL << 16) 
#define FDCAN2_CAN_TTGTP_CTP_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define FDCAN2_FDCAN_TTTMK_TM          (0xFFFFUL << 0) 
#define FDCAN2_FDCAN_TTTMK_TM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN2_FDCAN_TTTMK_TICC          (0x7FUL << 16) 
#define FDCAN2_FDCAN_TTTMK_TICC_VAL(X) (((uint32_t)(X) & 0x7FUL) << 16)
#define FDCAN2_FDCAN_TTTMK_LCKM          (0x1UL << 31) 
#define FDCAN2_FDCAN_TTTMK_LCKM_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN2_FDCAN_TTIR_SBC          (0x1UL << 0) 
#define FDCAN2_FDCAN_TTIR_SBC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_TTIR_SMC          (0x1UL << 1) 
#define FDCAN2_FDCAN_TTIR_SMC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_TTIR_CSM          (0x1UL << 2) 
#define FDCAN2_FDCAN_TTIR_CSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_TTIR_SOG          (0x1UL << 3) 
#define FDCAN2_FDCAN_TTIR_SOG_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_TTIR_RTMI          (0x1UL << 4) 
#define FDCAN2_FDCAN_TTIR_RTMI_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_TTIR_TTMI          (0x1UL << 5) 
#define FDCAN2_FDCAN_TTIR_TTMI_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_TTIR_SWE          (0x1UL << 6) 
#define FDCAN2_FDCAN_TTIR_SWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_TTIR_GTW          (0x1UL << 7) 
#define FDCAN2_FDCAN_TTIR_GTW_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_TTIR_GTD          (0x1UL << 8) 
#define FDCAN2_FDCAN_TTIR_GTD_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_TTIR_GTE          (0x1UL << 9) 
#define FDCAN2_FDCAN_TTIR_GTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_TTIR_TXU          (0x1UL << 10) 
#define FDCAN2_FDCAN_TTIR_TXU_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_TTIR_TXO          (0x1UL << 11) 
#define FDCAN2_FDCAN_TTIR_TXO_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_TTIR_SE1          (0x1UL << 12) 
#define FDCAN2_FDCAN_TTIR_SE1_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_TTIR_SE2          (0x1UL << 13) 
#define FDCAN2_FDCAN_TTIR_SE2_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_TTIR_ELC          (0x1UL << 14) 
#define FDCAN2_FDCAN_TTIR_ELC_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_TTIR_IWTG          (0x1UL << 15) 
#define FDCAN2_FDCAN_TTIR_IWTG_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_TTIR_WT          (0x1UL << 16) 
#define FDCAN2_FDCAN_TTIR_WT_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN2_FDCAN_TTIR_AW          (0x1UL << 17) 
#define FDCAN2_FDCAN_TTIR_AW_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN2_FDCAN_TTIR_CER          (0x1UL << 18) 
#define FDCAN2_FDCAN_TTIR_CER_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN2_FDCAN_TTIE_SBCE          (0x1UL << 0) 
#define FDCAN2_FDCAN_TTIE_SBCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_TTIE_SMCE          (0x1UL << 1) 
#define FDCAN2_FDCAN_TTIE_SMCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_TTIE_CSME          (0x1UL << 2) 
#define FDCAN2_FDCAN_TTIE_CSME_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_TTIE_SOGE          (0x1UL << 3) 
#define FDCAN2_FDCAN_TTIE_SOGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_TTIE_RTMIE          (0x1UL << 4) 
#define FDCAN2_FDCAN_TTIE_RTMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_TTIE_TTMIE          (0x1UL << 5) 
#define FDCAN2_FDCAN_TTIE_TTMIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_TTIE_SWEE          (0x1UL << 6) 
#define FDCAN2_FDCAN_TTIE_SWEE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_TTIE_GTWE          (0x1UL << 7) 
#define FDCAN2_FDCAN_TTIE_GTWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_TTIE_GTDE          (0x1UL << 8) 
#define FDCAN2_FDCAN_TTIE_GTDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_TTIE_GTEE          (0x1UL << 9) 
#define FDCAN2_FDCAN_TTIE_GTEE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_TTIE_TXUE          (0x1UL << 10) 
#define FDCAN2_FDCAN_TTIE_TXUE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_TTIE_TXOE          (0x1UL << 11) 
#define FDCAN2_FDCAN_TTIE_TXOE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_TTIE_SE1E          (0x1UL << 12) 
#define FDCAN2_FDCAN_TTIE_SE1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_TTIE_SE2E          (0x1UL << 13) 
#define FDCAN2_FDCAN_TTIE_SE2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_TTIE_ELCE          (0x1UL << 14) 
#define FDCAN2_FDCAN_TTIE_ELCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_TTIE_IWTGE          (0x1UL << 15) 
#define FDCAN2_FDCAN_TTIE_IWTGE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_TTIE_WTE          (0x1UL << 16) 
#define FDCAN2_FDCAN_TTIE_WTE_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN2_FDCAN_TTIE_AWE          (0x1UL << 17) 
#define FDCAN2_FDCAN_TTIE_AWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN2_FDCAN_TTIE_CERE          (0x1UL << 18) 
#define FDCAN2_FDCAN_TTIE_CERE_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN2_FDCAN_TTILS_SBCL          (0x1UL << 0) 
#define FDCAN2_FDCAN_TTILS_SBCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FDCAN2_FDCAN_TTILS_SMCL          (0x1UL << 1) 
#define FDCAN2_FDCAN_TTILS_SMCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FDCAN2_FDCAN_TTILS_CSML          (0x1UL << 2) 
#define FDCAN2_FDCAN_TTILS_CSML_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FDCAN2_FDCAN_TTILS_SOGL          (0x1UL << 3) 
#define FDCAN2_FDCAN_TTILS_SOGL_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FDCAN2_FDCAN_TTILS_RTMIL          (0x1UL << 4) 
#define FDCAN2_FDCAN_TTILS_RTMIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FDCAN2_FDCAN_TTILS_TTMIL          (0x1UL << 5) 
#define FDCAN2_FDCAN_TTILS_TTMIL_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FDCAN2_FDCAN_TTILS_SWEL          (0x1UL << 6) 
#define FDCAN2_FDCAN_TTILS_SWEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_TTILS_GTWL          (0x1UL << 7) 
#define FDCAN2_FDCAN_TTILS_GTWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_TTILS_GTDL          (0x1UL << 8) 
#define FDCAN2_FDCAN_TTILS_GTDL_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FDCAN2_FDCAN_TTILS_GTEL          (0x1UL << 9) 
#define FDCAN2_FDCAN_TTILS_GTEL_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define FDCAN2_FDCAN_TTILS_TXUL          (0x1UL << 10) 
#define FDCAN2_FDCAN_TTILS_TXUL_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define FDCAN2_FDCAN_TTILS_TXOL          (0x1UL << 11) 
#define FDCAN2_FDCAN_TTILS_TXOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define FDCAN2_FDCAN_TTILS_SE1L          (0x1UL << 12) 
#define FDCAN2_FDCAN_TTILS_SE1L_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define FDCAN2_FDCAN_TTILS_SE2L          (0x1UL << 13) 
#define FDCAN2_FDCAN_TTILS_SE2L_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define FDCAN2_FDCAN_TTILS_ELCL          (0x1UL << 14) 
#define FDCAN2_FDCAN_TTILS_ELCL_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define FDCAN2_FDCAN_TTILS_IWTGL          (0x1UL << 15) 
#define FDCAN2_FDCAN_TTILS_IWTGL_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define FDCAN2_FDCAN_TTILS_WTL          (0x1UL << 16) 
#define FDCAN2_FDCAN_TTILS_WTL_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define FDCAN2_FDCAN_TTILS_AWL          (0x1UL << 17) 
#define FDCAN2_FDCAN_TTILS_AWL_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define FDCAN2_FDCAN_TTILS_CERL          (0x1UL << 18) 
#define FDCAN2_FDCAN_TTILS_CERL_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define FDCAN2_FDCAN_TTOST_EL          (0x3UL << 0) 
#define FDCAN2_FDCAN_TTOST_EL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FDCAN2_FDCAN_TTOST_MS          (0x3UL << 2) 
#define FDCAN2_FDCAN_TTOST_MS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define FDCAN2_FDCAN_TTOST_SYS          (0x3UL << 4) 
#define FDCAN2_FDCAN_TTOST_SYS_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)
#define FDCAN2_FDCAN_TTOST_GTP          (0x1UL << 6) 
#define FDCAN2_FDCAN_TTOST_GTP_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FDCAN2_FDCAN_TTOST_QCS          (0x1UL << 7) 
#define FDCAN2_FDCAN_TTOST_QCS_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FDCAN2_FDCAN_TTOST_RTO          (0xFFUL << 8) 
#define FDCAN2_FDCAN_TTOST_RTO_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define FDCAN2_FDCAN_TTOST_WGTD          (0x1UL << 22) 
#define FDCAN2_FDCAN_TTOST_WGTD_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define FDCAN2_FDCAN_TTOST_GFI          (0x1UL << 23) 
#define FDCAN2_FDCAN_TTOST_GFI_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define FDCAN2_FDCAN_TTOST_TMP          (0x7UL << 24) 
#define FDCAN2_FDCAN_TTOST_TMP_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define FDCAN2_FDCAN_TTOST_GSI          (0x1UL << 27) 
#define FDCAN2_FDCAN_TTOST_GSI_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define FDCAN2_FDCAN_TTOST_WFE          (0x1UL << 28) 
#define FDCAN2_FDCAN_TTOST_WFE_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FDCAN2_FDCAN_TTOST_AWE          (0x1UL << 29) 
#define FDCAN2_FDCAN_TTOST_AWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FDCAN2_FDCAN_TTOST_WECS          (0x1UL << 30) 
#define FDCAN2_FDCAN_TTOST_WECS_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FDCAN2_FDCAN_TTOST_SPL          (0x1UL << 31) 
#define FDCAN2_FDCAN_TTOST_SPL_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FDCAN2_FDCAN_TURNA_NAV          (0x3FFFFUL << 0) 
#define FDCAN2_FDCAN_TURNA_NAV_VAL(X) (((uint32_t)(X) & 0x3FFFFUL) << 0)
#define FDCAN2_FDCAN_TTLGT_LT          (0xFFFFUL << 0) 
#define FDCAN2_FDCAN_TTLGT_LT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN2_FDCAN_TTLGT_GT          (0xFFFFUL << 16) 
#define FDCAN2_FDCAN_TTLGT_GT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define FDCAN2_FDCAN_TTCTC_CT          (0xFFFFUL << 0) 
#define FDCAN2_FDCAN_TTCTC_CT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN2_FDCAN_TTCTC_CC          (0x3FUL << 16) 
#define FDCAN2_FDCAN_TTCTC_CC_VAL(X) (((uint32_t)(X) & 0x3FUL) << 16)
#define FDCAN2_FDCAN_TTCPT_CT          (0x3FUL << 0) 
#define FDCAN2_FDCAN_TTCPT_CT_VAL(X) (((uint32_t)(X) & 0x3FUL) << 0)
#define FDCAN2_FDCAN_TTCPT_SWV          (0xFFFFUL << 16) 
#define FDCAN2_FDCAN_TTCPT_SWV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define FDCAN2_FDCAN_TTCSM_CSM          (0xFFFFUL << 0) 
#define FDCAN2_FDCAN_TTCSM_CSM_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define FDCAN2_FDCAN_TTTS_SWTDEL          (0x3UL << 0) 
#define FDCAN2_FDCAN_TTTS_SWTDEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define FDCAN2_FDCAN_TTTS_EVTSEL          (0x3UL << 4) 
#define FDCAN2_FDCAN_TTTS_EVTSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 4)

#define FDCAN2  ((struct FDCAN2*)(0x4000A400UL))



struct CAN_CCU {
  volatile uint32_t CREL;
  volatile uint32_t CCFG;
  volatile uint32_t CSTAT;
  volatile uint32_t CWD;
  volatile uint32_t IR;
  volatile uint32_t IE;
};
#define CAN_CCU_CREL_DAY          (0xFFUL << 0) 
#define CAN_CCU_CREL_DAY_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define CAN_CCU_CREL_MON          (0xFFUL << 8) 
#define CAN_CCU_CREL_MON_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define CAN_CCU_CREL_YEAR          (0xFUL << 16) 
#define CAN_CCU_CREL_YEAR_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define CAN_CCU_CREL_SUBSTEP          (0xFUL << 20) 
#define CAN_CCU_CREL_SUBSTEP_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define CAN_CCU_CREL_STEP          (0xFUL << 24) 
#define CAN_CCU_CREL_STEP_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define CAN_CCU_CREL_REL          (0xFUL << 28) 
#define CAN_CCU_CREL_REL_VAL(X) (((uint32_t)(X) & 0xFUL) << 28)
#define CAN_CCU_CCFG_TQBT          (0x1FUL << 0) 
#define CAN_CCU_CCFG_TQBT_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define CAN_CCU_CCFG_BCC          (0x1UL << 6) 
#define CAN_CCU_CCFG_BCC_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define CAN_CCU_CCFG_CFL          (0x1UL << 7) 
#define CAN_CCU_CCFG_CFL_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define CAN_CCU_CCFG_OCPM          (0xFFUL << 8) 
#define CAN_CCU_CCFG_OCPM_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define CAN_CCU_CCFG_CDIV          (0xFUL << 16) 
#define CAN_CCU_CCFG_CDIV_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define CAN_CCU_CCFG_SWR          (0x1UL << 31) 
#define CAN_CCU_CCFG_SWR_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define CAN_CCU_CSTAT_OCPC          (0x3FFFFUL << 0) 
#define CAN_CCU_CSTAT_OCPC_VAL(X) (((uint32_t)(X) & 0x3FFFFUL) << 0)
#define CAN_CCU_CSTAT_TQC          (0x7FFUL << 18) 
#define CAN_CCU_CSTAT_TQC_VAL(X) (((uint32_t)(X) & 0x7FFUL) << 18)
#define CAN_CCU_CSTAT_CALS          (0x3UL << 30) 
#define CAN_CCU_CSTAT_CALS_VAL(X) (((uint32_t)(X) & 0x3UL) << 30)
#define CAN_CCU_CWD_WDC          (0xFFFFUL << 0) 
#define CAN_CCU_CWD_WDC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define CAN_CCU_CWD_WDV          (0xFFFFUL << 16) 
#define CAN_CCU_CWD_WDV_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define CAN_CCU_IR_CWE          (0x1UL << 0) 
#define CAN_CCU_IR_CWE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CAN_CCU_IR_CSC          (0x1UL << 1) 
#define CAN_CCU_IR_CSC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define CAN_CCU_IE_CWEE          (0x1UL << 0) 
#define CAN_CCU_IE_CWEE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define CAN_CCU_IE_CSCE          (0x1UL << 1) 
#define CAN_CCU_IE_CSCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)

#define CAN_CCU  ((struct CAN_CCU*)(0x4000A800UL))



struct MDIOS {
  volatile uint32_t CR;
  volatile const uint32_t WRFR;
  volatile uint32_t CWRFR;
  volatile const uint32_t RDFR;
  volatile uint32_t CRDFR;
  volatile const uint32_t SR;
  volatile uint32_t CLRFR;
  volatile const uint32_t DINR0;
  volatile const uint32_t DINR1;
  volatile const uint32_t DINR2;
  volatile const uint32_t DINR3;
  volatile const uint32_t DINR4;
  volatile const uint32_t DINR5;
  volatile const uint32_t DINR6;
  volatile const uint32_t DINR7;
  volatile const uint32_t DINR8;
  volatile const uint32_t DINR9;
  volatile const uint32_t DINR10;
  volatile const uint32_t DINR11;
  volatile const uint32_t DINR12;
  volatile const uint32_t DINR13;
  volatile const uint32_t DINR14;
  volatile const uint32_t DINR15;
  volatile const uint32_t DINR16;
  volatile const uint32_t DINR17;
  volatile const uint32_t DINR18;
  volatile const uint32_t DINR19;
  volatile const uint32_t DINR20;
  volatile const uint32_t DINR21;
  volatile const uint32_t DINR22;
  volatile const uint32_t DINR23;
  volatile const uint32_t DINR24;
  volatile const uint32_t DINR25;
  volatile const uint32_t DINR26;
  volatile const uint32_t DINR27;
  volatile const uint32_t DINR28;
  volatile const uint32_t DINR29;
  volatile const uint32_t DINR30;
  volatile const uint32_t DINR31;
  volatile uint32_t DOUTR0;
  volatile uint32_t DOUTR1;
  volatile uint32_t DOUTR2;
  volatile uint32_t DOUTR3;
  volatile uint32_t DOUTR4;
  volatile uint32_t DOUTR5;
  volatile uint32_t DOUTR6;
  volatile uint32_t DOUTR7;
  volatile uint32_t DOUTR8;
  volatile uint32_t DOUTR9;
  volatile uint32_t DOUTR10;
  volatile uint32_t DOUTR11;
  volatile uint32_t DOUTR12;
  volatile uint32_t DOUTR13;
  volatile uint32_t DOUTR14;
  volatile uint32_t DOUTR15;
  volatile uint32_t DOUTR16;
  volatile uint32_t DOUTR17;
  volatile uint32_t DOUTR18;
  volatile uint32_t DOUTR19;
  volatile uint32_t DOUTR20;
  volatile uint32_t DOUTR21;
  volatile uint32_t DOUTR22;
  volatile uint32_t DOUTR23;
  volatile uint32_t DOUTR24;
  volatile uint32_t DOUTR25;
  volatile uint32_t DOUTR26;
  volatile uint32_t DOUTR27;
  volatile uint32_t DOUTR28;
  volatile uint32_t DOUTR29;
  volatile uint32_t DOUTR30;
  volatile uint32_t DOUTR31;
};
#define MDIOS_CR_EN          (0x1UL << 0) 
#define MDIOS_CR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDIOS_CR_WRIE          (0x1UL << 1) 
#define MDIOS_CR_WRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDIOS_CR_RDIE          (0x1UL << 2) 
#define MDIOS_CR_RDIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDIOS_CR_EIE          (0x1UL << 3) 
#define MDIOS_CR_EIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define MDIOS_CR_DPC          (0x1UL << 7) 
#define MDIOS_CR_DPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define MDIOS_CR_PORT_ADDRESS          (0x1FUL << 8) 
#define MDIOS_CR_PORT_ADDRESS_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define MDIOS_WRFR_WRF          (0xFFFFFFFFUL << 0) 
#define MDIOS_WRFR_WRF_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDIOS_CWRFR_CWRF          (0xFFFFFFFFUL << 0) 
#define MDIOS_CWRFR_CWRF_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDIOS_RDFR_RDF          (0xFFFFFFFFUL << 0) 
#define MDIOS_RDFR_RDF_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDIOS_CRDFR_CRDF          (0xFFFFFFFFUL << 0) 
#define MDIOS_CRDFR_CRDF_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define MDIOS_SR_PERF          (0x1UL << 0) 
#define MDIOS_SR_PERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDIOS_SR_SERF          (0x1UL << 1) 
#define MDIOS_SR_SERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDIOS_SR_TERF          (0x1UL << 2) 
#define MDIOS_SR_TERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDIOS_CLRFR_CPERF          (0x1UL << 0) 
#define MDIOS_CLRFR_CPERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MDIOS_CLRFR_CSERF          (0x1UL << 1) 
#define MDIOS_CLRFR_CSERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MDIOS_CLRFR_CTERF          (0x1UL << 2) 
#define MDIOS_CLRFR_CTERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MDIOS_DINR0_DIN0          (0xFFFFUL << 0) 
#define MDIOS_DINR0_DIN0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR1_DIN1          (0xFFFFUL << 0) 
#define MDIOS_DINR1_DIN1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR2_DIN2          (0xFFFFUL << 0) 
#define MDIOS_DINR2_DIN2_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR3_DIN3          (0xFFFFUL << 0) 
#define MDIOS_DINR3_DIN3_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR4_DIN4          (0xFFFFUL << 0) 
#define MDIOS_DINR4_DIN4_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR5_DIN5          (0xFFFFUL << 0) 
#define MDIOS_DINR5_DIN5_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR6_DIN6          (0xFFFFUL << 0) 
#define MDIOS_DINR6_DIN6_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR7_DIN7          (0xFFFFUL << 0) 
#define MDIOS_DINR7_DIN7_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR8_DIN8          (0xFFFFUL << 0) 
#define MDIOS_DINR8_DIN8_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR9_DIN9          (0xFFFFUL << 0) 
#define MDIOS_DINR9_DIN9_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR10_DIN10          (0xFFFFUL << 0) 
#define MDIOS_DINR10_DIN10_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR11_DIN11          (0xFFFFUL << 0) 
#define MDIOS_DINR11_DIN11_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR12_DIN12          (0xFFFFUL << 0) 
#define MDIOS_DINR12_DIN12_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR13_DIN13          (0xFFFFUL << 0) 
#define MDIOS_DINR13_DIN13_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR14_DIN14          (0xFFFFUL << 0) 
#define MDIOS_DINR14_DIN14_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR15_DIN15          (0xFFFFUL << 0) 
#define MDIOS_DINR15_DIN15_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR16_DIN16          (0xFFFFUL << 0) 
#define MDIOS_DINR16_DIN16_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR17_DIN17          (0xFFFFUL << 0) 
#define MDIOS_DINR17_DIN17_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR18_DIN18          (0xFFFFUL << 0) 
#define MDIOS_DINR18_DIN18_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR19_DIN19          (0xFFFFUL << 0) 
#define MDIOS_DINR19_DIN19_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR20_DIN20          (0xFFFFUL << 0) 
#define MDIOS_DINR20_DIN20_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR21_DIN21          (0xFFFFUL << 0) 
#define MDIOS_DINR21_DIN21_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR22_DIN22          (0xFFFFUL << 0) 
#define MDIOS_DINR22_DIN22_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR23_DIN23          (0xFFFFUL << 0) 
#define MDIOS_DINR23_DIN23_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR24_DIN24          (0xFFFFUL << 0) 
#define MDIOS_DINR24_DIN24_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR25_DIN25          (0xFFFFUL << 0) 
#define MDIOS_DINR25_DIN25_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR26_DIN26          (0xFFFFUL << 0) 
#define MDIOS_DINR26_DIN26_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR27_DIN27          (0xFFFFUL << 0) 
#define MDIOS_DINR27_DIN27_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR28_DIN28          (0xFFFFUL << 0) 
#define MDIOS_DINR28_DIN28_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR29_DIN29          (0xFFFFUL << 0) 
#define MDIOS_DINR29_DIN29_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR30_DIN30          (0xFFFFUL << 0) 
#define MDIOS_DINR30_DIN30_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DINR31_DIN31          (0xFFFFUL << 0) 
#define MDIOS_DINR31_DIN31_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR0_DOUT0          (0xFFFFUL << 0) 
#define MDIOS_DOUTR0_DOUT0_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR1_DOUT1          (0xFFFFUL << 0) 
#define MDIOS_DOUTR1_DOUT1_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR2_DOUT2          (0xFFFFUL << 0) 
#define MDIOS_DOUTR2_DOUT2_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR3_DOUT3          (0xFFFFUL << 0) 
#define MDIOS_DOUTR3_DOUT3_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR4_DOUT4          (0xFFFFUL << 0) 
#define MDIOS_DOUTR4_DOUT4_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR5_DOUT5          (0xFFFFUL << 0) 
#define MDIOS_DOUTR5_DOUT5_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR6_DOUT6          (0xFFFFUL << 0) 
#define MDIOS_DOUTR6_DOUT6_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR7_DOUT7          (0xFFFFUL << 0) 
#define MDIOS_DOUTR7_DOUT7_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR8_DOUT8          (0xFFFFUL << 0) 
#define MDIOS_DOUTR8_DOUT8_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR9_DOUT9          (0xFFFFUL << 0) 
#define MDIOS_DOUTR9_DOUT9_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR10_DOUT10          (0xFFFFUL << 0) 
#define MDIOS_DOUTR10_DOUT10_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR11_DOUT11          (0xFFFFUL << 0) 
#define MDIOS_DOUTR11_DOUT11_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR12_DOUT12          (0xFFFFUL << 0) 
#define MDIOS_DOUTR12_DOUT12_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR13_DOUT13          (0xFFFFUL << 0) 
#define MDIOS_DOUTR13_DOUT13_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR14_DOUT14          (0xFFFFUL << 0) 
#define MDIOS_DOUTR14_DOUT14_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR15_DOUT15          (0xFFFFUL << 0) 
#define MDIOS_DOUTR15_DOUT15_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR16_DOUT16          (0xFFFFUL << 0) 
#define MDIOS_DOUTR16_DOUT16_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR17_DOUT17          (0xFFFFUL << 0) 
#define MDIOS_DOUTR17_DOUT17_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR18_DOUT18          (0xFFFFUL << 0) 
#define MDIOS_DOUTR18_DOUT18_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR19_DOUT19          (0xFFFFUL << 0) 
#define MDIOS_DOUTR19_DOUT19_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR20_DOUT20          (0xFFFFUL << 0) 
#define MDIOS_DOUTR20_DOUT20_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR21_DOUT21          (0xFFFFUL << 0) 
#define MDIOS_DOUTR21_DOUT21_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR22_DOUT22          (0xFFFFUL << 0) 
#define MDIOS_DOUTR22_DOUT22_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR23_DOUT23          (0xFFFFUL << 0) 
#define MDIOS_DOUTR23_DOUT23_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR24_DOUT24          (0xFFFFUL << 0) 
#define MDIOS_DOUTR24_DOUT24_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR25_DOUT25          (0xFFFFUL << 0) 
#define MDIOS_DOUTR25_DOUT25_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR26_DOUT26          (0xFFFFUL << 0) 
#define MDIOS_DOUTR26_DOUT26_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR27_DOUT27          (0xFFFFUL << 0) 
#define MDIOS_DOUTR27_DOUT27_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR28_DOUT28          (0xFFFFUL << 0) 
#define MDIOS_DOUTR28_DOUT28_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR29_DOUT29          (0xFFFFUL << 0) 
#define MDIOS_DOUTR29_DOUT29_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR30_DOUT30          (0xFFFFUL << 0) 
#define MDIOS_DOUTR30_DOUT30_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define MDIOS_DOUTR31_DOUT31          (0xFFFFUL << 0) 
#define MDIOS_DOUTR31_DOUT31_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)

#define MDIOS  ((struct MDIOS*)(0x40009400UL))



struct OPAMP {
  volatile uint32_t OPAMP1_CSR;
  volatile uint32_t OPAMP1_OTR;
  volatile uint32_t OPAMP1_HSOTR;
  volatile const uint32_t RESERVED_12;
  volatile uint32_t OPAMP2_CSR;
  volatile uint32_t OPAMP2_OTR;
  volatile uint32_t OPAMP2_HSOTR;
};
#define OPAMP_OPAMP1_CSR_OPAEN          (0x1UL << 0) 
#define OPAMP_OPAMP1_CSR_OPAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OPAMP_OPAMP1_CSR_FORCE_VP          (0x1UL << 1) 
#define OPAMP_OPAMP1_CSR_FORCE_VP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OPAMP_OPAMP1_CSR_VP_SEL          (0x3UL << 2) 
#define OPAMP_OPAMP1_CSR_VP_SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define OPAMP_OPAMP1_CSR_VM_SEL          (0x3UL << 5) 
#define OPAMP_OPAMP1_CSR_VM_SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define OPAMP_OPAMP1_CSR_OPAHSM          (0x1UL << 8) 
#define OPAMP_OPAMP1_CSR_OPAHSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OPAMP_OPAMP1_CSR_CALON          (0x1UL << 11) 
#define OPAMP_OPAMP1_CSR_CALON_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OPAMP_OPAMP1_CSR_CALSEL          (0x3UL << 12) 
#define OPAMP_OPAMP1_CSR_CALSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define OPAMP_OPAMP1_CSR_PGA_GAIN          (0xFUL << 14) 
#define OPAMP_OPAMP1_CSR_PGA_GAIN_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define OPAMP_OPAMP1_CSR_USERTRIM          (0x1UL << 18) 
#define OPAMP_OPAMP1_CSR_USERTRIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OPAMP_OPAMP1_CSR_TSTREF          (0x1UL << 29) 
#define OPAMP_OPAMP1_CSR_TSTREF_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OPAMP_OPAMP1_CSR_CALOUT          (0x1UL << 30) 
#define OPAMP_OPAMP1_CSR_CALOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OPAMP_OPAMP1_OTR_TRIMOFFSETN          (0x1FUL << 0) 
#define OPAMP_OPAMP1_OTR_TRIMOFFSETN_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define OPAMP_OPAMP1_OTR_TRIMOFFSETP          (0x1FUL << 8) 
#define OPAMP_OPAMP1_OTR_TRIMOFFSETP_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define OPAMP_OPAMP1_HSOTR_TRIMLPOFFSETN          (0x1FUL << 0) 
#define OPAMP_OPAMP1_HSOTR_TRIMLPOFFSETN_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define OPAMP_OPAMP1_HSOTR_TRIMLPOFFSETP          (0x1FUL << 8) 
#define OPAMP_OPAMP1_HSOTR_TRIMLPOFFSETP_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define OPAMP_OPAMP2_CSR_OPAEN          (0x1UL << 0) 
#define OPAMP_OPAMP2_CSR_OPAEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define OPAMP_OPAMP2_CSR_FORCE_VP          (0x1UL << 1) 
#define OPAMP_OPAMP2_CSR_FORCE_VP_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define OPAMP_OPAMP2_CSR_VM_SEL          (0x3UL << 5) 
#define OPAMP_OPAMP2_CSR_VM_SEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define OPAMP_OPAMP2_CSR_OPAHSM          (0x1UL << 8) 
#define OPAMP_OPAMP2_CSR_OPAHSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define OPAMP_OPAMP2_CSR_CALON          (0x1UL << 11) 
#define OPAMP_OPAMP2_CSR_CALON_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define OPAMP_OPAMP2_CSR_CALSEL          (0x3UL << 12) 
#define OPAMP_OPAMP2_CSR_CALSEL_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define OPAMP_OPAMP2_CSR_PGA_GAIN          (0xFUL << 14) 
#define OPAMP_OPAMP2_CSR_PGA_GAIN_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define OPAMP_OPAMP2_CSR_USERTRIM          (0x1UL << 18) 
#define OPAMP_OPAMP2_CSR_USERTRIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define OPAMP_OPAMP2_CSR_TSTREF          (0x1UL << 29) 
#define OPAMP_OPAMP2_CSR_TSTREF_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define OPAMP_OPAMP2_CSR_CALOUT          (0x1UL << 30) 
#define OPAMP_OPAMP2_CSR_CALOUT_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define OPAMP_OPAMP2_OTR_TRIMOFFSETN          (0x1FUL << 0) 
#define OPAMP_OPAMP2_OTR_TRIMOFFSETN_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define OPAMP_OPAMP2_OTR_TRIMOFFSETP          (0x1FUL << 8) 
#define OPAMP_OPAMP2_OTR_TRIMOFFSETP_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define OPAMP_OPAMP2_HSOTR_TRIMLPOFFSETN          (0x1FUL << 0) 
#define OPAMP_OPAMP2_HSOTR_TRIMLPOFFSETN_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define OPAMP_OPAMP2_HSOTR_TRIMLPOFFSETP          (0x1FUL << 8) 
#define OPAMP_OPAMP2_HSOTR_TRIMLPOFFSETP_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)

#define OPAMP  ((struct OPAMP*)(0x40009000UL))



struct SWPMI {
  volatile uint32_t CR;
  volatile uint32_t BRR;
  volatile const uint32_t RESERVED_8;
  volatile const uint32_t ISR;
  volatile uint32_t ICR;
  volatile uint32_t IER;
  volatile const uint32_t RFL;
  volatile uint32_t TDR;
  volatile const uint32_t RDR;
  volatile uint32_t OR;
};
#define SWPMI_CR_RXDMA          (0x1UL << 0) 
#define SWPMI_CR_RXDMA_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SWPMI_CR_TXDMA          (0x1UL << 1) 
#define SWPMI_CR_TXDMA_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SWPMI_CR_RXMODE          (0x1UL << 2) 
#define SWPMI_CR_RXMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SWPMI_CR_TXMODE          (0x1UL << 3) 
#define SWPMI_CR_TXMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SWPMI_CR_LPBK          (0x1UL << 4) 
#define SWPMI_CR_LPBK_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SWPMI_CR_SWPACT          (0x1UL << 5) 
#define SWPMI_CR_SWPACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SWPMI_CR_DEACT          (0x1UL << 10) 
#define SWPMI_CR_DEACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SWPMI_CR_SWPTEN          (0x1UL << 11) 
#define SWPMI_CR_SWPTEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SWPMI_BRR_BR          (0xFFUL << 0) 
#define SWPMI_BRR_BR_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SWPMI_ISR_RXBFF          (0x1UL << 0) 
#define SWPMI_ISR_RXBFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SWPMI_ISR_TXBEF          (0x1UL << 1) 
#define SWPMI_ISR_TXBEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SWPMI_ISR_RXBERF          (0x1UL << 2) 
#define SWPMI_ISR_RXBERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SWPMI_ISR_RXOVRF          (0x1UL << 3) 
#define SWPMI_ISR_RXOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SWPMI_ISR_TXUNRF          (0x1UL << 4) 
#define SWPMI_ISR_TXUNRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SWPMI_ISR_RXNE          (0x1UL << 5) 
#define SWPMI_ISR_RXNE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SWPMI_ISR_TXE          (0x1UL << 6) 
#define SWPMI_ISR_TXE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SWPMI_ISR_TCF          (0x1UL << 7) 
#define SWPMI_ISR_TCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SWPMI_ISR_SRF          (0x1UL << 8) 
#define SWPMI_ISR_SRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SWPMI_ISR_SUSP          (0x1UL << 9) 
#define SWPMI_ISR_SUSP_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SWPMI_ISR_DEACTF          (0x1UL << 10) 
#define SWPMI_ISR_DEACTF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SWPMI_ISR_RDYF          (0x1UL << 11) 
#define SWPMI_ISR_RDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SWPMI_ICR_CRXBFF          (0x1UL << 0) 
#define SWPMI_ICR_CRXBFF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SWPMI_ICR_CTXBEF          (0x1UL << 1) 
#define SWPMI_ICR_CTXBEF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SWPMI_ICR_CRXBERF          (0x1UL << 2) 
#define SWPMI_ICR_CRXBERF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SWPMI_ICR_CRXOVRF          (0x1UL << 3) 
#define SWPMI_ICR_CRXOVRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SWPMI_ICR_CTXUNRF          (0x1UL << 4) 
#define SWPMI_ICR_CTXUNRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SWPMI_ICR_CTCF          (0x1UL << 7) 
#define SWPMI_ICR_CTCF_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SWPMI_ICR_CSRF          (0x1UL << 8) 
#define SWPMI_ICR_CSRF_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SWPMI_ICR_CRDYF          (0x1UL << 11) 
#define SWPMI_ICR_CRDYF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SWPMI_IER_RXBFIE          (0x1UL << 0) 
#define SWPMI_IER_RXBFIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SWPMI_IER_TXBEIE          (0x1UL << 1) 
#define SWPMI_IER_TXBEIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SWPMI_IER_RXBERIE          (0x1UL << 2) 
#define SWPMI_IER_RXBERIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SWPMI_IER_RXOVRIE          (0x1UL << 3) 
#define SWPMI_IER_RXOVRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SWPMI_IER_TXUNRIE          (0x1UL << 4) 
#define SWPMI_IER_TXUNRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SWPMI_IER_RIE          (0x1UL << 5) 
#define SWPMI_IER_RIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SWPMI_IER_TIE          (0x1UL << 6) 
#define SWPMI_IER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define SWPMI_IER_TCIE          (0x1UL << 7) 
#define SWPMI_IER_TCIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SWPMI_IER_SRIE          (0x1UL << 8) 
#define SWPMI_IER_SRIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SWPMI_IER_RDYIE          (0x1UL << 11) 
#define SWPMI_IER_RDYIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SWPMI_RFL_RFL          (0x1FUL << 0) 
#define SWPMI_RFL_RFL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define SWPMI_TDR_TD          (0xFFFFFFFFUL << 0) 
#define SWPMI_TDR_TD_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SWPMI_RDR_RD          (0xFFFFFFFFUL << 0) 
#define SWPMI_RDR_RD_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SWPMI_OR_SWP_TBYP          (0x1UL << 0) 
#define SWPMI_OR_SWP_TBYP_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SWPMI_OR_SWP_CLASS          (0x1UL << 1) 
#define SWPMI_OR_SWP_CLASS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)

#define SWPMI  ((struct SWPMI*)(0x40008800UL))



struct TIM2 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile const uint32_t RESERVED_68;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TISEL;
};
#define TIM2_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM2_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM2_CR1_CKD          (0x3UL << 8) 
#define TIM2_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM2_CR1_ARPE          (0x1UL << 7) 
#define TIM2_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM2_CR1_CMS          (0x3UL << 5) 
#define TIM2_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM2_CR1_DIR          (0x1UL << 4) 
#define TIM2_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM2_CR1_OPM          (0x1UL << 3) 
#define TIM2_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM2_CR1_URS          (0x1UL << 2) 
#define TIM2_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM2_CR1_UDIS          (0x1UL << 1) 
#define TIM2_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM2_CR1_CEN          (0x1UL << 0) 
#define TIM2_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM2_CR2_TI1S          (0x1UL << 7) 
#define TIM2_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM2_CR2_MMS          (0x7UL << 4) 
#define TIM2_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM2_CR2_CCDS          (0x1UL << 3) 
#define TIM2_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM2_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM2_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM2_SMCR_SMS_3          (0x1UL << 16) 
#define TIM2_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM2_SMCR_ETP          (0x1UL << 15) 
#define TIM2_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM2_SMCR_ECE          (0x1UL << 14) 
#define TIM2_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM2_SMCR_ETPS          (0x3UL << 12) 
#define TIM2_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM2_SMCR_ETF          (0xFUL << 8) 
#define TIM2_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM2_SMCR_MSM          (0x1UL << 7) 
#define TIM2_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM2_SMCR_TS          (0x7UL << 4) 
#define TIM2_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM2_SMCR_SMS          (0x7UL << 0) 
#define TIM2_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM2_DIER_TDE          (0x1UL << 14) 
#define TIM2_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM2_DIER_CC4DE          (0x1UL << 12) 
#define TIM2_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM2_DIER_CC3DE          (0x1UL << 11) 
#define TIM2_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM2_DIER_CC2DE          (0x1UL << 10) 
#define TIM2_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM2_DIER_CC1DE          (0x1UL << 9) 
#define TIM2_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM2_DIER_UDE          (0x1UL << 8) 
#define TIM2_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM2_DIER_TIE          (0x1UL << 6) 
#define TIM2_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM2_DIER_CC4IE          (0x1UL << 4) 
#define TIM2_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM2_DIER_CC3IE          (0x1UL << 3) 
#define TIM2_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM2_DIER_CC2IE          (0x1UL << 2) 
#define TIM2_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM2_DIER_CC1IE          (0x1UL << 1) 
#define TIM2_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM2_DIER_UIE          (0x1UL << 0) 
#define TIM2_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM2_SR_CC4OF          (0x1UL << 12) 
#define TIM2_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM2_SR_CC3OF          (0x1UL << 11) 
#define TIM2_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM2_SR_CC2OF          (0x1UL << 10) 
#define TIM2_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM2_SR_CC1OF          (0x1UL << 9) 
#define TIM2_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM2_SR_TIF          (0x1UL << 6) 
#define TIM2_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM2_SR_CC4IF          (0x1UL << 4) 
#define TIM2_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM2_SR_CC3IF          (0x1UL << 3) 
#define TIM2_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM2_SR_CC2IF          (0x1UL << 2) 
#define TIM2_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM2_SR_CC1IF          (0x1UL << 1) 
#define TIM2_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM2_SR_UIF          (0x1UL << 0) 
#define TIM2_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM2_EGR_TG          (0x1UL << 6) 
#define TIM2_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM2_EGR_CC4G          (0x1UL << 4) 
#define TIM2_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM2_EGR_CC3G          (0x1UL << 3) 
#define TIM2_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM2_EGR_CC2G          (0x1UL << 2) 
#define TIM2_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM2_EGR_CC1G          (0x1UL << 1) 
#define TIM2_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM2_EGR_UG          (0x1UL << 0) 
#define TIM2_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM2_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM2_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM2_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM2_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM2_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM2_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM2_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM2_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM2_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM2_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM2_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM2_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM2_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM2_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM2_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM2_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM2_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM2_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM2_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM2_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM2_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM2_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM2_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM2_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM2_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM2_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM2_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM2_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM2_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM2_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM2_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM2_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM2_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM2_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM2_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM2_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM2_CCMR2_Output_OC4M_3          (0x1UL << 24) 
#define TIM2_CCMR2_Output_OC4M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM2_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM2_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM2_CCMR2_Output_O24CE          (0x1UL << 15) 
#define TIM2_CCMR2_Output_O24CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM2_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM2_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM2_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM2_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM2_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM2_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM2_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM2_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM2_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM2_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM2_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM2_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM2_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM2_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM2_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM2_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM2_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM2_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM2_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM2_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM2_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM2_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM2_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM2_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM2_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM2_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM2_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM2_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM2_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM2_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM2_CCER_CC4NP          (0x1UL << 15) 
#define TIM2_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM2_CCER_CC4P          (0x1UL << 13) 
#define TIM2_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM2_CCER_CC4E          (0x1UL << 12) 
#define TIM2_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM2_CCER_CC3NP          (0x1UL << 11) 
#define TIM2_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM2_CCER_CC3P          (0x1UL << 9) 
#define TIM2_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM2_CCER_CC3E          (0x1UL << 8) 
#define TIM2_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM2_CCER_CC2NP          (0x1UL << 7) 
#define TIM2_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM2_CCER_CC2P          (0x1UL << 5) 
#define TIM2_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM2_CCER_CC2E          (0x1UL << 4) 
#define TIM2_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM2_CCER_CC1NP          (0x1UL << 3) 
#define TIM2_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM2_CCER_CC1P          (0x1UL << 1) 
#define TIM2_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM2_CCER_CC1E          (0x1UL << 0) 
#define TIM2_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM2_CNT_CNT_L          (0xFFFFUL << 0) 
#define TIM2_CNT_CNT_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM2_CNT_CNT_H          (0xFFFFUL << 16) 
#define TIM2_CNT_CNT_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM2_PSC_PSC          (0xFFFFUL << 0) 
#define TIM2_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM2_ARR_ARR_H          (0xFFFFUL << 16) 
#define TIM2_ARR_ARR_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM2_ARR_ARR_L          (0xFFFFUL << 0) 
#define TIM2_ARR_ARR_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM2_CCR1_CCR1_H          (0xFFFFUL << 16) 
#define TIM2_CCR1_CCR1_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM2_CCR1_CCR1_L          (0xFFFFUL << 0) 
#define TIM2_CCR1_CCR1_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM2_CCR2_CCR2_H          (0xFFFFUL << 16) 
#define TIM2_CCR2_CCR2_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM2_CCR2_CCR2_L          (0xFFFFUL << 0) 
#define TIM2_CCR2_CCR2_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM2_CCR3_CCR3_H          (0xFFFFUL << 16) 
#define TIM2_CCR3_CCR3_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM2_CCR3_CCR3_L          (0xFFFFUL << 0) 
#define TIM2_CCR3_CCR3_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM2_CCR4_CCR4_H          (0xFFFFUL << 16) 
#define TIM2_CCR4_CCR4_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM2_CCR4_CCR4_L          (0xFFFFUL << 0) 
#define TIM2_CCR4_CCR4_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM2_DCR_DBL          (0x1FUL << 8) 
#define TIM2_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM2_DCR_DBA          (0x1FUL << 0) 
#define TIM2_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM2_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM2_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM2_AF1_ETRSEL          (0xFUL << 14) 
#define TIM2_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM2_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM2_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM2_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM2_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM2_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM2_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM2_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM2_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM2  ((struct TIM2*)(0x40000000UL))



struct TIM3 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile const uint32_t RESERVED_68;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TISEL;
};
#define TIM3_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM3_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM3_CR1_CKD          (0x3UL << 8) 
#define TIM3_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM3_CR1_ARPE          (0x1UL << 7) 
#define TIM3_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM3_CR1_CMS          (0x3UL << 5) 
#define TIM3_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM3_CR1_DIR          (0x1UL << 4) 
#define TIM3_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM3_CR1_OPM          (0x1UL << 3) 
#define TIM3_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM3_CR1_URS          (0x1UL << 2) 
#define TIM3_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM3_CR1_UDIS          (0x1UL << 1) 
#define TIM3_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM3_CR1_CEN          (0x1UL << 0) 
#define TIM3_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM3_CR2_TI1S          (0x1UL << 7) 
#define TIM3_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM3_CR2_MMS          (0x7UL << 4) 
#define TIM3_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM3_CR2_CCDS          (0x1UL << 3) 
#define TIM3_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM3_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM3_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM3_SMCR_SMS_3          (0x1UL << 16) 
#define TIM3_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM3_SMCR_ETP          (0x1UL << 15) 
#define TIM3_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM3_SMCR_ECE          (0x1UL << 14) 
#define TIM3_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM3_SMCR_ETPS          (0x3UL << 12) 
#define TIM3_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM3_SMCR_ETF          (0xFUL << 8) 
#define TIM3_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM3_SMCR_MSM          (0x1UL << 7) 
#define TIM3_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM3_SMCR_TS          (0x7UL << 4) 
#define TIM3_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM3_SMCR_SMS          (0x7UL << 0) 
#define TIM3_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM3_DIER_TDE          (0x1UL << 14) 
#define TIM3_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM3_DIER_CC4DE          (0x1UL << 12) 
#define TIM3_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM3_DIER_CC3DE          (0x1UL << 11) 
#define TIM3_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM3_DIER_CC2DE          (0x1UL << 10) 
#define TIM3_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM3_DIER_CC1DE          (0x1UL << 9) 
#define TIM3_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM3_DIER_UDE          (0x1UL << 8) 
#define TIM3_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM3_DIER_TIE          (0x1UL << 6) 
#define TIM3_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM3_DIER_CC4IE          (0x1UL << 4) 
#define TIM3_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM3_DIER_CC3IE          (0x1UL << 3) 
#define TIM3_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM3_DIER_CC2IE          (0x1UL << 2) 
#define TIM3_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM3_DIER_CC1IE          (0x1UL << 1) 
#define TIM3_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM3_DIER_UIE          (0x1UL << 0) 
#define TIM3_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM3_SR_CC4OF          (0x1UL << 12) 
#define TIM3_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM3_SR_CC3OF          (0x1UL << 11) 
#define TIM3_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM3_SR_CC2OF          (0x1UL << 10) 
#define TIM3_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM3_SR_CC1OF          (0x1UL << 9) 
#define TIM3_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM3_SR_TIF          (0x1UL << 6) 
#define TIM3_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM3_SR_CC4IF          (0x1UL << 4) 
#define TIM3_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM3_SR_CC3IF          (0x1UL << 3) 
#define TIM3_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM3_SR_CC2IF          (0x1UL << 2) 
#define TIM3_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM3_SR_CC1IF          (0x1UL << 1) 
#define TIM3_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM3_SR_UIF          (0x1UL << 0) 
#define TIM3_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM3_EGR_TG          (0x1UL << 6) 
#define TIM3_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM3_EGR_CC4G          (0x1UL << 4) 
#define TIM3_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM3_EGR_CC3G          (0x1UL << 3) 
#define TIM3_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM3_EGR_CC2G          (0x1UL << 2) 
#define TIM3_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM3_EGR_CC1G          (0x1UL << 1) 
#define TIM3_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM3_EGR_UG          (0x1UL << 0) 
#define TIM3_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM3_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM3_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM3_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM3_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM3_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM3_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM3_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM3_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM3_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM3_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM3_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM3_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM3_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM3_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM3_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM3_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM3_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM3_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM3_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM3_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM3_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM3_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM3_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM3_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM3_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM3_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM3_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM3_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM3_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM3_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM3_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM3_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM3_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM3_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM3_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM3_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM3_CCMR2_Output_OC4M_3          (0x1UL << 24) 
#define TIM3_CCMR2_Output_OC4M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM3_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM3_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM3_CCMR2_Output_O24CE          (0x1UL << 15) 
#define TIM3_CCMR2_Output_O24CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM3_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM3_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM3_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM3_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM3_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM3_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM3_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM3_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM3_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM3_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM3_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM3_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM3_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM3_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM3_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM3_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM3_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM3_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM3_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM3_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM3_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM3_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM3_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM3_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM3_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM3_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM3_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM3_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM3_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM3_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM3_CCER_CC4NP          (0x1UL << 15) 
#define TIM3_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM3_CCER_CC4P          (0x1UL << 13) 
#define TIM3_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM3_CCER_CC4E          (0x1UL << 12) 
#define TIM3_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM3_CCER_CC3NP          (0x1UL << 11) 
#define TIM3_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM3_CCER_CC3P          (0x1UL << 9) 
#define TIM3_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM3_CCER_CC3E          (0x1UL << 8) 
#define TIM3_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM3_CCER_CC2NP          (0x1UL << 7) 
#define TIM3_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM3_CCER_CC2P          (0x1UL << 5) 
#define TIM3_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM3_CCER_CC2E          (0x1UL << 4) 
#define TIM3_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM3_CCER_CC1NP          (0x1UL << 3) 
#define TIM3_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM3_CCER_CC1P          (0x1UL << 1) 
#define TIM3_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM3_CCER_CC1E          (0x1UL << 0) 
#define TIM3_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM3_CNT_CNT_L          (0xFFFFUL << 0) 
#define TIM3_CNT_CNT_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM3_CNT_CNT_H          (0xFFFFUL << 16) 
#define TIM3_CNT_CNT_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM3_PSC_PSC          (0xFFFFUL << 0) 
#define TIM3_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM3_ARR_ARR_H          (0xFFFFUL << 16) 
#define TIM3_ARR_ARR_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM3_ARR_ARR_L          (0xFFFFUL << 0) 
#define TIM3_ARR_ARR_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM3_CCR1_CCR1_H          (0xFFFFUL << 16) 
#define TIM3_CCR1_CCR1_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM3_CCR1_CCR1_L          (0xFFFFUL << 0) 
#define TIM3_CCR1_CCR1_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM3_CCR2_CCR2_H          (0xFFFFUL << 16) 
#define TIM3_CCR2_CCR2_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM3_CCR2_CCR2_L          (0xFFFFUL << 0) 
#define TIM3_CCR2_CCR2_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM3_CCR3_CCR3_H          (0xFFFFUL << 16) 
#define TIM3_CCR3_CCR3_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM3_CCR3_CCR3_L          (0xFFFFUL << 0) 
#define TIM3_CCR3_CCR3_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM3_CCR4_CCR4_H          (0xFFFFUL << 16) 
#define TIM3_CCR4_CCR4_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM3_CCR4_CCR4_L          (0xFFFFUL << 0) 
#define TIM3_CCR4_CCR4_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM3_DCR_DBL          (0x1FUL << 8) 
#define TIM3_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM3_DCR_DBA          (0x1FUL << 0) 
#define TIM3_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM3_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM3_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM3_AF1_ETRSEL          (0xFUL << 14) 
#define TIM3_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM3_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM3_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM3_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM3_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM3_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM3_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM3_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM3_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM3  ((struct TIM3*)(0x40000400UL))



struct TIM4 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile const uint32_t RESERVED_68;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TISEL;
};
#define TIM4_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM4_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM4_CR1_CKD          (0x3UL << 8) 
#define TIM4_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM4_CR1_ARPE          (0x1UL << 7) 
#define TIM4_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM4_CR1_CMS          (0x3UL << 5) 
#define TIM4_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM4_CR1_DIR          (0x1UL << 4) 
#define TIM4_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM4_CR1_OPM          (0x1UL << 3) 
#define TIM4_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM4_CR1_URS          (0x1UL << 2) 
#define TIM4_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM4_CR1_UDIS          (0x1UL << 1) 
#define TIM4_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM4_CR1_CEN          (0x1UL << 0) 
#define TIM4_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM4_CR2_TI1S          (0x1UL << 7) 
#define TIM4_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM4_CR2_MMS          (0x7UL << 4) 
#define TIM4_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM4_CR2_CCDS          (0x1UL << 3) 
#define TIM4_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM4_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM4_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM4_SMCR_SMS_3          (0x1UL << 16) 
#define TIM4_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM4_SMCR_ETP          (0x1UL << 15) 
#define TIM4_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM4_SMCR_ECE          (0x1UL << 14) 
#define TIM4_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM4_SMCR_ETPS          (0x3UL << 12) 
#define TIM4_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM4_SMCR_ETF          (0xFUL << 8) 
#define TIM4_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM4_SMCR_MSM          (0x1UL << 7) 
#define TIM4_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM4_SMCR_TS          (0x7UL << 4) 
#define TIM4_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM4_SMCR_SMS          (0x7UL << 0) 
#define TIM4_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM4_DIER_TDE          (0x1UL << 14) 
#define TIM4_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM4_DIER_CC4DE          (0x1UL << 12) 
#define TIM4_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM4_DIER_CC3DE          (0x1UL << 11) 
#define TIM4_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM4_DIER_CC2DE          (0x1UL << 10) 
#define TIM4_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM4_DIER_CC1DE          (0x1UL << 9) 
#define TIM4_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM4_DIER_UDE          (0x1UL << 8) 
#define TIM4_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM4_DIER_TIE          (0x1UL << 6) 
#define TIM4_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM4_DIER_CC4IE          (0x1UL << 4) 
#define TIM4_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM4_DIER_CC3IE          (0x1UL << 3) 
#define TIM4_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM4_DIER_CC2IE          (0x1UL << 2) 
#define TIM4_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM4_DIER_CC1IE          (0x1UL << 1) 
#define TIM4_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM4_DIER_UIE          (0x1UL << 0) 
#define TIM4_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM4_SR_CC4OF          (0x1UL << 12) 
#define TIM4_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM4_SR_CC3OF          (0x1UL << 11) 
#define TIM4_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM4_SR_CC2OF          (0x1UL << 10) 
#define TIM4_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM4_SR_CC1OF          (0x1UL << 9) 
#define TIM4_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM4_SR_TIF          (0x1UL << 6) 
#define TIM4_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM4_SR_CC4IF          (0x1UL << 4) 
#define TIM4_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM4_SR_CC3IF          (0x1UL << 3) 
#define TIM4_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM4_SR_CC2IF          (0x1UL << 2) 
#define TIM4_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM4_SR_CC1IF          (0x1UL << 1) 
#define TIM4_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM4_SR_UIF          (0x1UL << 0) 
#define TIM4_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM4_EGR_TG          (0x1UL << 6) 
#define TIM4_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM4_EGR_CC4G          (0x1UL << 4) 
#define TIM4_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM4_EGR_CC3G          (0x1UL << 3) 
#define TIM4_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM4_EGR_CC2G          (0x1UL << 2) 
#define TIM4_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM4_EGR_CC1G          (0x1UL << 1) 
#define TIM4_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM4_EGR_UG          (0x1UL << 0) 
#define TIM4_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM4_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM4_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM4_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM4_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM4_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM4_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM4_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM4_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM4_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM4_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM4_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM4_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM4_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM4_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM4_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM4_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM4_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM4_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM4_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM4_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM4_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM4_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM4_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM4_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM4_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM4_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM4_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM4_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM4_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM4_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM4_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM4_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM4_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM4_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM4_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM4_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM4_CCMR2_Output_OC4M_3          (0x1UL << 24) 
#define TIM4_CCMR2_Output_OC4M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM4_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM4_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM4_CCMR2_Output_O24CE          (0x1UL << 15) 
#define TIM4_CCMR2_Output_O24CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM4_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM4_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM4_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM4_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM4_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM4_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM4_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM4_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM4_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM4_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM4_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM4_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM4_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM4_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM4_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM4_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM4_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM4_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM4_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM4_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM4_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM4_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM4_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM4_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM4_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM4_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM4_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM4_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM4_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM4_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM4_CCER_CC4NP          (0x1UL << 15) 
#define TIM4_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM4_CCER_CC4P          (0x1UL << 13) 
#define TIM4_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM4_CCER_CC4E          (0x1UL << 12) 
#define TIM4_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM4_CCER_CC3NP          (0x1UL << 11) 
#define TIM4_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM4_CCER_CC3P          (0x1UL << 9) 
#define TIM4_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM4_CCER_CC3E          (0x1UL << 8) 
#define TIM4_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM4_CCER_CC2NP          (0x1UL << 7) 
#define TIM4_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM4_CCER_CC2P          (0x1UL << 5) 
#define TIM4_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM4_CCER_CC2E          (0x1UL << 4) 
#define TIM4_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM4_CCER_CC1NP          (0x1UL << 3) 
#define TIM4_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM4_CCER_CC1P          (0x1UL << 1) 
#define TIM4_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM4_CCER_CC1E          (0x1UL << 0) 
#define TIM4_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM4_CNT_CNT_L          (0xFFFFUL << 0) 
#define TIM4_CNT_CNT_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM4_CNT_CNT_H          (0xFFFFUL << 16) 
#define TIM4_CNT_CNT_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM4_PSC_PSC          (0xFFFFUL << 0) 
#define TIM4_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM4_ARR_ARR_H          (0xFFFFUL << 16) 
#define TIM4_ARR_ARR_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM4_ARR_ARR_L          (0xFFFFUL << 0) 
#define TIM4_ARR_ARR_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM4_CCR1_CCR1_H          (0xFFFFUL << 16) 
#define TIM4_CCR1_CCR1_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM4_CCR1_CCR1_L          (0xFFFFUL << 0) 
#define TIM4_CCR1_CCR1_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM4_CCR2_CCR2_H          (0xFFFFUL << 16) 
#define TIM4_CCR2_CCR2_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM4_CCR2_CCR2_L          (0xFFFFUL << 0) 
#define TIM4_CCR2_CCR2_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM4_CCR3_CCR3_H          (0xFFFFUL << 16) 
#define TIM4_CCR3_CCR3_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM4_CCR3_CCR3_L          (0xFFFFUL << 0) 
#define TIM4_CCR3_CCR3_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM4_CCR4_CCR4_H          (0xFFFFUL << 16) 
#define TIM4_CCR4_CCR4_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM4_CCR4_CCR4_L          (0xFFFFUL << 0) 
#define TIM4_CCR4_CCR4_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM4_DCR_DBL          (0x1FUL << 8) 
#define TIM4_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM4_DCR_DBA          (0x1FUL << 0) 
#define TIM4_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM4_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM4_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM4_AF1_ETRSEL          (0xFUL << 14) 
#define TIM4_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM4_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM4_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM4_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM4_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM4_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM4_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM4_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM4_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM4  ((struct TIM4*)(0x40000800UL))



struct TIM5 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile const uint32_t RESERVED_68;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TISEL;
};
#define TIM5_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM5_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM5_CR1_CKD          (0x3UL << 8) 
#define TIM5_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM5_CR1_ARPE          (0x1UL << 7) 
#define TIM5_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM5_CR1_CMS          (0x3UL << 5) 
#define TIM5_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM5_CR1_DIR          (0x1UL << 4) 
#define TIM5_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM5_CR1_OPM          (0x1UL << 3) 
#define TIM5_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM5_CR1_URS          (0x1UL << 2) 
#define TIM5_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM5_CR1_UDIS          (0x1UL << 1) 
#define TIM5_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM5_CR1_CEN          (0x1UL << 0) 
#define TIM5_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM5_CR2_TI1S          (0x1UL << 7) 
#define TIM5_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM5_CR2_MMS          (0x7UL << 4) 
#define TIM5_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM5_CR2_CCDS          (0x1UL << 3) 
#define TIM5_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM5_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM5_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM5_SMCR_SMS_3          (0x1UL << 16) 
#define TIM5_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM5_SMCR_ETP          (0x1UL << 15) 
#define TIM5_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM5_SMCR_ECE          (0x1UL << 14) 
#define TIM5_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM5_SMCR_ETPS          (0x3UL << 12) 
#define TIM5_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM5_SMCR_ETF          (0xFUL << 8) 
#define TIM5_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM5_SMCR_MSM          (0x1UL << 7) 
#define TIM5_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM5_SMCR_TS          (0x7UL << 4) 
#define TIM5_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM5_SMCR_SMS          (0x7UL << 0) 
#define TIM5_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM5_DIER_TDE          (0x1UL << 14) 
#define TIM5_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM5_DIER_CC4DE          (0x1UL << 12) 
#define TIM5_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM5_DIER_CC3DE          (0x1UL << 11) 
#define TIM5_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM5_DIER_CC2DE          (0x1UL << 10) 
#define TIM5_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM5_DIER_CC1DE          (0x1UL << 9) 
#define TIM5_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM5_DIER_UDE          (0x1UL << 8) 
#define TIM5_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM5_DIER_TIE          (0x1UL << 6) 
#define TIM5_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM5_DIER_CC4IE          (0x1UL << 4) 
#define TIM5_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM5_DIER_CC3IE          (0x1UL << 3) 
#define TIM5_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM5_DIER_CC2IE          (0x1UL << 2) 
#define TIM5_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM5_DIER_CC1IE          (0x1UL << 1) 
#define TIM5_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM5_DIER_UIE          (0x1UL << 0) 
#define TIM5_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM5_SR_CC4OF          (0x1UL << 12) 
#define TIM5_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM5_SR_CC3OF          (0x1UL << 11) 
#define TIM5_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM5_SR_CC2OF          (0x1UL << 10) 
#define TIM5_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM5_SR_CC1OF          (0x1UL << 9) 
#define TIM5_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM5_SR_TIF          (0x1UL << 6) 
#define TIM5_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM5_SR_CC4IF          (0x1UL << 4) 
#define TIM5_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM5_SR_CC3IF          (0x1UL << 3) 
#define TIM5_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM5_SR_CC2IF          (0x1UL << 2) 
#define TIM5_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM5_SR_CC1IF          (0x1UL << 1) 
#define TIM5_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM5_SR_UIF          (0x1UL << 0) 
#define TIM5_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM5_EGR_TG          (0x1UL << 6) 
#define TIM5_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM5_EGR_CC4G          (0x1UL << 4) 
#define TIM5_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM5_EGR_CC3G          (0x1UL << 3) 
#define TIM5_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM5_EGR_CC2G          (0x1UL << 2) 
#define TIM5_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM5_EGR_CC1G          (0x1UL << 1) 
#define TIM5_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM5_EGR_UG          (0x1UL << 0) 
#define TIM5_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM5_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM5_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM5_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM5_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM5_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM5_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM5_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM5_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM5_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM5_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM5_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM5_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM5_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM5_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM5_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM5_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM5_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM5_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM5_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM5_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM5_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM5_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM5_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM5_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM5_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM5_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM5_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM5_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM5_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM5_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM5_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM5_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM5_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM5_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM5_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM5_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM5_CCMR2_Output_OC4M_3          (0x1UL << 24) 
#define TIM5_CCMR2_Output_OC4M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM5_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM5_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM5_CCMR2_Output_O24CE          (0x1UL << 15) 
#define TIM5_CCMR2_Output_O24CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM5_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM5_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM5_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM5_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM5_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM5_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM5_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM5_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM5_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM5_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM5_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM5_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM5_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM5_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM5_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM5_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM5_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM5_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM5_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM5_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM5_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM5_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM5_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM5_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM5_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM5_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM5_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM5_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM5_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM5_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM5_CCER_CC4NP          (0x1UL << 15) 
#define TIM5_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM5_CCER_CC4P          (0x1UL << 13) 
#define TIM5_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM5_CCER_CC4E          (0x1UL << 12) 
#define TIM5_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM5_CCER_CC3NP          (0x1UL << 11) 
#define TIM5_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM5_CCER_CC3P          (0x1UL << 9) 
#define TIM5_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM5_CCER_CC3E          (0x1UL << 8) 
#define TIM5_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM5_CCER_CC2NP          (0x1UL << 7) 
#define TIM5_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM5_CCER_CC2P          (0x1UL << 5) 
#define TIM5_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM5_CCER_CC2E          (0x1UL << 4) 
#define TIM5_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM5_CCER_CC1NP          (0x1UL << 3) 
#define TIM5_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM5_CCER_CC1P          (0x1UL << 1) 
#define TIM5_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM5_CCER_CC1E          (0x1UL << 0) 
#define TIM5_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM5_CNT_CNT_L          (0xFFFFUL << 0) 
#define TIM5_CNT_CNT_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM5_CNT_CNT_H          (0xFFFFUL << 16) 
#define TIM5_CNT_CNT_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM5_PSC_PSC          (0xFFFFUL << 0) 
#define TIM5_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM5_ARR_ARR_H          (0xFFFFUL << 16) 
#define TIM5_ARR_ARR_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM5_ARR_ARR_L          (0xFFFFUL << 0) 
#define TIM5_ARR_ARR_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM5_CCR1_CCR1_H          (0xFFFFUL << 16) 
#define TIM5_CCR1_CCR1_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM5_CCR1_CCR1_L          (0xFFFFUL << 0) 
#define TIM5_CCR1_CCR1_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM5_CCR2_CCR2_H          (0xFFFFUL << 16) 
#define TIM5_CCR2_CCR2_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM5_CCR2_CCR2_L          (0xFFFFUL << 0) 
#define TIM5_CCR2_CCR2_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM5_CCR3_CCR3_H          (0xFFFFUL << 16) 
#define TIM5_CCR3_CCR3_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM5_CCR3_CCR3_L          (0xFFFFUL << 0) 
#define TIM5_CCR3_CCR3_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM5_CCR4_CCR4_H          (0xFFFFUL << 16) 
#define TIM5_CCR4_CCR4_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM5_CCR4_CCR4_L          (0xFFFFUL << 0) 
#define TIM5_CCR4_CCR4_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM5_DCR_DBL          (0x1FUL << 8) 
#define TIM5_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM5_DCR_DBA          (0x1FUL << 0) 
#define TIM5_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM5_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM5_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM5_AF1_ETRSEL          (0xFUL << 14) 
#define TIM5_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM5_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM5_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM5_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM5_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM5_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM5_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM5_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM5_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM5  ((struct TIM5*)(0x40000C00UL))



struct TIM12 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile const uint32_t RESERVED_68;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TISEL;
};
#define TIM12_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM12_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM12_CR1_CKD          (0x3UL << 8) 
#define TIM12_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM12_CR1_ARPE          (0x1UL << 7) 
#define TIM12_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM12_CR1_CMS          (0x3UL << 5) 
#define TIM12_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM12_CR1_DIR          (0x1UL << 4) 
#define TIM12_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM12_CR1_OPM          (0x1UL << 3) 
#define TIM12_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM12_CR1_URS          (0x1UL << 2) 
#define TIM12_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM12_CR1_UDIS          (0x1UL << 1) 
#define TIM12_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM12_CR1_CEN          (0x1UL << 0) 
#define TIM12_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM12_CR2_TI1S          (0x1UL << 7) 
#define TIM12_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM12_CR2_MMS          (0x7UL << 4) 
#define TIM12_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM12_CR2_CCDS          (0x1UL << 3) 
#define TIM12_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM12_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM12_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM12_SMCR_SMS_3          (0x1UL << 16) 
#define TIM12_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM12_SMCR_ETP          (0x1UL << 15) 
#define TIM12_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM12_SMCR_ECE          (0x1UL << 14) 
#define TIM12_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM12_SMCR_ETPS          (0x3UL << 12) 
#define TIM12_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM12_SMCR_ETF          (0xFUL << 8) 
#define TIM12_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM12_SMCR_MSM          (0x1UL << 7) 
#define TIM12_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM12_SMCR_TS          (0x7UL << 4) 
#define TIM12_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM12_SMCR_SMS          (0x7UL << 0) 
#define TIM12_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM12_DIER_TDE          (0x1UL << 14) 
#define TIM12_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM12_DIER_CC4DE          (0x1UL << 12) 
#define TIM12_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM12_DIER_CC3DE          (0x1UL << 11) 
#define TIM12_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM12_DIER_CC2DE          (0x1UL << 10) 
#define TIM12_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM12_DIER_CC1DE          (0x1UL << 9) 
#define TIM12_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM12_DIER_UDE          (0x1UL << 8) 
#define TIM12_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM12_DIER_TIE          (0x1UL << 6) 
#define TIM12_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM12_DIER_CC4IE          (0x1UL << 4) 
#define TIM12_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM12_DIER_CC3IE          (0x1UL << 3) 
#define TIM12_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM12_DIER_CC2IE          (0x1UL << 2) 
#define TIM12_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM12_DIER_CC1IE          (0x1UL << 1) 
#define TIM12_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM12_DIER_UIE          (0x1UL << 0) 
#define TIM12_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM12_SR_CC4OF          (0x1UL << 12) 
#define TIM12_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM12_SR_CC3OF          (0x1UL << 11) 
#define TIM12_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM12_SR_CC2OF          (0x1UL << 10) 
#define TIM12_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM12_SR_CC1OF          (0x1UL << 9) 
#define TIM12_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM12_SR_TIF          (0x1UL << 6) 
#define TIM12_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM12_SR_CC4IF          (0x1UL << 4) 
#define TIM12_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM12_SR_CC3IF          (0x1UL << 3) 
#define TIM12_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM12_SR_CC2IF          (0x1UL << 2) 
#define TIM12_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM12_SR_CC1IF          (0x1UL << 1) 
#define TIM12_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM12_SR_UIF          (0x1UL << 0) 
#define TIM12_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM12_EGR_TG          (0x1UL << 6) 
#define TIM12_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM12_EGR_CC4G          (0x1UL << 4) 
#define TIM12_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM12_EGR_CC3G          (0x1UL << 3) 
#define TIM12_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM12_EGR_CC2G          (0x1UL << 2) 
#define TIM12_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM12_EGR_CC1G          (0x1UL << 1) 
#define TIM12_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM12_EGR_UG          (0x1UL << 0) 
#define TIM12_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM12_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM12_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM12_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM12_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM12_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM12_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM12_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM12_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM12_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM12_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM12_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM12_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM12_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM12_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM12_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM12_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM12_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM12_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM12_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM12_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM12_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM12_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM12_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM12_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM12_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM12_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM12_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM12_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM12_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM12_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM12_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM12_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM12_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM12_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM12_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM12_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM12_CCMR2_Output_OC4M_3          (0x1UL << 24) 
#define TIM12_CCMR2_Output_OC4M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM12_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM12_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM12_CCMR2_Output_O24CE          (0x1UL << 15) 
#define TIM12_CCMR2_Output_O24CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM12_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM12_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM12_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM12_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM12_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM12_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM12_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM12_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM12_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM12_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM12_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM12_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM12_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM12_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM12_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM12_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM12_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM12_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM12_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM12_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM12_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM12_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM12_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM12_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM12_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM12_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM12_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM12_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM12_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM12_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM12_CCER_CC4NP          (0x1UL << 15) 
#define TIM12_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM12_CCER_CC4P          (0x1UL << 13) 
#define TIM12_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM12_CCER_CC4E          (0x1UL << 12) 
#define TIM12_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM12_CCER_CC3NP          (0x1UL << 11) 
#define TIM12_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM12_CCER_CC3P          (0x1UL << 9) 
#define TIM12_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM12_CCER_CC3E          (0x1UL << 8) 
#define TIM12_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM12_CCER_CC2NP          (0x1UL << 7) 
#define TIM12_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM12_CCER_CC2P          (0x1UL << 5) 
#define TIM12_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM12_CCER_CC2E          (0x1UL << 4) 
#define TIM12_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM12_CCER_CC1NP          (0x1UL << 3) 
#define TIM12_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM12_CCER_CC1P          (0x1UL << 1) 
#define TIM12_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM12_CCER_CC1E          (0x1UL << 0) 
#define TIM12_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM12_CNT_CNT_L          (0xFFFFUL << 0) 
#define TIM12_CNT_CNT_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM12_CNT_CNT_H          (0xFFFFUL << 16) 
#define TIM12_CNT_CNT_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM12_PSC_PSC          (0xFFFFUL << 0) 
#define TIM12_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM12_ARR_ARR_H          (0xFFFFUL << 16) 
#define TIM12_ARR_ARR_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM12_ARR_ARR_L          (0xFFFFUL << 0) 
#define TIM12_ARR_ARR_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM12_CCR1_CCR1_H          (0xFFFFUL << 16) 
#define TIM12_CCR1_CCR1_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM12_CCR1_CCR1_L          (0xFFFFUL << 0) 
#define TIM12_CCR1_CCR1_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM12_CCR2_CCR2_H          (0xFFFFUL << 16) 
#define TIM12_CCR2_CCR2_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM12_CCR2_CCR2_L          (0xFFFFUL << 0) 
#define TIM12_CCR2_CCR2_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM12_CCR3_CCR3_H          (0xFFFFUL << 16) 
#define TIM12_CCR3_CCR3_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM12_CCR3_CCR3_L          (0xFFFFUL << 0) 
#define TIM12_CCR3_CCR3_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM12_CCR4_CCR4_H          (0xFFFFUL << 16) 
#define TIM12_CCR4_CCR4_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM12_CCR4_CCR4_L          (0xFFFFUL << 0) 
#define TIM12_CCR4_CCR4_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM12_DCR_DBL          (0x1FUL << 8) 
#define TIM12_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM12_DCR_DBA          (0x1FUL << 0) 
#define TIM12_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM12_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM12_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM12_AF1_ETRSEL          (0xFUL << 14) 
#define TIM12_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM12_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM12_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM12_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM12_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM12_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM12_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM12_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM12_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM12  ((struct TIM12*)(0x40001800UL))



struct TIM13 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile const uint32_t RESERVED_68;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TISEL;
};
#define TIM13_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM13_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM13_CR1_CKD          (0x3UL << 8) 
#define TIM13_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM13_CR1_ARPE          (0x1UL << 7) 
#define TIM13_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM13_CR1_CMS          (0x3UL << 5) 
#define TIM13_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM13_CR1_DIR          (0x1UL << 4) 
#define TIM13_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM13_CR1_OPM          (0x1UL << 3) 
#define TIM13_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM13_CR1_URS          (0x1UL << 2) 
#define TIM13_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM13_CR1_UDIS          (0x1UL << 1) 
#define TIM13_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM13_CR1_CEN          (0x1UL << 0) 
#define TIM13_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM13_CR2_TI1S          (0x1UL << 7) 
#define TIM13_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM13_CR2_MMS          (0x7UL << 4) 
#define TIM13_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM13_CR2_CCDS          (0x1UL << 3) 
#define TIM13_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM13_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM13_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM13_SMCR_SMS_3          (0x1UL << 16) 
#define TIM13_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM13_SMCR_ETP          (0x1UL << 15) 
#define TIM13_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM13_SMCR_ECE          (0x1UL << 14) 
#define TIM13_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM13_SMCR_ETPS          (0x3UL << 12) 
#define TIM13_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM13_SMCR_ETF          (0xFUL << 8) 
#define TIM13_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM13_SMCR_MSM          (0x1UL << 7) 
#define TIM13_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM13_SMCR_TS          (0x7UL << 4) 
#define TIM13_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM13_SMCR_SMS          (0x7UL << 0) 
#define TIM13_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM13_DIER_TDE          (0x1UL << 14) 
#define TIM13_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM13_DIER_CC4DE          (0x1UL << 12) 
#define TIM13_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM13_DIER_CC3DE          (0x1UL << 11) 
#define TIM13_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM13_DIER_CC2DE          (0x1UL << 10) 
#define TIM13_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM13_DIER_CC1DE          (0x1UL << 9) 
#define TIM13_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM13_DIER_UDE          (0x1UL << 8) 
#define TIM13_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM13_DIER_TIE          (0x1UL << 6) 
#define TIM13_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM13_DIER_CC4IE          (0x1UL << 4) 
#define TIM13_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM13_DIER_CC3IE          (0x1UL << 3) 
#define TIM13_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM13_DIER_CC2IE          (0x1UL << 2) 
#define TIM13_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM13_DIER_CC1IE          (0x1UL << 1) 
#define TIM13_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM13_DIER_UIE          (0x1UL << 0) 
#define TIM13_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM13_SR_CC4OF          (0x1UL << 12) 
#define TIM13_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM13_SR_CC3OF          (0x1UL << 11) 
#define TIM13_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM13_SR_CC2OF          (0x1UL << 10) 
#define TIM13_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM13_SR_CC1OF          (0x1UL << 9) 
#define TIM13_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM13_SR_TIF          (0x1UL << 6) 
#define TIM13_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM13_SR_CC4IF          (0x1UL << 4) 
#define TIM13_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM13_SR_CC3IF          (0x1UL << 3) 
#define TIM13_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM13_SR_CC2IF          (0x1UL << 2) 
#define TIM13_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM13_SR_CC1IF          (0x1UL << 1) 
#define TIM13_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM13_SR_UIF          (0x1UL << 0) 
#define TIM13_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM13_EGR_TG          (0x1UL << 6) 
#define TIM13_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM13_EGR_CC4G          (0x1UL << 4) 
#define TIM13_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM13_EGR_CC3G          (0x1UL << 3) 
#define TIM13_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM13_EGR_CC2G          (0x1UL << 2) 
#define TIM13_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM13_EGR_CC1G          (0x1UL << 1) 
#define TIM13_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM13_EGR_UG          (0x1UL << 0) 
#define TIM13_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM13_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM13_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM13_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM13_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM13_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM13_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM13_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM13_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM13_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM13_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM13_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM13_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM13_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM13_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM13_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM13_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM13_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM13_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM13_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM13_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM13_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM13_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM13_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM13_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM13_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM13_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM13_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM13_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM13_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM13_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM13_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM13_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM13_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM13_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM13_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM13_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM13_CCMR2_Output_OC4M_3          (0x1UL << 24) 
#define TIM13_CCMR2_Output_OC4M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM13_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM13_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM13_CCMR2_Output_O24CE          (0x1UL << 15) 
#define TIM13_CCMR2_Output_O24CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM13_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM13_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM13_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM13_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM13_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM13_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM13_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM13_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM13_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM13_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM13_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM13_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM13_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM13_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM13_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM13_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM13_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM13_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM13_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM13_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM13_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM13_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM13_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM13_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM13_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM13_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM13_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM13_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM13_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM13_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM13_CCER_CC4NP          (0x1UL << 15) 
#define TIM13_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM13_CCER_CC4P          (0x1UL << 13) 
#define TIM13_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM13_CCER_CC4E          (0x1UL << 12) 
#define TIM13_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM13_CCER_CC3NP          (0x1UL << 11) 
#define TIM13_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM13_CCER_CC3P          (0x1UL << 9) 
#define TIM13_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM13_CCER_CC3E          (0x1UL << 8) 
#define TIM13_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM13_CCER_CC2NP          (0x1UL << 7) 
#define TIM13_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM13_CCER_CC2P          (0x1UL << 5) 
#define TIM13_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM13_CCER_CC2E          (0x1UL << 4) 
#define TIM13_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM13_CCER_CC1NP          (0x1UL << 3) 
#define TIM13_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM13_CCER_CC1P          (0x1UL << 1) 
#define TIM13_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM13_CCER_CC1E          (0x1UL << 0) 
#define TIM13_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM13_CNT_CNT_L          (0xFFFFUL << 0) 
#define TIM13_CNT_CNT_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM13_CNT_CNT_H          (0xFFFFUL << 16) 
#define TIM13_CNT_CNT_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM13_PSC_PSC          (0xFFFFUL << 0) 
#define TIM13_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM13_ARR_ARR_H          (0xFFFFUL << 16) 
#define TIM13_ARR_ARR_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM13_ARR_ARR_L          (0xFFFFUL << 0) 
#define TIM13_ARR_ARR_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM13_CCR1_CCR1_H          (0xFFFFUL << 16) 
#define TIM13_CCR1_CCR1_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM13_CCR1_CCR1_L          (0xFFFFUL << 0) 
#define TIM13_CCR1_CCR1_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM13_CCR2_CCR2_H          (0xFFFFUL << 16) 
#define TIM13_CCR2_CCR2_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM13_CCR2_CCR2_L          (0xFFFFUL << 0) 
#define TIM13_CCR2_CCR2_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM13_CCR3_CCR3_H          (0xFFFFUL << 16) 
#define TIM13_CCR3_CCR3_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM13_CCR3_CCR3_L          (0xFFFFUL << 0) 
#define TIM13_CCR3_CCR3_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM13_CCR4_CCR4_H          (0xFFFFUL << 16) 
#define TIM13_CCR4_CCR4_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM13_CCR4_CCR4_L          (0xFFFFUL << 0) 
#define TIM13_CCR4_CCR4_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM13_DCR_DBL          (0x1FUL << 8) 
#define TIM13_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM13_DCR_DBA          (0x1FUL << 0) 
#define TIM13_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM13_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM13_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM13_AF1_ETRSEL          (0xFUL << 14) 
#define TIM13_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM13_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM13_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM13_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM13_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM13_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM13_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM13_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM13_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM13  ((struct TIM13*)(0x40001C00UL))



struct TIM14 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile uint32_t SMCR;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  union {
    volatile uint32_t CCMR1_Output;
    volatile uint32_t CCMR1_Input;
  };
  union {
    volatile uint32_t CCMR2_Output;
    volatile uint32_t CCMR2_Input;
  };
  volatile uint32_t CCER;
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
  volatile uint32_t CCR3;
  volatile uint32_t CCR4;
  volatile const uint32_t RESERVED_68;
  volatile uint32_t DCR;
  volatile uint32_t DMAR;
  volatile const uint32_t RESERVED_80[4];
  volatile uint32_t AF1;
  volatile const uint32_t RESERVED_100;
  volatile uint32_t TISEL;
};
#define TIM14_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM14_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM14_CR1_CKD          (0x3UL << 8) 
#define TIM14_CR1_CKD_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM14_CR1_ARPE          (0x1UL << 7) 
#define TIM14_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM14_CR1_CMS          (0x3UL << 5) 
#define TIM14_CR1_CMS_VAL(X) (((uint32_t)(X) & 0x3UL) << 5)
#define TIM14_CR1_DIR          (0x1UL << 4) 
#define TIM14_CR1_DIR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM14_CR1_OPM          (0x1UL << 3) 
#define TIM14_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM14_CR1_URS          (0x1UL << 2) 
#define TIM14_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM14_CR1_UDIS          (0x1UL << 1) 
#define TIM14_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM14_CR1_CEN          (0x1UL << 0) 
#define TIM14_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM14_CR2_TI1S          (0x1UL << 7) 
#define TIM14_CR2_TI1S_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM14_CR2_MMS          (0x7UL << 4) 
#define TIM14_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM14_CR2_CCDS          (0x1UL << 3) 
#define TIM14_CR2_CCDS_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM14_SMCR_TS_4_3          (0x3UL << 20) 
#define TIM14_SMCR_TS_4_3_VAL(X) (((uint32_t)(X) & 0x3UL) << 20)
#define TIM14_SMCR_SMS_3          (0x1UL << 16) 
#define TIM14_SMCR_SMS_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM14_SMCR_ETP          (0x1UL << 15) 
#define TIM14_SMCR_ETP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM14_SMCR_ECE          (0x1UL << 14) 
#define TIM14_SMCR_ECE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM14_SMCR_ETPS          (0x3UL << 12) 
#define TIM14_SMCR_ETPS_VAL(X) (((uint32_t)(X) & 0x3UL) << 12)
#define TIM14_SMCR_ETF          (0xFUL << 8) 
#define TIM14_SMCR_ETF_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM14_SMCR_MSM          (0x1UL << 7) 
#define TIM14_SMCR_MSM_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM14_SMCR_TS          (0x7UL << 4) 
#define TIM14_SMCR_TS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM14_SMCR_SMS          (0x7UL << 0) 
#define TIM14_SMCR_SMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define TIM14_DIER_TDE          (0x1UL << 14) 
#define TIM14_DIER_TDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define TIM14_DIER_CC4DE          (0x1UL << 12) 
#define TIM14_DIER_CC4DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM14_DIER_CC3DE          (0x1UL << 11) 
#define TIM14_DIER_CC3DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM14_DIER_CC2DE          (0x1UL << 10) 
#define TIM14_DIER_CC2DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM14_DIER_CC1DE          (0x1UL << 9) 
#define TIM14_DIER_CC1DE_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM14_DIER_UDE          (0x1UL << 8) 
#define TIM14_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM14_DIER_TIE          (0x1UL << 6) 
#define TIM14_DIER_TIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM14_DIER_CC4IE          (0x1UL << 4) 
#define TIM14_DIER_CC4IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM14_DIER_CC3IE          (0x1UL << 3) 
#define TIM14_DIER_CC3IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM14_DIER_CC2IE          (0x1UL << 2) 
#define TIM14_DIER_CC2IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM14_DIER_CC1IE          (0x1UL << 1) 
#define TIM14_DIER_CC1IE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM14_DIER_UIE          (0x1UL << 0) 
#define TIM14_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM14_SR_CC4OF          (0x1UL << 12) 
#define TIM14_SR_CC4OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM14_SR_CC3OF          (0x1UL << 11) 
#define TIM14_SR_CC3OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM14_SR_CC2OF          (0x1UL << 10) 
#define TIM14_SR_CC2OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM14_SR_CC1OF          (0x1UL << 9) 
#define TIM14_SR_CC1OF_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM14_SR_TIF          (0x1UL << 6) 
#define TIM14_SR_TIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM14_SR_CC4IF          (0x1UL << 4) 
#define TIM14_SR_CC4IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM14_SR_CC3IF          (0x1UL << 3) 
#define TIM14_SR_CC3IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM14_SR_CC2IF          (0x1UL << 2) 
#define TIM14_SR_CC2IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM14_SR_CC1IF          (0x1UL << 1) 
#define TIM14_SR_CC1IF_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM14_SR_UIF          (0x1UL << 0) 
#define TIM14_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM14_EGR_TG          (0x1UL << 6) 
#define TIM14_EGR_TG_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define TIM14_EGR_CC4G          (0x1UL << 4) 
#define TIM14_EGR_CC4G_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM14_EGR_CC3G          (0x1UL << 3) 
#define TIM14_EGR_CC3G_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM14_EGR_CC2G          (0x1UL << 2) 
#define TIM14_EGR_CC2G_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM14_EGR_CC1G          (0x1UL << 1) 
#define TIM14_EGR_CC1G_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM14_EGR_UG          (0x1UL << 0) 
#define TIM14_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM14_CCMR1_Output_CC1S          (0x3UL << 0) 
#define TIM14_CCMR1_Output_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM14_CCMR1_Output_OC1FE          (0x1UL << 2) 
#define TIM14_CCMR1_Output_OC1FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM14_CCMR1_Output_OC1PE          (0x1UL << 3) 
#define TIM14_CCMR1_Output_OC1PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM14_CCMR1_Output_OC1M          (0x7UL << 4) 
#define TIM14_CCMR1_Output_OC1M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM14_CCMR1_Output_OC1CE          (0x1UL << 7) 
#define TIM14_CCMR1_Output_OC1CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM14_CCMR1_Output_CC2S          (0x3UL << 8) 
#define TIM14_CCMR1_Output_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM14_CCMR1_Output_OC2FE          (0x1UL << 10) 
#define TIM14_CCMR1_Output_OC2FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM14_CCMR1_Output_OC2PE          (0x1UL << 11) 
#define TIM14_CCMR1_Output_OC2PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM14_CCMR1_Output_OC2M          (0x7UL << 12) 
#define TIM14_CCMR1_Output_OC2M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM14_CCMR1_Output_OC2CE          (0x1UL << 15) 
#define TIM14_CCMR1_Output_OC2CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM14_CCMR1_Output_OC1M_3          (0x1UL << 16) 
#define TIM14_CCMR1_Output_OC1M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM14_CCMR1_Output_OC2M_3          (0x1UL << 24) 
#define TIM14_CCMR1_Output_OC2M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM14_CCMR1_Input_IC2F          (0xFUL << 12) 
#define TIM14_CCMR1_Input_IC2F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM14_CCMR1_Input_IC2PCS          (0x3UL << 10) 
#define TIM14_CCMR1_Input_IC2PCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM14_CCMR1_Input_CC2S          (0x3UL << 8) 
#define TIM14_CCMR1_Input_CC2S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM14_CCMR1_Input_IC1F          (0xFUL << 4) 
#define TIM14_CCMR1_Input_IC1F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM14_CCMR1_Input_ICPCS          (0x3UL << 2) 
#define TIM14_CCMR1_Input_ICPCS_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM14_CCMR1_Input_CC1S          (0x3UL << 0) 
#define TIM14_CCMR1_Input_CC1S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM14_CCMR2_Output_OC4M_3          (0x1UL << 24) 
#define TIM14_CCMR2_Output_OC4M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define TIM14_CCMR2_Output_OC3M_3          (0x1UL << 16) 
#define TIM14_CCMR2_Output_OC3M_3_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define TIM14_CCMR2_Output_O24CE          (0x1UL << 15) 
#define TIM14_CCMR2_Output_O24CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM14_CCMR2_Output_OC4M          (0x7UL << 12) 
#define TIM14_CCMR2_Output_OC4M_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define TIM14_CCMR2_Output_OC4PE          (0x1UL << 11) 
#define TIM14_CCMR2_Output_OC4PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM14_CCMR2_Output_OC4FE          (0x1UL << 10) 
#define TIM14_CCMR2_Output_OC4FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define TIM14_CCMR2_Output_CC4S          (0x3UL << 8) 
#define TIM14_CCMR2_Output_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM14_CCMR2_Output_OC3CE          (0x1UL << 7) 
#define TIM14_CCMR2_Output_OC3CE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM14_CCMR2_Output_OC3M          (0x7UL << 4) 
#define TIM14_CCMR2_Output_OC3M_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM14_CCMR2_Output_OC3PE          (0x1UL << 3) 
#define TIM14_CCMR2_Output_OC3PE_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM14_CCMR2_Output_OC3FE          (0x1UL << 2) 
#define TIM14_CCMR2_Output_OC3FE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM14_CCMR2_Output_CC3S          (0x3UL << 0) 
#define TIM14_CCMR2_Output_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM14_CCMR2_Input_IC4F          (0xFUL << 12) 
#define TIM14_CCMR2_Input_IC4F_VAL(X) (((uint32_t)(X) & 0xFUL) << 12)
#define TIM14_CCMR2_Input_IC4PSC          (0x3UL << 10) 
#define TIM14_CCMR2_Input_IC4PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 10)
#define TIM14_CCMR2_Input_CC4S          (0x3UL << 8) 
#define TIM14_CCMR2_Input_CC4S_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)
#define TIM14_CCMR2_Input_IC3F          (0xFUL << 4) 
#define TIM14_CCMR2_Input_IC3F_VAL(X) (((uint32_t)(X) & 0xFUL) << 4)
#define TIM14_CCMR2_Input_IC3PSC          (0x3UL << 2) 
#define TIM14_CCMR2_Input_IC3PSC_VAL(X) (((uint32_t)(X) & 0x3UL) << 2)
#define TIM14_CCMR2_Input_CC3S          (0x3UL << 0) 
#define TIM14_CCMR2_Input_CC3S_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define TIM14_CCER_CC4NP          (0x1UL << 15) 
#define TIM14_CCER_CC4NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define TIM14_CCER_CC4P          (0x1UL << 13) 
#define TIM14_CCER_CC4P_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define TIM14_CCER_CC4E          (0x1UL << 12) 
#define TIM14_CCER_CC4E_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define TIM14_CCER_CC3NP          (0x1UL << 11) 
#define TIM14_CCER_CC3NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM14_CCER_CC3P          (0x1UL << 9) 
#define TIM14_CCER_CC3P_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define TIM14_CCER_CC3E          (0x1UL << 8) 
#define TIM14_CCER_CC3E_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM14_CCER_CC2NP          (0x1UL << 7) 
#define TIM14_CCER_CC2NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM14_CCER_CC2P          (0x1UL << 5) 
#define TIM14_CCER_CC2P_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define TIM14_CCER_CC2E          (0x1UL << 4) 
#define TIM14_CCER_CC2E_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define TIM14_CCER_CC1NP          (0x1UL << 3) 
#define TIM14_CCER_CC1NP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM14_CCER_CC1P          (0x1UL << 1) 
#define TIM14_CCER_CC1P_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM14_CCER_CC1E          (0x1UL << 0) 
#define TIM14_CCER_CC1E_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM14_CNT_CNT_L          (0xFFFFUL << 0) 
#define TIM14_CNT_CNT_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM14_CNT_CNT_H          (0xFFFFUL << 16) 
#define TIM14_CNT_CNT_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM14_PSC_PSC          (0xFFFFUL << 0) 
#define TIM14_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM14_ARR_ARR_H          (0xFFFFUL << 16) 
#define TIM14_ARR_ARR_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM14_ARR_ARR_L          (0xFFFFUL << 0) 
#define TIM14_ARR_ARR_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM14_CCR1_CCR1_H          (0xFFFFUL << 16) 
#define TIM14_CCR1_CCR1_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM14_CCR1_CCR1_L          (0xFFFFUL << 0) 
#define TIM14_CCR1_CCR1_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM14_CCR2_CCR2_H          (0xFFFFUL << 16) 
#define TIM14_CCR2_CCR2_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM14_CCR2_CCR2_L          (0xFFFFUL << 0) 
#define TIM14_CCR2_CCR2_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM14_CCR3_CCR3_H          (0xFFFFUL << 16) 
#define TIM14_CCR3_CCR3_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM14_CCR3_CCR3_L          (0xFFFFUL << 0) 
#define TIM14_CCR3_CCR3_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM14_CCR4_CCR4_H          (0xFFFFUL << 16) 
#define TIM14_CCR4_CCR4_H_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define TIM14_CCR4_CCR4_L          (0xFFFFUL << 0) 
#define TIM14_CCR4_CCR4_L_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM14_DCR_DBL          (0x1FUL << 8) 
#define TIM14_DCR_DBL_VAL(X) (((uint32_t)(X) & 0x1FUL) << 8)
#define TIM14_DCR_DBA          (0x1FUL << 0) 
#define TIM14_DCR_DBA_VAL(X) (((uint32_t)(X) & 0x1FUL) << 0)
#define TIM14_DMAR_DMAB          (0xFFFFUL << 0) 
#define TIM14_DMAR_DMAB_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM14_AF1_ETRSEL          (0xFUL << 14) 
#define TIM14_AF1_ETRSEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 14)
#define TIM14_TISEL_TI1SEL          (0xFUL << 0) 
#define TIM14_TISEL_TI1SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define TIM14_TISEL_TI2SEL          (0xFUL << 8) 
#define TIM14_TISEL_TI2SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 8)
#define TIM14_TISEL_TI3SEL          (0xFUL << 16) 
#define TIM14_TISEL_TI3SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define TIM14_TISEL_TI4SEL          (0xFUL << 24) 
#define TIM14_TISEL_TI4SEL_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)

#define TIM14  ((struct TIM14*)(0x40002000UL))



struct TIM6 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile const uint32_t RESERVED_8;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  volatile const uint32_t RESERVED_24[3];
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
};
#define TIM6_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM6_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM6_CR1_ARPE          (0x1UL << 7) 
#define TIM6_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM6_CR1_OPM          (0x1UL << 3) 
#define TIM6_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM6_CR1_URS          (0x1UL << 2) 
#define TIM6_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM6_CR1_UDIS          (0x1UL << 1) 
#define TIM6_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM6_CR1_CEN          (0x1UL << 0) 
#define TIM6_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM6_CR2_MMS          (0x7UL << 4) 
#define TIM6_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM6_DIER_UDE          (0x1UL << 8) 
#define TIM6_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM6_DIER_UIE          (0x1UL << 0) 
#define TIM6_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM6_SR_UIF          (0x1UL << 0) 
#define TIM6_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM6_EGR_UG          (0x1UL << 0) 
#define TIM6_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM6_CNT_CNT          (0xFFFFUL << 0) 
#define TIM6_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM6_CNT_UIFCPY          (0x1UL << 31) 
#define TIM6_CNT_UIFCPY_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM6_PSC_PSC          (0xFFFFUL << 0) 
#define TIM6_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM6_ARR_ARR          (0xFFFFUL << 0) 
#define TIM6_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)

#define TIM6  ((struct TIM6*)(0x40001000UL))



struct TIM7 {
  volatile uint32_t CR1;
  volatile uint32_t CR2;
  volatile const uint32_t RESERVED_8;
  volatile uint32_t DIER;
  volatile uint32_t SR;
  volatile uint32_t EGR;
  volatile const uint32_t RESERVED_24[3];
  volatile uint32_t CNT;
  volatile uint32_t PSC;
  volatile uint32_t ARR;
};
#define TIM7_CR1_UIFREMAP          (0x1UL << 11) 
#define TIM7_CR1_UIFREMAP_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define TIM7_CR1_ARPE          (0x1UL << 7) 
#define TIM7_CR1_ARPE_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define TIM7_CR1_OPM          (0x1UL << 3) 
#define TIM7_CR1_OPM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define TIM7_CR1_URS          (0x1UL << 2) 
#define TIM7_CR1_URS_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define TIM7_CR1_UDIS          (0x1UL << 1) 
#define TIM7_CR1_UDIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define TIM7_CR1_CEN          (0x1UL << 0) 
#define TIM7_CR1_CEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM7_CR2_MMS          (0x7UL << 4) 
#define TIM7_CR2_MMS_VAL(X) (((uint32_t)(X) & 0x7UL) << 4)
#define TIM7_DIER_UDE          (0x1UL << 8) 
#define TIM7_DIER_UDE_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define TIM7_DIER_UIE          (0x1UL << 0) 
#define TIM7_DIER_UIE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM7_SR_UIF          (0x1UL << 0) 
#define TIM7_SR_UIF_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM7_EGR_UG          (0x1UL << 0) 
#define TIM7_EGR_UG_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define TIM7_CNT_CNT          (0xFFFFUL << 0) 
#define TIM7_CNT_CNT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM7_CNT_UIFCPY          (0x1UL << 31) 
#define TIM7_CNT_UIFCPY_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define TIM7_PSC_PSC          (0xFFFFUL << 0) 
#define TIM7_PSC_PSC_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)
#define TIM7_ARR_ARR          (0xFFFFUL << 0) 
#define TIM7_ARR_ARR_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 0)

#define TIM7  ((struct TIM7*)(0x40001400UL))



struct NVIC {
  volatile uint32_t ISER0;
  volatile uint32_t ISER1;
  volatile uint32_t ISER2;
  volatile uint32_t ISER3;
  volatile uint32_t ISER4;
  volatile const uint32_t RESERVED_20[27];
  volatile uint32_t ICER0;
  volatile uint32_t ICER1;
  volatile uint32_t ICER2;
  volatile uint32_t ICER3;
  volatile uint32_t ICER4;
  volatile const uint32_t RESERVED_148[27];
  volatile uint32_t ISPR0;
  volatile uint32_t ISPR1;
  volatile uint32_t ISPR2;
  volatile uint32_t ISPR3;
  volatile uint32_t ISPR4;
  volatile const uint32_t RESERVED_276[27];
  volatile uint32_t ICPR0;
  volatile uint32_t ICPR1;
  volatile uint32_t ICPR2;
  volatile const uint32_t RESERVED_396[13];
  volatile uint32_t ICPR3;
  volatile uint32_t ICPR4;
  volatile const uint32_t RESERVED_456[14];
  volatile const uint32_t IABR0;
  volatile const uint32_t IABR1;
  volatile const uint32_t IABR2;
  volatile uint32_t IABR3;
  volatile uint32_t IABR4;
  volatile const uint32_t RESERVED_532[59];
  volatile uint32_t IPR0;
  volatile uint32_t IPR1;
  volatile uint32_t IPR2;
  volatile uint32_t IPR3;
  volatile uint32_t IPR4;
  volatile uint32_t IPR5;
  volatile uint32_t IPR6;
  volatile uint32_t IPR7;
  volatile uint32_t IPR8;
  volatile uint32_t IPR9;
  volatile uint32_t IPR10;
  volatile uint32_t IPR11;
  volatile uint32_t IPR12;
  volatile uint32_t IPR13;
  volatile uint32_t IPR14;
  volatile uint32_t IPR15;
  volatile uint32_t IPR16;
  volatile uint32_t IPR17;
  volatile uint32_t IPR18;
  volatile uint32_t IPR19;
  volatile uint32_t IPR20;
  volatile uint32_t IPR21;
  volatile uint32_t IPR22;
  volatile uint32_t IPR23;
  volatile uint32_t IPR24;
  volatile uint32_t IPR25;
  volatile uint32_t IPR26;
  volatile uint32_t IPR27;
  volatile uint32_t IPR28;
  volatile uint32_t IPR29;
  volatile uint32_t IPR30;
  volatile uint32_t IPR31;
  volatile uint32_t IPR32;
  volatile uint32_t IPR33;
  volatile uint32_t IPR34;
  volatile uint32_t IPR35;
  volatile uint32_t IPR36;
  volatile uint32_t IPR37;
  volatile uint32_t IPR38;
  volatile uint32_t IPR39;
};
#define NVIC_ISER0_SETENA          (0xFFFFFFFFUL << 0) 
#define NVIC_ISER0_SETENA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ISER1_SETENA          (0xFFFFFFFFUL << 0) 
#define NVIC_ISER1_SETENA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ISER2_SETENA          (0xFFFFFFFFUL << 0) 
#define NVIC_ISER2_SETENA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ICER0_CLRENA          (0xFFFFFFFFUL << 0) 
#define NVIC_ICER0_CLRENA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ICER1_CLRENA          (0xFFFFFFFFUL << 0) 
#define NVIC_ICER1_CLRENA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ICER2_CLRENA          (0xFFFFFFFFUL << 0) 
#define NVIC_ICER2_CLRENA_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ISPR0_SETPEND          (0xFFFFFFFFUL << 0) 
#define NVIC_ISPR0_SETPEND_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ISPR1_SETPEND          (0xFFFFFFFFUL << 0) 
#define NVIC_ISPR1_SETPEND_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ISPR2_SETPEND          (0xFFFFFFFFUL << 0) 
#define NVIC_ISPR2_SETPEND_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ICPR0_CLRPEND          (0xFFFFFFFFUL << 0) 
#define NVIC_ICPR0_CLRPEND_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ICPR1_CLRPEND          (0xFFFFFFFFUL << 0) 
#define NVIC_ICPR1_CLRPEND_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_ICPR2_CLRPEND          (0xFFFFFFFFUL << 0) 
#define NVIC_ICPR2_CLRPEND_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_IABR0_ACTIVE          (0xFFFFFFFFUL << 0) 
#define NVIC_IABR0_ACTIVE_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_IABR1_ACTIVE          (0xFFFFFFFFUL << 0) 
#define NVIC_IABR1_ACTIVE_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_IABR2_ACTIVE          (0xFFFFFFFFUL << 0) 
#define NVIC_IABR2_ACTIVE_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define NVIC_IPR0_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR0_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR0_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR0_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR0_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR0_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR0_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR0_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR1_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR1_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR1_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR1_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR1_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR1_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR1_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR1_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR2_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR2_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR2_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR2_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR2_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR2_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR2_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR2_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR3_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR3_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR3_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR3_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR3_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR3_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR3_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR3_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR4_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR4_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR4_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR4_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR4_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR4_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR4_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR4_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR5_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR5_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR5_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR5_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR5_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR5_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR5_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR5_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR6_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR6_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR6_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR6_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR6_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR6_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR6_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR6_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR7_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR7_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR7_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR7_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR7_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR7_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR7_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR7_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR8_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR8_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR8_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR8_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR8_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR8_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR8_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR8_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR9_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR9_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR9_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR9_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR9_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR9_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR9_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR9_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR10_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR10_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR10_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR10_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR10_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR10_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR10_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR10_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR11_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR11_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR11_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR11_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR11_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR11_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR11_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR11_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR12_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR12_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR12_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR12_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR12_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR12_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR12_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR12_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR13_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR13_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR13_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR13_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR13_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR13_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR13_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR13_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR14_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR14_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR14_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR14_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR14_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR14_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR14_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR14_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR15_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR15_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR15_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR15_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR15_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR15_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR15_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR15_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR16_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR16_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR16_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR16_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR16_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR16_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR16_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR16_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR17_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR17_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR17_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR17_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR17_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR17_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR17_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR17_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR18_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR18_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR18_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR18_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR18_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR18_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR18_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR18_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR19_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR19_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR19_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR19_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR19_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR19_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR19_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR19_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR20_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR20_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR20_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR20_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR20_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR20_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR20_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR20_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR21_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR21_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR21_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR21_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR21_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR21_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR21_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR21_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR22_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR22_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR22_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR22_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR22_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR22_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR22_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR22_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR23_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR23_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR23_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR23_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR23_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR23_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR23_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR23_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR24_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR24_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR24_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR24_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR24_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR24_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR24_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR24_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR25_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR25_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR25_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR25_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR25_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR25_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR25_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR25_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR26_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR26_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR26_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR26_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR26_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR26_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR26_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR26_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR27_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR27_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR27_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR27_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR27_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR27_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR27_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR27_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR28_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR28_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR28_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR28_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR28_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR28_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR28_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR28_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR29_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR29_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR29_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR29_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR29_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR29_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR29_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR29_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR30_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR30_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR30_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR30_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR30_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR30_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR30_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR30_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR31_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR31_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR31_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR31_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR31_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR31_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR31_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR31_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR32_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR32_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR32_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR32_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR32_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR32_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR32_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR32_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR33_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR33_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR33_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR33_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR33_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR33_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR33_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR33_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR34_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR34_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR34_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR34_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR34_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR34_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR34_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR34_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR35_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR35_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR35_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR35_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR35_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR35_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR35_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR35_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR36_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR36_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR36_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR36_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR36_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR36_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR36_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR36_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR37_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR37_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR37_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR37_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR37_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR37_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR37_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR37_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR38_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR38_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR38_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR38_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR38_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR38_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR38_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR38_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define NVIC_IPR39_IPR_N0          (0xFFUL << 0) 
#define NVIC_IPR39_IPR_N0_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define NVIC_IPR39_IPR_N1          (0xFFUL << 8) 
#define NVIC_IPR39_IPR_N1_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define NVIC_IPR39_IPR_N2          (0xFFUL << 16) 
#define NVIC_IPR39_IPR_N2_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define NVIC_IPR39_IPR_N3          (0xFFUL << 24) 
#define NVIC_IPR39_IPR_N3_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)

#define NVIC  ((struct NVIC*)(0xE000E100UL))



struct DBGMCU {
  volatile const uint32_t IDC;
  volatile uint32_t CR;
  volatile const uint32_t RESERVED_8[11];
  volatile uint32_t APB3FZ1;
  volatile const uint32_t RESERVED_56;
  volatile uint32_t APB1LFZ1;
  volatile const uint32_t RESERVED_64[3];
  volatile uint32_t APB2FZ1;
  volatile const uint32_t RESERVED_80;
  volatile uint32_t APB4FZ1;
};
#define DBGMCU_IDC_DEV_ID          (0xFFFUL << 0) 
#define DBGMCU_IDC_DEV_ID_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 0)
#define DBGMCU_IDC_REV_ID          (0xFFFFUL << 16) 
#define DBGMCU_IDC_REV_ID_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define DBGMCU_CR_DBGSLEEP_D1          (0x1UL << 0) 
#define DBGMCU_CR_DBGSLEEP_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DBGMCU_CR_DBGSTOP_D1          (0x1UL << 1) 
#define DBGMCU_CR_DBGSTOP_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DBGMCU_CR_DBGSTBY_D1          (0x1UL << 2) 
#define DBGMCU_CR_DBGSTBY_D1_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DBGMCU_CR_DBGSLEEP_D2          (0x1UL << 3) 
#define DBGMCU_CR_DBGSLEEP_D2_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DBGMCU_CR_DBGSTOP_D2          (0x1UL << 4) 
#define DBGMCU_CR_DBGSTOP_D2_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DBGMCU_CR_DBGSTBY_D2          (0x1UL << 5) 
#define DBGMCU_CR_DBGSTBY_D2_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DBGMCU_CR_DBGSTOP_D3          (0x1UL << 7) 
#define DBGMCU_CR_DBGSTOP_D3_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DBGMCU_CR_DBGSTBY_D3          (0x1UL << 8) 
#define DBGMCU_CR_DBGSTBY_D3_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DBGMCU_CR_TRACECLKEN          (0x1UL << 20) 
#define DBGMCU_CR_TRACECLKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 20)
#define DBGMCU_CR_D1DBGCKEN          (0x1UL << 21) 
#define DBGMCU_CR_D1DBGCKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DBGMCU_CR_D3DBGCKEN          (0x1UL << 22) 
#define DBGMCU_CR_D3DBGCKEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DBGMCU_CR_TRGOEN          (0x1UL << 28) 
#define DBGMCU_CR_TRGOEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define DBGMCU_APB3FZ1_WWDG1          (0x1UL << 6) 
#define DBGMCU_APB3FZ1_WWDG1_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DBGMCU_APB1LFZ1_DBG_TIM2          (0x1UL << 0) 
#define DBGMCU_APB1LFZ1_DBG_TIM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DBGMCU_APB1LFZ1_DBG_TIM3          (0x1UL << 1) 
#define DBGMCU_APB1LFZ1_DBG_TIM3_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DBGMCU_APB1LFZ1_DBG_TIM4          (0x1UL << 2) 
#define DBGMCU_APB1LFZ1_DBG_TIM4_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define DBGMCU_APB1LFZ1_DBG_TIM5          (0x1UL << 3) 
#define DBGMCU_APB1LFZ1_DBG_TIM5_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define DBGMCU_APB1LFZ1_DBG_TIM6          (0x1UL << 4) 
#define DBGMCU_APB1LFZ1_DBG_TIM6_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define DBGMCU_APB1LFZ1_DBG_TIM7          (0x1UL << 5) 
#define DBGMCU_APB1LFZ1_DBG_TIM7_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define DBGMCU_APB1LFZ1_DBG_TIM12          (0x1UL << 6) 
#define DBGMCU_APB1LFZ1_DBG_TIM12_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define DBGMCU_APB1LFZ1_DBG_TIM13          (0x1UL << 7) 
#define DBGMCU_APB1LFZ1_DBG_TIM13_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DBGMCU_APB1LFZ1_DBG_TIM14          (0x1UL << 8) 
#define DBGMCU_APB1LFZ1_DBG_TIM14_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define DBGMCU_APB1LFZ1_DBG_LPTIM1          (0x1UL << 9) 
#define DBGMCU_APB1LFZ1_DBG_LPTIM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DBGMCU_APB1LFZ1_DBG_I2C1          (0x1UL << 21) 
#define DBGMCU_APB1LFZ1_DBG_I2C1_VAL(X) (((uint32_t)(X) & 0x1UL) << 21)
#define DBGMCU_APB1LFZ1_DBG_I2C2          (0x1UL << 22) 
#define DBGMCU_APB1LFZ1_DBG_I2C2_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define DBGMCU_APB1LFZ1_DBG_I2C3          (0x1UL << 23) 
#define DBGMCU_APB1LFZ1_DBG_I2C3_VAL(X) (((uint32_t)(X) & 0x1UL) << 23)
#define DBGMCU_APB2FZ1_DBG_TIM1          (0x1UL << 0) 
#define DBGMCU_APB2FZ1_DBG_TIM1_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define DBGMCU_APB2FZ1_DBG_TIM8          (0x1UL << 1) 
#define DBGMCU_APB2FZ1_DBG_TIM8_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define DBGMCU_APB2FZ1_DBG_TIM15          (0x1UL << 16) 
#define DBGMCU_APB2FZ1_DBG_TIM15_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DBGMCU_APB2FZ1_DBG_TIM16          (0x1UL << 17) 
#define DBGMCU_APB2FZ1_DBG_TIM16_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define DBGMCU_APB2FZ1_DBG_TIM17          (0x1UL << 18) 
#define DBGMCU_APB2FZ1_DBG_TIM17_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define DBGMCU_APB2FZ1_DBG_HRTIM          (0x1UL << 29) 
#define DBGMCU_APB2FZ1_DBG_HRTIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define DBGMCU_APB4FZ1_DBG_I2C4          (0x1UL << 7) 
#define DBGMCU_APB4FZ1_DBG_I2C4_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define DBGMCU_APB4FZ1_DBG_LPTIM2          (0x1UL << 9) 
#define DBGMCU_APB4FZ1_DBG_LPTIM2_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define DBGMCU_APB4FZ1_DBG_LPTIM3          (0x1UL << 10) 
#define DBGMCU_APB4FZ1_DBG_LPTIM3_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define DBGMCU_APB4FZ1_DBG_LPTIM4          (0x1UL << 11) 
#define DBGMCU_APB4FZ1_DBG_LPTIM4_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define DBGMCU_APB4FZ1_DBG_LPTIM5          (0x1UL << 12) 
#define DBGMCU_APB4FZ1_DBG_LPTIM5_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define DBGMCU_APB4FZ1_DBG_RTC          (0x1UL << 16) 
#define DBGMCU_APB4FZ1_DBG_RTC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define DBGMCU_APB4FZ1_DBG_IWDG1          (0x1UL << 18) 
#define DBGMCU_APB4FZ1_DBG_IWDG1_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)

#define DBGMCU  ((struct DBGMCU*)(0x5C001000UL))



struct MPU {
  volatile const uint32_t MPU_TYPER;
  volatile uint32_t MPU_CTRL;
  volatile uint32_t MPU_RNR;
  volatile uint32_t MPU_RBAR;
  volatile uint32_t MPU_RASR;
};
#define MPU_MPU_TYPER_SEPARATE          (0x1UL << 0) 
#define MPU_MPU_TYPER_SEPARATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MPU_MPU_TYPER_DREGION          (0xFFUL << 8) 
#define MPU_MPU_TYPER_DREGION_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define MPU_MPU_TYPER_IREGION          (0xFFUL << 16) 
#define MPU_MPU_TYPER_IREGION_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define MPU_MPU_CTRL_ENABLE          (0x1UL << 0) 
#define MPU_MPU_CTRL_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MPU_MPU_CTRL_HFNMIENA          (0x1UL << 1) 
#define MPU_MPU_CTRL_HFNMIENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define MPU_MPU_CTRL_PRIVDEFENA          (0x1UL << 2) 
#define MPU_MPU_CTRL_PRIVDEFENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define MPU_MPU_RNR_REGION          (0xFFUL << 0) 
#define MPU_MPU_RNR_REGION_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define MPU_MPU_RBAR_REGION          (0xFUL << 0) 
#define MPU_MPU_RBAR_REGION_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define MPU_MPU_RBAR_VALID          (0x1UL << 4) 
#define MPU_MPU_RBAR_VALID_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define MPU_MPU_RBAR_ADDR          (0x7FFFFFFUL << 5) 
#define MPU_MPU_RBAR_ADDR_VAL(X) (((uint32_t)(X) & 0x7FFFFFFUL) << 5)
#define MPU_MPU_RASR_ENABLE          (0x1UL << 0) 
#define MPU_MPU_RASR_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define MPU_MPU_RASR_SIZE          (0x1FUL << 1) 
#define MPU_MPU_RASR_SIZE_VAL(X) (((uint32_t)(X) & 0x1FUL) << 1)
#define MPU_MPU_RASR_SRD          (0xFFUL << 8) 
#define MPU_MPU_RASR_SRD_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define MPU_MPU_RASR_B          (0x1UL << 16) 
#define MPU_MPU_RASR_B_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define MPU_MPU_RASR_C          (0x1UL << 17) 
#define MPU_MPU_RASR_C_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define MPU_MPU_RASR_S          (0x1UL << 18) 
#define MPU_MPU_RASR_S_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define MPU_MPU_RASR_TEX          (0x7UL << 19) 
#define MPU_MPU_RASR_TEX_VAL(X) (((uint32_t)(X) & 0x7UL) << 19)
#define MPU_MPU_RASR_AP          (0x7UL << 24) 
#define MPU_MPU_RASR_AP_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define MPU_MPU_RASR_XN          (0x1UL << 28) 
#define MPU_MPU_RASR_XN_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)

#define MPU  ((struct MPU*)(0xE000ED90UL))



struct STK {
  volatile uint32_t CSR;
  volatile uint32_t RVR;
  volatile uint32_t CVR;
  volatile uint32_t CALIB;
};
#define STK_CSR_ENABLE          (0x1UL << 0) 
#define STK_CSR_ENABLE_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define STK_CSR_TICKINT          (0x1UL << 1) 
#define STK_CSR_TICKINT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define STK_CSR_CLKSOURCE          (0x1UL << 2) 
#define STK_CSR_CLKSOURCE_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define STK_CSR_COUNTFLAG          (0x1UL << 16) 
#define STK_CSR_COUNTFLAG_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define STK_RVR_RELOAD          (0xFFFFFFUL << 0) 
#define STK_RVR_RELOAD_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define STK_CVR_CURRENT          (0xFFFFFFUL << 0) 
#define STK_CVR_CURRENT_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define STK_CALIB_TENMS          (0xFFFFFFUL << 0) 
#define STK_CALIB_TENMS_VAL(X) (((uint32_t)(X) & 0xFFFFFFUL) << 0)
#define STK_CALIB_SKEW          (0x1UL << 30) 
#define STK_CALIB_SKEW_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define STK_CALIB_NOREF          (0x1UL << 31) 
#define STK_CALIB_NOREF_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)

#define STK  ((struct STK*)(0xE000E010UL))



struct NVIC_STIR {
  volatile uint32_t STIR;
};
#define NVIC_STIR_STIR_INTID          (0x1FFUL << 0) 
#define NVIC_STIR_STIR_INTID_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)

#define NVIC_STIR  ((struct NVIC_STIR*)(0xE000EF00UL))



struct FPU_CPACR {
  volatile uint32_t CPACR;
};
#define FPU_CPACR_CPACR_CP          (0xFUL << 20) 
#define FPU_CPACR_CPACR_CP_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)

#define FPU_CPACR  ((struct FPU_CPACR*)(0xE000ED88UL))



struct SCB_ACTRL {
  volatile uint32_t ACTRL;
};
#define SCB_ACTRL_ACTRL_DISFOLD          (0x1UL << 2) 
#define SCB_ACTRL_ACTRL_DISFOLD_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SCB_ACTRL_ACTRL_FPEXCODIS          (0x1UL << 10) 
#define SCB_ACTRL_ACTRL_FPEXCODIS_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SCB_ACTRL_ACTRL_DISRAMODE          (0x1UL << 11) 
#define SCB_ACTRL_ACTRL_DISRAMODE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SCB_ACTRL_ACTRL_DISITMATBFLUSH          (0x1UL << 12) 
#define SCB_ACTRL_ACTRL_DISITMATBFLUSH_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)

#define SCB_ACTRL  ((struct SCB_ACTRL*)(0xE000E008UL))



struct FPU {
  volatile uint32_t FPCCR;
  volatile uint32_t FPCAR;
  volatile uint32_t FPSCR;
};
#define FPU_FPCCR_LSPACT          (0x1UL << 0) 
#define FPU_FPCCR_LSPACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FPU_FPCCR_USER          (0x1UL << 1) 
#define FPU_FPCCR_USER_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FPU_FPCCR_THREAD          (0x1UL << 3) 
#define FPU_FPCCR_THREAD_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FPU_FPCCR_HFRDY          (0x1UL << 4) 
#define FPU_FPCCR_HFRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FPU_FPCCR_MMRDY          (0x1UL << 5) 
#define FPU_FPCCR_MMRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define FPU_FPCCR_BFRDY          (0x1UL << 6) 
#define FPU_FPCCR_BFRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 6)
#define FPU_FPCCR_MONRDY          (0x1UL << 8) 
#define FPU_FPCCR_MONRDY_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define FPU_FPCCR_LSPEN          (0x1UL << 30) 
#define FPU_FPCCR_LSPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FPU_FPCCR_ASPEN          (0x1UL << 31) 
#define FPU_FPCCR_ASPEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define FPU_FPCAR_ADDRESS          (0x1FFFFFFFUL << 3) 
#define FPU_FPCAR_ADDRESS_VAL(X) (((uint32_t)(X) & 0x1FFFFFFFUL) << 3)
#define FPU_FPSCR_IOC          (0x1UL << 0) 
#define FPU_FPSCR_IOC_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define FPU_FPSCR_DZC          (0x1UL << 1) 
#define FPU_FPSCR_DZC_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define FPU_FPSCR_OFC          (0x1UL << 2) 
#define FPU_FPSCR_OFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define FPU_FPSCR_UFC          (0x1UL << 3) 
#define FPU_FPSCR_UFC_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define FPU_FPSCR_IXC          (0x1UL << 4) 
#define FPU_FPSCR_IXC_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define FPU_FPSCR_IDC          (0x1UL << 7) 
#define FPU_FPSCR_IDC_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define FPU_FPSCR_RMode          (0x3UL << 22) 
#define FPU_FPSCR_RMode_VAL(X) (((uint32_t)(X) & 0x3UL) << 22)
#define FPU_FPSCR_FZ          (0x1UL << 24) 
#define FPU_FPSCR_FZ_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define FPU_FPSCR_DN          (0x1UL << 25) 
#define FPU_FPSCR_DN_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define FPU_FPSCR_AHP          (0x1UL << 26) 
#define FPU_FPSCR_AHP_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define FPU_FPSCR_V          (0x1UL << 28) 
#define FPU_FPSCR_V_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define FPU_FPSCR_C          (0x1UL << 29) 
#define FPU_FPSCR_C_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define FPU_FPSCR_Z          (0x1UL << 30) 
#define FPU_FPSCR_Z_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define FPU_FPSCR_N          (0x1UL << 31) 
#define FPU_FPSCR_N_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)

#define FPU  ((struct FPU*)(0xE000EF34UL))



struct SCB {
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint32_t SHPR1;
  volatile uint32_t SHPR2;
  volatile uint32_t SHPR3;
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR_UFSR_BFSR_MMFSR;
  volatile uint32_t HFSR;
  volatile const uint32_t RESERVED_48;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
};
#define SCB_CPUID_Revision          (0xFUL << 0) 
#define SCB_CPUID_Revision_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define SCB_CPUID_PartNo          (0xFFFUL << 4) 
#define SCB_CPUID_PartNo_VAL(X) (((uint32_t)(X) & 0xFFFUL) << 4)
#define SCB_CPUID_Constant          (0xFUL << 16) 
#define SCB_CPUID_Constant_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define SCB_CPUID_Variant          (0xFUL << 20) 
#define SCB_CPUID_Variant_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define SCB_CPUID_Implementer          (0xFFUL << 24) 
#define SCB_CPUID_Implementer_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define SCB_ICSR_VECTACTIVE          (0x1FFUL << 0) 
#define SCB_ICSR_VECTACTIVE_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 0)
#define SCB_ICSR_RETTOBASE          (0x1UL << 11) 
#define SCB_ICSR_RETTOBASE_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SCB_ICSR_VECTPENDING          (0x7FUL << 12) 
#define SCB_ICSR_VECTPENDING_VAL(X) (((uint32_t)(X) & 0x7FUL) << 12)
#define SCB_ICSR_ISRPENDING          (0x1UL << 22) 
#define SCB_ICSR_ISRPENDING_VAL(X) (((uint32_t)(X) & 0x1UL) << 22)
#define SCB_ICSR_PENDSTCLR          (0x1UL << 25) 
#define SCB_ICSR_PENDSTCLR_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SCB_ICSR_PENDSTSET          (0x1UL << 26) 
#define SCB_ICSR_PENDSTSET_VAL(X) (((uint32_t)(X) & 0x1UL) << 26)
#define SCB_ICSR_PENDSVCLR          (0x1UL << 27) 
#define SCB_ICSR_PENDSVCLR_VAL(X) (((uint32_t)(X) & 0x1UL) << 27)
#define SCB_ICSR_PENDSVSET          (0x1UL << 28) 
#define SCB_ICSR_PENDSVSET_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define SCB_ICSR_NMIPENDSET          (0x1UL << 31) 
#define SCB_ICSR_NMIPENDSET_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define SCB_VTOR_TBLOFF          (0x1FFFFFUL << 9) 
#define SCB_VTOR_TBLOFF_VAL(X) (((uint32_t)(X) & 0x1FFFFFUL) << 9)
#define SCB_AIRCR_VECTRESET          (0x1UL << 0) 
#define SCB_AIRCR_VECTRESET_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SCB_AIRCR_VECTCLRACTIVE          (0x1UL << 1) 
#define SCB_AIRCR_VECTCLRACTIVE_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SCB_AIRCR_SYSRESETREQ          (0x1UL << 2) 
#define SCB_AIRCR_SYSRESETREQ_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SCB_AIRCR_PRIGROUP          (0x7UL << 8) 
#define SCB_AIRCR_PRIGROUP_VAL(X) (((uint32_t)(X) & 0x7UL) << 8)
#define SCB_AIRCR_ENDIANESS          (0x1UL << 15) 
#define SCB_AIRCR_ENDIANESS_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SCB_AIRCR_VECTKEYSTAT          (0xFFFFUL << 16) 
#define SCB_AIRCR_VECTKEYSTAT_VAL(X) (((uint32_t)(X) & 0xFFFFUL) << 16)
#define SCB_SCR_SLEEPONEXIT          (0x1UL << 1) 
#define SCB_SCR_SLEEPONEXIT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SCB_SCR_SLEEPDEEP          (0x1UL << 2) 
#define SCB_SCR_SLEEPDEEP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define SCB_SCR_SEVEONPEND          (0x1UL << 4) 
#define SCB_SCR_SEVEONPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SCB_CCR_NONBASETHRDENA          (0x1UL << 0) 
#define SCB_CCR_NONBASETHRDENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SCB_CCR_USERSETMPEND          (0x1UL << 1) 
#define SCB_CCR_USERSETMPEND_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SCB_CCR_UNALIGN__TRP          (0x1UL << 3) 
#define SCB_CCR_UNALIGN__TRP_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SCB_CCR_DIV_0_TRP          (0x1UL << 4) 
#define SCB_CCR_DIV_0_TRP_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SCB_CCR_BFHFNMIGN          (0x1UL << 8) 
#define SCB_CCR_BFHFNMIGN_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SCB_CCR_STKALIGN          (0x1UL << 9) 
#define SCB_CCR_STKALIGN_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SCB_CCR_DC          (0x1UL << 16) 
#define SCB_CCR_DC_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SCB_CCR_IC          (0x1UL << 17) 
#define SCB_CCR_IC_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SCB_CCR_BP          (0x1UL << 18) 
#define SCB_CCR_BP_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SCB_SHPR1_PRI_4          (0xFFUL << 0) 
#define SCB_SHPR1_PRI_4_VAL(X) (((uint32_t)(X) & 0xFFUL) << 0)
#define SCB_SHPR1_PRI_5          (0xFFUL << 8) 
#define SCB_SHPR1_PRI_5_VAL(X) (((uint32_t)(X) & 0xFFUL) << 8)
#define SCB_SHPR1_PRI_6          (0xFFUL << 16) 
#define SCB_SHPR1_PRI_6_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SCB_SHPR2_PRI_11          (0xFFUL << 24) 
#define SCB_SHPR2_PRI_11_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define SCB_SHPR3_PRI_14          (0xFFUL << 16) 
#define SCB_SHPR3_PRI_14_VAL(X) (((uint32_t)(X) & 0xFFUL) << 16)
#define SCB_SHPR3_PRI_15          (0xFFUL << 24) 
#define SCB_SHPR3_PRI_15_VAL(X) (((uint32_t)(X) & 0xFFUL) << 24)
#define SCB_SHCSR_MEMFAULTACT          (0x1UL << 0) 
#define SCB_SHCSR_MEMFAULTACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SCB_SHCSR_BUSFAULTACT          (0x1UL << 1) 
#define SCB_SHCSR_BUSFAULTACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SCB_SHCSR_USGFAULTACT          (0x1UL << 3) 
#define SCB_SHCSR_USGFAULTACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SCB_SHCSR_SVCALLACT          (0x1UL << 7) 
#define SCB_SHCSR_SVCALLACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SCB_SHCSR_MONITORACT          (0x1UL << 8) 
#define SCB_SHCSR_MONITORACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SCB_SHCSR_PENDSVACT          (0x1UL << 10) 
#define SCB_SHCSR_PENDSVACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SCB_SHCSR_SYSTICKACT          (0x1UL << 11) 
#define SCB_SHCSR_SYSTICKACT_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SCB_SHCSR_USGFAULTPENDED          (0x1UL << 12) 
#define SCB_SHCSR_USGFAULTPENDED_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SCB_SHCSR_MEMFAULTPENDED          (0x1UL << 13) 
#define SCB_SHCSR_MEMFAULTPENDED_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SCB_SHCSR_BUSFAULTPENDED          (0x1UL << 14) 
#define SCB_SHCSR_BUSFAULTPENDED_VAL(X) (((uint32_t)(X) & 0x1UL) << 14)
#define SCB_SHCSR_SVCALLPENDED          (0x1UL << 15) 
#define SCB_SHCSR_SVCALLPENDED_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SCB_SHCSR_MEMFAULTENA          (0x1UL << 16) 
#define SCB_SHCSR_MEMFAULTENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SCB_SHCSR_BUSFAULTENA          (0x1UL << 17) 
#define SCB_SHCSR_BUSFAULTENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SCB_SHCSR_USGFAULTENA          (0x1UL << 18) 
#define SCB_SHCSR_USGFAULTENA_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL          (0x1UL << 0) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define SCB_CFSR_UFSR_BFSR_MMFSR_DACCVIOL          (0x1UL << 1) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_DACCVIOL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR          (0x1UL << 3) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR          (0x1UL << 4) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR          (0x1UL << 5) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 5)
#define SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID          (0x1UL << 7) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID_VAL(X) (((uint32_t)(X) & 0x1UL) << 7)
#define SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR          (0x1UL << 8) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 8)
#define SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR          (0x1UL << 9) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 9)
#define SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR          (0x1UL << 10) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 10)
#define SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR          (0x1UL << 11) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 11)
#define SCB_CFSR_UFSR_BFSR_MMFSR_STKERR          (0x1UL << 12) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_STKERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 12)
#define SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR          (0x1UL << 13) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR_VAL(X) (((uint32_t)(X) & 0x1UL) << 13)
#define SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID          (0x1UL << 15) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID_VAL(X) (((uint32_t)(X) & 0x1UL) << 15)
#define SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR          (0x1UL << 16) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR_VAL(X) (((uint32_t)(X) & 0x1UL) << 16)
#define SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE          (0x1UL << 17) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE_VAL(X) (((uint32_t)(X) & 0x1UL) << 17)
#define SCB_CFSR_UFSR_BFSR_MMFSR_INVPC          (0x1UL << 18) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_INVPC_VAL(X) (((uint32_t)(X) & 0x1UL) << 18)
#define SCB_CFSR_UFSR_BFSR_MMFSR_NOCP          (0x1UL << 19) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_NOCP_VAL(X) (((uint32_t)(X) & 0x1UL) << 19)
#define SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED          (0x1UL << 24) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED_VAL(X) (((uint32_t)(X) & 0x1UL) << 24)
#define SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO          (0x1UL << 25) 
#define SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO_VAL(X) (((uint32_t)(X) & 0x1UL) << 25)
#define SCB_HFSR_VECTTBL          (0x1UL << 1) 
#define SCB_HFSR_VECTTBL_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define SCB_HFSR_FORCED          (0x1UL << 30) 
#define SCB_HFSR_FORCED_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define SCB_HFSR_DEBUG_VT          (0x1UL << 31) 
#define SCB_HFSR_DEBUG_VT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)
#define SCB_MMFAR_ADDRESS          (0xFFFFFFFFUL << 0) 
#define SCB_MMFAR_ADDRESS_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)
#define SCB_BFAR_ADDRESS          (0xFFFFFFFFUL << 0) 
#define SCB_BFAR_ADDRESS_VAL(X) (((uint32_t)(X) & 0xFFFFFFFFUL) << 0)

#define SCB  ((struct SCB*)(0xE000ED00UL))



struct PF {
  volatile const uint32_t CLIDR;
  volatile const uint32_t CTR;
  volatile const uint32_t CCSIDR;
};
#define PF_CLIDR_CL1          (0x7UL << 0) 
#define PF_CLIDR_CL1_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define PF_CLIDR_CL2          (0x7UL << 3) 
#define PF_CLIDR_CL2_VAL(X) (((uint32_t)(X) & 0x7UL) << 3)
#define PF_CLIDR_CL3          (0x7UL << 6) 
#define PF_CLIDR_CL3_VAL(X) (((uint32_t)(X) & 0x7UL) << 6)
#define PF_CLIDR_CL4          (0x7UL << 9) 
#define PF_CLIDR_CL4_VAL(X) (((uint32_t)(X) & 0x7UL) << 9)
#define PF_CLIDR_CL5          (0x7UL << 12) 
#define PF_CLIDR_CL5_VAL(X) (((uint32_t)(X) & 0x7UL) << 12)
#define PF_CLIDR_CL6          (0x7UL << 15) 
#define PF_CLIDR_CL6_VAL(X) (((uint32_t)(X) & 0x7UL) << 15)
#define PF_CLIDR_CL7          (0x7UL << 18) 
#define PF_CLIDR_CL7_VAL(X) (((uint32_t)(X) & 0x7UL) << 18)
#define PF_CLIDR_LoUIS          (0x7UL << 21) 
#define PF_CLIDR_LoUIS_VAL(X) (((uint32_t)(X) & 0x7UL) << 21)
#define PF_CLIDR_LoC          (0x7UL << 24) 
#define PF_CLIDR_LoC_VAL(X) (((uint32_t)(X) & 0x7UL) << 24)
#define PF_CLIDR_LoU          (0x7UL << 27) 
#define PF_CLIDR_LoU_VAL(X) (((uint32_t)(X) & 0x7UL) << 27)
#define PF_CTR__IminLine          (0xFUL << 0) 
#define PF_CTR__IminLine_VAL(X) (((uint32_t)(X) & 0xFUL) << 0)
#define PF_CTR_DMinLine          (0xFUL << 16) 
#define PF_CTR_DMinLine_VAL(X) (((uint32_t)(X) & 0xFUL) << 16)
#define PF_CTR_ERG          (0xFUL << 20) 
#define PF_CTR_ERG_VAL(X) (((uint32_t)(X) & 0xFUL) << 20)
#define PF_CTR_CWG          (0xFUL << 24) 
#define PF_CTR_CWG_VAL(X) (((uint32_t)(X) & 0xFUL) << 24)
#define PF_CTR_Format          (0x7UL << 29) 
#define PF_CTR_Format_VAL(X) (((uint32_t)(X) & 0x7UL) << 29)
#define PF_CCSIDR_LineSize          (0x7UL << 0) 
#define PF_CCSIDR_LineSize_VAL(X) (((uint32_t)(X) & 0x7UL) << 0)
#define PF_CCSIDR_Associativity          (0x3FFUL << 3) 
#define PF_CCSIDR_Associativity_VAL(X) (((uint32_t)(X) & 0x3FFUL) << 3)
#define PF_CCSIDR_NumSets          (0x7FFFUL << 13) 
#define PF_CCSIDR_NumSets_VAL(X) (((uint32_t)(X) & 0x7FFFUL) << 13)
#define PF_CCSIDR_WA          (0x1UL << 28) 
#define PF_CCSIDR_WA_VAL(X) (((uint32_t)(X) & 0x1UL) << 28)
#define PF_CCSIDR_RA          (0x1UL << 29) 
#define PF_CCSIDR_RA_VAL(X) (((uint32_t)(X) & 0x1UL) << 29)
#define PF_CCSIDR_WB          (0x1UL << 30) 
#define PF_CCSIDR_WB_VAL(X) (((uint32_t)(X) & 0x1UL) << 30)
#define PF_CCSIDR_WT          (0x1UL << 31) 
#define PF_CCSIDR_WT_VAL(X) (((uint32_t)(X) & 0x1UL) << 31)

#define PF  ((struct PF*)(0xE000ED78UL))



struct AC {
  volatile uint32_t ITCMCR;
  volatile uint32_t DTCMCR;
  volatile uint32_t AHBPCR;
  volatile uint32_t CACR;
  volatile uint32_t AHBSCR;
  volatile const uint32_t RESERVED_20;
  volatile uint32_t ABFSR;
};
#define AC_ITCMCR_EN          (0x1UL << 0) 
#define AC_ITCMCR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AC_ITCMCR_RMW          (0x1UL << 1) 
#define AC_ITCMCR_RMW_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AC_ITCMCR_RETEN          (0x1UL << 2) 
#define AC_ITCMCR_RETEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define AC_ITCMCR_SZ          (0xFUL << 3) 
#define AC_ITCMCR_SZ_VAL(X) (((uint32_t)(X) & 0xFUL) << 3)
#define AC_DTCMCR_EN          (0x1UL << 0) 
#define AC_DTCMCR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AC_DTCMCR_RMW          (0x1UL << 1) 
#define AC_DTCMCR_RMW_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AC_DTCMCR_RETEN          (0x1UL << 2) 
#define AC_DTCMCR_RETEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define AC_DTCMCR_SZ          (0xFUL << 3) 
#define AC_DTCMCR_SZ_VAL(X) (((uint32_t)(X) & 0xFUL) << 3)
#define AC_AHBPCR_EN          (0x1UL << 0) 
#define AC_AHBPCR_EN_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AC_AHBPCR_SZ          (0x7UL << 1) 
#define AC_AHBPCR_SZ_VAL(X) (((uint32_t)(X) & 0x7UL) << 1)
#define AC_CACR_SIWT          (0x1UL << 0) 
#define AC_CACR_SIWT_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AC_CACR_ECCEN          (0x1UL << 1) 
#define AC_CACR_ECCEN_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AC_CACR_FORCEWT          (0x1UL << 2) 
#define AC_CACR_FORCEWT_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define AC_AHBSCR_CTL          (0x3UL << 0) 
#define AC_AHBSCR_CTL_VAL(X) (((uint32_t)(X) & 0x3UL) << 0)
#define AC_AHBSCR_TPRI          (0x1FFUL << 2) 
#define AC_AHBSCR_TPRI_VAL(X) (((uint32_t)(X) & 0x1FFUL) << 2)
#define AC_AHBSCR_INITCOUNT          (0x1FUL << 11) 
#define AC_AHBSCR_INITCOUNT_VAL(X) (((uint32_t)(X) & 0x1FUL) << 11)
#define AC_ABFSR_ITCM          (0x1UL << 0) 
#define AC_ABFSR_ITCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 0)
#define AC_ABFSR_DTCM          (0x1UL << 1) 
#define AC_ABFSR_DTCM_VAL(X) (((uint32_t)(X) & 0x1UL) << 1)
#define AC_ABFSR_AHBP          (0x1UL << 2) 
#define AC_ABFSR_AHBP_VAL(X) (((uint32_t)(X) & 0x1UL) << 2)
#define AC_ABFSR_AXIM          (0x1UL << 3) 
#define AC_ABFSR_AXIM_VAL(X) (((uint32_t)(X) & 0x1UL) << 3)
#define AC_ABFSR_EPPB          (0x1UL << 4) 
#define AC_ABFSR_EPPB_VAL(X) (((uint32_t)(X) & 0x1UL) << 4)
#define AC_ABFSR_AXIMTYPE          (0x3UL << 8) 
#define AC_ABFSR_AXIMTYPE_VAL(X) (((uint32_t)(X) & 0x3UL) << 8)

#define AC  ((struct AC*)(0xE000EF90UL))




static inline void nvic_enable_irq(uint16_t irq) {
  volatile uint32_t *reg = &(NVIC->ISER0) + (irq / 32);
  *reg = 1 << (irq & 0x1F);
}

static inline void nvic_disable_irq(uint16_t irq) {
  volatile uint32_t *reg = &(NVIC->ICER0) + (irq / 32);
  *reg = 1 << (irq & 0x1F);
}

static inline void nvic_set_priority(uint16_t irq, uint8_t priority) {
  volatile uint32_t *reg = &(NVIC->IPR0) + (irq / 4);
  uint8_t prio = priority << 4;
  *reg = prio << ((irq & 0x3) * 8);
}

static inline void exception_set_priority(uint16_t exc, uint8_t priority) {
  volatile uint32_t *reg = &(SCB->SHPR1) + (exc / 4);
  uint8_t prio = priority << 4;
  *reg = prio << ((exc & 0x3) * 8);
}

#endif