v 4
file . "and_led.vhdl" "45109a0b45204e6c8184ee54e790c7ecebd100e3" "20240222111626.976":
  entity and_gate_led at 1( 0) + 0 on 27;
  architecture rtl of and_gate_led at 18( 268) + 0 on 28;
