EESchema-LIBRARY Version 2.3
DEF A311D2 U 0 20 Y Y 10 L N
F0 "U" 200 250 50 H V L CNN
F1 "A311D2" 200 150 50 H V L CNN
F2 "" 200 50 50 H I L CNN
F3 "" 200 -150 50 H I L CNN
DRAW
X CSI_A_CLKN A32 0 0 200 R 50 50 1 1 B 
X CSI_A_CLKP A31 0 -100 200 R 50 50 1 1 B 
X CSI_A_D0N D32 0 -200 200 R 50 50 1 1 B 
X CSI_A_D0P C32 0 -300 200 R 50 50 1 1 B 
X CSI_A_D1N B32 0 -400 200 R 50 50 1 1 B 
X CSI_A_D1P B33 0 -500 200 R 50 50 1 1 B 
X CSI_A_D2N B31 0 -600 200 R 50 50 1 1 B 
X CSI_A_D2P B30 0 -700 200 R 50 50 1 1 B 
X CSI_A_D3N B29 0 -800 200 R 50 50 1 1 B 
X CSI_A_D3P A29 0 -900 200 R 50 50 1 1 B 
X CSI_B_CLKN A28 0 -1000 200 R 50 50 1 1 B 
X CSI_B_CLKP B28 0 -1100 200 R 50 50 1 1 B 
X CSI_C_CLKN F31 0 -1200 200 R 50 50 1 1 B 
X CSI_C_CLKP F30 0 -1300 200 R 50 50 1 1 B 
X CSI_C_D0N G28 0 -1400 200 R 50 50 1 1 B 
X CSI_C_D0P G29 0 -1500 200 R 50 50 1 1 B 
X CSI_C_D1N G31 0 -1600 200 R 50 50 1 1 B 
X CSI_C_D1P G30 0 -1700 200 R 50 50 1 1 B 
X CSI_C_D2N F29 0 -1800 200 R 50 50 1 1 B 
X CSI_C_D2P F28 0 -1900 200 R 50 50 1 1 B 
X CSI_C_D3N D31 0 -2000 200 R 50 50 1 1 B 
X CSI_C_D3P D30 0 -2100 200 R 50 50 1 1 B 
X CSI_D_CLKN C31 0 -2200 200 R 50 50 1 1 B 
X CSI_D_CLKP C30 0 -2300 200 R 50 50 1 1 B 
S 200 100 800 -2400 1 1 10 f
X DDR0_AC_0 E2 0 0 200 R 50 50 2 1 B 
X DDR0_AC_1 F2 0 -100 200 R 50 50 2 1 B 
X DDR0_AC_2 G1 0 -200 200 R 50 50 2 1 B 
X DDR0_AC_3 H3 0 -300 200 R 50 50 2 1 B 
X DDR0_AC_4 G3 0 -400 200 R 50 50 2 1 B 
X DDR0_AC_5 F3 0 -500 200 R 50 50 2 1 B 
X DDR0_AC_6 J4 0 -600 200 R 50 50 2 1 B 
X DDR0_AC_7 C3 0 -700 200 R 50 50 2 1 B 
X DDR0_AC_8 B1 0 -800 200 R 50 50 2 1 B 
X DDR0_AC_9 B2 0 -900 200 R 50 50 2 1 B 
X DDR0_AC_10 D3 0 -1000 200 R 50 50 2 1 B 
X DDR0_AC_11 F4 0 -1100 200 R 50 50 2 1 B 
X DDR0_AC_12 D1 0 -1200 200 R 50 50 2 1 B 
X DDR0_AC_13 D2 0 -1300 200 R 50 50 2 1 B 
X DDR0_AC_14 C4 0 -1400 200 R 50 50 2 1 B 
X DDR0_AC_15 E3 0 -1500 200 R 50 50 2 1 B 
X DDR0_AC_20 K4 0 -1600 200 R 50 50 2 1 B 
X DDR0_AC_21 K3 0 -1700 200 R 50 50 2 1 B 
X DDR0_AC_22 M4 0 -1800 200 R 50 50 2 1 B 
X DDR0_AC_23 M5 0 -1900 200 R 50 50 2 1 B 
X DDR0_AC_24 G4 0 -2000 200 R 50 50 2 1 B 
X DDR0_AC_25 G5 0 -2100 200 R 50 50 2 1 B 
X DDR0_AC_26 J5 0 -2200 200 R 50 50 2 1 B 
X DDR0_AC_28 K5 0 -2300 200 R 50 50 2 1 B 
X DDR0_AC_29 J2 0 -2400 200 R 50 50 2 1 B 
X DDR0_AC_30 K1 0 -2500 200 R 50 50 2 1 B 
X DDR0_AC_31 H2 0 -2600 200 R 50 50 2 1 B 
X DDR0_AC_32 L3 0 -2700 200 R 50 50 2 1 B 
X DDR0_AC_33 J3 0 -2800 200 R 50 50 2 1 B 
X DDR0_AC_34 F5 0 -2900 200 R 50 50 2 1 B 
X DDR0_AC_35 E5 0 -3000 200 R 50 50 2 1 B 
X DDR0_AC_36 J6 0 -3100 200 R 50 50 2 1 B 
X DDR0_AC_37 R6 0 -3200 200 R 50 50 2 1 B 
X DDR0_AC_38 K6 0 -3300 200 R 50 50 2 1 B 
X DDR0_DQ0 A2 0 -3400 200 R 50 50 2 1 B 
X DDR0_DQ1 B4 0 -3500 200 R 50 50 2 1 B 
X DDR0_DQ2 D6 0 -3600 200 R 50 50 2 1 B 
X DDR0_DQ3 C6 0 -3700 200 R 50 50 2 1 B 
X DDR0_DQ4 D7 0 -3800 200 R 50 50 2 1 B 
X DDR0_DQ5 A3 0 -3900 200 R 50 50 2 1 B 
X DDR0_DQ6 C7 0 -4000 200 R 50 50 2 1 B 
X DDR0_DQ7 A6 0 -4100 200 R 50 50 2 1 B 
X DDR0_DQ8 B12 0 -4200 200 R 50 50 2 1 B 
X DDR0_DQ9 D8 0 -4300 200 R 50 50 2 1 B 
X DDR0_DQ10 E8 0 -4400 200 R 50 50 2 1 B 
X DDR0_DQ11 A10 0 -4500 200 R 50 50 2 1 B 
X DDR0_DQ12 D10 0 -4600 200 R 50 50 2 1 B 
X DDR0_DQ13 C10 0 -4700 200 R 50 50 2 1 B 
X DDR0_DQ14 B10 0 -4800 200 R 50 50 2 1 B 
X DDR0_DQ15 A12 0 -4900 200 R 50 50 2 1 B 
X DDR0_DQ16 N3 0 -5000 200 R 50 50 2 1 B 
X DDR0_DQ17 M3 0 -5100 200 R 50 50 2 1 B 
X DDR0_DQ18 P3 0 -5200 200 R 50 50 2 1 B 
X DDR0_DQ19 N4 0 -5300 200 R 50 50 2 1 B 
X DDR0_DQ20 M2 0 -5400 200 R 50 50 2 1 B 
X DDR0_DQ21 N1 0 -5500 200 R 50 50 2 1 B 
X DDR0_DQ22 P2 0 -5600 200 R 50 50 2 1 B 
X DDR0_DQ23 N5 0 -5700 200 R 50 50 2 1 B 
X DDR0_DQ24 R2 0 -5800 200 R 50 50 2 1 B 
X DDR0_DQ25 U2 0 -5900 200 R 50 50 2 1 B 
X DDR0_DQ26 U3 0 -6000 200 R 50 50 2 1 B 
X DDR0_DQ27 T1 0 -6100 200 R 50 50 2 1 B 
X DDR0_DQ28 V5 0 -6200 200 R 50 50 2 1 B 
X DDR0_DQ29 V4 0 -6300 200 R 50 50 2 1 B 
X DDR0_DQ30 V3 0 -6400 200 R 50 50 2 1 B 
X DDR0_DQ31 W3 0 -6500 200 R 50 50 2 1 B 
X DDR0_DQM0 B5 0 -6600 200 R 50 50 2 1 B 
X DDR0_DQM1 C8 0 -6700 200 R 50 50 2 1 B 
X DDR0_DQM2 L2 0 -6800 200 R 50 50 2 1 B 
X DDR0_DQM3 V2 0 -6900 200 R 50 50 2 1 B 
X DDR0_DQSN0 B7 0 -7000 200 R 50 50 2 1 B 
X DDR0_DQSN1 B9 0 -7100 200 R 50 50 2 1 B 
X DDR0_DQSN2 R4 0 -7200 200 R 50 50 2 1 B 
X DDR0_DQSN3 T4 0 -7300 200 R 50 50 2 1 B 
X DDR0_DQSP0 A7 0 -7400 200 R 50 50 2 1 B 
X DDR0_DQSP1 A9 0 -7500 200 R 50 50 2 1 B 
X DDR0_DQSP2 R3 0 -7600 200 R 50 50 2 1 B 
X DDR0_DQSP3 T3 0 -7700 200 R 50 50 2 1 B 
X DDR0_PVREF G6 0 -7800 200 R 50 50 2 1 B 
X DDR0_PZQ F8 0 -7900 200 R 50 50 2 1 B 
X DDR0_RST D4 0 -8000 200 R 50 50 2 1 B 
S 200 100 800 -8100 2 1 10 f
X DDR1_AC_0 AN3 0 0 200 R 50 50 3 1 B 
X DDR1_AC_1 AL5 0 -100 200 R 50 50 3 1 B 
X DDR1_AC_2 AP1 0 -200 200 R 50 50 3 1 B 
X DDR1_AC_3 AP3 0 -300 200 R 50 50 3 1 B 
X DDR1_AC_4 AK3 0 -400 200 R 50 50 3 1 B 
X DDR1_AC_5 AK4 0 -500 200 R 50 50 3 1 B 
X DDR1_AC_6 AN4 0 -600 200 R 50 50 3 1 B 
X DDR1_AC_7 AR2 0 -700 200 R 50 50 3 1 B 
X DDR1_AC_8 AN2 0 -800 200 R 50 50 3 1 B 
X DDR1_AC_9 AL3 0 -900 200 R 50 50 3 1 B 
X DDR1_AC_10 AR1 0 -1000 200 R 50 50 3 1 B 
X DDR1_AC_11 AT1 0 -1100 200 R 50 50 3 1 B 
X DDR1_AC_12 AL4 0 -1200 200 R 50 50 3 1 B 
X DDR1_AC_13 AM3 0 -1300 200 R 50 50 3 1 B 
X DDR1_AC_14 AT2 0 -1400 200 R 50 50 3 1 B 
X DDR1_AC_15 AH6 0 -1500 200 R 50 50 3 1 B 
X DDR1_AC_20 AL1 0 -1600 200 R 50 50 3 1 B 
X DDR1_AC_21 AM1 0 -1700 200 R 50 50 3 1 B 
X DDR1_AC_22 AJ2 0 -1800 200 R 50 50 3 1 B 
X DDR1_AC_23 AK2 0 -1900 200 R 50 50 3 1 B 
X DDR1_AC_24 AH4 0 -2000 200 R 50 50 3 1 B 
X DDR1_AC_25 AH3 0 -2100 200 R 50 50 3 1 B 
X DDR1_AC_26 AR3 0 -2200 200 R 50 50 3 1 B 
X DDR1_AC_28 AJ3 0 -2300 200 R 50 50 3 1 B 
X DDR1_AC_29 AE5 0 -2400 200 R 50 50 3 1 B 
X DDR1_AC_30 AG4 0 -2500 200 R 50 50 3 1 B 
X DDR1_AC_31 AG3 0 -2600 200 R 50 50 3 1 B 
X DDR1_AC_32 AG5 0 -2700 200 R 50 50 3 1 B 
X DDR1_AC_33 AH1 0 -2800 200 R 50 50 3 1 B 
X DDR1_AC_34 AE6 0 -2900 200 R 50 50 3 1 B 
X DDR1_AC_35 AG6 0 -3000 200 R 50 50 3 1 B 
X DDR1_AC_36 AA6 0 -3100 200 R 50 50 3 1 B 
X DDR1_AC_37 AB6 0 -3200 200 R 50 50 3 1 B 
X DDR1_AC_38 W6 0 -3300 200 R 50 50 3 1 B 
X DDR1_DQ0 AU2 0 -3400 200 R 50 50 3 1 B 
X DDR1_DQ1 AP4 0 -3500 200 R 50 50 3 1 B 
X DDR1_DQ2 AN6 0 -3600 200 R 50 50 3 1 B 
X DDR1_DQ3 AP6 0 -3700 200 R 50 50 3 1 B 
X DDR1_DQ4 AT5 0 -3800 200 R 50 50 3 1 B 
X DDR1_DQ5 AU3 0 -3900 200 R 50 50 3 1 B 
X DDR1_DQ6 AT4 0 -4000 200 R 50 50 3 1 B 
X DDR1_DQ7 AR4 0 -4100 200 R 50 50 3 1 B 
X DDR1_DQ8 AU9 0 -4200 200 R 50 50 3 1 B 
X DDR1_DQ9 AR8 0 -4300 200 R 50 50 3 1 B 
X DDR1_DQ10 AR9 0 -4400 200 R 50 50 3 1 B 
X DDR1_DQ11 AT10 0 -4500 200 R 50 50 3 1 B 
X DDR1_DQ12 AR7 0 -4600 200 R 50 50 3 1 B 
X DDR1_DQ13 AP8 0 -4700 200 R 50 50 3 1 B 
X DDR1_DQ14 AN8 0 -4800 200 R 50 50 3 1 B 
X DDR1_DQ15 AT11 0 -4900 200 R 50 50 3 1 B 
X DDR1_DQ16 AE4 0 -5000 200 R 50 50 3 1 B 
X DDR1_DQ17 AF2 0 -5100 200 R 50 50 3 1 B 
X DDR1_DQ18 AG2 0 -5200 200 R 50 50 3 1 B 
X DDR1_DQ19 AE1 0 -5300 200 R 50 50 3 1 B 
X DDR1_DQ20 AC3 0 -5400 200 R 50 50 3 1 B 
X DDR1_DQ21 AD2 0 -5500 200 R 50 50 3 1 B 
X DDR1_DQ22 AE3 0 -5600 200 R 50 50 3 1 B 
X DDR1_DQ23 AC2 0 -5700 200 R 50 50 3 1 B 
X DDR1_DQ24 AB1 0 -5800 200 R 50 50 3 1 B 
X DDR1_DQ25 AA3 0 -5900 200 R 50 50 3 1 B 
X DDR1_DQ26 AA4 0 -6000 200 R 50 50 3 1 B 
X DDR1_DQ27 AA2 0 -6100 200 R 50 50 3 1 B 
X DDR1_DQ28 Y3 0 -6200 200 R 50 50 3 1 B 
X DDR1_DQ29 W4 0 -6300 200 R 50 50 3 1 B 
X DDR1_DQ30 W5 0 -6400 200 R 50 50 3 1 B 
X DDR1_DQ31 Y2 0 -6500 200 R 50 50 3 1 B 
X DDR1_DQM0 AR6 0 -6600 200 R 50 50 3 1 B 
X DDR1_DQM1 AP7 0 -6700 200 R 50 50 3 1 B 
X DDR1_DQM2 AF3 0 -6800 200 R 50 50 3 1 B 
X DDR1_DQM3 W1 0 -6900 200 R 50 50 3 1 B 
X DDR1_DQSN0 AT6 0 -7000 200 R 50 50 3 1 B 
X DDR1_DQSN1 AT8 0 -7100 200 R 50 50 3 1 B 
X DDR1_DQSN2 AD3 0 -7200 200 R 50 50 3 1 B 
X DDR1_DQSN3 AB3 0 -7300 200 R 50 50 3 1 B 
X DDR1_DQSP0 AU6 0 -7400 200 R 50 50 3 1 B 
X DDR1_DQSP1 AT7 0 -7500 200 R 50 50 3 1 B 
X DDR1_DQSP2 AD4 0 -7600 200 R 50 50 3 1 B 
X DDR1_DQSP3 AB4 0 -7700 200 R 50 50 3 1 B 
X DDR1_PVREF AK6 0 -7800 200 R 50 50 3 1 B 
X DDR1_PZQ AN7 0 -7900 200 R 50 50 3 1 B 
X DDR1_RST AL6 0 -8000 200 R 50 50 3 1 B 
S 200 100 800 -8100 3 1 10 f
X ENET_ATP AA25 0 0 200 R 50 50 4 1 B 
X ENET_EXTRES AB28 0 -100 200 R 50 50 4 1 B 
X ENET_RXN AB32 0 -200 200 R 50 50 4 1 B 
X ENET_RXP AA32 0 -300 200 R 50 50 4 1 B 
X ENET_TXN Y32 0 -400 200 R 50 50 4 1 B 
X ENET_TXP Y33 0 -500 200 R 50 50 4 1 B 
S 200 100 800 -600 4 1 10 f
X GPIOB_0 AP21 0 0 200 R 50 50 5 1 B 
X GPIOB_1 AP20 0 -100 200 R 50 50 5 1 B 
X GPIOB_2 AN21 0 -200 200 R 50 50 5 1 B 
X GPIOB_3 AM21 0 -300 200 R 50 50 5 1 B 
X GPIOB_4 AR23 0 -400 200 R 50 50 5 1 B 
X GPIOB_5 AP23 0 -500 200 R 50 50 5 1 B 
X GPIOB_6 AR24 0 -600 200 R 50 50 5 1 B 
X GPIOB_7 AP24 0 -700 200 R 50 50 5 1 B 
X GPIOB_8 AP26 0 -800 200 R 50 50 5 1 B 
X GPIOB_9 AR26 0 -900 200 R 50 50 5 1 B 
X GPIOB_10 AN23 0 -1000 200 R 50 50 5 1 B 
X GPIOB_11 AN24 0 -1100 200 R 50 50 5 1 B 
X GPIOB_12 AM24 0 -1200 200 R 50 50 5 1 B 
X GPIOC_0 V32 0 -1300 200 R 50 50 5 1 B 
X GPIOC_1 W32 0 -1400 200 R 50 50 5 1 B 
X GPIOC_2 T32 0 -1500 200 R 50 50 5 1 B 
X GPIOC_3 T33 0 -1600 200 R 50 50 5 1 B 
X GPIOC_4 U33 0 -1700 200 R 50 50 5 1 B 
X GPIOC_5 U31 0 -1800 200 R 50 50 5 1 B 
X GPIOC_6 W33 0 -1900 200 R 50 50 5 1 B 
X GPIOD_0 A15 0 -2000 200 R 50 50 5 1 B 
X GPIOD_1 B15 0 -2100 200 R 50 50 5 1 B 
X GPIOD_2 F11 0 -2200 200 R 50 50 5 1 B 
X GPIOD_3 E14 0 -2300 200 R 50 50 5 1 B 
X GPIOD_4 B14 0 -2400 200 R 50 50 5 1 B 
X GPIOD_5 B13 0 -2500 200 R 50 50 5 1 B 
X GPIOD_6 D12 0 -2600 200 R 50 50 5 1 B 
X GPIOD_7 E12 0 -2700 200 R 50 50 5 1 B 
X GPIOD_8 E11 0 -2800 200 R 50 50 5 1 B 
X GPIOD_9 C12 0 -2900 200 R 50 50 5 1 B 
X GPIOD_10 D14 0 -3000 200 R 50 50 5 1 B 
X GPIOD_11 A13 0 -3100 200 R 50 50 5 1 B 
X GPIOD_12 F12 0 -3200 200 R 50 50 5 1 B 
X GPIOE_0 C17 0 -3300 200 R 50 50 5 1 B 
X GPIOE_1 E15 0 -3400 200 R 50 50 5 1 B 
X GPIOE_2 D15 0 -3500 200 R 50 50 5 1 B 
X GPIOE_3 C14 0 -3600 200 R 50 50 5 1 B 
X GPIOE_4 C15 0 -3700 200 R 50 50 5 1 B 
X GPIOE_5 F18 0 -3800 200 R 50 50 5 1 B 
X GPIOE_6 F17 0 -3900 200 R 50 50 5 1 B 
X GPIOH_0 R28 0 -4000 200 R 50 50 5 1 B 
X GPIOH_1 R29 0 -4100 200 R 50 50 5 1 B 
X GPIOH_2 R30 0 -4200 200 R 50 50 5 1 B 
X GPIOH_3 R31 0 -4300 200 R 50 50 5 1 B 
X GPIOH_4 R32 0 -4400 200 R 50 50 5 1 B 
X GPIOH_5 T29 0 -4500 200 R 50 50 5 1 B 
X GPIOH_6 T30 0 -4600 200 R 50 50 5 1 B 
X GPIOH_7 T31 0 -4700 200 R 50 50 5 1 B 
X GPIOM_0 J31 0 -4800 200 R 50 50 5 1 B 
X GPIOM_1 H31 0 -4900 200 R 50 50 5 1 B 
X GPIOM_2 J30 0 -5000 200 R 50 50 5 1 B 
X GPIOM_3 J32 0 -5100 200 R 50 50 5 1 B 
X GPIOM_4 H33 0 -5200 200 R 50 50 5 1 B 
X GPIOM_5 H32 0 -5300 200 R 50 50 5 1 B 
X GPIOM_6 G33 0 -5400 200 R 50 50 5 1 B 
X GPIOM_7 G32 0 -5500 200 R 50 50 5 1 B 
X GPIOM_8 E27 0 -5600 200 R 50 50 5 1 B 
X GPIOM_9 D27 0 -5700 200 R 50 50 5 1 B 
X GPIOM_10 F32 0 -5800 200 R 50 50 5 1 B 
X GPIOM_11 E31 0 -5900 200 R 50 50 5 1 B 
X GPIOM_12 E33 0 -6000 200 R 50 50 5 1 B 
X GPIOM_13 E32 0 -6100 200 R 50 50 5 1 B 
X GPIOT_0 P32 0 -6200 200 R 50 50 5 1 B 
X GPIOT_1 P33 0 -6300 200 R 50 50 5 1 B 
X GPIOT_2 N29 0 -6400 200 R 50 50 5 1 B 
X GPIOT_3 N33 0 -6500 200 R 50 50 5 1 B 
X GPIOT_4 P31 0 -6600 200 R 50 50 5 1 B 
X GPIOT_5 K30 0 -6700 200 R 50 50 5 1 B 
X GPIOT_6 L33 0 -6800 200 R 50 50 5 1 B 
X GPIOT_7 K33 0 -6900 200 R 50 50 5 1 B 
X GPIOT_8 K31 0 -7000 200 R 50 50 5 1 B 
X GPIOT_9 M32 0 -7100 200 R 50 50 5 1 B 
X GPIOT_10 N32 0 -7200 200 R 50 50 5 1 B 
X GPIOT_11 K32 0 -7300 200 R 50 50 5 1 B 
X GPIOT_12 J29 0 -7400 200 R 50 50 5 1 B 
X GPIOT_13 M28 0 -7500 200 R 50 50 5 1 B 
X GPIOT_14 M29 0 -7600 200 R 50 50 5 1 B 
X GPIOT_15 J28 0 -7700 200 R 50 50 5 1 B 
X GPIOT_16 K28 0 -7800 200 R 50 50 5 1 B 
X GPIOT_17 K29 0 -7900 200 R 50 50 5 1 B 
X GPIOT_18 N28 0 -8000 200 R 50 50 5 1 B 
X GPIOT_19 L32 0 -8100 200 R 50 50 5 1 B 
X GPIOT_20 M30 0 -8200 200 R 50 50 5 1 B 
X GPIOT_21 M31 0 -8300 200 R 50 50 5 1 B 
X GPIOT_22 N31 0 -8400 200 R 50 50 5 1 B 
X GPIOT_23 N30 0 -8500 200 R 50 50 5 1 B 
X GPIOW_0 AH28 0 -8600 200 R 50 50 5 1 B 
X GPIOW_1 AN27 0 -8700 200 R 50 50 5 1 B 
X GPIOW_2 AG29 0 -8800 200 R 50 50 5 1 B 
X GPIOW_3 AG28 0 -8900 200 R 50 50 5 1 B 
X GPIOW_4 AF33 0 -9000 200 R 50 50 5 1 B 
X GPIOW_5 AN28 0 -9100 200 R 50 50 5 1 B 
X GPIOW_6 AH33 0 -9200 200 R 50 50 5 1 B 
X GPIOW_7 AH32 0 -9300 200 R 50 50 5 1 B 
X GPIOW_8 AG31 0 -9400 200 R 50 50 5 1 B 
X GPIOW_9 AG30 0 -9500 200 R 50 50 5 1 B 
X GPIOW_10 AH29 0 -9600 200 R 50 50 5 1 B 
X GPIOW_11 AH30 0 -9700 200 R 50 50 5 1 B 
X GPIOW_12 AF32 0 -9800 200 R 50 50 5 1 B 
X GPIOW_13 AF31 0 -9900 200 R 50 50 5 1 B 
X GPIOW_14 AE33 0 -10000 200 R 50 50 5 1 B 
X GPIOW_15 AG32 0 -10100 200 R 50 50 5 1 B 
X GPIOW_16 AH31 0 -10200 200 R 50 50 5 1 B 
X GPIOX_0 D21 0 -10300 200 R 50 50 5 1 B 
X GPIOX_1 E21 0 -10400 200 R 50 50 5 1 B 
X GPIOX_2 C21 0 -10500 200 R 50 50 5 1 B 
X GPIOX_3 D20 0 -10600 200 R 50 50 5 1 B 
X GPIOX_4 A21 0 -10700 200 R 50 50 5 1 B 
X GPIOX_5 B21 0 -10800 200 R 50 50 5 1 B 
X GPIOX_6 E20 0 -10900 200 R 50 50 5 1 B 
X GPIOX_7 C20 0 -11000 200 R 50 50 5 1 B 
X GPIOX_8 A19 0 -11100 200 R 50 50 5 1 B 
X GPIOX_9 B19 0 -11200 200 R 50 50 5 1 B 
X GPIOX_10 C19 0 -11300 200 R 50 50 5 1 B 
X GPIOX_11 B20 0 -11400 200 R 50 50 5 1 B 
X GPIOX_12 D18 0 -11500 200 R 50 50 5 1 B 
X GPIOX_13 C18 0 -11600 200 R 50 50 5 1 B 
X GPIOX_14 E18 0 -11700 200 R 50 50 5 1 B 
X GPIOX_15 A18 0 -11800 200 R 50 50 5 1 B 
X GPIOX_16 B18 0 -11900 200 R 50 50 5 1 B 
X GPIOX_17 G21 0 -12000 200 R 50 50 5 1 B 
X GPIOX_18 E17 0 -12100 200 R 50 50 5 1 B 
X GPIOX_19 D17 0 -12200 200 R 50 50 5 1 B 
X GPIOY_0 AM17 0 -12300 200 R 50 50 5 1 B 
X GPIOY_1 AM14 0 -12400 200 R 50 50 5 1 B 
X GPIOY_2 AN14 0 -12500 200 R 50 50 5 1 B 
X GPIOY_3 AN20 0 -12600 200 R 50 50 5 1 B 
X GPIOY_4 AM20 0 -12700 200 R 50 50 5 1 B 
X GPIOY_5 AT21 0 -12800 200 R 50 50 5 1 B 
X GPIOY_6 AU21 0 -12900 200 R 50 50 5 1 B 
X GPIOY_7 AT22 0 -13000 200 R 50 50 5 1 B 
X GPIOY_8 AR20 0 -13100 200 R 50 50 5 1 B 
X GPIOY_9 AR21 0 -13200 200 R 50 50 5 1 B 
X GPIOY_10 AU22 0 -13300 200 R 50 50 5 1 B 
X GPIOY_11 AT23 0 -13400 200 R 50 50 5 1 B 
X GPIOY_12 AT24 0 -13500 200 R 50 50 5 1 B 
X GPIOY_13 AT25 0 -13600 200 R 50 50 5 1 B 
X GPIOY_14 AT26 0 -13700 200 R 50 50 5 1 B 
X GPIOY_15 AU25 0 -13800 200 R 50 50 5 1 B 
X GPIOY_16 AU24 0 -13900 200 R 50 50 5 1 B 
X GPIOY_17 AU27 0 -14000 200 R 50 50 5 1 B 
X GPIOY_18 AT27 0 -14100 200 R 50 50 5 1 B 
X GPIOZ_0 AB29 0 -14200 200 R 50 50 5 1 B 
X GPIOZ_1 AB30 0 -14300 200 R 50 50 5 1 B 
X GPIOZ_2 AB31 0 -14400 200 R 50 50 5 1 B 
X GPIOZ_3 AA30 0 -14500 200 R 50 50 5 1 B 
X GPIOZ_4 AA31 0 -14600 200 R 50 50 5 1 B 
X GPIOZ_5 AA29 0 -14700 200 R 50 50 5 1 B 
X GPIOZ_6 V28 0 -14800 200 R 50 50 5 1 B 
X GPIOZ_7 AA28 0 -14900 200 R 50 50 5 1 B 
X GPIOZ_8 W29 0 -15000 200 R 50 50 5 1 B 
X GPIOZ_9 W30 0 -15100 200 R 50 50 5 1 B 
X GPIOZ_10 W31 0 -15200 200 R 50 50 5 1 B 
X GPIOZ_11 V30 0 -15300 200 R 50 50 5 1 B 
X GPIOZ_12 V31 0 -15400 200 R 50 50 5 1 B 
X GPIOZ_13 V29 0 -15500 200 R 50 50 5 1 B 
S 200 100 700 -15600 5 1 10 f
X HDMIRX_ARCTXN AP27 0 0 200 R 50 50 6 1 B 
X HDMIRX_ARCTXP AR27 0 -100 200 R 50 50 6 1 B 
X HDMIRX_A_CLKN AU28 0 -200 200 R 50 50 6 1 B 
X HDMIRX_A_CLKP AU29 0 -300 200 R 50 50 6 1 B 
X HDMIRX_A_D0N AT29 0 -400 200 R 50 50 6 1 B 
X HDMIRX_A_D0P AT30 0 -500 200 R 50 50 6 1 B 
X HDMIRX_A_D1N AU31 0 -600 200 R 50 50 6 1 B 
X HDMIRX_A_D1P AU32 0 -700 200 R 50 50 6 1 B 
X HDMIRX_A_D2N AT33 0 -800 200 R 50 50 6 1 B 
X HDMIRX_A_D2P AR33 0 -900 200 R 50 50 6 1 B 
X HDMIRX_B_CLKN AR28 0 -1000 200 R 50 50 6 1 B 
X HDMIRX_B_CLKP AP28 0 -1100 200 R 50 50 6 1 B 
X HDMIRX_B_D0N AP29 0 -1200 200 R 50 50 6 1 B 
X HDMIRX_B_D0P AP30 0 -1300 200 R 50 50 6 1 B 
X HDMIRX_B_D1N AR30 0 -1400 200 R 50 50 6 1 B 
X HDMIRX_B_D1P AR31 0 -1500 200 R 50 50 6 1 B 
X HDMIRX_B_D2N AT32 0 -1600 200 R 50 50 6 1 B 
X HDMIRX_B_D2P AR32 0 -1700 200 R 50 50 6 1 B 
X HDMIRX_C_CLKN AN30 0 -1800 200 R 50 50 6 1 B 
X HDMIRX_C_CLKP AN31 0 -1900 200 R 50 50 6 1 B 
X HDMIRX_C_D0N AL28 0 -2000 200 R 50 50 6 1 B 
X HDMIRX_C_D0P AL29 0 -2100 200 R 50 50 6 1 B 
X HDMIRX_C_D1N AL30 0 -2200 200 R 50 50 6 1 B 
X HDMIRX_C_D1P AL31 0 -2300 200 R 50 50 6 1 B 
X HDMIRX_C_D2N AK30 0 -2400 200 R 50 50 6 1 B 
X HDMIRX_C_D2P AK31 0 -2500 200 R 50 50 6 1 B 
X HDMITX_ARCRXN AK29 0 -2600 200 R 50 50 6 1 B 
X HDMITX_ARCRXP AK28 0 -2700 200 R 50 50 6 1 B 
X HDMITX_CLKN AP33 0 -2800 200 R 50 50 6 1 B 
X HDMITX_CLKP AP32 0 -2900 200 R 50 50 6 1 B 
X HDMITX_D0N AN32 0 -3000 200 R 50 50 6 1 B 
X HDMITX_D0P AM32 0 -3100 200 R 50 50 6 1 B 
X HDMITX_D1N AL33 0 -3200 200 R 50 50 6 1 B 
X HDMITX_D1P AL32 0 -3300 200 R 50 50 6 1 B 
X HDMITX_D2N AK32 0 -3400 200 R 50 50 6 1 B 
X HDMITX_D2P AJ32 0 -3500 200 R 50 50 6 1 B 
X HDMITX_REXT AJ33 0 -3600 200 R 50 50 6 1 B 
S 200 100 900 -3700 6 1 10 f
X AU_AIL1 AC31 0 0 200 R 50 50 7 1 B 
X AU_AIL2 AC32 0 -100 200 R 50 50 7 1 B 
X AU_AIR1 AC33 0 -200 200 R 50 50 7 1 B 
X AU_AIR2 AD32 0 -300 200 R 50 50 7 1 B 
X AU_LO1L AE30 0 -400 200 R 50 50 7 1 B 
X AU_LO1R AE31 0 -500 200 R 50 50 7 1 B 
X AU_REFP AE28 0 -600 200 R 50 50 7 1 B 
X AU_VMID AD26 0 -700 200 R 50 50 7 1 B 
X CM_MCLK1 A27 0 -800 200 R 50 50 7 1 B 
X CM_MCLK2 B27 0 -900 200 R 50 50 7 1 B 
X DIF_REXT AU12 0 -1000 200 R 50 50 7 1 B 
X HCSL_REXT C22 0 -1100 200 R 50 50 7 1 B 
X POR_OUT E23 0 -1200 200 R 50 50 7 1 B 
X RESET_N F15 0 -1300 200 R 50 50 7 1 B 
X SARADC_CH0 AD31 0 -1400 200 R 50 50 7 1 B 
X SARADC_CH1 AE29 0 -1500 200 R 50 50 7 1 B 
X SARADC_CH2 AD30 0 -1600 200 R 50 50 7 1 B 
X SARADC_CH3 AD29 0 -1700 200 R 50 50 7 1 B 
X SARADC_CH6 AD28 0 -1800 200 R 50 50 7 1 B 
X SYS_OSCIN A16 0 -1900 200 R 50 50 7 1 B 
X SYS_OSCOUT B16 0 -2000 200 R 50 50 7 1 B 
X TEST_N F14 0 -2100 200 R 50 50 7 1 B 
X VX1_ATP AL19 0 -2200 200 R 50 50 7 1 B 
X VX1_A_0N AM18 0 -2300 200 R 50 50 7 1 B 
X VX1_A_0P AN18 0 -2400 200 R 50 50 7 1 B 
X VX1_A_1N AR18 0 -2500 200 R 50 50 7 1 B 
X VX1_A_1P AP18 0 -2600 200 R 50 50 7 1 B 
X VX1_A_2N AU19 0 -2700 200 R 50 50 7 1 B 
X VX1_A_2P AT19 0 -2800 200 R 50 50 7 1 B 
X VX1_A_3N AR17 0 -2900 200 R 50 50 7 1 B 
X VX1_A_3P AP17 0 -3000 200 R 50 50 7 1 B 
X VX1_A_4N AU18 0 -3100 200 R 50 50 7 1 B 
X VX1_A_4P AT18 0 -3200 200 R 50 50 7 1 B 
X VX1_A_5N AM15 0 -3300 200 R 50 50 7 1 B 
X VX1_A_5P AN15 0 -3400 200 R 50 50 7 1 B 
X VX1_A_6N AT17 0 -3500 200 R 50 50 7 1 B 
X VX1_A_6P AT16 0 -3600 200 R 50 50 7 1 B 
X VX1_A_7N AR15 0 -3700 200 R 50 50 7 1 B 
X VX1_A_7P AP15 0 -3800 200 R 50 50 7 1 B 
X VX1_B_0N AU16 0 -3900 200 R 50 50 7 1 B 
X VX1_B_0P AU15 0 -4000 200 R 50 50 7 1 B 
X VX1_B_1N AR14 0 -4100 200 R 50 50 7 1 B 
X VX1_B_1P AP14 0 -4200 200 R 50 50 7 1 B 
X VX1_B_2N AT15 0 -4300 200 R 50 50 7 1 B 
X VX1_B_2P AT14 0 -4400 200 R 50 50 7 1 B 
X VX1_B_3N AT13 0 -4500 200 R 50 50 7 1 B 
X VX1_B_3P AU13 0 -4600 200 R 50 50 7 1 B 
X VX1_B_4N AN12 0 -4700 200 R 50 50 7 1 B 
X VX1_B_4P AM12 0 -4800 200 R 50 50 7 1 B 
X VX1_B_5N AP12 0 -4900 200 R 50 50 7 1 B 
X VX1_B_5P AR12 0 -5000 200 R 50 50 7 1 B 
X VX1_B_6N AP11 0 -5100 200 R 50 50 7 1 B 
X VX1_B_6P AR11 0 -5200 200 R 50 50 7 1 B 
X VX1_B_7N AN11 0 -5300 200 R 50 50 7 1 B 
X VX1_B_7P AN10 0 -5400 200 R 50 50 7 1 B 
X VX1_LPN AL17 0 -5500 200 R 50 50 7 1 B 
X VX1_LPP AL16 0 -5600 200 R 50 50 7 1 B 
S 200 100 800 -5700 7 1 10 f
X PCIE_CLK_N C23 0 0 200 R 50 50 8 1 B 
X PCIE_CLK_P D23 0 -100 200 R 50 50 8 1 B 
X PCIE_RXN C24 0 -200 200 R 50 50 8 1 B 
X PCIE_RXP D24 0 -300 200 R 50 50 8 1 B 
X PCIE_TXN E24 0 -400 200 R 50 50 8 1 B 
X PCIE_TXP F24 0 -500 200 R 50 50 8 1 B 
S 200 100 800 -600 8 1 10 f
X AVDD0V8_CSI L22 0 0 200 R 50 50 9 1 W 
X AVDD0V8_USB_PCIE H22 0 -100 200 R 50 50 9 1 W 
X AVDD08_DP[2] AJ13 0 -200 200 R 50 50 9 1 W 
X AVDD08_DP[2] AK13 0 -200 200 R 50 50 9 1 P N
X AVDD08_HDMIRX AK23 0 -300 200 R 50 50 9 1 W 
X AVDD08_HDMITX AL25 0 -400 200 R 50 50 9 1 W 
X AVDD18_AUDIO AE25 0 -500 200 R 50 50 9 1 W 
X AVDD18_CSI M25 0 -600 200 R 50 50 9 1 W 
X AVDD18_DDR_DP_PLL AL11 0 -700 200 R 50 50 9 1 W 
X AVDD18_DP[2] AJ14 0 -800 200 R 50 50 9 1 W 
X AVDD18_DP[2] AJ15 0 -800 200 R 50 50 9 1 P N
X AVDD18_ENET AB25 0 -900 200 R 50 50 9 1 W 
X AVDD18_HDMIRX_EARCTX AK25 0 -1000 200 R 50 50 9 1 W 
X AVDD18_HDMITX_EARCRX AH25 0 -1100 200 R 50 50 9 1 W 
X AVDD18_MCLK H25 0 -1200 200 R 50 50 9 1 W 
X AVDD18_PLL K17 0 -1300 200 R 50 50 9 1 W 
X AVDD18_SARADC Y25 0 -1400 200 R 50 50 9 1 W 
X AVDD18_USB_PCIE J25 0 -1500 200 R 50 50 9 1 W 
X AVDD33_HDMIRX AK24 0 -1600 200 R 50 50 9 1 W 
X AVDD33_HDMITX AJ21 0 -1700 200 R 50 50 9 1 W 
X AVDD33_POR F20 0 -1800 200 R 50 50 9 1 W 
X AVDD33_USB H24 0 -1900 200 R 50 50 9 1 W 
X AVDD_DDR0PLL N8 0 -2000 200 R 50 50 9 1 W 
X AVDD_DDR1PLL AE8 0 -2100 200 R 50 50 9 1 W 
X AVSS_AUDIO AE26 0 -2200 200 R 50 50 9 1 W 
X AVSS_DP AL10 0 -2300 200 R 50 50 9 1 W 
X AVSS_HPLL AJ26 0 -2400 200 R 50 50 9 1 W 
X AVSS_PLL L17 0 -2500 200 R 50 50 9 1 W 
X DVSS[403] A1 0 -2600 200 R 50 50 9 1 W 
X DVSS[403] A5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] A33 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] B3 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] B6 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] B8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] B11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] B17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] B23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] B26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] C2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] C9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] C11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] C13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] C16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] C25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] C29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] D5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] D11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] D33 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E7 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] E29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] F6 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] F23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] F26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] G26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] H29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] J26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] K26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] L31 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] M8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] M9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] M10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] M14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] M17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] M24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] M26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N6 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] N26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] P29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] R26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] T26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] U32 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V6 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] V26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] W28 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] Y31 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AA5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AA9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AA11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AA14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AA17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AA18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AA26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AB33 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AC29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AD25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AE2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AE10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AE11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AE14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AE17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AE24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AE32 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AF29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AG26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AH26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AJ31 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AK26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL14 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL15 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL18 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL21 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL23 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL24 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AL26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM8 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM11 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM31 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AM33 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN17 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN26 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AN29 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AP2 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AP10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AP31 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AR10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AR13 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AR16 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AR19 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AR22 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AR25 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AT3 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AT9 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AT12 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AT20 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AT28 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AT31 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AU1 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AU5 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AU7 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AU10 0 -2600 200 R 50 50 9 1 P N
X DVSS[403] AU33 0 -2600 200 R 50 50 9 1 P N
X NC[22] V19 0 -2700 200 R 50 50 9 1 N 
X NC[22] V20 0 -2699 200 R 50 50 9 1 N N
X NC[22] V21 1 -2699 200 R 50 50 9 1 N N
X NC[22] V22 2 -2699 200 R 50 50 9 1 N N
X NC[22] V23 3 -2699 200 R 50 50 9 1 N N
X NC[22] W19 4 -2699 200 R 50 50 9 1 N N
X NC[22] W21 5 -2699 200 R 50 50 9 1 N N
X NC[22] W23 6 -2699 200 R 50 50 9 1 N N
X NC[22] AA19 7 -2699 200 R 50 50 9 1 N N
X NC[22] AA20 8 -2699 200 R 50 50 9 1 N N
X NC[22] AA21 9 -2699 200 R 50 50 9 1 N N
X NC[22] AA22 10 -2699 200 R 50 50 9 1 N N
X NC[22] AA23 11 -2699 200 R 50 50 9 1 N N
X NC[22] AA24 12 -2699 200 R 50 50 9 1 N N
X NC[22] AB19 13 -2699 200 R 50 50 9 1 N N
X NC[22] AB21 14 -2699 200 R 50 50 9 1 N N
X NC[22] AB23 15 -2699 200 R 50 50 9 1 N N
X NC[22] AD21 16 -2699 200 R 50 50 9 1 N N
X NC[22] AD23 17 -2699 200 R 50 50 9 1 N N
X NC[22] AE21 18 -2699 200 R 50 50 9 1 N N
X NC[22] AE22 19 -2699 200 R 50 50 9 1 N N
X NC[22] AE23 20 -2699 200 R 50 50 9 1 N N
X VDD18_AO[2] G16 0 -2800 200 R 50 50 9 1 W 
X VDD18_AO[2] AK18 0 -2800 200 R 50 50 9 1 P N
X VDDCPU_A[28] G12 0 -2900 200 R 50 50 9 1 W 
X VDDCPU_A[28] H12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] H13 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] H15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] J12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] J15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] K12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] K13 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] K15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] K16 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] L12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] L15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] M12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] M13 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] M15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] M16 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] N12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] N15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] P12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] P13 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] P15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] P16 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] R12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] R15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] T12 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] T13 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] T15 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_A[28] T16 0 -2900 200 R 50 50 9 1 P N
X VDDCPU_B[19] AA12 0 -3000 200 R 50 50 9 1 W 
X VDDCPU_B[19] AA13 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AA15 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AA16 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AB12 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AB15 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AC12 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AC13 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AC15 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AC16 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AD12 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AD15 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AE12 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AE13 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AE15 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AE16 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AF12 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AG12 0 -3000 200 R 50 50 9 1 P N
X VDDCPU_B[19] AG13 0 -3000 200 R 50 50 9 1 P N
X VDDIO_B AM23 0 -3100 200 R 50 50 9 1 W 
X VDDIO_C U26 0 -3200 200 R 50 50 9 1 W 
X VDDIO_D F9 0 -3300 200 R 50 50 9 1 W 
X VDDIO_E H16 0 -3400 200 R 50 50 9 1 W 
X VDDIO_H V25 0 -3500 200 R 50 50 9 1 W 
X VDDIO_M L25 0 -3600 200 R 50 50 9 1 W 
X VDDIO_T R25 0 -3700 200 R 50 50 9 1 W 
X VDDIO_X G18 0 -3800 200 R 50 50 9 1 W 
X VDDIO_Y AJ17 0 -3900 200 R 50 50 9 1 W 
X VDDIO_Z T28 0 -4000 200 R 50 50 9 1 W 
X VDDQLP[8] M6 0 -4100 200 R 50 50 9 1 W 
X VDDQLP[8] T6 0 -4100 200 R 50 50 9 1 P N
X VDDQLP[8] U5 0 -4100 200 R 50 50 9 1 P N
X VDDQLP[8] W8 0 -4100 200 R 50 50 9 1 P N
X VDDQLP[8] W9 0 -4100 200 R 50 50 9 1 P N
X VDDQLP[8] AB8 0 -4100 200 R 50 50 9 1 P N
X VDDQLP[8] AC5 0 -4100 200 R 50 50 9 1 P N
X VDDQLP[8] AD6 0 -4100 200 R 50 50 9 1 P N
X VDDQ[16] G9 0 -4200 200 R 50 50 9 1 W 
X VDDQ[16] H8 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] K9 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] L8 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] N9 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] P8 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] T9 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] U8 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] AA8 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] AB9 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] AD8 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] AE9 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] AG8 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] AH9 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] AK8 0 -4200 200 R 50 50 9 1 P N
X VDDQ[16] AL9 0 -4200 200 R 50 50 9 1 P N
X VDD_DDR[16] H10 0 -4300 200 R 50 50 9 1 W 
X VDD_DDR[16] J11 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] L10 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] M11 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] P10 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] R11 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] U10 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] V11 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] Y11 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] AA10 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] AC11 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] AD10 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] AF11 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] AG10 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] AJ11 0 -4300 200 R 50 50 9 1 P N
X VDD_DDR[16] AK10 0 -4300 200 R 50 50 9 1 P N
X VDD_EE[25] J19 0 -4400 200 R 50 50 9 1 W 
X VDD_EE[25] J20 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] K19 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] K20 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] K21 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] V14 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] V16 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] W13 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] W14 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] W15 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] W16 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] W17 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AD18 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AD20 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AE18 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AE19 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AE20 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AG19 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AG21 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AG23 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AH19 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AH20 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AH21 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AH22 0 -4400 200 R 50 50 9 1 P N
X VDD_EE[25] AH23 0 -4400 200 R 50 50 9 1 P N
X VDD_GPU[19] M18 0 -4500 200 R 50 50 9 1 W 
X VDD_GPU[19] M19 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] M20 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] M21 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] M22 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] M23 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] N18 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] N20 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] N22 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] P24 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] R18 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] R19 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] R20 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] R21 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] R22 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] R23 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] T18 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] T20 0 -4500 200 R 50 50 9 1 P N
X VDD_GPU[19] T22 0 -4500 200 R 50 50 9 1 P N
S 200 100 1300 -4600 9 1 10 f
X USB20_TXRTUNE A22 0 0 200 R 50 50 10 1 B 
X USB30_PCIE_REXT B22 0 -100 200 R 50 50 10 1 B 
X USB30_RXN B25 0 -200 200 R 50 50 10 1 B 
X USB30_RXP A25 0 -300 200 R 50 50 10 1 B 
X USB30_TXN A24 0 -400 200 R 50 50 10 1 B 
X USB30_TXP B24 0 -500 200 R 50 50 10 1 B 
X USB_A_OTG_DM C27 0 -600 200 R 50 50 10 1 B 
X USB_A_OTG_DP C26 0 -700 200 R 50 50 10 1 B 
X USB_A_OTG_ID H21 0 -800 200 R 50 50 10 1 B 
X USB_A_OTG_VBUS F21 0 -900 200 R 50 50 10 1 B 
X USB_B_OTG_DM C28 0 -1000 200 R 50 50 10 1 B 
X USB_B_OTG_DP D28 0 -1100 200 R 50 50 10 1 B 
X USB_B_OTG_ID D26 0 -1200 200 R 50 50 10 1 B 
X USB_B_OTG_VBUS K24 0 -1300 200 R 50 50 10 1 B 
S 200 100 1000 -1400 10 1 10 f
ENDDRAW
ENDDEF
#End Library
