# Active-HDL
Active-HDL Course

Installation link (Student edition): https://www.aldec.com/en/products/fpga_simulation/active_hdl_student

Create a New Workspace

![image](https://user-images.githubusercontent.com/98138216/236651364-6a44901f-c86f-4c6d-9e56-65417323670e.png)

Type the name of the Workspace. I recommend you copy and paste the name into de workspace folder box to create a folder with the workspace's name.

![image](https://user-images.githubusercontent.com/98138216/236651444-83bf03f3-76bf-4768-a9c6-ccc8ccd70b0d.png)

Create an empty design

![image](https://user-images.githubusercontent.com/98138216/236651556-c3ff26e0-4f06-43c9-8bc0-28e39e845cb8.png)

Select the lenguage. In this case we use VHDL

![image](https://user-images.githubusercontent.com/98138216/236651573-a1d226e6-291d-4c95-affa-4662afbdb009.png)

Type the name of the design

![image](https://user-images.githubusercontent.com/98138216/236651612-3ddd5002-68cc-417b-ab47-e7304772e813.png)

Add a new file

![image](https://user-images.githubusercontent.com/98138216/236651621-e3743279-2cc5-4c0a-a7c2-e6801e2d5dc0.png)

Select the lenguage source code and type the name of the file

![image](https://user-images.githubusercontent.com/98138216/236651625-9564badb-67cf-430c-9c32-aefe513c66f2.png)




