# FPGA/SoC/Verilog/HLS

## Contents:

- [Preparation](https://uri-nextlab.github.io/ParallelProgammingLabs/Vitis_HLS_Tutor)

- [Labs](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/)

  <!--
    - [FIR](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/FIR.html)
    - [Cordic](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Cordic.html)
    - [DFT](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/DFT.html)
    - [FFT](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/FFT.html)
  -->
