`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 29.07.2020 19:27:02
// Design Name: 
// Module Name: TIMING_GEN
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module TIMING_GEN(
    input clk,
    output hsync_out,
    output vsync_out,
    output rgb_out,
    output vcount_out,
    output hcount_out,
    output vblank_out,
    output hblank_out
    );
endmodule
