;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	CMP @827, 503
	SPL 0, -835
	CMP <127, 706
	SPL <27, 2
	JMP -7, @-520
	MOV -7, <-20
	SPL -0, @0
	CMP @27, 2
	SUB <127, 706
	CMP #71, <101
	SLT 7, <20
	DJN -7, @50
	SUB @227, 503
	JMP -7, @-20
	SUB @800, @2
	SLT -7, <50
	MOV -7, <-20
	DJN -7, @50
	CMP @127, 106
	SUB #827, 503
	SLT 80, @900
	DJN -207, @20
	SUB @800, @2
	JMP -7, @-20
	DJN -7, @50
	CMP -0, <0
	JMN <71, 101
	CMP 7, <-426
	SLT -207, <20
	MOV -7, <-20
	SUB @800, @2
	ADD 7, <-426
	SUB #827, 503
	SUB @800, @2
	SUB #827, 503
	SUB @127, 106
	SUB #827, 503
	SUB #827, 503
	SUB #827, 503
	SUB #827, 503
	SUB #827, 503
	SUB #827, 503
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
