Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: RISCy_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RISCy_CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RISCy_CPU"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : RISCy_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "adder_1bit.v" in library work
Compiling verilog file "adder_4bit.v" in library work
Module <adder_1bit> compiled
Compiling verilog file "adder_16bit.v" in library work
Module <adder_4bit> compiled
Compiling verilog file "PC_combinational_unit.v" in library work
Module <adder_16bit> compiled
Compiling verilog file "ipcore_dir/Instruction_memory_block.v" in library work
Module <PC_combinational_unit> compiled
Compiling verilog file "ipcore_dir/Data_memory_block.v" in library work
Module <Instruction_memory_block> compiled
Compiling verilog file "diff.v" in library work
Module <Data_memory_block> compiled
Compiling verilog file "adder_32bit.v" in library work
Module <diff> compiled
Compiling verilog file "reg_file.v" in library work
Module <adder_32bit> compiled
Compiling verilog file "PC_unit.v" in library work
Module <reg_file> compiled
Compiling verilog file "Instruction_memory.v" in library work
Module <PC_unit> compiled
Compiling verilog file "Data_memory.v" in library work
Module <Instruction_memory> compiled
Compiling verilog file "CONTROLLER.v" in library work
Module <Data_memory> compiled
Compiling verilog file "clk_divider.v" in library work
Module <CONTROLLER> compiled
Compiling verilog file "ALU_controller.v" in library work
Module <clk_divider> compiled
Compiling verilog file "ALU.v" in library work
Module <ALU_controller> compiled
Compiling verilog file "RISCy_CPU.v" in library work
Module <ALU> compiled
Module <RISCy_CPU> compiled
No errors in compilation
Analysis of file <"RISCy_CPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <RISCy_CPU> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work>.

Analyzing hierarchy for module <PC_unit> in library <work>.

Analyzing hierarchy for module <Instruction_memory> in library <work>.

Analyzing hierarchy for module <CONTROLLER> in library <work>.

Analyzing hierarchy for module <reg_file> in library <work>.

Analyzing hierarchy for module <ALU_controller> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Data_memory> in library <work>.

Analyzing hierarchy for module <adder_32bit> in library <work>.

Analyzing hierarchy for module <PC_combinational_unit> in library <work>.

Analyzing hierarchy for module <diff> in library <work>.

Analyzing hierarchy for module <adder_16bit> in library <work>.

Analyzing hierarchy for module <adder_4bit> in library <work>.

Analyzing hierarchy for module <adder_1bit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <RISCy_CPU>.
Module <RISCy_CPU> is correct for synthesis.
 
Analyzing module <clk_divider> in library <work>.
Module <clk_divider> is correct for synthesis.
 
Analyzing module <PC_unit> in library <work>.
Module <PC_unit> is correct for synthesis.
 
Analyzing module <adder_32bit> in library <work>.
Module <adder_32bit> is correct for synthesis.
 
Analyzing module <adder_16bit> in library <work>.
Module <adder_16bit> is correct for synthesis.
 
Analyzing module <adder_4bit> in library <work>.
Module <adder_4bit> is correct for synthesis.
 
Analyzing module <adder_1bit> in library <work>.
Module <adder_1bit> is correct for synthesis.
 
Analyzing module <PC_combinational_unit> in library <work>.
Module <PC_combinational_unit> is correct for synthesis.
 
Analyzing module <Instruction_memory> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/Instruction_memory_block.v" line 23: Instantiating black box module <Instruction_memory_block>.
Module <Instruction_memory> is correct for synthesis.
 
Analyzing module <CONTROLLER> in library <work>.
Module <CONTROLLER> is correct for synthesis.
 
Analyzing module <reg_file> in library <work>.
Module <reg_file> is correct for synthesis.
 
Analyzing module <ALU_controller> in library <work>.
Module <ALU_controller> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <diff> in library <work>.
Module <diff> is correct for synthesis.
 
Analyzing module <Data_memory> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/Data_memory_block.v" line 25: Instantiating black box module <Data_memory_block>.
Module <Data_memory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <change> in unit <PC_unit> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <clk_divider>.
    Related source file is "clk_divider.v".
    Found 22-bit up counter for signal <temp_counter>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <CONTROLLER>.
    Related source file is "CONTROLLER.v".
Unit <CONTROLLER> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "reg_file.v".
    Found 32-bit 32-to-1 multiplexer for signal <rs_data>.
    Found 32-bit 32-to-1 multiplexer for signal <rt_data>.
    Found 1024-bit register for signal <reg_file>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_0$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_1$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_10$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_11$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_12$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_13$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_14$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_15$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_16$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_17$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_18$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_19$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_2$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_20$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_21$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_22$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_23$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_24$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_25$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_26$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_27$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_28$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_29$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_3$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_30$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_31$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_4$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_5$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_6$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_7$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_8$mux0000> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <reg_file_9$mux0000> created at line 64.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg_file>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred 1088 Multiplexer(s).
Unit <reg_file> synthesized.


Synthesizing Unit <ALU_controller>.
    Related source file is "ALU_controller.v".
    Found 4-bit 4-to-1 multiplexer for signal <control>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <ALU_controller> synthesized.


Synthesizing Unit <PC_combinational_unit>.
    Related source file is "PC_combinational_unit.v".
Unit <PC_combinational_unit> synthesized.


Synthesizing Unit <adder_1bit>.
    Related source file is "adder_1bit.v".
    Found 1-bit xor2 for signal <P>.
    Found 1-bit xor2 for signal <out>.
Unit <adder_1bit> synthesized.


Synthesizing Unit <diff>.
    Related source file is "diff.v".
Unit <diff> synthesized.


Synthesizing Unit <Instruction_memory>.
    Related source file is "Instruction_memory.v".
WARNING:Xst:647 - Input <instr_address<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Instruction_memory> synthesized.


Synthesizing Unit <Data_memory>.
    Related source file is "Data_memory.v".
WARNING:Xst:647 - Input <data_address<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Data_memory> synthesized.


Synthesizing Unit <adder_4bit>.
    Related source file is "adder_4bit.v".
Unit <adder_4bit> synthesized.


Synthesizing Unit <adder_16bit>.
    Related source file is "adder_16bit.v".
Unit <adder_16bit> synthesized.


Synthesizing Unit <adder_32bit>.
    Related source file is "adder_32bit.v".
Unit <adder_32bit> synthesized.


Synthesizing Unit <PC_unit>.
    Related source file is "PC_unit.v".
WARNING:Xst:646 - Signal <change> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <select>.
    Found 1-bit register for signal <enable>.
    Found 32-bit register for signal <ret_add>.
    Found 2-bit register for signal <switch>.
    Found 1-bit register for signal <counter>.
    Found 32-bit register for signal <dis_counter>.
    Found 32-bit subtractor for signal <dis_counter$addsub0000> created at line 122.
    Found 32-bit 4-to-1 multiplexer for signal <dis_counter$mux0000>.
    Found 32-bit register for signal <PC>.
    Found 32-bit 4-to-1 multiplexer for signal <PC$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <PC$mux0001>.
    Found 32-bit 4-to-1 multiplexer for signal <PC$mux0002>.
    Found 2-bit 4-to-1 multiplexer for signal <switch$mux0000>.
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred 130 Multiplexer(s).
Unit <PC_unit> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 1-bit register for signal <flag<0>>.
    Found 32-bit 8-to-1 multiplexer for signal <out>.
    Found 32-bit xor2 for signal <bxor>.
    Found 32-bit adder for signal <comp>.
    Found 32-bit shifter logical left for signal <sll$shift0000>.
    Found 32-bit shifter arithmetic right for signal <sra$shift0000>.
    Found 32-bit shifter logical right for signal <srl$shift0000>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <RISCy_CPU>.
    Related source file is "RISCy_CPU.v".
WARNING:Xst:646 - Signal <switch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 3-to-1 multiplexer for signal <reg_write_data>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <RISCy_CPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 1
 22-bit up counter                                     : 1
# Registers                                            : 40
 1-bit register                                        : 4
 2-bit register                                        : 1
 32-bit register                                       : 35
# Multiplexers                                         : 42
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 36
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 193
 1-bit xor2                                            : 192
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Instruction_memory_block.ngc>.
Reading core <ipcore_dir/Data_memory_block.ngc>.
Loading core <Instruction_memory_block> for timing and area information for instance <instruction_memory>.
Loading core <Data_memory_block> for timing and area information for instance <data_memory>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 1
 22-bit up counter                                     : 1
# Registers                                            : 1126
 Flip-Flops                                            : 1126
# Multiplexers                                         : 42
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 36
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 193
 1-bit xor2                                            : 192
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: sra<31>.

Optimizing unit <RISCy_CPU> ...

Optimizing unit <diff> ...

Optimizing unit <reg_file> ...

Optimizing unit <adder_16bit> ...

Optimizing unit <PC_unit> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RISCy_CPU, actual ratio is 57.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1148
 Flip-Flops                                            : 1148

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RISCy_CPU.ngr
Top Level Output File Name         : RISCy_CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 5108
#      GND                         : 7
#      INV                         : 34
#      LUT1                        : 22
#      LUT2                        : 85
#      LUT2_D                      : 9
#      LUT2_L                      : 4
#      LUT3                        : 2433
#      LUT3_D                      : 44
#      LUT3_L                      : 48
#      LUT4                        : 797
#      LUT4_D                      : 122
#      LUT4_L                      : 52
#      MUXCY                       : 111
#      MUXF5                       : 772
#      MUXF6                       : 288
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 2
#      XORCY                       : 86
# FlipFlops/Latches                : 1148
#      FD                          : 54
#      FDE_1                       : 64
#      FDR                         : 1024
#      FDRE_1                      : 2
#      FDRSE_1                     : 1
#      FDS                         : 1
#      FDSE_1                      : 2
# RAMS                             : 4
#      RAMB16                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 34
#      IBUF                        : 2
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                     1925  out of   3584    53%  
 Number of Slice Flip Flops:           1148  out of   7168    16%  
 Number of 4 input LUTs:               3650  out of   7168    50%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    141    24%  
 Number of BRAMs:                         4  out of     16    25%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                                                                                                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clock1(clock1:O)                   | BUFG(*)(instr_mem/instruction_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1128  |
instr_mem/instruction_memory/N1    | NONE(instr_mem/instruction_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)   | 2     |
data_mem/negclk(data_mem/negclk1:O)| NONE(*)(data_mem/data_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)        | 2     |
data_mem/data_memory/N1            | NONE(data_mem/data_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)           | 2     |
clk                                | IBUF+BUFG                                                                                                                                                                                                                                                              | 22    |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 24.701ns (Maximum Frequency: 40.485MHz)
   Minimum input arrival time before clock: 8.429ns
   Maximum output required time after clock: 9.977ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock1'
  Clock period: 24.701ns (frequency: 40.485MHz)
  Total number of paths / destination ports: 24595414 / 1183
-------------------------------------------------------------------------
Delay:               24.701ns (Levels of Logic = 25)
  Source:            REG_file/reg_file_0_22 (FF)
  Destination:       REG_file/reg_file_30_15 (FF)
  Source Clock:      clock1 rising
  Destination Clock: clock1 rising

  Data Path: REG_file/reg_file_0_22 to REG_file/reg_file_30_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.102  REG_file/reg_file_0_22 (REG_file/reg_file_0_22)
     LUT3:I1->O            1   0.551   0.000  REG_file/Mmux_rt_data_1014 (REG_file/Mmux_rt_data_1014)
     MUXF5:I0->O           1   0.360   0.000  REG_file/Mmux_rt_data_8_f5_13 (REG_file/Mmux_rt_data_8_f514)
     MUXF6:I0->O           1   0.342   0.000  REG_file/Mmux_rt_data_6_f6_13 (REG_file/Mmux_rt_data_6_f614)
     MUXF7:I0->O           1   0.342   0.000  REG_file/Mmux_rt_data_4_f7_13 (REG_file/Mmux_rt_data_4_f714)
     MUXF8:I0->O           3   0.342   0.933  REG_file/Mmux_rt_data_2_f8_13 (rt_data<22>)
     LUT4_D:I3->O          9   0.551   1.463  ALU_CPU/in2<22> (ALU_CPU/in2<22>)
     LUT3:I0->O            1   0.551   0.000  ALU_CPU/sll_or0000_wg_lut<0> (ALU_CPU/sll_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  ALU_CPU/sll_or0000_wg_cy<0> (ALU_CPU/sll_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  ALU_CPU/sll_or0000_wg_cy<1> (ALU_CPU/sll_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ALU_CPU/sll_or0000_wg_cy<2> (ALU_CPU/sll_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  ALU_CPU/sll_or0000_wg_cy<3> (ALU_CPU/sll_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_CPU/sll_or0000_wg_cy<4> (ALU_CPU/sll_or0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_CPU/sll_or0000_wg_cy<5> (ALU_CPU/sll_or0000_wg_cy<5>)
     MUXCY:CI->O          93   0.303   2.398  ALU_CPU/sll_or0000_wg_cy<6> (ALU_CPU/sll_or0000)
     LUT3_D:I1->LO         1   0.551   0.295  ALU_CPU/sra<31>1 (N3054)
     LUT2_D:I1->O         23   0.551   1.769  ALU_CPU/sra<0>11 (ALU_CPU/N8)
     LUT3_D:I2->O          9   0.551   1.192  ALU_CPU/sra<26>_SW0 (N621)
     LUT4:I2->O            1   0.551   0.869  ALU_CPU/sra<15> (ALU_CPU/sra<15>)
     LUT3:I2->O            1   0.551   0.000  ALU_CPU/Mmux_out_46 (ALU_CPU/Mmux_out_46)
     MUXF5:I1->O           1   0.360   0.000  ALU_CPU/Mmux_out_3_f5_5 (ALU_CPU/Mmux_out_3_f56)
     MUXF6:I1->O           1   0.342   0.827  ALU_CPU/Mmux_out_2_f6_5 (ALU_out<15>)
     LUT4:I3->O            3   0.551   0.975  Mmux_reg_write_data1434_SW0 (N2728)
     LUT3_D:I2->O          1   0.551   0.827  Mmux_reg_write_data1434_SW1 (N2798)
     LUT4_D:I3->O         16   0.551   1.305  Mmux_reg_write_data1434_1 (Mmux_reg_write_data1434)
     LUT3:I2->O            1   0.551   0.000  REG_file/Mmux_reg_file_8_mux000021 (REG_file/reg_file_8_mux0000<15>)
     FDR:D                     0.203          REG_file/reg_file_8_15
    ----------------------------------------
    Total                     24.701ns (10.746ns logic, 13.955ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.234ns (frequency: 191.059MHz)
  Total number of paths / destination ports: 253 / 22
-------------------------------------------------------------------------
Delay:               5.234ns (Levels of Logic = 22)
  Source:            clk_div/temp_counter_1 (FF)
  Destination:       clk_div/temp_counter_21 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div/temp_counter_1 to clk_div/temp_counter_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   1.140  clk_div/temp_counter_1 (clk_div/temp_counter_1)
     LUT1:I0->O            1   0.551   0.000  clk_div/Mcount_temp_counter_cy<1>_rt (clk_div/Mcount_temp_counter_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  clk_div/Mcount_temp_counter_cy<1> (clk_div/Mcount_temp_counter_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<2> (clk_div/Mcount_temp_counter_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<3> (clk_div/Mcount_temp_counter_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<4> (clk_div/Mcount_temp_counter_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<5> (clk_div/Mcount_temp_counter_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<6> (clk_div/Mcount_temp_counter_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<7> (clk_div/Mcount_temp_counter_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<8> (clk_div/Mcount_temp_counter_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<9> (clk_div/Mcount_temp_counter_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<10> (clk_div/Mcount_temp_counter_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<11> (clk_div/Mcount_temp_counter_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<12> (clk_div/Mcount_temp_counter_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<13> (clk_div/Mcount_temp_counter_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<14> (clk_div/Mcount_temp_counter_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<15> (clk_div/Mcount_temp_counter_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<16> (clk_div/Mcount_temp_counter_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<17> (clk_div/Mcount_temp_counter_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<18> (clk_div/Mcount_temp_counter_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  clk_div/Mcount_temp_counter_cy<19> (clk_div/Mcount_temp_counter_cy<19>)
     MUXCY:CI->O           0   0.064   0.000  clk_div/Mcount_temp_counter_cy<20> (clk_div/Mcount_temp_counter_cy<20>)
     XORCY:CI->O           1   0.904   0.000  clk_div/Mcount_temp_counter_xor<21> (Result<21>)
     FD:D                      0.203          clk_div/temp_counter_21
    ----------------------------------------
    Total                      5.234ns (4.094ns logic, 1.140ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock1'
  Total number of paths / destination ports: 1093 / 1093
-------------------------------------------------------------------------
Offset:              8.429ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC/dis_counter_31 (FF)
  Destination Clock: clock1 falling

  Data Path: rst to PC/dis_counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1031   0.821   4.602  rst_IBUF (rst_IBUF)
     LUT3:I2->O           32   0.551   1.853  PC/dis_counter_or0001_inv1 (PC/dis_counter_or0001_inv)
     FDE_1:CE                  0.602          PC/dis_counter_0
    ----------------------------------------
    Total                      8.429ns (1.974ns logic, 6.455ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              9.977ns (Levels of Logic = 2)
  Source:            PC/select (FF)
  Destination:       display_reg<31> (PAD)
  Source Clock:      clock1 falling

  Data Path: PC/select to display_reg<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          44   0.720   2.261  PC/select (PC/select)
     LUT2:I0->O            1   0.551   0.801  display_reg<9>1 (display_reg_9_OBUF)
     OBUF:I->O                 5.644          display_reg_9_OBUF (display_reg<9>)
    ----------------------------------------
    Total                      9.977ns (6.915ns logic, 3.062ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.30 secs
 
--> 

Total memory usage is 4630760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    7 (   0 filtered)

