Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  4 23:29:16 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_send_test_rgmii_timing_summary_routed.rpt -pb eth_send_test_rgmii_timing_summary_routed.pb -rpx eth_send_test_rgmii_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_send_test_rgmii
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.824        0.000                      0                  196        0.156        0.000                      0                  196        3.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk             {0.000 10.000}       20.000          50.000          
  clk_out1_pll  {0.000 4.000}        8.000           125.000         
  clkfbout_pll  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_pll        3.824        0.000                      0                  196        0.156        0.000                      0                  196        3.500        0.000                       0                   108  
  clkfbout_pll                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.220ns (31.890%)  route 2.606ns (68.110%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 6.617 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.425    -1.806    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X2Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDSE (Prop_fdse_C_Q)         0.398    -1.408 r  eth_send_test/CRC32_d8_inst/crc_reg[30]/Q
                         net (fo=12, routed)          0.839    -0.569    eth_send_test/CRC32_d8_inst/crc_reg_n_0_[30]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.249    -0.320 r  eth_send_test/CRC32_d8_inst/crc[0]_i_1/O
                         net (fo=5, routed)           0.877     0.557    eth_send_test/CRC32_d8_inst/crc[0]_i_1_n_0
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.286     0.843 r  eth_send_test/CRC32_d8_inst/crc[5]_i_2/O
                         net (fo=2, routed)           0.518     1.361    eth_send_test/CRC32_d8_inst/crc[5]_i_2_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.287     1.648 r  eth_send_test/CRC32_d8_inst/crc[5]_i_1/O
                         net (fo=1, routed)           0.371     2.020    eth_send_test/CRC32_d8_inst/crc[5]_i_1_n_0
    SLICE_X3Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.318     6.617    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X3Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[5]/C
                         clock pessimism             -0.447     6.170    
                         clock uncertainty           -0.124     6.046    
    SLICE_X3Y21          FDSE (Setup_fdse_C_D)       -0.202     5.844    eth_send_test/CRC32_d8_inst/crc_reg[5]
  -------------------------------------------------------------------
                         required time                          5.844    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.666ns (41.934%)  route 2.307ns (58.066%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.550     1.131    eth_send_test/eth_send/tx_go
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.105     1.236 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     1.236    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.693 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.693    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.791 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.889 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.897    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.162 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.162    eth_send_test/eth_send/data_num_reg[12]_i_1_n_6
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[13]/C
                         clock pessimism             -0.464     6.149    
                         clock uncertainty           -0.124     6.025    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)        0.059     6.084    eth_send_test/eth_send/data_num_reg[13]
  -------------------------------------------------------------------
                         required time                          6.084    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.661ns (41.861%)  route 2.307ns (58.139%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.550     1.131    eth_send_test/eth_send/tx_go
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.105     1.236 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     1.236    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.693 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.693    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.791 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.889 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.897    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.157 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.157    eth_send_test/eth_send/data_num_reg[12]_i_1_n_4
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[15]/C
                         clock pessimism             -0.464     6.149    
                         clock uncertainty           -0.124     6.025    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)        0.059     6.084    eth_send_test/eth_send/data_num_reg[15]
  -------------------------------------------------------------------
                         required time                          6.084    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.601ns (40.968%)  route 2.307ns (59.032%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.550     1.131    eth_send_test/eth_send/tx_go
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.105     1.236 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     1.236    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.693 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.693    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.791 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.889 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.897    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.097 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.097    eth_send_test/eth_send/data_num_reg[12]_i_1_n_5
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[14]/C
                         clock pessimism             -0.464     6.149    
                         clock uncertainty           -0.124     6.025    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)        0.059     6.084    eth_send_test/eth_send/data_num_reg[14]
  -------------------------------------------------------------------
                         required time                          6.084    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.748ns (20.354%)  route 2.927ns (79.646%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.654     1.234    eth_send_test/eth_send/tx_go
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.105     1.339 r  eth_send_test/eth_send/data_num[0]_i_1/O
                         net (fo=16, routed)          0.525     1.864    eth_send_test/eth_send/data_num[0]_i_1_n_0
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[12]/C
                         clock pessimism             -0.464     6.149    
                         clock uncertainty           -0.124     6.025    
    SLICE_X7Y25          FDCE (Setup_fdce_C_CE)      -0.168     5.857    eth_send_test/eth_send/data_num_reg[12]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.748ns (20.354%)  route 2.927ns (79.646%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.654     1.234    eth_send_test/eth_send/tx_go
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.105     1.339 r  eth_send_test/eth_send/data_num[0]_i_1/O
                         net (fo=16, routed)          0.525     1.864    eth_send_test/eth_send/data_num[0]_i_1_n_0
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[13]/C
                         clock pessimism             -0.464     6.149    
                         clock uncertainty           -0.124     6.025    
    SLICE_X7Y25          FDCE (Setup_fdce_C_CE)      -0.168     5.857    eth_send_test/eth_send/data_num_reg[13]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.748ns (20.354%)  route 2.927ns (79.646%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.654     1.234    eth_send_test/eth_send/tx_go
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.105     1.339 r  eth_send_test/eth_send/data_num[0]_i_1/O
                         net (fo=16, routed)          0.525     1.864    eth_send_test/eth_send/data_num[0]_i_1_n_0
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[14]/C
                         clock pessimism             -0.464     6.149    
                         clock uncertainty           -0.124     6.025    
    SLICE_X7Y25          FDCE (Setup_fdce_C_CE)      -0.168     5.857    eth_send_test/eth_send/data_num_reg[14]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.748ns (20.354%)  route 2.927ns (79.646%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.654     1.234    eth_send_test/eth_send/tx_go
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.105     1.339 r  eth_send_test/eth_send/data_num[0]_i_1/O
                         net (fo=16, routed)          0.525     1.864    eth_send_test/eth_send/data_num[0]_i_1_n_0
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[15]/C
                         clock pessimism             -0.464     6.149    
                         clock uncertainty           -0.124     6.025    
    SLICE_X7Y25          FDCE (Setup_fdce_C_CE)      -0.168     5.857    eth_send_test/eth_send/data_num_reg[15]
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.582ns (40.680%)  route 2.307ns (59.320%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.550     1.131    eth_send_test/eth_send/tx_go
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.105     1.236 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     1.236    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.693 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.693    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.791 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.889 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.897    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.078 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.078    eth_send_test/eth_send/data_num_reg[12]_i_1_n_7
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[12]/C
                         clock pessimism             -0.464     6.149    
                         clock uncertainty           -0.124     6.025    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)        0.059     6.084    eth_send_test/eth_send/data_num_reg[12]
  -------------------------------------------------------------------
                         required time                          6.084    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.748ns (20.496%)  route 2.902ns (79.504%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.420    -1.811    eth_send_test/clk_out1
    SLICE_X6Y24          FDCE                                         r  eth_send_test/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433    -1.378 f  eth_send_test/cnt_reg[1]/Q
                         net (fo=2, routed)           0.835    -0.543    eth_send_test/eth_send/cnt_reg[1]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.105    -0.438 r  eth_send_test/eth_send/data_num[0]_i_12/O
                         net (fo=1, routed)           0.913     0.475    eth_send_test/eth_send/data_num[0]_i_12_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.105     0.580 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.654     1.234    eth_send_test/eth_send/tx_go
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.105     1.339 r  eth_send_test/eth_send/data_num[0]_i_1/O
                         net (fo=16, routed)          0.500     1.839    eth_send_test/eth_send/data_num[0]_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     3.873 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349     5.223    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     6.613    eth_send_test/eth_send/clk_out1
    SLICE_X7Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[10]/C
                         clock pessimism             -0.448     6.165    
                         clock uncertainty           -0.124     6.041    
    SLICE_X7Y24          FDCE (Setup_fdce_C_CE)      -0.168     5.873    eth_send_test/eth_send/data_num_reg[10]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                  4.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.144%)  route 0.075ns (28.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.585    -0.502    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X0Y22          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDSE (Prop_fdse_C_Q)         0.141    -0.361 r  eth_send_test/CRC32_d8_inst/crc_reg[28]/Q
                         net (fo=10, routed)          0.075    -0.286    eth_send_test/CRC32_d8_inst/crc_reg[29]_0[11]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  eth_send_test/CRC32_d8_inst/crc[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    eth_send_test/CRC32_d8_inst/crc[9]_i_1_n_0
    SLICE_X1Y22          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.853    -0.273    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X1Y22          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[9]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X1Y22          FDSE (Hold_fdse_C_D)         0.092    -0.397    eth_send_test/CRC32_d8_inst/crc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/en_tx_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.313%)  route 0.108ns (36.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.584    -0.503    eth_send_test/eth_send/clk_out1
    SLICE_X7Y20          FDCE                                         r  eth_send_test/eth_send/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  eth_send_test/eth_send/cnt_reg[5]/Q
                         net (fo=14, routed)          0.108    -0.254    eth_send_test/eth_send/cnt_reg_0[5]
    SLICE_X6Y20          LUT6 (Prop_lut6_I2_O)        0.045    -0.209 r  eth_send_test/eth_send/en_tx_i_1/O
                         net (fo=1, routed)           0.000    -0.209    eth_send_test/eth_send/en_tx_i_1_n_0
    SLICE_X6Y20          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.853    -0.273    eth_send_test/eth_send/clk_out1
    SLICE_X6Y20          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
                         clock pessimism             -0.217    -0.490    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.121    -0.369    eth_send_test/eth_send/en_tx_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/gmii_tx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.113%)  route 0.104ns (35.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.583    -0.504    eth_send_test/eth_send/clk_out1
    SLICE_X5Y21          FDCE                                         r  eth_send_test/eth_send/gmii_tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  eth_send_test/eth_send/gmii_tx_data_reg[5]/Q
                         net (fo=13, routed)          0.104    -0.259    eth_send_test/CRC32_d8_inst/crc_reg[22]_1[5]
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  eth_send_test/CRC32_d8_inst/crc[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    eth_send_test/CRC32_d8_inst/crc[18]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.852    -0.274    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X4Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[18]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.091    -0.400    eth_send_test/CRC32_d8_inst/crc_reg[18]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.246ns (78.539%)  route 0.067ns (21.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.585    -0.502    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X2Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDSE (Prop_fdse_C_Q)         0.148    -0.354 r  eth_send_test/CRC32_d8_inst/crc_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.287    eth_send_test/CRC32_d8_inst/crc_reg_n_0_[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.098    -0.189 r  eth_send_test/CRC32_d8_inst/crc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    eth_send_test/CRC32_d8_inst/crc[8]_i_1_n_0
    SLICE_X2Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.854    -0.272    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X2Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[8]/C
                         clock pessimism             -0.230    -0.502    
    SLICE_X2Y21          FDSE (Hold_fdse_C_D)         0.121    -0.381    eth_send_test/CRC32_d8_inst/crc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.153%)  route 0.123ns (39.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.583    -0.504    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X4Y22          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  eth_send_test/CRC32_d8_inst/crc_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.240    eth_send_test/CRC32_d8_inst/crc_reg[29]_0[0]
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  eth_send_test/CRC32_d8_inst/crc[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    eth_send_test/CRC32_d8_inst/crc[10]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.852    -0.274    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X4Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[10]/C
                         clock pessimism             -0.216    -0.490    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.092    -0.398    eth_send_test/CRC32_d8_inst/crc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/en_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.242%)  route 0.102ns (32.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.584    -0.503    eth_send_test/eth_send/clk_out1
    SLICE_X6Y20          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  eth_send_test/eth_send/en_tx_reg/Q
                         net (fo=8, routed)           0.102    -0.237    eth_send_test/eth_send/en_tx
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  eth_send_test/eth_send/cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    eth_send_test/eth_send/p_0_in__0[5]
    SLICE_X7Y20          FDCE                                         r  eth_send_test/eth_send/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.853    -0.273    eth_send_test/eth_send/clk_out1
    SLICE_X7Y20          FDCE                                         r  eth_send_test/eth_send/cnt_reg[5]/C
                         clock pessimism             -0.217    -0.490    
    SLICE_X7Y20          FDCE (Hold_fdce_C_D)         0.092    -0.398    eth_send_test/eth_send/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/en_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.599%)  route 0.105ns (33.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.584    -0.503    eth_send_test/eth_send/clk_out1
    SLICE_X6Y20          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  eth_send_test/eth_send/en_tx_reg/Q
                         net (fo=8, routed)           0.105    -0.234    eth_send_test/eth_send/en_tx
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.045    -0.189 r  eth_send_test/eth_send/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    eth_send_test/eth_send/p_0_in__0[4]
    SLICE_X7Y20          FDCE                                         r  eth_send_test/eth_send/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.853    -0.273    eth_send_test/eth_send/clk_out1
    SLICE_X7Y20          FDCE                                         r  eth_send_test/eth_send/cnt_reg[4]/C
                         clock pessimism             -0.217    -0.490    
    SLICE_X7Y20          FDCE (Hold_fdce_C_D)         0.092    -0.398    eth_send_test/eth_send/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/gmii_tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.356%)  route 0.127ns (40.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.583    -0.504    eth_send_test/eth_send/clk_out1
    SLICE_X5Y22          FDCE                                         r  eth_send_test/eth_send/gmii_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  eth_send_test/eth_send/gmii_tx_data_reg[1]/Q
                         net (fo=13, routed)          0.127    -0.236    eth_send_test/CRC32_d8_inst/crc_reg[22]_1[1]
    SLICE_X4Y22          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  eth_send_test/CRC32_d8_inst/crc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    eth_send_test/CRC32_d8_inst/crc[2]_i_1_n_0
    SLICE_X4Y22          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.851    -0.275    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X4Y22          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[2]/C
                         clock pessimism             -0.216    -0.491    
    SLICE_X4Y22          FDSE (Hold_fdse_C_D)         0.091    -0.400    eth_send_test/CRC32_d8_inst/crc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.944%)  route 0.135ns (42.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.585    -0.502    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X0Y22          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDSE (Prop_fdse_C_Q)         0.141    -0.361 r  eth_send_test/CRC32_d8_inst/crc_reg[28]/Q
                         net (fo=10, routed)          0.135    -0.226    eth_send_test/CRC32_d8_inst/crc_reg[29]_0[11]
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.045    -0.181 r  eth_send_test/CRC32_d8_inst/crc[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    eth_send_test/CRC32_d8_inst/crc[26]_i_1_n_0
    SLICE_X3Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.854    -0.272    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X3Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[26]/C
                         clock pessimism             -0.216    -0.488    
    SLICE_X3Y21          FDSE (Hold_fdse_C_D)         0.092    -0.396    eth_send_test/CRC32_d8_inst/crc_reg[26]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.973%)  route 0.165ns (47.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.585    -0.502    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X3Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.361 r  eth_send_test/CRC32_d8_inst/crc_reg[14]/Q
                         net (fo=2, routed)           0.165    -0.196    eth_send_test/CRC32_d8_inst/crc_reg_n_0_[14]
    SLICE_X4Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.151 r  eth_send_test/CRC32_d8_inst/crc[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    eth_send_test/CRC32_d8_inst/crc[22]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    pll/inst/clk_in1_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.852    -0.274    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X4Y21          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[22]/C
                         clock pessimism             -0.195    -0.469    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.092    -0.377    eth_send_test/CRC32_d8_inst/crc_reg[22]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   pll/inst/clkout1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y33    gmii_to_rgmii_inst/ODDR_rgmii_clk/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y29    gmii_to_rgmii_inst/ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y30    gmii_to_rgmii_inst/rgmii_tx_data_o[0].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y34    gmii_to_rgmii_inst/rgmii_tx_data_o[1].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y19    gmii_to_rgmii_inst/rgmii_tx_data_o[2].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y20    gmii_to_rgmii_inst/rgmii_tx_data_o[3].ODDR_rgmii_txd/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         8.000       7.000      SLICE_X2Y21     eth_send_test/CRC32_d8_inst/crc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         8.000       7.000      SLICE_X4Y21     eth_send_test/CRC32_d8_inst/crc_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X3Y20     eth_send_test/CRC32_d8_inst/crc_reg[13]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X2Y19     eth_send_test/CRC32_d8_inst/crc_reg[21]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X1Y20     eth_send_test/CRC32_d8_inst/crc_reg[27]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X2Y19     eth_send_test/CRC32_d8_inst/crc_reg[29]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X4Y22     eth_send_test/CRC32_d8_inst/crc_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X2Y19     eth_send_test/CRC32_d8_inst/crc_reg[31]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X6Y27     eth_send_test/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X6Y27     eth_send_test/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X6Y27     eth_send_test/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X6Y27     eth_send_test/cnt_reg[15]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X2Y21     eth_send_test/CRC32_d8_inst/crc_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X1Y21     eth_send_test/CRC32_d8_inst/crc_reg[11]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X2Y22     eth_send_test/CRC32_d8_inst/crc_reg[12]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X3Y20     eth_send_test/CRC32_d8_inst/crc_reg[13]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X3Y20     eth_send_test/CRC32_d8_inst/crc_reg[13]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X3Y21     eth_send_test/CRC32_d8_inst/crc_reg[14]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X0Y21     eth_send_test/CRC32_d8_inst/crc_reg[15]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X2Y21     eth_send_test/CRC32_d8_inst/crc_reg[16]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X0Y22     eth_send_test/CRC32_d8_inst/crc_reg[17]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X1Y21     eth_send_test/CRC32_d8_inst/crc_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1   pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  pll/inst/plle2_adv_inst/CLKFBOUT



