#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 15 10:54:27 2022
# Process ID: 12832
# Current directory: C:/Users/ehgartns/Documents/summerReasearch2022
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14252 C:\Users\ehgartns\Documents\summerReasearch2022\hw_pq_project.xpr
# Log file: C:/Users/ehgartns/Documents/summerReasearch2022/vivado.log
# Journal file: C:/Users/ehgartns/Documents/summerReasearch2022\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.605 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun 15 10:58:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1/runme.log
[Wed Jun 15 10:58:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1347.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.469 ; gain = 263.863
INFO: [Common 17-344] 'open_run' was cancelled
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1371.012 ; gain = 13.062
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FBA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2915.703 ; gain = 1544.691
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/heap_pq_hw.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/heap_pq_hw.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun 15 13:36:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1/runme.log
[Wed Jun 15 13:36:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/heap_pq_hw.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun 15 13:42:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1/runme.log
[Wed Jun 15 13:42:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/heap_pq_hw.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun 15 13:46:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1/runme.log
[Wed Jun 15 13:46:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/heap_pq_hw.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'heap_pq_hw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj heap_pq_hw_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/dec_3_8_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_3_8_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/period_enb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module period_enb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/sevenseg_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/sevenseg_ext_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_ext_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/heap_pq_hw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq_hw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.sim/sim_1/behav/xsim'
"xelab -wto 9440246d20cd45b7b38a29aca9147194 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot heap_pq_hw_behav xil_defaultlib.heap_pq_hw xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9440246d20cd45b7b38a29aca9147194 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot heap_pq_hw_behav xil_defaultlib.heap_pq_hw xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.debounce_default
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.mem_swsr(W=16,D=8)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.period_enb_default
Compiling module xil_defaultlib.counter(W=3)
Compiling module xil_defaultlib.dec_3_8_n
Compiling module xil_defaultlib.mux8(W=7)
Compiling module xil_defaultlib.sevenseg_ext_n
Compiling module xil_defaultlib.sevenseg_ctl
Compiling module xil_defaultlib.heap_pq_hw
Compiling module xil_defaultlib.glbl
Built simulation snapshot heap_pq_hw_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.sim/sim_1/behav/xsim/xsim.dir/heap_pq_hw_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.sim/sim_1/behav/xsim/xsim.dir/heap_pq_hw_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 15 13:53:52 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 15 13:53:52 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2982.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "heap_pq_hw_behav -key {Behavioral:sim_1:Functional:heap_pq_hw} -tclbatch {heap_pq_hw.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source heap_pq_hw.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2995.586 ; gain = 8.906
INFO: [USF-XSim-96] XSim completed. Design snapshot 'heap_pq_hw_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3016.223 ; gain = 33.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3016.223 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun 15 14:12:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1/runme.log
[Wed Jun 15 14:12:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/impl_1/heap_pq_hw.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 15 16:06:58 2022...
