

================================================================
== Vitis HLS Report for 'depolarize_hls_Pipeline_computeRow'
================================================================
* Date:           Thu Apr 25 16:51:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        depolarize_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.147 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5012|     5012|  50.120 us|  50.120 us|  5012|  5012|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- computeRow  |     5010|     5010|        16|          5|          5|  1000|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 5, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.92>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_1 = alloca i32 1" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 19 'alloca' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 20 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Xi_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wij_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 23 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Ni"   --->   Operation 24 'read' 'Ni_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp"   --->   Operation 25 'read' 'temp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %j_4"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln535 = store i32 %temp_read, i32 %temp_1" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 27 'store' 'store_ln535' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_4_load = load i31 %j_4" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 29 'load' 'j_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i31 %j_4_load" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 30 'zext' 'zext_ln537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.70ns)   --->   "%icmp_ln537 = icmp_slt  i32 %zext_ln537, i32 %Ni_read" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 31 'icmp' 'icmp_ln537' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.66ns)   --->   "%add_ln537 = add i31 %j_4_load, i31 1" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 32 'add' 'add_ln537' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %for.cond.cleanup3.i.loopexit.exitStub, void %for.body4.i.split" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 33 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln537 = store i31 %add_ln537, i31 %j_4" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 34 'store' 'store_ln537' <Predicate = (icmp_ln537)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 35 [1/1] (3.65ns)   --->   "%Xi_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %Xi_stream" [../src_hls/Prj.cpp:540->../src_hls/Prj.cpp:578]   --->   Operation 35 'read' 'Xi_stream_read' <Predicate = (icmp_ln537)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (3.65ns)   --->   "%Wij_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %Wij_stream" [../src_hls/Prj.cpp:541->../src_hls/Prj.cpp:578]   --->   Operation 36 'read' 'Wij_stream_read' <Predicate = (icmp_ln537)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%Wij_val = bitcast i32 %Wij_stream_read" [../src_hls/Prj.cpp:541->../src_hls/Prj.cpp:578]   --->   Operation 37 'bitcast' 'Wij_val' <Predicate = (icmp_ln537)> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (5.78ns)   --->   "%mul7_i = fmul i32 %Wij_val, i32 %alpha_read" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 38 'fmul' 'mul7_i' <Predicate = (icmp_ln537)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 39 [3/4] (5.78ns)   --->   "%mul7_i = fmul i32 %Wij_val, i32 %alpha_read" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 39 'fmul' 'mul7_i' <Predicate = (icmp_ln537)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 40 [2/4] (5.78ns)   --->   "%mul7_i = fmul i32 %Wij_val, i32 %alpha_read" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 40 'fmul' 'mul7_i' <Predicate = (icmp_ln537)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 41 [1/4] (5.78ns)   --->   "%mul7_i = fmul i32 %Wij_val, i32 %alpha_read" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 41 'fmul' 'mul7_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%Xi_val = bitcast i32 %Xi_stream_read" [../src_hls/Prj.cpp:540->../src_hls/Prj.cpp:578]   --->   Operation 42 'bitcast' 'Xi_val' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [4/4] (5.78ns)   --->   "%mul8_i = fmul i32 %mul7_i, i32 %Xi_val" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 43 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 44 [3/4] (5.78ns)   --->   "%mul8_i = fmul i32 %mul7_i, i32 %Xi_val" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 44 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.78>
ST_9 : Operation 45 [2/4] (5.78ns)   --->   "%mul8_i = fmul i32 %mul7_i, i32 %Xi_val" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 45 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 46 [1/4] (5.78ns)   --->   "%mul8_i = fmul i32 %mul7_i, i32 %Xi_val" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 46 'fmul' 'mul8_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.53>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%temp_1_load = load i32 %temp_1" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 47 'load' 'temp_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [6/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 48 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%temp_1_load_1 = load i32 %temp_1"   --->   Operation 59 'load' 'temp_1_load_1' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %temp_1_out, i32 %temp_1_load_1"   --->   Operation 60 'write' 'write_ln0' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!icmp_ln537)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.53>
ST_12 : Operation 49 [5/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 49 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.53>
ST_13 : Operation 50 [4/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 50 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.53>
ST_14 : Operation 51 [3/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 51 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.53>
ST_15 : Operation 52 [2/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 52 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln539 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_4" [../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:578]   --->   Operation 53 'specpipeline' 'specpipeline_ln539' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [../src_hls/Prj.cpp:538->../src_hls/Prj.cpp:578]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 55 'specloopname' 'specloopname_ln537' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/6] (5.53ns)   --->   "%temp_2 = fadd i32 %temp_1_load, i32 %mul8_i" [../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:578]   --->   Operation 56 'fadd' 'temp_2' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln535 = store i32 %temp_2, i32 %temp_1" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 57 'store' 'store_ln535' <Predicate = true> <Delay = 1.61>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.body4.i" [../src_hls/Prj.cpp:537->../src_hls/Prj.cpp:578]   --->   Operation 58 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ni]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Xi_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Wij_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_1                  (alloca           ) [ 01111111111111111]
j_4                     (alloca           ) [ 01000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
alpha_read              (read             ) [ 01111110000000000]
Ni_read                 (read             ) [ 00000000000000000]
temp_read               (read             ) [ 00000000000000000]
store_ln0               (store            ) [ 00000000000000000]
store_ln535             (store            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00000000000000000]
j_4_load                (load             ) [ 00000000000000000]
zext_ln537              (zext             ) [ 00000000000000000]
icmp_ln537              (icmp             ) [ 01111111111100000]
add_ln537               (add              ) [ 00000000000000000]
br_ln537                (br               ) [ 00000000000000000]
store_ln537             (store            ) [ 00000000000000000]
Xi_stream_read          (read             ) [ 01111111000000000]
Wij_stream_read         (read             ) [ 00010000000000000]
Wij_val                 (bitcast          ) [ 01001110000000000]
mul7_i                  (fmul             ) [ 00111101111000000]
Xi_val                  (bitcast          ) [ 00011100111000000]
mul8_i                  (fmul             ) [ 01111100000111111]
temp_1_load             (load             ) [ 01111100000011111]
specpipeline_ln539      (specpipeline     ) [ 00000000000000000]
speclooptripcount_ln538 (speclooptripcount) [ 00000000000000000]
specloopname_ln537      (specloopname     ) [ 00000000000000000]
temp_2                  (fadd             ) [ 00000000000000000]
store_ln535             (store            ) [ 00000000000000000]
br_ln537                (br               ) [ 00000000000000000]
temp_1_load_1           (load             ) [ 00000000000000000]
write_ln0               (write            ) [ 00000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Ni">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ni"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Xi_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xi_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Wij_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wij_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alpha">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="temp_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="j_4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="alpha_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="Ni_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ni_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="temp_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="Xi_stream_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Xi_stream_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Wij_stream_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Wij_stream_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_2/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7_i/3 mul8_i/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="31" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln535_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln535/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_4_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="0"/>
<pin id="113" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln537_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln537/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln537_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln537/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln537_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln537_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="Wij_val_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="Wij_val/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="Xi_val_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="5"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="Xi_val/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="temp_1_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="10"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_1_load/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln535_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="15"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln535/16 "/>
</bind>
</comp>

<comp id="152" class="1004" name="temp_1_load_1_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="10"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_1_load_1/11 "/>
</bind>
</comp>

<comp id="156" class="1005" name="temp_1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="j_4_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="171" class="1005" name="alpha_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2"/>
<pin id="173" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="icmp_ln537_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln537 "/>
</bind>
</comp>

<comp id="180" class="1005" name="Xi_stream_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="5"/>
<pin id="182" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="Xi_stream_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="Wij_stream_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Wij_stream_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="Wij_val_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Wij_val "/>
</bind>
</comp>

<comp id="195" class="1005" name="mul7_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_i "/>
</bind>
</comp>

<comp id="200" class="1005" name="Xi_val_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Xi_val "/>
</bind>
</comp>

<comp id="205" class="1005" name="mul8_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8_i "/>
</bind>
</comp>

<comp id="210" class="1005" name="temp_1_load_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="68" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="62" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="111" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="151"><net_src comp="93" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="159"><net_src comp="48" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="52" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="174"><net_src comp="56" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="179"><net_src comp="118" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="74" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="188"><net_src comp="80" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="193"><net_src comp="135" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="198"><net_src comp="97" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="203"><net_src comp="139" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="208"><net_src comp="97" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="213"><net_src comp="143" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_1_out | {11 }
 - Input state : 
	Port: depolarize_hls_Pipeline_computeRow : temp | {1 }
	Port: depolarize_hls_Pipeline_computeRow : Ni | {1 }
	Port: depolarize_hls_Pipeline_computeRow : Xi_stream | {2 }
	Port: depolarize_hls_Pipeline_computeRow : Wij_stream | {2 }
	Port: depolarize_hls_Pipeline_computeRow : alpha | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_4_load : 1
		zext_ln537 : 2
		icmp_ln537 : 3
		add_ln537 : 2
		br_ln537 : 4
		store_ln537 : 3
	State 2
	State 3
		mul7_i : 1
	State 4
	State 5
	State 6
	State 7
		mul8_i : 1
	State 8
	State 9
	State 10
	State 11
		temp_2 : 1
		write_ln0 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		store_ln535 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_93         |    0    |   278   |   392   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_97         |    3    |   143   |   140   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln537_fu_118     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln537_fu_124      |    0    |    0    |    38   |
|----------|----------------------------|---------|---------|---------|
|          |    alpha_read_read_fu_56   |    0    |    0    |    0    |
|          |     Ni_read_read_fu_62     |    0    |    0    |    0    |
|   read   |    temp_read_read_fu_68    |    0    |    0    |    0    |
|          |  Xi_stream_read_read_fu_74 |    0    |    0    |    0    |
|          | Wij_stream_read_read_fu_80 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_86   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln537_fu_114     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |   421   |   609   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|Wij_stream_read_reg_185|   32   |
|    Wij_val_reg_190    |   32   |
| Xi_stream_read_reg_180|   32   |
|     Xi_val_reg_200    |   32   |
|   alpha_read_reg_171  |   32   |
|   icmp_ln537_reg_176  |    1   |
|      j_4_reg_164      |   31   |
|     mul7_i_reg_195    |   32   |
|     mul8_i_reg_205    |   32   |
|  temp_1_load_reg_210  |   32   |
|     temp_1_reg_156    |   32   |
+-----------------------+--------+
|         Total         |   320  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_93 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_97 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_97 |  p1  |   3  |  32  |   96   ||    13   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  || 4.89486 ||    35   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   421  |   609  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   35   |
|  Register |    -   |    -   |   320  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   741  |   644  |
+-----------+--------+--------+--------+--------+
