# Reading pref.tcl
# do UpCounter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chrys\ Sean\ Sevilla/Desktop/School\ Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter {C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter/UpCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:44:31 on Dec 12,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter" C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter/UpCounter.v 
# -- Compiling module UpCounter
# 
# Top level modules:
# 	UpCounter
# End time: 09:44:31 on Dec 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chrys\ Sean\ Sevilla/Desktop/School\ Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter {C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter/tb_UpCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:44:31 on Dec 12,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter" C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter/tb_UpCounter.v 
# -- Compiling module tb_UpCounter
# 
# Top level modules:
# 	tb_UpCounter
# End time: 09:44:31 on Dec 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_UpCounter
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_UpCounter 
# Start time: 09:44:31 on Dec 12,2025
# Loading work.tb_UpCounter
# Loading work.UpCounter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time  rst load en c  data | count
#    0   0   0    0 00  0000 | 0000
# 15000   1   0    1 00  0000 | 0000
# 25000   1   0    1 00  0000 | 0011
# 35000   1   0    1 00  0000 | 0110
# 45000   1   0    1 00  0000 | 1001
# 55000   1   0    1 00  0000 | 1100
# 65000   1   0    1 00  0000 | 1111
# 75000   1   0    1 11  0000 | 0010
# 95000   1   0    1 01  0000 | 0010
# 105000   1   0    1 01  0000 | 0011
# 115000   1   0    1 01  0000 | 0100
# 125000   1   0    1 01  0000 | 0101
# 135000   1   1    1 01  1001 | 0110
# 145000   1   0    1 00  1001 | 1001
# 155000   1   0    1 00  1001 | 1100
# 165000   1   0    1 00  1001 | 1111
# 175000   1   0    1 00  1001 | 0010
# ** Note: $stop    : C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter/tb_UpCounter.v(39)
#    Time: 185 ns  Iteration: 1  Instance: /tb_UpCounter
# Break in Module tb_UpCounter at C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/testUpCounter/tb_UpCounter.v line 39
# End time: 09:44:49 on Dec 12,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
