{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733280214006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733280214006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:43:33 2024 " "Processing started: Tue Dec 03 21:43:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733280214006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733280214006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTProject -c UARTProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTProject -c UARTProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733280214006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733280214397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter_control-rtl " "Found design unit 1: transmitter_control-rtl" {  } { { "transmitter_control.vhd" "" { Text "C:/UART-Project/transmitter_control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214863 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter_control " "Found entity 1: transmitter_control" {  } { { "transmitter_control.vhd" "" { Text "C:/UART-Project/transmitter_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter-rtl " "Found design unit 1: transmitter-rtl" {  } { { "transmitter.vhd" "" { Text "C:/UART-Project/transmitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214864 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.vhd" "" { Text "C:/UART-Project/transmitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threebitcounter-struc " "Found design unit 1: threebitcounter-struc" {  } { { "threebitcounter.vhd" "" { Text "C:/UART-Project/threebitcounter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214864 ""} { "Info" "ISGN_ENTITY_NAME" "1 threebitcounter " "Found entity 1: threebitcounter" {  } { { "threebitcounter.vhd" "" { Text "C:/UART-Project/threebitcounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "threebitadder.vhd" "" { Text "C:/UART-Project/threebitadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214873 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "threebitadder.vhd" "" { Text "C:/UART-Project/threebitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "C:/UART-Project/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214875 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "C:/UART-Project/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/UART-Project/onebitadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/UART-Project/onebitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit4to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebit4to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebit4to1mux-behav " "Found design unit 1: onebit4to1mux-behav" {  } { { "onebit4to1mux.vhd" "" { Text "C:/UART-Project/onebit4to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebit4to1mux " "Found entity 1: onebit4to1mux" {  } { { "onebit4to1mux.vhd" "" { Text "C:/UART-Project/onebit4to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitshiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitshiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitshiftreg-struc " "Found design unit 1: nbitshiftreg-struc" {  } { { "nbitshiftreg.vhd" "" { Text "C:/UART-Project/nbitshiftreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitshiftreg " "Found entity 1: nbitshiftreg" {  } { { "nbitshiftreg.vhd" "" { Text "C:/UART-Project/nbitshiftreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitreg-struc " "Found design unit 1: nbitreg-struc" {  } { { "nbitreg.vhd" "" { Text "C:/UART-Project/nbitreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitreg " "Found entity 1: nbitreg" {  } { { "nbitreg.vhd" "" { Text "C:/UART-Project/nbitreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitcomparator-rtl " "Found design unit 1: nbitcomparator-rtl" {  } { { "nbitcomparator.vhd" "" { Text "C:/UART-Project/nbitcomparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitcomparator " "Found entity 1: nbitcomparator" {  } { { "nbitcomparator.vhd" "" { Text "C:/UART-Project/nbitcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit8to1mux-behav " "Found design unit 1: nbit8to1mux-behav" {  } { { "nbit8to1mux.vhd" "" { Text "C:/UART-Project/nbit8to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit8to1mux " "Found entity 1: nbit8to1mux" {  } { { "nbit8to1mux.vhd" "" { Text "C:/UART-Project/nbit8to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit2to1mux-behav " "Found design unit 1: nbit2to1mux-behav" {  } { { "nbit2to1mux.vhd" "" { Text "C:/UART-Project/nbit2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit2to1mux " "Found entity 1: nbit2to1mux" {  } { { "nbit2to1mux.vhd" "" { Text "C:/UART-Project/nbit2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/UART-Project/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/UART-Project/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebyn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dividebyn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DividebyN-behav " "Found design unit 1: DividebyN-behav" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""} { "Info" "ISGN_ENTITY_NAME" "1 DividebyN " "Found entity 1: DividebyN" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategenerator-rtl " "Found design unit 1: baudrategenerator-rtl" {  } { { "baudrategenerator.vhd" "" { Text "C:/UART-Project/baudrategenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214922 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategenerator " "Found entity 1: baudrategenerator" {  } { { "baudrategenerator.vhd" "" { Text "C:/UART-Project/baudrategenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733280214922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733280214922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "transmitter " "Elaborating entity \"transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733280215057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg nbitreg:TDR " "Elaborating entity \"nbitreg\" for hierarchy \"nbitreg:TDR\"" {  } { { "transmitter.vhd" "TDR" { Text "C:/UART-Project/transmitter.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 nbitreg:TDR\|enARdFF_2:\\reg:7:biti " "Elaborating entity \"enARdFF_2\" for hierarchy \"nbitreg:TDR\|enARdFF_2:\\reg:7:biti\"" {  } { { "nbitreg.vhd" "\\reg:7:biti" { Text "C:/UART-Project/nbitreg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitshiftreg nbitshiftreg:TSR " "Elaborating entity \"nbitshiftreg\" for hierarchy \"nbitshiftreg:TSR\"" {  } { { "transmitter.vhd" "TSR" { Text "C:/UART-Project/transmitter.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit4to1mux nbitshiftreg:TSR\|onebit4to1mux:mux0 " "Elaborating entity \"onebit4to1mux\" for hierarchy \"nbitshiftreg:TSR\|onebit4to1mux:mux0\"" {  } { { "nbitshiftreg.vhd" "mux0" { Text "C:/UART-Project/nbitshiftreg.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit2to1mux nbit2to1mux:boundmux " "Elaborating entity \"nbit2to1mux\" for hierarchy \"nbit2to1mux:boundmux\"" {  } { { "transmitter.vhd" "boundmux" { Text "C:/UART-Project/transmitter.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threebitcounter threebitcounter:counter " "Elaborating entity \"threebitcounter\" for hierarchy \"threebitcounter:counter\"" {  } { { "transmitter.vhd" "counter" { Text "C:/UART-Project/transmitter.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitAdder threebitcounter:counter\|threeBitAdder:adder " "Elaborating entity \"threeBitAdder\" for hierarchy \"threebitcounter:counter\|threeBitAdder:adder\"" {  } { { "threebitcounter.vhd" "adder" { Text "C:/UART-Project/threebitcounter.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder threebitcounter:counter\|threeBitAdder:adder\|oneBitAdder:add2 " "Elaborating entity \"oneBitAdder\" for hierarchy \"threebitcounter:counter\|threeBitAdder:adder\|oneBitAdder:add2\"" {  } { { "threebitadder.vhd" "add2" { Text "C:/UART-Project/threebitadder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg threebitcounter:counter\|nbitreg:reg " "Elaborating entity \"nbitreg\" for hierarchy \"threebitcounter:counter\|nbitreg:reg\"" {  } { { "threebitcounter.vhd" "reg" { Text "C:/UART-Project/threebitcounter.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitcomparator nbitcomparator:comparator " "Elaborating entity \"nbitcomparator\" for hierarchy \"nbitcomparator:comparator\"" {  } { { "transmitter.vhd" "comparator" { Text "C:/UART-Project/transmitter.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator nbitcomparator:comparator\|oneBitComparator:comparatorMSB " "Elaborating entity \"oneBitComparator\" for hierarchy \"nbitcomparator:comparator\|oneBitComparator:comparatorMSB\"" {  } { { "nbitcomparator.vhd" "comparatorMSB" { Text "C:/UART-Project/nbitcomparator.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215265 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "controller transmitter_controller " "Node instance \"controller\" instantiates undefined entity \"transmitter_controller\"" {  } { { "transmitter.vhd" "controller" { Text "C:/UART-Project/transmitter.vhd" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733280215281 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733280215489 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 03 21:43:35 2024 " "Processing ended: Tue Dec 03 21:43:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733280215489 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733280215489 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733280215489 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733280215489 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733280216114 ""}
