#
#MFLOP array has following meaning by index:
#   0 : Out-of-cache, L1 blocked
#   1 : Out-of-cache, L2 blocked
#   2 : Out-of-cache, no blocking
#   3 : Problem preloaded to L2, no blocking
#   4 : Problem preloaded to L1, no blocking
#
#
#Each kernel context has multiple kernels:
#   All kernels with rankR > 0 have restrictions, and are only
#   used when certain conditions are met.  The last kernel in
#   the context series has rankR=0, and can be called for any valid input
#
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for out-of-cache operands
# ------------------------------------------------------------------------
ID=900002 ROUT='dr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__900002' \
   rankR=0 CacheElts=30720 SSE=3 alignA=0 alignY=16 alignX=16 minM=32 minN=2  \
   NU=2 MU=32 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=2.300788e+03,-4.612510e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIX=prefetcht2 -DPFADIST=384 -DPFXDIST=0 -DPFYDIST=1536' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for operands preloaded to the L2 cache
# ------------------------------------------------------------------------
ID=900007 ROUT='dr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__900007' \
   rankR=0 CacheElts=30720 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=3  \
   NU=3 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,3.146688e+03,-8.620190e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht1 -DPFIY=prefetchnta -DPFADIST=128 -DPFXDIST=256 -DPFYDIST=1664' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for operands preloaded to the L1 cache
# ------------------------------------------------------------------------
ID=900005 ROUT='dr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__900005' \
   rankR=0 CacheElts=4014 SSE=3 alignA=0 alignY=16 alignX=16 minM=24 minN=4  \
   NU=4 MU=24 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,0.000000e+00,3.121664e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIX=prefetchnta -DPFIY=prefetcht1 -DPFADIST=0 -DPFXDIST=0 -DPFYDIST=0' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for operands out-of-cache, but blocked
# for L1 reuse.  These are used in low-rank update
# ------------------------------------------------------------------------
ID=2 ROUT='ATL_dger2k_2x2_sse3.c' AUTH='R. Clint Whaley' KNAME='ATL_dger2k__2' \
   rankR=0 CacheElts=4014 SSE=2 alignA=0 alignY=16 alignX=16 minM=0 minN=2  \
   NU=2 MU=2 LDAMUL=0 PFTUNABLE=0 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=0  \
   X87=0  \
   MFLOP=2.300788e+03  CFLAGS='-fomit-frame-pointer -mfpmath=sse -msse3 -O2' \
     COMP='gcc'
