C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE DRV_MEM
OBJECT MODULE PLACED IN drv_mem.OBJ
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.exe drv_mem.c DB OE BR INTVECTOR(0X4000) LARGE NOAREGS DEBUG OBJECTEXTEND SB DF
                    -(CLK_FREQUENCY=24,C_DERIVATIVE_C8051F5x) OR CD LC LARGE OT(5,SPEED) INCDIR(c:\SiLabs\MCU\Inc;D:\micom_diag\mcnex_diagnos
                    -tic_bit\CANGEN_MCNEX;D:\micom_diag\mcnex_diagnostic_bit\CanBSW)

line level    source

   1          /*_____ I N C L U D E __________________________________________*/
   2          #include "compiler_defs.h"
   1      =1  //-----------------------------------------------------------------------------
   2      =1  // compiler_defs.h
   3      =1  //-----------------------------------------------------------------------------
   4      =1  // Portions of this file are copyright Maarten Brock
   5      =1  // http://sdcc.sourceforge.net
   6      =1  // Portions of this file are copyright 2010, Silicon Laboratories, Inc.
   7      =1  // http://www.silabs.com
   8      =1  //
   9      =1  // GNU LGPL boilerplate:
  10      =1  /** This library is free software; you can redistribute it and/or
  11      =1    * modify it under the terms of the GNU Lesser General Public
  12      =1    * License as published by the Free Software Foundation; either
  13      =1    * version 2.1 of the License, or (at your option) any later version.
  14      =1    *
  15      =1    * This library is distributed in the hope that it will be useful,
  16      =1    * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17      =1    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18      =1    * Lesser General Public License for more details.
  19      =1    *
  20      =1    * You should have received a copy of the GNU Lesser General Public
  21      =1    * License along with this library; if not, write to the Free Software
  22      =1    * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  23      =1    *
  24      =1    * In other words, you are welcome to use, share and improve this program.
  25      =1    * You are forbidden to forbid anyone else to use, share and improve
  26      =1    * what you give them. Help stamp out software-hoarding!
  27      =1  **/
  28      =1  // Program Description:
  29      =1  //
  30      =1  // **Important Note**: This header file should be included before including
  31      =1  // a device-specific header file such as C8051F300_defs.h.
  32      =1  //
  33      =1  // Macro definitions to accomodate 8051 compiler differences in specifying
  34      =1  // special function registers and other 8051-specific features such as NOP
  35      =1  // generation, and locating variables in memory-specific segments.  The
  36      =1  // compilers are identified by their unique predefined macros. See also:
  37      =1  // http://predef.sourceforge.net/precomp.html
  38      =1  //
  39      =1  // SBIT and SFR define special bit and special function registers at the given
  40      =1  // address. SFR16 and SFR32 define sfr combinations at adjacent addresses in
  41      =1  // little-endian format. SFR16E and SFR32E define sfr combinations without
  42      =1  // prerequisite byte order or adjacency. None of these multi-byte sfr
  43      =1  // combinations will guarantee the order in which they are accessed when read
  44      =1  // or written.
  45      =1  //
  46      =1  // SFR16X and SFR32X for 16 bit and 32 bit xdata registers are not defined
  47      =1  // to avoid portability issues because of compiler endianness.
  48      =1  //
  49      =1  // Example:
  50      =1  // // my_mcu.c: main 'c' file for my mcu
  51      =1  // #include <compiler_defs.h>  // this file
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 2   

  52      =1  // #include <C8051xxxx_defs.h> // SFR definitions for specific MCU target
  53      =1  //
  54      =1  // SBIT  (P0_1, 0x80, 1);      // Port 0 pin 1
  55      =1  // SFR   (P0, 0x80);           // Port 0
  56      =1  // SFRX  (CPUCS, 0xE600);      // Cypress FX2 Control and Status register in
  57      =1  //                             // xdata memory at 0xE600
  58      =1  // SFR16 (TMR2, 0xCC);         // Timer 2, lsb at 0xCC, msb at 0xCD
  59      =1  // SFR16E(TMR0, 0x8C8A);       // Timer 0, lsb at 0x8A, msb at 0x8C
  60      =1  // SFR32 (MAC0ACC, 0x93);      // SiLabs C8051F120 32 bits MAC0 Accumulator,
  61      =1  //                             // lsb at 0x93, msb at 0x96
  62      =1  // SFR32E(SUMR, 0xE5E4E3E2);   // TI MSC1210 SUMR 32 bits Summation register,
  63      =1  //                             // lsb at 0xE2, msb at 0xE5
  64      =1  //
  65      =1  // Target:         C8051xxxx
  66      =1  // Tool chain:     Generic
  67      =1  // Command Line:   None
  68      =1  // 
  69      =1  // Release 2.6 - 14 DEC 2012 (GO)
  70      =1  //        -Added define for deprecated SDCC keyword 'at'
  71      =1  // Release 2.5 - 12 SEP 2012 (TP)
  72      =1  //    -Added defines for deprecated SDCC keywords bit and code
  73      =1  // Release 2.4 - 27 AUG 2012 (TP)
  74      =1  //    -Added defines for deprecated SDCC keywords interrupt, _asm, and _endasm
  75      =1  // Release 2.3 - 27 MAY 2010 (DM)
  76      =1  //    -Removed 'LOCATED_VARIABLE' pragma from Keil because it is not supported
  77      =1  // Release 2.2 - 06 APR 2010 (ES)
  78      =1  //    -Removed 'PATHINCLUDE' pragma from Raisonance section
  79      =1  // Release 2.1 - 16 JUL 2009 (ES)
  80      =1  //    -Added SEGMENT_POINTER macro definitions for SDCC, Keil, and Raisonance
  81      =1  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for Raisonance
  82      =1  // Release 2.0 - 19 MAY 2009 (ES)
  83      =1  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for SDCC and Keil
  84      =1  // Release 1.9 - 23 OCT 2008 (ES)
  85      =1  //    -Updated Hi-Tech INTERRUPT and INTERRUPT_USING macro definitions
  86      =1  //    -Added SFR16 macro defintion for Hi-Tech
  87      =1  // Release 1.8 - 31 JUL 2008 (ES)
  88      =1  //    -Added INTERRUPT_USING and FUNCTION_USING macro's
  89      =1  //    -Added macro's for IAR
  90      =1  //    -Corrected Union definitions for Hi-Tech and added SFR16 macro defintion
  91      =1  // Release 1.7 - 11 SEP 2007 (BW)
  92      =1  //    -Added support for Raisonance EVAL 03.03.42 and Tasking Eval 7.2r1
  93      =1  // Release 1.6 - 27 AUG 2007 (BW)
  94      =1  //    -Updated copyright notice per agreement with Maartin Brock
  95      =1  //    -Added SDCC 2.7.0 "compiler.h" bug fixes
  96      =1  //    -Added memory segment defines (SEG_XDATA, for example)
  97      =1  // Release 1.5 - 24 AUG 2007 (BW)
  98      =1  //    -Added support for NOP () macro
  99      =1  //    -Added support for Hi-Tech ver 9.01
 100      =1  // Release 1.4 - 07 AUG 2007 (PKC)
 101      =1  //    -Removed FID and fixed formatting.
 102      =1  // Release 1.3 - 30 SEP 2007 (TP)
 103      =1  //    -Added INTERRUPT_PROTO_USING to properly support ISR context switching
 104      =1  //     under SDCC.
 105      =1  // Release 1.2 - (BW)
 106      =1  //    -Added support for U8,U16,U32,S8,S16,S32,UU16,UU32 data types
 107      =1  // Release 1.1 - (BW)
 108      =1  //    -Added support for INTERRUPT, INTERRUPT_USING, INTERRUPT_PROTO,
 109      =1  //     SEGMENT_VARIABLE, VARIABLE_SEGMENT_POINTER,
 110      =1  //     SEGMENT_VARIABLE_SEGMENT_POINTER, and LOCATED_VARIABLE
 111      =1  // Release 1.0 - 29 SEP 2006 (PKC)
 112      =1  //    -Initial revision
 113      =1  
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 3   

 114      =1  //-----------------------------------------------------------------------------
 115      =1  // Header File Preprocessor Directive
 116      =1  //-----------------------------------------------------------------------------
 117      =1  
 118      =1  #ifndef COMPILER_DEFS_H
 119      =1  #define COMPILER_DEFS_H
 120      =1  
 121      =1  //-----------------------------------------------------------------------------
 122      =1  // Macro definitions
 123      =1  //-----------------------------------------------------------------------------
 124      =1  
 125      =1  // SDCC - Small Device C Compiler
 126      =1  // http://sdcc.sourceforge.net
 127      =1  
 128      =1  #if defined SDCC
           =1 
           =1 #if (SDCC >= 300)
           =1 
           =1 #define interrupt __interrupt
           =1 #define _asm __asm
           =1 #define _endasm __endasm
           =1 #define bit __bit
           =1 #define code __code
           =1 #define at __at
           =1 
           =1 #endif
           =1 
           =1 # define SEG_GENERIC
           =1 # define SEG_FAR   __xdata
           =1 # define SEG_DATA  __data
           =1 # define SEG_NEAR  __data
           =1 # define SEG_IDATA __idata
           =1 # define SEG_XDATA __xdata
           =1 # define SEG_PDATA __pdata
           =1 # define SEG_CODE  __code
           =1 # define SEG_BDATA __bdata
           =1 
           =1 # define SBIT(name, addr, bit)  __sbit  __at(addr+bit)                  name
           =1 # define SFR(name, addr)        __sfr   __at(addr)                      name
           =1 # define SFRX(name, addr)       xdata volatile unsigned char __at(addr) name
           =1 # define SFR16(name, addr)      __sfr16 __at(((addr+1U)<<8) | addr)     name
           =1 # define SFR16E(name, fulladdr) __sfr16 __at(fulladdr)                  name
           =1 # define SFR32(name, addr)      __sfr32 __at(((addr+3UL)<<24) | ((addr+2UL)<<16) | ((addr+1UL)<<8) | addr)
             - name
           =1 # define SFR32E(name, fulladdr) __sfr32 __at(fulladdr)                  name
           =1 
           =1 # define INTERRUPT(name, vector) void name (void) interrupt (vector)
           =1 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =1 # define INTERRUPT_PROTO(name, vector) void name (void) interrupt (vector)
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =1 
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using (regnum
             -)
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter) using (
             -regnum)
           =1 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =1 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 4   

           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment at (addr) vartype name = init
           =1 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) locsegment at (addr) vartype name
           =1 
           =1 // used with UU16
           =1 # define LSB 0
           =1 # define MSB 1
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 //# define b0 0
           =1 //# define b1 1
           =1 //# define b2 2
           =1 //# define b3 3
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 // NOP () macro support
           =1 #define NOP() _asm NOP _endasm
           =1 
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Raisonance (must be placed before Keil C51)
           =1 // http://www.raisonance.com
           =1 
           =1 #elif defined __RC51__
           =1 
           =1 //#error Raisonance C51 detected.
           =1 
           =1 # define SEG_GENERIC generic     //SEG_GENERIC only applies to pointers in Raisonance, not variables.
           =1 # define SEG_FAR   xdata
           =1 # define SEG_DATA  data
           =1 # define SEG_NEAR  data
           =1 # define SEG_IDATA idata
           =1 # define SEG_XDATA xdata
           =1 # define SEG_PDATA pdata
           =1 # define SEG_CODE  code
           =1 # define SEG_BDATA bdata
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 5   

           =1 
           =1 # define SBIT(name, addr, bit)  at (addr+bit) sbit         name
           =1 # define SFR(name, addr)        sfr at addr                name
           =1 # define SFR16(name, addr)      sfr16 at addr              name
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =1 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =1 # define INTERRUPT_PROTO(name, vector) void name (void)
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =1 
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =1 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =1 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) at addr locsegment vartype name
           =1 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) at addr locsegment vartype name
           =1 
           =1 
           =1 // used with UU16
           =1 # define LSB 1
           =1 # define MSB 0
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 //# define b0 3
           =1 //# define b1 2
           =1 //# define b2 1
           =1 //# define b3 0
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 6   

           =1 
           =1 // NOP () macro support -- NOP is opcode 0x00
           =1 #define NOP() asm { 0x00 }
           =1 
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 
           =1 // Keil C51
           =1 // http://www.keil.com
           =1 
           =1 #elif defined __C51__
 307      =1  
 308      =1  //#error Keil C51 detected.
 309      =1  
 310      =1  # define SEG_GENERIC
 311      =1  # define SEG_FAR   xdata
 312      =1  # define SEG_DATA  data
 313      =1  # define SEG_NEAR  data
 314      =1  # define SEG_IDATA idata
 315      =1  # define SEG_XDATA xdata
 316      =1  # define SEG_PDATA pdata
 317      =1  # define SEG_CODE  code
 318      =1  # define SEG_BDATA bdata
 319      =1  
 320      =1  # define SBIT(name, addr, bit)  sbit  name = addr^bit
 321      =1  # define SFR(name, addr)        sfr   name = addr
 322      =1  # define SFR16(name, addr)      sfr16 name = addr
 323      =1  # define SFR16E(name, fulladdr) /* not supported */
 324      =1  # define SFR32(name, fulladdr)  /* not supported */
 325      =1  # define SFR32E(name, fulladdr) /* not supported */
 326      =1  
 327      =1  # define INTERRUPT(name, vector) void name (void) interrupt vector
 328      =1  # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
 329      =1  # define INTERRUPT_PROTO(name, vector) void name (void)
 330      =1  # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
 331      =1  
 332      =1  # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
 333      =1  # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
 334      =1  // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
 335      =1  
 336      =1  # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
 337      =1  # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
 338      =1  # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
 339      =1  # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
 340      =1  # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype locsegment name _at_ addr
 341      =1  
 342      =1  // used with UU16
 343      =1  # define LSB 1
 344      =1  # define MSB 0
 345      =1  
 346      =1  // used with UU32 (b0 is least-significant byte)
 347      =1  //# define b0 3
 348      =1  // define b1 2
 349      =1  //# define b2 1
 350      =1  //# define b3 0
 351      =1  
 352      =1  typedef unsigned char U8;
 353      =1  typedef unsigned int U16;
 354      =1  typedef unsigned long U32;
 355      =1  
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 7   

 356      =1  typedef signed char S8;
 357      =1  typedef signed int S16;
 358      =1  typedef signed long S32;
 359      =1  
 360      =1  typedef union UU16
 361      =1  {
 362      =1     U16 U16;
 363      =1     S16 S16;
 364      =1     U8 U8[2];
 365      =1     S8 S8[2];
 366      =1  } UU16;
 367      =1  
 368      =1  typedef union UU32
 369      =1  {
 370      =1     U32 U32;
 371      =1     S32 S32;
 372      =1     UU16 UU16[2];
 373      =1     U16 U16[2];
 374      =1     S16 S16[2];
 375      =1     U8 U8[4];
 376      =1     S8 S8[4];
 377      =1  } UU32;
 378      =1  
 379      =1  // NOP () macro support
 380      =1  extern void _nop_ (void);
 381      =1  #define NOP() _nop_()
 382      =1  
 383      =1  //-----------------------------------------------------------------------------
 384      =1  
 385      =1  // Hi-Tech 8051
 386      =1  // http://www.htsoft.com
 387      =1  
 388      =1  #elif defined HI_TECH_C
           =1 
           =1 # define SEG_GENERIC
           =1 # define SEG_FAR   far
           =1 # define SEG_DATA  data
           =1 # define SEG_NEAR  near
           =1 # define SEG_IDATA idata
           =1 # define SEG_XDATA xdata
           =1 # define SEG_PDATA pdata
           =1 # define SEG_CODE  code
           =1 # define SEG_BDATA bdata
           =1 
           =1 
           =1 # define SBIT(name, addr, thebit) static volatile bit name @ (addr + thebit)
           =1 # define SFR(name, addr)          static volatile unsigned char name @ addr
           =1 # define SFR16(name, addr)        static volatile unsigned int name @ addr
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 # define INTERRUPT(name, vector)       void name (void) interrupt vector
           =1 # define INTERRUPT_PROTO(name, vector)
           =1 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum)
           =1 
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =1 // Note: Hi-Tech does not support functions using different register banks. Register
           =1 //       banks can only be specified in interrupts. If a function is called from
           =1 //       inside an interrupt, it will use the same register bank as the interrupt.
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 8   

           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment vartype name @ addr
           =1 
           =1 // used with UU16
           =1 # define LSB 0
           =1 # define MSB 1
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 # define b0 0
           =1 # define b1 1
           =1 # define b2 2
           =1 # define b3 3
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 // NOP () macro support
           =1 #define NOP() asm(" nop ")
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Tasking / Altium
           =1 // http://www.altium.com/tasking
           =1 
           =1 
           =1 #elif defined _CC51
           =1 
           =1 # define SEG_GENERIC
           =1 # define SEG_FAR   _xdat
           =1 # define SEG_DATA  _data
           =1 # define SEG_NEAR  _data
           =1 # define SEG_IDATA _idat
           =1 # define SEG_XDATA _xdat
           =1 # define SEG_PDATA _pdat
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 9   

           =1 # define SEG_CODE  _rom
           =1 # define SEG_BDATA _bdat
           =1 
           =1 # define SBIT(name, addr, bit)  _sfrbit  name _at(addr+bit)
           =1 # define SFR(name, addr)        _sfrbyte name _at(addr)
           =1 # define SFRX(name, addr)       _xdat volatile unsigned char name _at(addr)
           =1 #if _CC51 > 71
           =1 # define SFR16(name, addr)      _sfrword _little name _at(addr)
           =1 #else
           =1 # define SFR16(name, addr)      /* not supported */
           =1 #endif
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 # define INTERRUPT(name, vector) _interrupt (vector) void name (void)
           =1 # define INTERRUPT_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =1 # define INTERRUPT_PROTO(name, vector) _interrupt (vector) void name (void)
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =1 
           =1 // When calling FUNCTION_USING in Tasking, the function must be called from an interrupt or Main which
           =1 // is also using the same register bank. If not, the compiler will generate an error.
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (parameter
             -)
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (par
             -ameter)
           =1 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) vartype locsegment name _at( addr )
           =1 
           =1 // used with UU16
           =1 # define LSB 1
           =1 # define MSB 0
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 //# define b0 3
           =1 //# define b1 2
           =1 //# define b2 1
           =1 //# define b3 0
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 10  

           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 // NOP () macro support
           =1 extern void _nop (void);
           =1 #define NOP() _nop()
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 
           =1 // IAR 8051
           =1 // http://www.iar.com
           =1 
           =1 #elif defined __ICC8051__
           =1 
           =1 #include <stdbool.h>
           =1 #include <intrinsics.h>
           =1 
           =1 # define SBIT(name, addr, bit)  __bit __no_init volatile bool name @ (addr+bit)
           =1 # define SFR(name, addr)        __sfr __no_init volatile unsigned char name @ addr
           =1 # define SFRX(name, addr)       __xdata __no_init volatile unsigned char name @ addr
           =1 # define SFR16(name, addr)      __sfr __no_init volatile unsigned int  name @ addr
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr) /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 # define SEG_GENERIC __generic
           =1 # define SEG_FAR  __xdata
           =1 # define SEG_DATA __data
           =1 # define SEG_NEAR __data
           =1 # define SEG_IDATA __idata
           =1 # define SEG_XDATA __xdata
           =1 # define SEG_PDATA __pdata
           =1 # define SEG_CODE  __code
           =1 # define SEG_BDATA __bdata
           =1 
           =1 #define bit bool
           =1 
           =1 # define _PPTOSTR_(x) #x
           =1 # define _PPARAM_(address) _PPTOSTR_(vector=address * 8 + 3)
           =1 # define _PPARAM2_(regbank) _PPTOSTR_(register_bank=regbank)
           =1 # define INTERRUPT(name, vector) _Pragma(_PPARAM_(vector)) __interrupt void name(void)
           =1 # define INTERRUPT_PROTO(name, vector)  __interrupt void name(void)
           =1 # define INTERRUPT_USING(name, vector, regnum) _Pragma(_PPARAM2_(regnum)) _Pragma(_PPARAM_(vector)) __inte
             -rrupt void name(void)
           =1 # define INTERRUPT_PROTO_USING(name, vector, regnum) __interrupt void name(void)
           =1 
           =1 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =1 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =1 // Note: IAR does not support functions using different register banks. Register
           =1 //       banks can only be specified in interrupts. If a function is called from
           =1 //       inside an interrupt, it will use the same register bank as the interrupt.
           =1 
           =1 # define SEGMENT_VARIABLE(name, vartype, locsegment)  locsegment vartype name
           =1 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment  * name
           =1 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 11  

             -csegment name
           =1 
           =1 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment __no_init vartype name @ addr
           =1 
           =1 // used with UU16
           =1 # define LSB 0
           =1 # define MSB 1
           =1 
           =1 // used with UU32 (b0 is least-significant byte)
           =1 //# define b0 0
           =1 //# define b1 1
           =1 //# define b2 2
           =1 //# define b3 3
           =1 
           =1 typedef unsigned char U8;
           =1 typedef unsigned int U16;
           =1 typedef unsigned long U32;
           =1 
           =1 typedef signed char S8;
           =1 typedef signed int S16;
           =1 typedef signed long S32;
           =1 
           =1 typedef union UU16
           =1 {
           =1    U16 U16;
           =1    S16 S16;
           =1    U8 U8[2];
           =1    S8 S8[2];
           =1 } UU16;
           =1 
           =1 typedef union UU32
           =1 {
           =1    U32 U32;
           =1    S32 S32;
           =1    UU16 UU16[2];
           =1    U16 U16[2];
           =1    S16 S16[2];
           =1    U8 U8[4];
           =1    S8 S8[4];
           =1 } UU32;
           =1 
           =1 
           =1 #define NOP() __no_operation();
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Crossware
           =1 // http://www.crossware.com
           =1 
           =1 #elif defined _XC51_VER
           =1 # define SBIT(name, addr, bit)  _sfrbit  name = (addr+bit)
           =1 # define SFR(name, addr)        _sfr     name = addr
           =1 # define SFR16(name, addr)      _sfrword name = addr
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Wickenhäuser
           =1 // http://www.wickenhaeuser.de
           =1 
           =1 #elif defined __UC__
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 12  

           =1 # define SBIT(name, addr, bit)  unsigned char bit  name @ (addr+bit)
           =1 # define SFR(name, addr)        near unsigned char name @ addr
           =1 # define SFR16(name, addr)      /* not supported */
           =1 # define SFR16E(name, fulladdr) /* not supported */
           =1 # define SFR32(name, fulladdr)  /* not supported */
           =1 # define SFR32E(name, fulladdr) /* not supported */
           =1 
           =1 //-----------------------------------------------------------------------------
           =1 
           =1 // Default
           =1 // Unknown compiler
           =1 
           =1 #else
           =1 # warning unrecognized compiler
           =1 # define SBIT(name, addr, bit)  volatile bool           name
           =1 # define SFR(name, addr)        volatile unsigned char  name
           =1 # define SFRX(name, addr)       volatile unsigned char  name
           =1 # define SFR16(name, addr)      volatile unsigned short name
           =1 # define SFR16E(name, fulladdr) volatile unsigned short name
           =1 # define SFR32(name, fulladdr)  volatile unsigned long  name
           =1 # define SFR32E(name, fulladdr) volatile unsigned long  name
           =1 
           =1 #endif
 683      =1  
 684      =1  //-----------------------------------------------------------------------------
 685      =1  // Header File PreProcessor Directive
 686      =1  //-----------------------------------------------------------------------------
 687      =1  
 688      =1  #endif                                 // #define COMPILER_DEFS_H
 689      =1  
 690      =1  //-----------------------------------------------------------------------------
 691      =1  // End Of File
 692      =1  //-----------------------------------------------------------------------------
   3          #include "C8051F580_defs.h"
   1      =1  //-----------------------------------------------------------------------------
   2      =1  // C8051F580_defs.h
   3      =1  //-----------------------------------------------------------------------------
   4      =1  // Copyright 2008, Silicon Laboratories, Inc.
   5      =1  // http://www.silabs.com
   6      =1  //
   7      =1  // Program Description:
   8      =1  //
   9      =1  // Register/bit definitions for the C8051F58x family.
  10      =1  // **Important Note**: The compiler_defs.h header file should be included
  11      =1  // before including this header file.
  12      =1  //
  13      =1  // Target:         C8051F580/1/2/3/4/5/6/7,8/9-F590/1
  14      =1  // Tool chain:     Generic
  15      =1  // Command Line:   None
  16      =1  //
  17      =1  // Release 0.6 - 20 AUG 2012 (TP)
  18      =1  //    -Added #define for _XPAGE to provide support for SDCC memory paging
  19      =1  //     (pdata)
  20      =1  //
  21      =1  // Release 0.5 - 10 SEP 2011 (GP)
  22      =1  //    - Fixed SFR16 definition for CAN0IF2MC
  23      =1  //
  24      =1  // Release 0.4 - 08 OCT 2010 (TP)
  25      =1  //    - Fixed bit definitions for SCON0
  26      =1  //
  27      =1  // Release 0.3 - 01 APR 2009 (GP)
  28      =1  //    - Added SN0-SN3
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 13  

  29      =1  //
  30      =1  // Release 0.2 - 29 JUL 2008 (ADT)
  31      =1  //    - Added Timer 4 bit definitions
  32      =1  //
  33      =1  // Release 0.1 - 09 JUL 2008 (GP)
  34      =1  //    - Initial Revision
  35      =1  //
  36      =1  //-----------------------------------------------------------------------------
  37      =1  // Header File Preprocessor Directive
  38      =1  //-----------------------------------------------------------------------------
  39      =1  
  40      =1  #ifndef C8051F580_DEFS_H
  41      =1  #define C8051F580_DEFS_H
  42      =1  
  43      =1  //-----------------------------------------------------------------------------
  44      =1  // Page 0, Page 1 and Page F Registers
  45      =1  //-----------------------------------------------------------------------------
  46      =1  
  47      =1  SFR (P0, 0x80);                        // Port 0 Latch
  48      =1  SFR (SP, 0x81);                        // Stack Pointer
  49      =1  SFR (DPL, 0x82);                       // Data Pointer Low
  50      =1  SFR (DPH, 0x83);                       // Data Pointer High
  51      =1  SFR (SFR0CN, 0x84);                    // SFR Page Control
  52      =1  SFR (SFRNEXT, 0x85);                   // SFR stack next page
  53      =1  SFR (SFRLAST, 0x86);                   // SFR stack last page
  54      =1  SFR (PCON, 0x87);                      // Power Control
  55      =1  SFR (TCON, 0x88);                      // Timer/Counter Control
  56      =1  SFR (TMOD, 0x89);                      // Timer/Counter Mode
  57      =1  SFR (TL0, 0x8A);                       // Timer/Counter 0 Low
  58      =1  SFR (TL1, 0x8B);                       // Timer/Counter 1 Low
  59      =1  SFR (TH0, 0x8C);                       // Timer/Counter 0 High
  60      =1  SFR (TH1, 0x8D);                       // Timer/Counter 1 High
  61      =1  SFR (CKCON, 0x8E);                     // Clock Control
  62      =1  SFR (PSCTL, 0x8F);                     // Program Store R/W Control
  63      =1  SFR (CLKSEL, 0x8F);                    // System clock select
  64      =1  SFR (P1, 0x90);                        // Port 1 Latch
  65      =1  SFR (TMR3CN, 0x91);                    // Timer/Counter 3 Control
  66      =1  SFR (TMR5CN, 0x91);                    // Timer/Counter 5 Control
  67      =1  SFR (TMR3RLL, 0x92);                   // Timer/Counter 3 Reload Low
  68      =1  SFR (TMR5CAPL, 0x92);                  // Timer/Counter 5 Capture Low
  69      =1  SFR (TMR3RLH, 0x93);                   // Timer/Counter 3 Reload High
  70      =1  SFR (TMR5CAPH, 0x93);                  // Timer/Counter 5 Capture High
  71      =1  SFR (TMR3L, 0x94);                     // Timer/Counter 3 Low
  72      =1  SFR (TMR5L, 0x94);                     // Timer/Counter 5 Low
  73      =1  SFR (TMR3H, 0x95);                     // Timer/Counter 3 High
  74      =1  SFR (TMR5H, 0x95);                     // Timer/Counter 5 High
  75      =1  SFR (TMR5CF, 0x96);                    // Timer/Counter 5 Configuration
  76      =1  SFR (CLKMUL, 0x97);                    // Clock Multiplier
  77      =1  SFR (SCON0, 0x98);                     // UART0 Control
  78      =1  SFR (SCON1, 0x98);                     // UART1 Control
  79      =1  SFR (SBUF0, 0x99);                     // UART0 Data Buffer
  80      =1  SFR (SBUF1, 0x99);                     // UART1 Data Buffer
  81      =1  SFR (CPT0CN, 0x9A);                    // Comparator 0 Control
  82      =1  SFR (CPT2CN, 0x9A);                    // Comparator 2 Control
  83      =1  SFR (CPT0MD, 0x9B);                    // Comparator 0 Mode
  84      =1  SFR (CPT2MD, 0x9B);                    // Comparator 2 Mode
  85      =1  SFR (CPT0MX, 0x9C);                    // Comparator 0 Mux
  86      =1  SFR (CPT2MX, 0x9C);                    // Comparator 2 Mux
  87      =1  SFR (CPT1CN, 0x9D);                    // Comparator 1 Control
  88      =1  SFR (CPT1MD, 0x9E);                    // Comparator 0 Mode
  89      =1  SFR (OSCIFIN, 0x9E);                   // Internal Oscillator Fine Control
  90      =1  SFR (CPT1MX, 0x9F);                    // Comparator 1 Mux
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 14  

  91      =1  SFR (OSCXCN, 0x9F);                    // External Oscillator Control
  92      =1  SFR (P2, 0xA0);                        // Port 2 Latch
  93      =1  SFR (SPI0CFG, 0xA1);                   // SPI0 Configuration
  94      =1  SFR (OSCICN, 0xA1);                    // Internal Oscillator Control
  95      =1  SFR (SPI0CKR, 0xA2);                   // SPI0 Clock rate control
  96      =1  SFR (OSCICRS, 0xA2);                   // Internal Oscillator Coarse Control
  97      =1  SFR (SPI0DAT, 0xA3);                   // SPI0 Data Buffer
  98      =1  SFR (P0MDOUT, 0xA4);                   // Port 0 Output Mode
  99      =1  SFR (P1MDOUT, 0xA5);                   // Port 1 Output Mode
 100      =1  SFR (P2MDOUT, 0xA6);                   // Port 2 Output Mode
 101      =1  SFR (SFRPAGE, 0xA7);                   // SFR Page Select
 102      =1  SFR (IE, 0xA8);                        // Interrupt Enable
 103      =1  SFR (SMOD0, 0xA9);                     // Serial Port 0 Control
 104      =1  SFR (EMI0CN, 0xAA);                    // EMIF Control
 105      =1  SFR (EMI0TC, 0xAA);                    // EMIF Timing control
 106      =1  SFR (SBCON0, 0xAB);                    // UART0 Baud Rate Generator Control
 107      =1  SFR (SBRLL0, 0xAC);                    // UART0 Baud Rate Generator Low
 108      =1  SFR (SBRLH0, 0xAD);                    // UART0 Baud Rate Generator High
 109      =1  SFR (P3MAT, 0xAE);                     // Port 3 Match
 110      =1  SFR (P3MDOUT, 0xAE);                   // Port 3 Mode
 111      =1  SFR (P3MASK, 0xAF);                    // Port 3 Mask
 112      =1  SFR (P4MDOUT, 0xAF);                   // Port 4 Mode
 113      =1  SFR (P3, 0xB0);                        // Port 3 Latch
 114      =1  SFR (P2MAT, 0xB1);                     // Port 2 Match
 115      =1  SFR (P2MASK, 0xB2);                    // Port 2 Mask
 116      =1  SFR (EMI0CF, 0xB2);                    // EMIF Configuration
 117      =1  SFR (P4, 0xB5);                        // Port 4 Latch
 118      =1  SFR (FLSCL, 0xB6);                     // Flash Scale
 119      =1  SFR (FLKEY, 0xB7);                     // Flash access limit
 120      =1  SFR (IP, 0xB8);                        // Interrupt Priority
 121      =1  SFR (SMB0ADR, 0xB9);                   // SMBus0 Slave address
 122      =1  SFR (ADC0TK, 0xBA);                    // ADC0 Tracking Mode Select
 123      =1  SFR (SMB0ADM, 0xBA);                   // SMBus0 Address Mask
 124      =1  SFR (ADC0MX, 0xBB);                    // AMUX0 Channel select
 125      =1  SFR (ADC0CF, 0xBC);                    // AMUX0 Channel configuration
 126      =1  SFR (ADC0L, 0xBD);                     // ADC0 Data Low
 127      =1  SFR (ADC0H, 0xBE);                     // ADC0 Data High
 128      =1  SFR (SMB0CN, 0xC0);                    // SMBus0 Control
 129      =1  SFR (SMB0CF, 0xC1);                    // SMBus0 Configuration
 130      =1  SFR (SMB0DAT, 0xC2);                   // SMBus0 Data
 131      =1  SFR (ADC0GTL, 0xC3);                   // ADC0 Greater-Than Compare Low
 132      =1  SFR (ADC0GTH, 0xC4);                   // ADC0 Greater-Than Compare High
 133      =1  SFR (ADC0LTL, 0xC5);                   // ADC0 Less-Than Compare Word Low
 134      =1  SFR (ADC0LTH, 0xC6);                   // ADC0 Less-Than Compare Word High
 135      =1  SFR (XBR3, 0xC6);                      // Port I/O Crossbar Control 3
 136      =1  SFR (XBR2, 0xC7);                      // Port I/O Crossbar Control 2
 137      =1  SFR (TMR2CN, 0xC8);                    // Timer/Counter 2 Control
 138      =1  SFR (TMR4CN, 0xC8);                    // Timer/Counter 4 Control
 139      =1  SFR (REG0CN, 0xC9);                    // Regulator Control
 140      =1  SFR (LIN0CF, 0xC9);                    // LIN 0 Configuration
 141      =1  SFR (TMR4CF, 0xC9);                    // Timer/Counter 4 Configuration
 142      =1  SFR (TMR2RLL, 0xCA);                   // Timer/Counter 2 Reload Low
 143      =1  SFR (TMR4CAPL, 0xCA);                  // Timer/Counter 4 Capture Low
 144      =1  SFR (TMR2RLH, 0xCB);                   // Timer/Counter 2 Reload High
 145      =1  SFR (TMR4CAPH, 0xCB);                  // Timer/Counter 4 Capture High
 146      =1  SFR (TMR2L, 0xCC);                     // Timer/Counter 2 Low
 147      =1  SFR (TMR4L, 0xCC);                     // Timer/Counter 4 Low
 148      =1  SFR (TMR2H, 0xCD);                     // Timer/Counter 2 High
 149      =1  SFR (TMR4H, 0xCD);                     // Timer/Counter 4 High
 150      =1  SFR (PCA0CPL5, 0xCE);                  // PCA0 Capture 5 Low
 151      =1  SFR (PCA1CPL11, 0xCE);                 // PCA1 Capture 11 Low
 152      =1  SFR (PCA0CPH5, 0xCF);                  // PCA0 Capture 5 High
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 15  

 153      =1  SFR (PCA1CPH11, 0xCF);                 // PCA1 Capture 11 High
 154      =1  SFR (PSW, 0xD0);                       // Program Status Word
 155      =1  SFR (REF0CN, 0xD1);                    // Voltage Reference Control
 156      =1  SFR (LIN0DAT, 0xD2);                   // LIN0 Data
 157      =1  SFR (LIN0ADR, 0xD3);                   // LIN0 Address
 158      =1  SFR (P0SKIP, 0xD4);                    // Port 0 Skip
 159      =1  SFR (P1SKIP, 0xD5);                    // Port 1 Skip
 160      =1  SFR (P2SKIP, 0xD6);                    // Port 2 Skip
 161      =1  SFR (P3SKIP, 0xD7);                    // Port 3 Skip
 162      =1  SFR (PCA0CN, 0xD8);                    // PCA0 Control
 163      =1  SFR (PCA1CN, 0xD8);                    // PCA1 Control
 164      =1  SFR (PCA0MD, 0xD9);                    // PCA0 Mode
 165      =1  SFR (PCA1MD, 0xD9);                    // PCA1 Mode
 166      =1  SFR (PCA0PWM, 0xD9);                   // PCA0 PWM Control
 167      =1  SFR (PCA0CPM0, 0xDA);                  // PCA0 Module 0 Mode
 168      =1  SFR (PCA1CPM6, 0xDA);                  // PCA1 Module 6 Mode
 169      =1  SFR (PCA1PWM, 0xDA);                   // PCA1 PWM Control
 170      =1  SFR (PCA0CPM1, 0xDB);                  // PCA0 Module 1  Mode
 171      =1  SFR (PCA1CPM7, 0xDB);                  // PCA1 Module 7  Mode
 172      =1  SFR (PCA0CPM2, 0xDC);                  // PCA0 Module 2  Mode
 173      =1  SFR (PCA1CPM8, 0xDC);                  // PCA1 Module 8  Mode
 174      =1  SFR (PCA0CPM3, 0xDD);                  // PCA0 Module 3  Mode
 175      =1  SFR (PCA1CPM9, 0xDD);                  // PCA1 Module 9  Mode
 176      =1  SFR (PCA0CPM4, 0xDE);                  // PCA0 Module 4  Mode
 177      =1  SFR (PCA1CPM10, 0xDE);                  // PCA1 Module 10 Mode
 178      =1  SFR (PCA0CPM5, 0xDF);                  // PCA0 Module 5  Mode
 179      =1  SFR (PCA1CPM11, 0xDF);                  // PCA1 Module 11 Mode
 180      =1  SFR (ACC, 0xE0);                       // Accumulator
 181      =1  SFR (XBR0, 0xE1);                      // Port I/O Crossbar Control 0
 182      =1  SFR (XBR1, 0xE2);                      // Port I/O Crossbar Control 1
 183      =1  SFR (CCH0CN, 0xE3);                    // Cache control
 184      =1  SFR (IT01CF, 0xE4);                    // INT0/INT1 Configuration
 185      =1  SFR (EIE1, 0xE6);                      // Extended Interrupt Enable 2
 186      =1  SFR (EIE2, 0xE7);                      // Extended Interrupt Enable 2
 187      =1  SFR (ADC0CN, 0xE8);                    // ADC0 Control
 188      =1  SFR (PCA0CPL1, 0xE9);                  // PCA0 Capture 1 Low
 189      =1  SFR (PCA1CPL1, 0xE9);                  // PCA1 Capture 7 Low
 190      =1  SFR (PCA0CPH1, 0xEA);                  // PCA0 Capture 1 High
 191      =1  SFR (PCA1CPH1, 0xEA);                  // PCA1 Capture 7 High
 192      =1  SFR (PCA0CPL2, 0xEB);                  // PCA0 Capture 2 Low
 193      =1  SFR (PCA1CPL2, 0xEB);                  // PCA1 Capture 8 Low
 194      =1  SFR (PCA0CPH2, 0xEC);                  // PCA0 Capture 2 High
 195      =1  SFR (PCA1CPH2, 0xEC);                  // PCA1 Capture 8 High
 196      =1  SFR (PCA0CPL3, 0xED);                  // PCA0 Capture 3 Low
 197      =1  SFR (PCA1CPL3, 0xED);                  // PCA1 Capture 9 Low
 198      =1  SFR (PCA0CPH3, 0xEE);                  // PCA0 Capture 3 High
 199      =1  SFR (PCA1CPH3, 0xEE);                  // PCA1 Capture 9 High
 200      =1  SFR (RSTSRC, 0xEF);                    // Reset Source Configuration/Status
 201      =1  SFR (B, 0xF0);                         // B Register
 202      =1  SFR (P0MAT, 0xF1);                     // Port 0 Match
 203      =1  SFR (P0MDIN, 0xF1);                    // Port 0 Input Mode
 204      =1  SFR (P0MASK, 0xF2);                    // Port 0 Mask
 205      =1  SFR (P1MDIN, 0xF2);                    // Port 1 Input Mode
 206      =1  SFR (P1MAT, 0xF3);                     // Port 1 Match
 207      =1  SFR (P2MDIN, 0xF3);                    // Port 2 Input Mode
 208      =1  SFR (P1MASK, 0xF4);                    // Port 1 Mask
 209      =1  SFR (P3MDIN, 0xF4);                    // Port 3 Input Mode
 210      =1  SFR (PSBANK, 0xF5);                    // Program Space Bank Select
 211      =1  SFR (EIP1, 0xF6);                      // External Interrupt Priority 1
 212      =1  SFR (EIP2, 0xF7);                      // External Interrupt Priority 2
 213      =1  SFR (SPI0CN, 0xF8);                    // SPI0 Control
 214      =1  SFR (PCA0L, 0xF9);                     // PCA0 Counter Low
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 16  

 215      =1  SFR (PCA1L, 0xF9);                     // PCA1 Counter Low
 216      =1  SFR (SN0, 0xF9);                       // Serial Number 0
 217      =1  SFR (PCA0H, 0xFA);                     // PCA0 Counter High
 218      =1  SFR (PCA1H, 0xFA);                     // PCA1 Counter High
 219      =1  SFR (SN1, 0xFA);                       // Serial Number 1
 220      =1  SFR (PCA0CPL0, 0xFB);                  // PCA0 Capture 0 Low
 221      =1  SFR (PCA1CPL6, 0xFB);                  // PCA1 Capture 6 Low
 222      =1  SFR (SN2, 0xFB);                       // Serial Number 2
 223      =1  SFR (PCA0CPH0, 0xFC);                  // PCA0 Capture 0 High
 224      =1  SFR (PCA1CPH6, 0xFC);                  // PCA1 Capture 6 High
 225      =1  SFR (SN3, 0xFC);                       // Serial Number 3
 226      =1  SFR (PCA0CPL4, 0xFD);                  // PCA0 Capture 4 Low
 227      =1  SFR (PCA1CPL10, 0xFD);                 // PCA1 Capture 10 Low
 228      =1  SFR (PCA0CPH4, 0xFE);                  // PCA0 Capture 4 High
 229      =1  SFR (PCA1CPH10, 0xFE);                 // PCA1 Capture 10 High
 230      =1  SFR (VDM0CN, 0xFF);                    // VDD Monitor Control
 231      =1  
 232      =1  //-----------------------------------------------------------------------------
 233      =1  // Page C (CAN0) Registers
 234      =1  //-----------------------------------------------------------------------------
 235      =1  
 236      =1  SFR (CAN0CFG, 0x92);                   // CAN0 Clock Configuration
 237      =1  SFR (CAN0STAT, 0x94);                  // Status Register Low Byte
 238      =1  SFR (CAN0ERRL, 0x96);                  // Error Counter Low Byte
 239      =1  SFR (CAN0ERRH, 0x97);                  // Error Counter High Byte
 240      =1  SFR (CAN0BTL, 0x9A);                   // Bit Timing Register Low Byte
 241      =1  SFR (CAN0BTH, 0x9B);                   // Bit Timing Register High Byte
 242      =1  SFR (CAN0IIDL, 0x9C);                  // Interrupt Register Low Byte
 243      =1  SFR (CAN0IIDH, 0x9D);                  // Interrupt Register High Byte
 244      =1  SFR (CAN0TST, 0x9E);                   // Test Register Low Byte
 245      =1  SFR (CAN0BRPE, 0xA1);                  // BRP Extension Register Low Byte
 246      =1  SFR (CAN0TR1L, 0xA2);                  // Transmission Request 1 Low Byte
 247      =1  SFR (CAN0TR1H, 0xA3);                  // Transmission Request 1 High Byte
 248      =1  SFR (CAN0TR2L, 0xA4);                  // Transmission Request 2 Low Byte
 249      =1  SFR (CAN0TR2H, 0xA5);                  // Transmission Request 2 High Byte
 250      =1  SFR (CAN0ND1L, 0xAA);                  // New Data 1 Low Byte
 251      =1  SFR (CAN0ND1H, 0xAB);                  // New Data 1 High Byte
 252      =1  SFR (CAN0ND2L, 0xAC);                  // New Data 2 Low Byte
 253      =1  SFR (CAN0ND2H, 0xAD);                  // New Data 2 High Byte
 254      =1  SFR (CAN0IP1L, 0xAE);                  // Interrupt Pending 1 Low Byte
 255      =1  SFR (CAN0IP1H, 0xAF);                  // Interrupt Pending 1 High Byte
 256      =1  SFR (CAN0IP2L, 0xB2);                  // Interrupt Pending 2 Low Byte
 257      =1  SFR (CAN0IP2H, 0xB3);                  // Interrupt Pending 2 High Byte
 258      =1  SFR (CAN0MV1L, 0xBA);                  // Message Valid 1 Low Byte
 259      =1  SFR (CAN0MV1H, 0xBB);                  // Message Valid 1 High Byte
 260      =1  SFR (CAN0MV2L, 0xBC);                  // Message Valid 2 Low Byte
 261      =1  SFR (CAN0MV2H, 0xBD);                  // Message Valid 2 High Byte
 262      =1  SFR (CAN0IF1CRL, 0xBE);                // IF1 Command Request Low Byte
 263      =1  SFR (CAN0IF1CRH, 0xBF);                // IF1 Command Request High Byte
 264      =1  SFR (CAN0CN, 0xC0);                    // CAN Control Register Low Byte
 265      =1  SFR (CAN0IF1CML, 0xC2);                // IF1 Command Mask Low Byte
 266      =1  SFR (CAN0IF1CMH, 0xC3);                // IF1 Command Mask High Byte
 267      =1  SFR (CAN0IF1M1L, 0xC4);                // IF1 Mask 1 Low Byte
 268      =1  SFR (CAN0IF1M1H, 0xC5);                // IF1 Mask 1 High Byte
 269      =1  SFR (CAN0IF1M2L, 0xC6);                // IF1 Mask 2 Low Byte
 270      =1  SFR (CAN0IF1M2H, 0xC7);                // IF1 Mask 2 High Byte
 271      =1  SFR (CAN0IF1A1L, 0xCA);                // IF1 Arbitration 1 Low Byte
 272      =1  SFR (CAN0IF1A1H, 0xCB);                // IF1 Arbitration 1 High Byte
 273      =1  SFR (CAN0IF1A2L, 0xCC);                // IF1 Arbitration 2 Low Byte
 274      =1  SFR (CAN0IF1A2H, 0xCD);                // IF1 Arbitration 2 High Byte
 275      =1  SFR (CAN0IF2MCL, 0xCE);                // IF2 Message Control Low Byte
 276      =1  SFR (CAN0IF2MCH, 0xCF);                // IF2 Message Control High Byte
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 17  

 277      =1  SFR (CAN0IF1MCL, 0xD2);                // IF1 Message Control Low Byte
 278      =1  SFR (CAN0IF1MCH, 0xD3);                // IF1 Message Control High Byte
 279      =1  SFR (CAN0IF1DA1L, 0xD4);               // IF1 Data A 1 Low Byte
 280      =1  SFR (CAN0IF1DA1H, 0xD5);               // IF1 Data A 1 High Byte
 281      =1  SFR (CAN0IF1DA2L, 0xD6);               // IF1 Data A 2 Low Byte
 282      =1  SFR (CAN0IF1DA2H, 0xD7);               // IF1 Data A 2 High Byte
 283      =1  SFR (CAN0IF1DB1L, 0xDA);               // IF1 Data B 1 Low Byte
 284      =1  SFR (CAN0IF1DB1H, 0xDB);               // IF1 Data B 1 High Byte
 285      =1  SFR (CAN0IF1DB2L, 0xDC);               // IF1 Data B 2 Low Byte
 286      =1  SFR (CAN0IF1DB2H, 0xDD);               // IF1 Data B 2 High Byte
 287      =1  SFR (CAN0IF2CRL, 0xDE);                // IF2 Command Request Low Byte
 288      =1  SFR (CAN0IF2CRH, 0xDF);                // IF2 Command Request High Byte
 289      =1  SFR (CAN0IF2CML, 0xE2);                // IF2 Command Mask Low Byte
 290      =1  SFR (CAN0IF2CMH, 0xE3);                // IF2 Command Mask High Byte
 291      =1  SFR (CAN0IF2M1L, 0xEA);                // IF2 Mask 1 Low Byte
 292      =1  SFR (CAN0IF2M1H, 0xEB);                // IF2 Mask 1 High Byte
 293      =1  SFR (CAN0IF2M2L, 0xEC);                // IF2 Mask 2 Low Byte
 294      =1  SFR (CAN0IF2M2H, 0xED);                // IF2 Mask 2 High Byte
 295      =1  SFR (CAN0IF2A1L, 0xEE);                // IF2 Arbitration 1 Low Byte
 296      =1  SFR (CAN0IF2A1H, 0xEF);                // IF2 Arbitration 1 High Byte
 297      =1  SFR (CAN0IF2A2L, 0xF2);                // IF2 Arbitration 2 Low Byte
 298      =1  SFR (CAN0IF2A2H, 0xF3);                // IF2 Arbitration 2 High Byte
 299      =1  SFR (CAN0IF2DA1L, 0xF6);               // IF2 Data A 1 Low Byte
 300      =1  SFR (CAN0IF2DA1H, 0xF7);               // IF2 Data A 1 High Byte
 301      =1  SFR (CAN0IF2DA2L, 0xFA);               // IF2 Data A 2 Low Byte
 302      =1  SFR (CAN0IF2DA2H, 0xFB);               // IF2 Data A 2 High Byte
 303      =1  SFR (CAN0IF2DB1L, 0xFC);               // IF2 Data B 1 Low Byte
 304      =1  SFR (CAN0IF2DB1H, 0xFD);               // IF2 Data B 1 High Byte
 305      =1  SFR (CAN0IF2DB2L, 0xFE);               // IF2 Data B 2 Low Byte
 306      =1  SFR (CAN0IF2DB2H, 0xFF);               // IF2 Data B 2 High Byte
 307      =1  
 308      =1  
 309      =1  //-----------------------------------------------------------------------------
 310      =1  // 16-bit Register Definitions (might not be supported by all compilers)
 311      =1  //-----------------------------------------------------------------------------
 312      =1  
 313      =1  SFR16 (DP, 0x82);                      // Data Pointer
 314      =1  SFR16 (TMR3RL, 0x92);                  // Timer 3 Reload
 315      =1  SFR16 (TMR5CAP, 0x92);                 // Timer 5 Capture
 316      =1  SFR16 (TMR3, 0x94);                    // Timer 3 Capture / Reload
 317      =1  SFR16 (TMR5, 0x94);                    // Timer 5
 318      =1  SFR16 (SBRL0, 0xAC);                   // UART0 Reload
 319      =1  SFR16 (ADC0, 0xBD);                    // ADC0 data
 320      =1  SFR16 (ADC0GT, 0xC3);                  // ADC0 Greater Than Window
 321      =1  SFR16 (ADC0LT, 0xC5);                  // ADC0 Less Than Window
 322      =1  SFR16 (TMR2RL, 0xCA);                  // Timer 2 Reload
 323      =1  SFR16 (TMR4CAP, 0xCA);                 // Timer 4 Capture
 324      =1  SFR16 (TMR2, 0xCC);                    // Timer 2 Capture / Reload
 325      =1  SFR16 (TMR4, 0xCC);                    // Timer 4
 326      =1  SFR16 (PCA0CP5, 0xCE);                 // PCA0 Module 5 Capture
 327      =1  SFR16 (PCA1CP11, 0xCE);                // PCA1 Module 11 Capture
 328      =1  SFR16 (PCA0CP1, 0xE9);                 // PCA0 Module 1 Capture
 329      =1  SFR16 (PCA1CP7, 0xE9);                 // PCA1 Module 7 Capture
 330      =1  SFR16 (PCA0CP2, 0xEB);                 // PCA0 Module 2 Capture
 331      =1  SFR16 (PCA1CP8, 0xEB);                 // PCA1 Module 8 Capture
 332      =1  SFR16 (PCA0CP3, 0xED);                 // PCA0 Module 3 Capture
 333      =1  SFR16 (PCA1CP9, 0xED);                 // PCA1 Module 9 Capture
 334      =1  SFR16 (PCA0, 0xF9);                    // PCA0 Counter
 335      =1  SFR16 (PCA1, 0xF9);                    // PCA1 Counter
 336      =1  SFR16 (PCA0CP0, 0xFB);                 // PCA0 Module 0 Capture
 337      =1  SFR16 (PCA1CP6, 0xFB);                 // PCA1 Module 6 Capture
 338      =1  SFR16 (PCA0CP4, 0xFD);                 // PCA0 Module 4 Capture
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 18  

 339      =1  SFR16 (PCA1CP10, 0xFD);                 // PCA1 Module 10 Capture
 340      =1  
 341      =1  SFR16 (CAN0ERR, 0x96);                 // Error Counter
 342      =1  SFR16 (CAN0BT, 0x9A);                  // Bit Timing Register
 343      =1  SFR16 (CAN0IID, 0x9C);                 // Interrupt Register
 344      =1  SFR16 (CAN0TR1, 0xA2);                 // Transmission Request 1
 345      =1  SFR16 (CAN0TR2, 0xA4);                 // Transmission Request 2
 346      =1  SFR16 (CAN0ND1, 0xAA);                 // New Data 1
 347      =1  SFR16 (CAN0ND2, 0xAC);                 // New Data 2
 348      =1  SFR16 (CAN0IP1, 0xAE);                 // Interrupt Pending 1
 349      =1  SFR16 (CAN0IP2, 0xB2);                 // Interrupt Pending 2
 350      =1  SFR16 (CAN0MV1, 0xBA);                 // Message Valid 1
 351      =1  SFR16 (CAN0MV2, 0xBC);                 // Message Valid 2
 352      =1  SFR16 (CAN0IF1CR, 0xBE);               // IF1 Command Request
 353      =1  SFR16 (CAN0IF1CM, 0xC2);               // IF1 Command Mask
 354      =1  SFR16 (CAN0IF1M1, 0xC4);               // IF1 Mask 1
 355      =1  SFR16 (CAN0IF1M2, 0xC6);               // IF1 Mask 2
 356      =1  SFR16 (CAN0IF1A1, 0xCA);               // IF1 Arbitration 1
 357      =1  SFR16 (CAN0IF1A2, 0xCC);               // IF1 Arbitration 2
 358      =1  SFR16 (CAN0IF1MC, 0xD2);               // IF1 Message Control
 359      =1  SFR16 (CAN0IF1DA1, 0xD4);              // IF1 Data A 1
 360      =1  SFR16 (CAN0IF1DA2, 0xD6);              // IF1 Data A 2
 361      =1  SFR16 (CAN0IF1DB1, 0xDA);              // IF1 Data B 1
 362      =1  SFR16 (CAN0IF1DB2, 0xDC);              // IF1 Data B 2
 363      =1  SFR16 (CAN0IF2CR, 0xDE);               // IF2 Command Request
 364      =1  SFR16 (CAN0IF2CM, 0xE2);               // IF2 Command Mask
 365      =1  SFR16 (CAN0IF2M1, 0xEA);               // IF2 Mask 1
 366      =1  SFR16 (CAN0IF2M2, 0xEC);               // IF2 Mask 2
 367      =1  SFR16 (CAN0IF2A1, 0xEE);               // IF2 Arbitration 1
 368      =1  SFR16 (CAN0IF2A2, 0xF2);               // IF2 Arbitration 2
 369      =1  SFR16 (CAN0IF2MC, 0xCE);               // IF2 Message Control
 370      =1  SFR16 (CAN0IF2DA1, 0xF6);              // IF2 Data A 1
 371      =1  SFR16 (CAN0IF2DA2, 0xFA);              // IF2 Data A 2
 372      =1  SFR16 (CAN0IF2DB1, 0xFC);              // IF2 Data B 1
 373      =1  SFR16 (CAN0IF2DB2, 0xFE);              // IF2 Data B 2
 374      =1  
 375      =1  //-----------------------------------------------------------------------------
 376      =1  // LIN0 Indirect Registers
 377      =1  //-----------------------------------------------------------------------------
 378      =1  
 379      =1  #define  LIN0DT1   0x00                // LIN0 Data Byte 1
 380      =1  #define  LIN0DT2   0x01                // LIN0 Data Byte 2
 381      =1  #define  LIN0DT3   0x02                // LIN0 Data Byte 3
 382      =1  #define  LIN0DT4   0x03                // LIN0 Data Byte 4
 383      =1  #define  LIN0DT5   0x04                // LIN0 Data Byte 5
 384      =1  #define  LIN0DT6   0x05                // LIN0 Data Byte 6
 385      =1  #define  LIN0DT7   0x06                // LIN0 Data Byte 7
 386      =1  #define  LIN0DT8   0x07                // LIN0 Data Byte 8
 387      =1  #define  LIN0CTRL  0x08                // LIN0 Control
 388      =1  #define  LIN0ST    0x09                // LIN0 Status
 389      =1  #define  LIN0ERR   0x0A                // LIN0 Error
 390      =1  #define  LIN0SIZE  0x0B                // LIN0 Message Size
 391      =1  #define  LIN0DIV   0x0C                // LIN0 Divider
 392      =1  #define  LIN0MUL   0x0D                // LIN0 Multiplier
 393      =1  #define  LIN0ID    0x0E                // LIN0 Identifier
 394      =1  
 395      =1  //-----------------------------------------------------------------------------
 396      =1  // Address Definitions for Bit-addressable Registers
 397      =1  //-----------------------------------------------------------------------------
 398      =1  
 399      =1  #define SFR_P0       0x80
 400      =1  #define SFR_TCON     0x88
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 19  

 401      =1  #define SFR_P1       0x90
 402      =1  #define SFR_SCON0    0x98
 403      =1  #define SFR_SCON1    0x98
 404      =1  #define SFR_P2       0xA0
 405      =1  #define SFR_IE       0xA8
 406      =1  #define SFR_P3       0xB0
 407      =1  #define SFR_IP       0xB8
 408      =1  #define SFR_SMB0CN   0xC0
 409      =1  #define SFR_TMR2CN   0xC8
 410      =1  #define SFR_TMR4CN   0xC8
 411      =1  #define SFR_PSW      0xD0
 412      =1  #define SFR_PCA0CN   0xD8
 413      =1  #define SFR_PCA1CN   0xD8
 414      =1  #define SFR_ACC      0xE0
 415      =1  #define SFR_ADC0CN   0xE8
 416      =1  #define SFR_B        0xF0
 417      =1  #define SFR_SPI0CN   0xF8
 418      =1  
 419      =1  //-----------------------------------------------------------------------------
 420      =1  // Bit Definitions
 421      =1  //-----------------------------------------------------------------------------
 422      =1  
 423      =1  // TCON 0x88
 424      =1  SBIT (TF1, SFR_TCON, 7);               // Timer 1 Overflow Flag
 425      =1  SBIT (TR1, SFR_TCON, 6);               // Timer 1 On/Off Control
 426      =1  SBIT (TF0, SFR_TCON, 5);               // Timer 0 Overflow Flag
 427      =1  SBIT (TR0, SFR_TCON, 4);               // Timer 0 On/Off Control
 428      =1  SBIT (IE1, SFR_TCON, 3);               // Ext. Interrupt 1 Edge Flag
 429      =1  SBIT (IT1, SFR_TCON, 2);               // Ext. Interrupt 1 Type
 430      =1  SBIT (IE0, SFR_TCON, 1);               // Ext. Interrupt 0 Edge Flag
 431      =1  SBIT (IT0, SFR_TCON, 0);               // Ext. Interrupt 0 Type
 432      =1  
 433      =1  // SCON0 0x98
 434      =1  SBIT (OVR0, SFR_SCON0, 7);             // UART0 Receive FIFO Overrun Flag
 435      =1  SBIT (PERR0, SFR_SCON0, 6);            // UART0 Parity Error Flag
 436      =1  SBIT (THRE0, SFR_SCON0, 5);            // UART0 Transmit Register Empty Flag
 437      =1  SBIT (REN0, SFR_SCON0, 4);             // UART0 RX Enable
 438      =1  SBIT (TBX0, SFR_SCON0, 3);             // UART0 Extra Transmission Bit
 439      =1  SBIT (RBX0, SFR_SCON0, 2);             // UART0 Extra Receive Bit
 440      =1  SBIT (TI0, SFR_SCON0, 1);              // UART0 TX Interrupt Flag
 441      =1  SBIT (RI0, SFR_SCON0, 0);              // UART0 RX Interrupt Flag
 442      =1  
 443      =1  // SCON1 0x98
 444      =1  SBIT (S1MODE, SFR_SCON1, 7);           // UART1 Mode 0
 445      =1                                         // Bit 6 UNUSED
 446      =1  SBIT (MCE1, SFR_SCON1, 5);             // UART1 Multiprocessor enable
 447      =1  SBIT (REN1, SFR_SCON1, 4);             // UART1 RX Enable
 448      =1  SBIT (TB81, SFR_SCON1, 3);             // UART1 TX Bit 8
 449      =1  SBIT (RB81, SFR_SCON1, 2);             // UART1 RX Bit 8
 450      =1  SBIT (TI1, SFR_SCON1, 1);              // UART1 TX Interrupt Flag
 451      =1  SBIT (RI1, SFR_SCON1, 0);              // UART1 RX Interrupt Flag
 452      =1  
 453      =1  // IE 0xA8
 454      =1  SBIT (EA, SFR_IE, 7);                  // Global Interrupt Enable
 455      =1  SBIT (ESPI0, SFR_IE, 6);               // SPI0 Interrupt Enable
 456      =1  SBIT (ET2, SFR_IE, 5);                 // Timer 2 Interrupt Enable
 457      =1  SBIT (ES0, SFR_IE, 4);                 // UART0 Interrupt Enable
 458      =1  SBIT (ET1, SFR_IE, 3);                 // Timer 1 Interrupt Enable
 459      =1  SBIT (EX1, SFR_IE, 2);                 // External Interrupt 1 Enable
 460      =1  SBIT (ET0, SFR_IE, 1);                 // Timer 0 Interrupt Enable
 461      =1  SBIT (EX0, SFR_IE, 0);                 // External Interrupt 0 Enable
 462      =1  
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 20  

 463      =1  // IP 0xB8
 464      =1                                         // Bit 7 unused
 465      =1  SBIT (PSPI0, SFR_IP, 6);               // SPI0 Interrupt Priority
 466      =1  SBIT (PT2, SFR_IP, 5);                 // Timer 2 Priority
 467      =1  SBIT (PS0, SFR_IP, 4);                 // UART0 Priority
 468      =1  SBIT (PS, SFR_IP, 4);                  // UART0 Priority
 469      =1  SBIT (PT1, SFR_IP, 3);                 // Timer 1 Priority
 470      =1  SBIT (PX1, SFR_IP, 2);                 // External Interrupt 1 Priority
 471      =1  SBIT (PT0, SFR_IP, 1);                 // Timer 0 Priority
 472      =1  SBIT (PX0, SFR_IP, 0);                 // External Interrupt 0 Priority
 473      =1  
 474      =1  // SMB0CN 0xC0
 475      =1  SBIT (MASTER, SFR_SMB0CN, 7);          // SMBus0 Master/Slave Indicator
 476      =1  SBIT (TXMODE, SFR_SMB0CN, 6);          // SMBus0 Transmit Mode Indicator
 477      =1  SBIT (STA, SFR_SMB0CN, 5);             // SMBus0 Start Flag
 478      =1  SBIT (STO, SFR_SMB0CN, 4);             // SMBus0 Stop Flag
 479      =1  SBIT (ACKRQ, SFR_SMB0CN, 3);           // SMBus0 Acknowledge Request
 480      =1  SBIT (ARBLOST, SFR_SMB0CN, 2);         // SMBus0 Arbitration Lost Indicator
 481      =1  SBIT (ACK, SFR_SMB0CN, 1);             // SMBus0 Acknowledge
 482      =1  SBIT (SI, SFR_SMB0CN, 0);              // SMBus0 Interrupt Flag
 483      =1  
 484      =1  // TMR2CN 0xC8
 485      =1  SBIT (TF2H, SFR_TMR2CN, 7);            // Timer 2 High-Byte Overflow Flag
 486      =1  SBIT (TF2L, SFR_TMR2CN, 6);            // Timer 2 Low-Byte  Overflow Flag
 487      =1  SBIT (TF2LEN, SFR_TMR2CN, 5);          // Timer 2 Low-Byte Flag Enable
 488      =1  SBIT (TF2CEN, SFR_TMR2CN, 4);          // Timer 2 Capture Enable
 489      =1  SBIT (T2SPLIT, SFR_TMR2CN, 3);         // Timer 2 Split-Mode Enable
 490      =1  SBIT (TR2, SFR_TMR2CN, 2);             // Timer 2 Run Enable
 491      =1  SBIT (T2RCLK, SFR_TMR2CN, 1);          // Timer 2 Xclk/Rclk Select
 492      =1  SBIT (T2XCLK, SFR_TMR2CN, 0);          // Timer 2 Clk/8 Clock Source
 493      =1  
 494      =1  // TMR4CN 0xC8
 495      =1  SBIT (TF4, SFR_TMR4CN, 7);             // Timer 4 Overflow/Underflow Flag
 496      =1  SBIT (EXF4, SFR_TMR4CN, 6);            // Timer 4 External Flag
 497      =1                                         // Bit 5 unused
 498      =1                                         // Bit 4 unused
 499      =1  SBIT (EXE4, SFR_TMR4CN, 3);            // Timer 4 External Enable
 500      =1  SBIT (TR4, SFR_TMR4CN, 2);             // Timer 4 Run Enable
 501      =1  SBIT (CT4, SFR_TMR4CN, 1);             // Timer 4 Counter/Timer Select
 502      =1  SBIT (CPRL4, SFR_TMR4CN, 0);           // Timer 4 Capture/Reload Select
 503      =1  
 504      =1  // PSW 0xD0
 505      =1  SBIT (CY, SFR_PSW, 7);                 // Carry Flag
 506      =1  SBIT (AC, SFR_PSW, 6);                 // Auxiliary Carry Flag
 507      =1  SBIT (F0, SFR_PSW, 5);                 // User Flag 0
 508      =1  SBIT (RS1, SFR_PSW, 4);                // Register Bank Select 1
 509      =1  SBIT (RS0, SFR_PSW, 3);                // Register Bank Select 0
 510      =1  SBIT (OV, SFR_PSW, 2);                 // Overflow Flag
 511      =1  SBIT (F1, SFR_PSW, 1);                 // User Flag 1
 512      =1  SBIT (P, SFR_PSW, 0);                  // Accumulator Parity Flag
 513      =1  
 514      =1  // PCA0CN 0xD8
 515      =1  SBIT (CF, SFR_PCA0CN, 7);              // PCA0 Counter Overflow Flag
 516      =1  SBIT (CR, SFR_PCA0CN, 6);              // PCA0 Counter Run Control Bit
 517      =1  SBIT (CCF5, SFR_PCA0CN, 5);            // PCA0 Module 5 Interrupt Flag
 518      =1  SBIT (CCF4, SFR_PCA0CN, 4);            // PCA0 Module 4 Interrupt Flag
 519      =1  SBIT (CCF3, SFR_PCA0CN, 3);            // PCA0 Module 3 Interrupt Flag
 520      =1  SBIT (CCF2, SFR_PCA0CN, 2);            // PCA0 Module 2 Interrupt Flag
 521      =1  SBIT (CCF1, SFR_PCA0CN, 1);            // PCA0 Module 1 Interrupt Flag
 522      =1  SBIT (CCF0, SFR_PCA0CN, 0);            // PCA0 Module 0 Interrupt Flag
 523      =1  
 524      =1  // PCA1CN 0xD8
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 21  

 525      =1  SBIT (CF1, SFR_PCA1CN, 7);             // PCA1 Counter Overflow Flag
 526      =1  SBIT (CR1, SFR_PCA1CN, 6);             // PCA1 Counter Run Control Bit
 527      =1  SBIT (CCF11, SFR_PCA1CN, 5);           // PCA1 Module 11 Interrupt Flag
 528      =1  SBIT (CCF10, SFR_PCA1CN, 4);           // PCA1 Module 10 Interrupt Flag
 529      =1  SBIT (CCF9, SFR_PCA1CN, 3);            // PCA1 Module 9 Interrupt Flag
 530      =1  SBIT (CCF8, SFR_PCA1CN, 2);            // PCA1 Module 8 Interrupt Flag
 531      =1  SBIT (CCF7, SFR_PCA1CN, 1);            // PCA1 Module 7 Interrupt Flag
 532      =1  SBIT (CCF6, SFR_PCA1CN, 0);            // PCA1 Module 6 Interrupt Flag
 533      =1  
 534      =1  // ADC0CN 0xE8
 535      =1  SBIT (AD0EN, SFR_ADC0CN, 7);           // ADC0 Enable
 536      =1  SBIT (BURSTEN, SFR_ADC0CN, 6);         // ADC0 Burst Enable
 537      =1  SBIT (AD0INT, SFR_ADC0CN, 5);          // ADC0 EOC Interrupt Flag
 538      =1  SBIT (AD0BUSY, SFR_ADC0CN, 4);         // ADC0 Busy Flag
 539      =1  SBIT (AD0WINT, SFR_ADC0CN, 3);         // ADC0 Window Compare Interrupt Flag
 540      =1  SBIT (AD0LJST, SFR_ADC0CN, 2);         // ADC0 Left Justified
 541      =1  SBIT (AD0CM1, SFR_ADC0CN, 1);          // ADC0 Start Of Conversion Mode Bit 1
 542      =1  SBIT (AD0CM0, SFR_ADC0CN, 0);          // ADC0 Start Of Conversion Mode Bit 0
 543      =1  
 544      =1  // SPI0CN 0xF8
 545      =1  SBIT (SPIF, SFR_SPI0CN, 7);            // SPI0 Interrupt Flag
 546      =1  SBIT (WCOL, SFR_SPI0CN, 6);            // SPI0 Write Collision Flag
 547      =1  SBIT (MODF, SFR_SPI0CN, 5);            // SPI0 Mode Fault Flag
 548      =1  SBIT (RXOVRN, SFR_SPI0CN, 4);          // SPI0 RX Overrun Flag
 549      =1  SBIT (NSSMD1, SFR_SPI0CN, 3);          // SPI0 Slave Select Mode 1
 550      =1  SBIT (NSSMD0, SFR_SPI0CN, 2);          // SPI0 Slave Select Mode 0
 551      =1  SBIT (TXBMT, SFR_SPI0CN, 1);           // SPI0 TX Buffer Empty Flag
 552      =1  SBIT (SPIEN, SFR_SPI0CN, 0);           // SPI0 Enable
 553      =1  
 554      =1  //-----------------------------------------------------------------------------
 555      =1  // Interrupt Priorities
 556      =1  //-----------------------------------------------------------------------------
 557      =1  
 558      =1  #define INTERRUPT_INT0             0   // External Interrupt 0
 559      =1  #define INTERRUPT_TIMER0           1   // Timer 0 Overflow
 560      =1  #define INTERRUPT_INT1             2   // External Interrupt 1
 561      =1  #define INTERRUPT_TIMER1           3   // Timer 1 Overflow
 562      =1  #define INTERRUPT_UART0            4   // UART0
 563      =1  #define INTERRUPT_TIMER2           5   // Timer 2 Overflow
 564      =1  #define INTERRUPT_SPI0             6   // SPI0
 565      =1  #define INTERRUPT_SMBUS0           7   // SMBus0 Interface
 566      =1  #define INTERRUPT_ADC0_WINDOW      8   // ADC0 Window Comparison
 567      =1  #define INTERRUPT_ADC0_EOC         9   // ADC0 End Of Conversion
 568      =1  #define INTERRUPT_PCA0            10   // PCA0 Peripheral
 569      =1  #define INTERRUPT_COMPARATOR0     11   // Comparator 0 Comparison
 570      =1  #define INTERRUPT_COMPARATOR1     12   // Comparator 1 Comparison
 571      =1  #define INTERRUPT_TIMER3          13   // Timer 3 Overflow
 572      =1  #define INTERRUPT_LIN0            14   // LIN Bus Interrupt
 573      =1  #define INTERRUPT_VREG            15   // Voltage Regulator
 574      =1  #define INTERRUPT_CAN0            16   // CAN Bus Interrupt
 575      =1  #define INTERRUPT_PORT_MATCH      17   // Port Match
 576      =1  #define INTERRUPT_UART1           18   // UART1
 577      =1  #define INTERRUPT_PCA1            19   // PCA1 Peripheral
 578      =1  #define INTERRUPT_COMPARATOR2     20   // Comparator 2 Comparison
 579      =1  #define INTERRUPT_TIMER4          21   // Timer 4 Overflow
 580      =1  #define INTERRUPT_TIMER5          22   // Timer 5 Overflow
 581      =1  
 582      =1  
 583      =1  //-----------------------------------------------------------------------------
 584      =1  // SFR Page Definitions
 585      =1  //-----------------------------------------------------------------------------
 586      =1  
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 22  

 587      =1  #define  CONFIG_PAGE       0x0F        // System and Port Configuration Page
 588      =1  #define  ACTIVE_PAGE       0x00        // Active Use Page
 589      =1  #define  ACTIVE2_PAGE      0x10        // Active Use Page 2
 590      =1  #define  CAN0_PAGE         0x0C        // CAN0 Registers
 591      =1  
 592      =1  //-----------------------------------------------------------------------------
 593      =1  // SDCC PDATA External Memory Paging Support
 594      =1  //-----------------------------------------------------------------------------
 595      =1  
 596      =1  #if defined SDCC
           =1 
           =1 SFR(_XPAGE, 0xAA); // Point to the EMI0CN register
           =1 
           =1 #endif
 601      =1  
 602      =1  //-----------------------------------------------------------------------------
 603      =1  // Header File PreProcessor Directive
 604      =1  //-----------------------------------------------------------------------------
 605      =1  
 606      =1  #endif                                 // #define C8051F580_DEFS_H
 607      =1  
 608      =1  //-----------------------------------------------------------------------------
 609      =1  // End Of File
 610      =1  //-----------------------------------------------------------------------------
   4          #include "Global_Define.h"
   1      =1  /*----------TYPE-------------------*/
   2      =1  
   3      =1  #define CAMERA
   4      =1  #define SYSCLK 24000000
   5      =1  /*----------SENSOR-----------------*/
   6      =1  
   7      =1  //      #define APTINA_126
   8      =1  //      #define APTINA_128
   9      =1          #define APTINA_AP0100                   0x03U
  10      =1          #define APTINA_ASX344                   0x04U
  11      =1  //      #define APTINA_ASX350AT
  12      =1  
  13      =1  
  14      =1  /*----------EEPROM-----------------*/
  15      =1  #define MXIC
  16      =1  //#define WINBOND
  17      =1  
  18      =1  /*----------DEVICE-----------------*/
  19      =1  //#define UART
  20      =1  #define SPI
  21      =1  #define I2C                                                     
  22      =1  #define ADC
  23      =1  #define WATCHDOG
  24      =1  #define PCA
  25      =1  #define CAN
  26      =1  
  27      =1  #define EXINTERRUPT
  28      =1  
  29      =1  /*----------I2C---------------*/        // Use Timer1
  30      =1  //#define I2C_SPEED_100KHZ                      
  31      =1  #define I2C_SPEED_400KHZ                
  32      =1  
  33      =1  /*----------WATCHDOG---------------*/
  34      =1  #define WATCHDOG_ENABLE
  35      =1  //#define WATCHDOG_32MS
  36      =1  #define WATCHDOG_400MS
  37      =1  
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 23  

  38      =1  /*----------VDDMONITOR-------------*/
  39      =1  #define VDDMONITOR_ENABLE
  40      =1  //#define VDDMONITOR_HIGH
  41      =1  #define VDDMONITOR_LOW
  42      =1  
  43      =1  /*----------TIMER-------------*/
  44      =1  //#define TIMER0                                        //Use Wait_ms()
  45      =1  #define TIMER1                                          //Use SMBUS0
  46      =1  #define TIMER2                                          //1ms interrupt1
  47      =1  #define TIMER3                                          //Use SMBUS0 low time out
  48      =1  //#define TIMER4                                        //1ms interrupt2
  49      =1  #define TIMER5                                          //Use PCA0 (Watchdog)
  50      =1  
  51      =1  /*----------ETC..-----------------*/
  52      =1  #define TRUE    (U8)1
  53      =1  #define FALSE   (U8)0
  54      =1  
  55      =1  #define HIGH    (U8)1
  56      =1  #define LOW     (U8)0
  57      =1  
  58      =1  //CAN DATA
  59      =1  //#define MDPS11                                
  60      =1  //#define LANGUAGEINFO          
  61      =1  //#define HUTYPE                                
  62      =1  //#define GATEWAY                               
  63      =1  //#define NAVIONOFF                     
  64      =1  //#define G_SEL_DISP                
  65      =1  //#define CAM_REARCAMERA_REQ    
  66      =1  
  67      =1  //Operate Mode---------------------
  68      =1  #define OPERATE_STANDBY         (U8)1
  69      =1  #define OPERATE_INTERINIT       (U8)2
  70      =1  #define OPERATE_IDLE            (U8)3
  71      =1  #define OPERATE_RUNNING         (U8)4
  72      =1  
  73      =1  #define DTC_RECORD_WRITE
  74      =1  #define DTC_RECORD_CLEAR
  75      =1  
  76      =1  //Define Error
  77      =1  #define NO_ERROR                        (U8)0x00
  78      =1  #define ERROR_RX_COMM           (U8)0x01        //RX Error
  79      =1  #define ERROR_TX_COMM           (U8)0x02        //TX Error
  80      =1  
  81      =1  //#define ERROR_TX_COMM         (U8)0x02        //RX Error
  82      =1  
  83      =1  //BANK SET
  84      =1  #define BANK0                           (U8)0x00
  85      =1  #define BANK1                           (U8)0x10
  86      =1  #define BANK2                           (U8)0x20
  87      =1  #define BANK3                           (U8)0x30
  88      =1  
  89      =1  //DIAGNOSTIC TEST
  90      =1  //#define DIAG_TEST_MCU_WD_ERR
  91      =1  //#define DIAG_TEST_MCU_MC_ERR
  92      =1  //#define DIAG_TEST_ISP_FV_ERR
  93      =1  //#define DIAG_TEST_ISP_FC_ERR
  94      =1  //#define DIAG_TEST_ISP_IS_ERR
  95      =1  //#define DIAG_TEST_ISP_CM_ERR
  96      =1  //#define DIAG_TEST_ISP_IT_ERR
  97      =1  //#define DIAG_TEST_VID_OC_ERR
  98      =1  //#define DIAG_TEST_VID_VO_ERR
  99      =1  
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 24  

   5          #include "drv_mem.h"
   1      =1  /* ----- Global Define -------------------------------*/
   2      =1  
   3      =1  /*----------------------------------------------------*/
   4      =1  
   5      =1  /* ----- Global Value --------------------------------*/
   6      =1  
   7      =1  /*----------------------------------------------------*/
   8      =1  
   9      =1  /* ----- Function ------------------------------------*/
  10      =1  
  11      =1  /*----------------------------------------------------*/
  12      =1  
  13      =1  /* ----- Extern Function -----------------------------*/
  14      =1  
  15      =1  /*----------------------------------------------------*/
  16      =1  #ifndef DRV_MEM_H_
  17      =1  #define DRV_MEM_H_
  18      =1  
  19      =1  #include "compiler_defs.h"
   1      =2  //-----------------------------------------------------------------------------
   2      =2  // compiler_defs.h
   3      =2  //-----------------------------------------------------------------------------
   4      =2  // Portions of this file are copyright Maarten Brock
   5      =2  // http://sdcc.sourceforge.net
   6      =2  // Portions of this file are copyright 2010, Silicon Laboratories, Inc.
   7      =2  // http://www.silabs.com
   8      =2  //
   9      =2  // GNU LGPL boilerplate:
  10      =2  /** This library is free software; you can redistribute it and/or
  11      =2    * modify it under the terms of the GNU Lesser General Public
  12      =2    * License as published by the Free Software Foundation; either
  13      =2    * version 2.1 of the License, or (at your option) any later version.
  14      =2    *
  15      =2    * This library is distributed in the hope that it will be useful,
  16      =2    * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17      =2    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18      =2    * Lesser General Public License for more details.
  19      =2    *
  20      =2    * You should have received a copy of the GNU Lesser General Public
  21      =2    * License along with this library; if not, write to the Free Software
  22      =2    * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  23      =2    *
  24      =2    * In other words, you are welcome to use, share and improve this program.
  25      =2    * You are forbidden to forbid anyone else to use, share and improve
  26      =2    * what you give them. Help stamp out software-hoarding!
  27      =2  **/
  28      =2  // Program Description:
  29      =2  //
  30      =2  // **Important Note**: This header file should be included before including
  31      =2  // a device-specific header file such as C8051F300_defs.h.
  32      =2  //
  33      =2  // Macro definitions to accomodate 8051 compiler differences in specifying
  34      =2  // special function registers and other 8051-specific features such as NOP
  35      =2  // generation, and locating variables in memory-specific segments.  The
  36      =2  // compilers are identified by their unique predefined macros. See also:
  37      =2  // http://predef.sourceforge.net/precomp.html
  38      =2  //
  39      =2  // SBIT and SFR define special bit and special function registers at the given
  40      =2  // address. SFR16 and SFR32 define sfr combinations at adjacent addresses in
  41      =2  // little-endian format. SFR16E and SFR32E define sfr combinations without
  42      =2  // prerequisite byte order or adjacency. None of these multi-byte sfr
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 25  

  43      =2  // combinations will guarantee the order in which they are accessed when read
  44      =2  // or written.
  45      =2  //
  46      =2  // SFR16X and SFR32X for 16 bit and 32 bit xdata registers are not defined
  47      =2  // to avoid portability issues because of compiler endianness.
  48      =2  //
  49      =2  // Example:
  50      =2  // // my_mcu.c: main 'c' file for my mcu
  51      =2  // #include <compiler_defs.h>  // this file
  52      =2  // #include <C8051xxxx_defs.h> // SFR definitions for specific MCU target
  53      =2  //
  54      =2  // SBIT  (P0_1, 0x80, 1);      // Port 0 pin 1
  55      =2  // SFR   (P0, 0x80);           // Port 0
  56      =2  // SFRX  (CPUCS, 0xE600);      // Cypress FX2 Control and Status register in
  57      =2  //                             // xdata memory at 0xE600
  58      =2  // SFR16 (TMR2, 0xCC);         // Timer 2, lsb at 0xCC, msb at 0xCD
  59      =2  // SFR16E(TMR0, 0x8C8A);       // Timer 0, lsb at 0x8A, msb at 0x8C
  60      =2  // SFR32 (MAC0ACC, 0x93);      // SiLabs C8051F120 32 bits MAC0 Accumulator,
  61      =2  //                             // lsb at 0x93, msb at 0x96
  62      =2  // SFR32E(SUMR, 0xE5E4E3E2);   // TI MSC1210 SUMR 32 bits Summation register,
  63      =2  //                             // lsb at 0xE2, msb at 0xE5
  64      =2  //
  65      =2  // Target:         C8051xxxx
  66      =2  // Tool chain:     Generic
  67      =2  // Command Line:   None
  68      =2  // 
  69      =2  // Release 2.6 - 14 DEC 2012 (GO)
  70      =2  //        -Added define for deprecated SDCC keyword 'at'
  71      =2  // Release 2.5 - 12 SEP 2012 (TP)
  72      =2  //    -Added defines for deprecated SDCC keywords bit and code
  73      =2  // Release 2.4 - 27 AUG 2012 (TP)
  74      =2  //    -Added defines for deprecated SDCC keywords interrupt, _asm, and _endasm
  75      =2  // Release 2.3 - 27 MAY 2010 (DM)
  76      =2  //    -Removed 'LOCATED_VARIABLE' pragma from Keil because it is not supported
  77      =2  // Release 2.2 - 06 APR 2010 (ES)
  78      =2  //    -Removed 'PATHINCLUDE' pragma from Raisonance section
  79      =2  // Release 2.1 - 16 JUL 2009 (ES)
  80      =2  //    -Added SEGMENT_POINTER macro definitions for SDCC, Keil, and Raisonance
  81      =2  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for Raisonance
  82      =2  // Release 2.0 - 19 MAY 2009 (ES)
  83      =2  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for SDCC and Keil
  84      =2  // Release 1.9 - 23 OCT 2008 (ES)
  85      =2  //    -Updated Hi-Tech INTERRUPT and INTERRUPT_USING macro definitions
  86      =2  //    -Added SFR16 macro defintion for Hi-Tech
  87      =2  // Release 1.8 - 31 JUL 2008 (ES)
  88      =2  //    -Added INTERRUPT_USING and FUNCTION_USING macro's
  89      =2  //    -Added macro's for IAR
  90      =2  //    -Corrected Union definitions for Hi-Tech and added SFR16 macro defintion
  91      =2  // Release 1.7 - 11 SEP 2007 (BW)
  92      =2  //    -Added support for Raisonance EVAL 03.03.42 and Tasking Eval 7.2r1
  93      =2  // Release 1.6 - 27 AUG 2007 (BW)
  94      =2  //    -Updated copyright notice per agreement with Maartin Brock
  95      =2  //    -Added SDCC 2.7.0 "compiler.h" bug fixes
  96      =2  //    -Added memory segment defines (SEG_XDATA, for example)
  97      =2  // Release 1.5 - 24 AUG 2007 (BW)
  98      =2  //    -Added support for NOP () macro
  99      =2  //    -Added support for Hi-Tech ver 9.01
 100      =2  // Release 1.4 - 07 AUG 2007 (PKC)
 101      =2  //    -Removed FID and fixed formatting.
 102      =2  // Release 1.3 - 30 SEP 2007 (TP)
 103      =2  //    -Added INTERRUPT_PROTO_USING to properly support ISR context switching
 104      =2  //     under SDCC.
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 26  

 105      =2  // Release 1.2 - (BW)
 106      =2  //    -Added support for U8,U16,U32,S8,S16,S32,UU16,UU32 data types
 107      =2  // Release 1.1 - (BW)
 108      =2  //    -Added support for INTERRUPT, INTERRUPT_USING, INTERRUPT_PROTO,
 109      =2  //     SEGMENT_VARIABLE, VARIABLE_SEGMENT_POINTER,
 110      =2  //     SEGMENT_VARIABLE_SEGMENT_POINTER, and LOCATED_VARIABLE
 111      =2  // Release 1.0 - 29 SEP 2006 (PKC)
 112      =2  //    -Initial revision
 113      =2  
 114      =2  //-----------------------------------------------------------------------------
 115      =2  // Header File Preprocessor Directive
 116      =2  //-----------------------------------------------------------------------------
 117      =2  
 118      =2  #ifndef COMPILER_DEFS_H
           =2 #define COMPILER_DEFS_H
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 // Macro definitions
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // SDCC - Small Device C Compiler
           =2 // http://sdcc.sourceforge.net
           =2 
           =2 #if defined SDCC
           =2 
           =2 #if (SDCC >= 300)
           =2 
           =2 #define interrupt __interrupt
           =2 #define _asm __asm
           =2 #define _endasm __endasm
           =2 #define bit __bit
           =2 #define code __code
           =2 #define at __at
           =2 
           =2 #endif
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   __xdata
           =2 # define SEG_DATA  __data
           =2 # define SEG_NEAR  __data
           =2 # define SEG_IDATA __idata
           =2 # define SEG_XDATA __xdata
           =2 # define SEG_PDATA __pdata
           =2 # define SEG_CODE  __code
           =2 # define SEG_BDATA __bdata
           =2 
           =2 # define SBIT(name, addr, bit)  __sbit  __at(addr+bit)                  name
           =2 # define SFR(name, addr)        __sfr   __at(addr)                      name
           =2 # define SFRX(name, addr)       xdata volatile unsigned char __at(addr) name
           =2 # define SFR16(name, addr)      __sfr16 __at(((addr+1U)<<8) | addr)     name
           =2 # define SFR16E(name, fulladdr) __sfr16 __at(fulladdr)                  name
           =2 # define SFR32(name, addr)      __sfr32 __at(((addr+3UL)<<24) | ((addr+2UL)<<16) | ((addr+1UL)<<8) | addr)
             - name
           =2 # define SFR32E(name, fulladdr) __sfr32 __at(fulladdr)                  name
           =2 
           =2 # define INTERRUPT(name, vector) void name (void) interrupt (vector)
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =2 # define INTERRUPT_PROTO(name, vector) void name (void) interrupt (vector)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using (regnum
             -)
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 27  

           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter) using (
             -regnum)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =2 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment at (addr) vartype name = init
           =2 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) locsegment at (addr) vartype name
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 0
           =2 //# define b1 1
           =2 //# define b2 2
           =2 //# define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 #define NOP() _asm NOP _endasm
           =2 
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Raisonance (must be placed before Keil C51)
           =2 // http://www.raisonance.com
           =2 
           =2 #elif defined __RC51__
           =2 
           =2 //#error Raisonance C51 detected.
           =2 
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 28  

           =2 # define SEG_GENERIC generic     //SEG_GENERIC only applies to pointers in Raisonance, not variables.
           =2 # define SEG_FAR   xdata
           =2 # define SEG_DATA  data
           =2 # define SEG_NEAR  data
           =2 # define SEG_IDATA idata
           =2 # define SEG_XDATA xdata
           =2 # define SEG_PDATA pdata
           =2 # define SEG_CODE  code
           =2 # define SEG_BDATA bdata
           =2 
           =2 # define SBIT(name, addr, bit)  at (addr+bit) sbit         name
           =2 # define SFR(name, addr)        sfr at addr                name
           =2 # define SFR16(name, addr)      sfr16 at addr              name
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =2 # define INTERRUPT_PROTO(name, vector) void name (void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) at addr locsegment vartype name
           =2 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) at addr locsegment vartype name
           =2 
           =2 
           =2 // used with UU16
           =2 # define LSB 1
           =2 # define MSB 0
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 3
           =2 //# define b1 2
           =2 //# define b2 1
           =2 //# define b3 0
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 29  

           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support -- NOP is opcode 0x00
           =2 #define NOP() asm { 0x00 }
           =2 
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 
           =2 // Keil C51
           =2 // http://www.keil.com
           =2 
           =2 #elif defined __C51__
           =2 
           =2 //#error Keil C51 detected.
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   xdata
           =2 # define SEG_DATA  data
           =2 # define SEG_NEAR  data
           =2 # define SEG_IDATA idata
           =2 # define SEG_XDATA xdata
           =2 # define SEG_PDATA pdata
           =2 # define SEG_CODE  code
           =2 # define SEG_BDATA bdata
           =2 
           =2 # define SBIT(name, addr, bit)  sbit  name = addr^bit
           =2 # define SFR(name, addr)        sfr   name = addr
           =2 # define SFR16(name, addr)      sfr16 name = addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =2 # define INTERRUPT_PROTO(name, vector) void name (void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =2 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype locsegment name _at_ addr
           =2 
           =2 // used with UU16
           =2 # define LSB 1
           =2 # define MSB 0
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 30  

           =2 //# define b0 3
           =2 // define b1 2
           =2 //# define b2 1
           =2 //# define b3 0
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 extern void _nop_ (void);
           =2 #define NOP() _nop_()
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Hi-Tech 8051
           =2 // http://www.htsoft.com
           =2 
           =2 #elif defined HI_TECH_C
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   far
           =2 # define SEG_DATA  data
           =2 # define SEG_NEAR  near
           =2 # define SEG_IDATA idata
           =2 # define SEG_XDATA xdata
           =2 # define SEG_PDATA pdata
           =2 # define SEG_CODE  code
           =2 # define SEG_BDATA bdata
           =2 
           =2 
           =2 # define SBIT(name, addr, thebit) static volatile bit name @ (addr + thebit)
           =2 # define SFR(name, addr)          static volatile unsigned char name @ addr
           =2 # define SFR16(name, addr)        static volatile unsigned int name @ addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector)       void name (void) interrupt vector
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 31  

           =2 # define INTERRUPT_PROTO(name, vector)
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =2 // Note: Hi-Tech does not support functions using different register banks. Register
           =2 //       banks can only be specified in interrupts. If a function is called from
           =2 //       inside an interrupt, it will use the same register bank as the interrupt.
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment vartype name @ addr
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 # define b0 0
           =2 # define b1 1
           =2 # define b2 2
           =2 # define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 #define NOP() asm(" nop ")
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Tasking / Altium
           =2 // http://www.altium.com/tasking
           =2 
           =2 
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 32  

           =2 #elif defined _CC51
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   _xdat
           =2 # define SEG_DATA  _data
           =2 # define SEG_NEAR  _data
           =2 # define SEG_IDATA _idat
           =2 # define SEG_XDATA _xdat
           =2 # define SEG_PDATA _pdat
           =2 # define SEG_CODE  _rom
           =2 # define SEG_BDATA _bdat
           =2 
           =2 # define SBIT(name, addr, bit)  _sfrbit  name _at(addr+bit)
           =2 # define SFR(name, addr)        _sfrbyte name _at(addr)
           =2 # define SFRX(name, addr)       _xdat volatile unsigned char name _at(addr)
           =2 #if _CC51 > 71
           =2 # define SFR16(name, addr)      _sfrword _little name _at(addr)
           =2 #else
           =2 # define SFR16(name, addr)      /* not supported */
           =2 #endif
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector) _interrupt (vector) void name (void)
           =2 # define INTERRUPT_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =2 # define INTERRUPT_PROTO(name, vector) _interrupt (vector) void name (void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =2 
           =2 // When calling FUNCTION_USING in Tasking, the function must be called from an interrupt or Main which
           =2 // is also using the same register bank. If not, the compiler will generate an error.
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (parameter
             -)
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (par
             -ameter)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) vartype locsegment name _at( addr )
           =2 
           =2 // used with UU16
           =2 # define LSB 1
           =2 # define MSB 0
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 3
           =2 //# define b1 2
           =2 //# define b2 1
           =2 //# define b3 0
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 33  

           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 extern void _nop (void);
           =2 #define NOP() _nop()
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 
           =2 // IAR 8051
           =2 // http://www.iar.com
           =2 
           =2 #elif defined __ICC8051__
           =2 
           =2 #include <stdbool.h>
           =2 #include <intrinsics.h>
           =2 
           =2 # define SBIT(name, addr, bit)  __bit __no_init volatile bool name @ (addr+bit)
           =2 # define SFR(name, addr)        __sfr __no_init volatile unsigned char name @ addr
           =2 # define SFRX(name, addr)       __xdata __no_init volatile unsigned char name @ addr
           =2 # define SFR16(name, addr)      __sfr __no_init volatile unsigned int  name @ addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr) /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define SEG_GENERIC __generic
           =2 # define SEG_FAR  __xdata
           =2 # define SEG_DATA __data
           =2 # define SEG_NEAR __data
           =2 # define SEG_IDATA __idata
           =2 # define SEG_XDATA __xdata
           =2 # define SEG_PDATA __pdata
           =2 # define SEG_CODE  __code
           =2 # define SEG_BDATA __bdata
           =2 
           =2 #define bit bool
           =2 
           =2 # define _PPTOSTR_(x) #x
           =2 # define _PPARAM_(address) _PPTOSTR_(vector=address * 8 + 3)
           =2 # define _PPARAM2_(regbank) _PPTOSTR_(register_bank=regbank)
           =2 # define INTERRUPT(name, vector) _Pragma(_PPARAM_(vector)) __interrupt void name(void)
           =2 # define INTERRUPT_PROTO(name, vector)  __interrupt void name(void)
           =2 # define INTERRUPT_USING(name, vector, regnum) _Pragma(_PPARAM2_(regnum)) _Pragma(_PPARAM_(vector)) __inte
             -rrupt void name(void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) __interrupt void name(void)
           =2 
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 34  

           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =2 // Note: IAR does not support functions using different register banks. Register
           =2 //       banks can only be specified in interrupts. If a function is called from
           =2 //       inside an interrupt, it will use the same register bank as the interrupt.
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment)  locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment  * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment __no_init vartype name @ addr
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 //# define b0 0
           =2 //# define b1 1
           =2 //# define b2 2
           =2 //# define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 
           =2 #define NOP() __no_operation();
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Crossware
           =2 // http://www.crossware.com
           =2 
           =2 #elif defined _XC51_VER
           =2 # define SBIT(name, addr, bit)  _sfrbit  name = (addr+bit)
           =2 # define SFR(name, addr)        _sfr     name = addr
           =2 # define SFR16(name, addr)      _sfrword name = addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 35  

           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Wickenhäuser
           =2 // http://www.wickenhaeuser.de
           =2 
           =2 #elif defined __UC__
           =2 # define SBIT(name, addr, bit)  unsigned char bit  name @ (addr+bit)
           =2 # define SFR(name, addr)        near unsigned char name @ addr
           =2 # define SFR16(name, addr)      /* not supported */
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Default
           =2 // Unknown compiler
           =2 
           =2 #else
           =2 # warning unrecognized compiler
           =2 # define SBIT(name, addr, bit)  volatile bool           name
           =2 # define SFR(name, addr)        volatile unsigned char  name
           =2 # define SFRX(name, addr)       volatile unsigned char  name
           =2 # define SFR16(name, addr)      volatile unsigned short name
           =2 # define SFR16E(name, fulladdr) volatile unsigned short name
           =2 # define SFR32(name, fulladdr)  volatile unsigned long  name
           =2 # define SFR32E(name, fulladdr) volatile unsigned long  name
           =2 
           =2 #endif
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 // Header File PreProcessor Directive
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 #endif                                 // #define COMPILER_DEFS_H
 689      =2  
 690      =2  //-----------------------------------------------------------------------------
 691      =2  // End Of File
 692      =2  //-----------------------------------------------------------------------------
  20      =1  #include "mgr_diag.h"
   1      =2  //#include "drv_i2c.h"
   2      =2  
   3      =2  #ifndef MGR_DIAG_H
   4      =2  #define MGR_DIAG_H
   5      =2  
   6      =2  #include "mgr_comm.h"
   1      =3  #ifndef MGR_COMM_H
   2      =3  #define MGR_COMM_H
   3      =3  
   4      =3  #include "compiler_defs.h"
   1      =4  //-----------------------------------------------------------------------------
   2      =4  // compiler_defs.h
   3      =4  //-----------------------------------------------------------------------------
   4      =4  // Portions of this file are copyright Maarten Brock
   5      =4  // http://sdcc.sourceforge.net
   6      =4  // Portions of this file are copyright 2010, Silicon Laboratories, Inc.
   7      =4  // http://www.silabs.com
   8      =4  //
   9      =4  // GNU LGPL boilerplate:
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 36  

  10      =4  /** This library is free software; you can redistribute it and/or
  11      =4    * modify it under the terms of the GNU Lesser General Public
  12      =4    * License as published by the Free Software Foundation; either
  13      =4    * version 2.1 of the License, or (at your option) any later version.
  14      =4    *
  15      =4    * This library is distributed in the hope that it will be useful,
  16      =4    * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17      =4    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18      =4    * Lesser General Public License for more details.
  19      =4    *
  20      =4    * You should have received a copy of the GNU Lesser General Public
  21      =4    * License along with this library; if not, write to the Free Software
  22      =4    * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  23      =4    *
  24      =4    * In other words, you are welcome to use, share and improve this program.
  25      =4    * You are forbidden to forbid anyone else to use, share and improve
  26      =4    * what you give them. Help stamp out software-hoarding!
  27      =4  **/
  28      =4  // Program Description:
  29      =4  //
  30      =4  // **Important Note**: This header file should be included before including
  31      =4  // a device-specific header file such as C8051F300_defs.h.
  32      =4  //
  33      =4  // Macro definitions to accomodate 8051 compiler differences in specifying
  34      =4  // special function registers and other 8051-specific features such as NOP
  35      =4  // generation, and locating variables in memory-specific segments.  The
  36      =4  // compilers are identified by their unique predefined macros. See also:
  37      =4  // http://predef.sourceforge.net/precomp.html
  38      =4  //
  39      =4  // SBIT and SFR define special bit and special function registers at the given
  40      =4  // address. SFR16 and SFR32 define sfr combinations at adjacent addresses in
  41      =4  // little-endian format. SFR16E and SFR32E define sfr combinations without
  42      =4  // prerequisite byte order or adjacency. None of these multi-byte sfr
  43      =4  // combinations will guarantee the order in which they are accessed when read
  44      =4  // or written.
  45      =4  //
  46      =4  // SFR16X and SFR32X for 16 bit and 32 bit xdata registers are not defined
  47      =4  // to avoid portability issues because of compiler endianness.
  48      =4  //
  49      =4  // Example:
  50      =4  // // my_mcu.c: main 'c' file for my mcu
  51      =4  // #include <compiler_defs.h>  // this file
  52      =4  // #include <C8051xxxx_defs.h> // SFR definitions for specific MCU target
  53      =4  //
  54      =4  // SBIT  (P0_1, 0x80, 1);      // Port 0 pin 1
  55      =4  // SFR   (P0, 0x80);           // Port 0
  56      =4  // SFRX  (CPUCS, 0xE600);      // Cypress FX2 Control and Status register in
  57      =4  //                             // xdata memory at 0xE600
  58      =4  // SFR16 (TMR2, 0xCC);         // Timer 2, lsb at 0xCC, msb at 0xCD
  59      =4  // SFR16E(TMR0, 0x8C8A);       // Timer 0, lsb at 0x8A, msb at 0x8C
  60      =4  // SFR32 (MAC0ACC, 0x93);      // SiLabs C8051F120 32 bits MAC0 Accumulator,
  61      =4  //                             // lsb at 0x93, msb at 0x96
  62      =4  // SFR32E(SUMR, 0xE5E4E3E2);   // TI MSC1210 SUMR 32 bits Summation register,
  63      =4  //                             // lsb at 0xE2, msb at 0xE5
  64      =4  //
  65      =4  // Target:         C8051xxxx
  66      =4  // Tool chain:     Generic
  67      =4  // Command Line:   None
  68      =4  // 
  69      =4  // Release 2.6 - 14 DEC 2012 (GO)
  70      =4  //        -Added define for deprecated SDCC keyword 'at'
  71      =4  // Release 2.5 - 12 SEP 2012 (TP)
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 37  

  72      =4  //    -Added defines for deprecated SDCC keywords bit and code
  73      =4  // Release 2.4 - 27 AUG 2012 (TP)
  74      =4  //    -Added defines for deprecated SDCC keywords interrupt, _asm, and _endasm
  75      =4  // Release 2.3 - 27 MAY 2010 (DM)
  76      =4  //    -Removed 'LOCATED_VARIABLE' pragma from Keil because it is not supported
  77      =4  // Release 2.2 - 06 APR 2010 (ES)
  78      =4  //    -Removed 'PATHINCLUDE' pragma from Raisonance section
  79      =4  // Release 2.1 - 16 JUL 2009 (ES)
  80      =4  //    -Added SEGMENT_POINTER macro definitions for SDCC, Keil, and Raisonance
  81      =4  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for Raisonance
  82      =4  // Release 2.0 - 19 MAY 2009 (ES)
  83      =4  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for SDCC and Keil
  84      =4  // Release 1.9 - 23 OCT 2008 (ES)
  85      =4  //    -Updated Hi-Tech INTERRUPT and INTERRUPT_USING macro definitions
  86      =4  //    -Added SFR16 macro defintion for Hi-Tech
  87      =4  // Release 1.8 - 31 JUL 2008 (ES)
  88      =4  //    -Added INTERRUPT_USING and FUNCTION_USING macro's
  89      =4  //    -Added macro's for IAR
  90      =4  //    -Corrected Union definitions for Hi-Tech and added SFR16 macro defintion
  91      =4  // Release 1.7 - 11 SEP 2007 (BW)
  92      =4  //    -Added support for Raisonance EVAL 03.03.42 and Tasking Eval 7.2r1
  93      =4  // Release 1.6 - 27 AUG 2007 (BW)
  94      =4  //    -Updated copyright notice per agreement with Maartin Brock
  95      =4  //    -Added SDCC 2.7.0 "compiler.h" bug fixes
  96      =4  //    -Added memory segment defines (SEG_XDATA, for example)
  97      =4  // Release 1.5 - 24 AUG 2007 (BW)
  98      =4  //    -Added support for NOP () macro
  99      =4  //    -Added support for Hi-Tech ver 9.01
 100      =4  // Release 1.4 - 07 AUG 2007 (PKC)
 101      =4  //    -Removed FID and fixed formatting.
 102      =4  // Release 1.3 - 30 SEP 2007 (TP)
 103      =4  //    -Added INTERRUPT_PROTO_USING to properly support ISR context switching
 104      =4  //     under SDCC.
 105      =4  // Release 1.2 - (BW)
 106      =4  //    -Added support for U8,U16,U32,S8,S16,S32,UU16,UU32 data types
 107      =4  // Release 1.1 - (BW)
 108      =4  //    -Added support for INTERRUPT, INTERRUPT_USING, INTERRUPT_PROTO,
 109      =4  //     SEGMENT_VARIABLE, VARIABLE_SEGMENT_POINTER,
 110      =4  //     SEGMENT_VARIABLE_SEGMENT_POINTER, and LOCATED_VARIABLE
 111      =4  // Release 1.0 - 29 SEP 2006 (PKC)
 112      =4  //    -Initial revision
 113      =4  
 114      =4  //-----------------------------------------------------------------------------
 115      =4  // Header File Preprocessor Directive
 116      =4  //-----------------------------------------------------------------------------
 117      =4  
 118      =4  #ifndef COMPILER_DEFS_H
           =4 #define COMPILER_DEFS_H
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // Macro definitions
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 // SDCC - Small Device C Compiler
           =4 // http://sdcc.sourceforge.net
           =4 
           =4 #if defined SDCC
           =4 
           =4 #if (SDCC >= 300)
           =4 
           =4 #define interrupt __interrupt
           =4 #define _asm __asm
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 38  

           =4 #define _endasm __endasm
           =4 #define bit __bit
           =4 #define code __code
           =4 #define at __at
           =4 
           =4 #endif
           =4 
           =4 # define SEG_GENERIC
           =4 # define SEG_FAR   __xdata
           =4 # define SEG_DATA  __data
           =4 # define SEG_NEAR  __data
           =4 # define SEG_IDATA __idata
           =4 # define SEG_XDATA __xdata
           =4 # define SEG_PDATA __pdata
           =4 # define SEG_CODE  __code
           =4 # define SEG_BDATA __bdata
           =4 
           =4 # define SBIT(name, addr, bit)  __sbit  __at(addr+bit)                  name
           =4 # define SFR(name, addr)        __sfr   __at(addr)                      name
           =4 # define SFRX(name, addr)       xdata volatile unsigned char __at(addr) name
           =4 # define SFR16(name, addr)      __sfr16 __at(((addr+1U)<<8) | addr)     name
           =4 # define SFR16E(name, fulladdr) __sfr16 __at(fulladdr)                  name
           =4 # define SFR32(name, addr)      __sfr32 __at(((addr+3UL)<<24) | ((addr+2UL)<<16) | ((addr+1UL)<<8) | addr)
             - name
           =4 # define SFR32E(name, fulladdr) __sfr32 __at(fulladdr)                  name
           =4 
           =4 # define INTERRUPT(name, vector) void name (void) interrupt (vector)
           =4 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =4 # define INTERRUPT_PROTO(name, vector) void name (void) interrupt (vector)
           =4 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =4 
           =4 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using (regnum
             -)
           =4 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter) using (
             -regnum)
           =4 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =4 
           =4 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =4 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =4 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =4 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =4 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment at (addr) vartype name = init
           =4 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) locsegment at (addr) vartype name
           =4 
           =4 // used with UU16
           =4 # define LSB 0
           =4 # define MSB 1
           =4 
           =4 // used with UU32 (b0 is least-significant byte)
           =4 //# define b0 0
           =4 //# define b1 1
           =4 //# define b2 2
           =4 //# define b3 3
           =4 
           =4 typedef unsigned char U8;
           =4 typedef unsigned int U16;
           =4 typedef unsigned long U32;
           =4 
           =4 typedef signed char S8;
           =4 typedef signed int S16;
           =4 typedef signed long S32;
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 39  

           =4 
           =4 typedef union UU16
           =4 {
           =4    U16 U16;
           =4    S16 S16;
           =4    U8 U8[2];
           =4    S8 S8[2];
           =4 } UU16;
           =4 
           =4 typedef union UU32
           =4 {
           =4    U32 U32;
           =4    S32 S32;
           =4    UU16 UU16[2];
           =4    U16 U16[2];
           =4    S16 S16[2];
           =4    U8 U8[4];
           =4    S8 S8[4];
           =4 } UU32;
           =4 
           =4 // NOP () macro support
           =4 #define NOP() _asm NOP _endasm
           =4 
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 // Raisonance (must be placed before Keil C51)
           =4 // http://www.raisonance.com
           =4 
           =4 #elif defined __RC51__
           =4 
           =4 //#error Raisonance C51 detected.
           =4 
           =4 # define SEG_GENERIC generic     //SEG_GENERIC only applies to pointers in Raisonance, not variables.
           =4 # define SEG_FAR   xdata
           =4 # define SEG_DATA  data
           =4 # define SEG_NEAR  data
           =4 # define SEG_IDATA idata
           =4 # define SEG_XDATA xdata
           =4 # define SEG_PDATA pdata
           =4 # define SEG_CODE  code
           =4 # define SEG_BDATA bdata
           =4 
           =4 # define SBIT(name, addr, bit)  at (addr+bit) sbit         name
           =4 # define SFR(name, addr)        sfr at addr                name
           =4 # define SFR16(name, addr)      sfr16 at addr              name
           =4 # define SFR16E(name, fulladdr) /* not supported */
           =4 # define SFR32(name, fulladdr)  /* not supported */
           =4 # define SFR32E(name, fulladdr) /* not supported */
           =4 
           =4 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =4 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =4 # define INTERRUPT_PROTO(name, vector) void name (void)
           =4 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =4 
           =4 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =4 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =4 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =4 
           =4 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =4 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =4 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 40  

             -csegment name
           =4 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =4 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) at addr locsegment vartype name
           =4 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) at addr locsegment vartype name
           =4 
           =4 
           =4 // used with UU16
           =4 # define LSB 1
           =4 # define MSB 0
           =4 
           =4 // used with UU32 (b0 is least-significant byte)
           =4 //# define b0 3
           =4 //# define b1 2
           =4 //# define b2 1
           =4 //# define b3 0
           =4 
           =4 typedef unsigned char U8;
           =4 typedef unsigned int U16;
           =4 typedef unsigned long U32;
           =4 
           =4 typedef signed char S8;
           =4 typedef signed int S16;
           =4 typedef signed long S32;
           =4 
           =4 typedef union UU16
           =4 {
           =4    U16 U16;
           =4    S16 S16;
           =4    U8 U8[2];
           =4    S8 S8[2];
           =4 } UU16;
           =4 
           =4 typedef union UU32
           =4 {
           =4    U32 U32;
           =4    S32 S32;
           =4    UU16 UU16[2];
           =4    U16 U16[2];
           =4    S16 S16[2];
           =4    U8 U8[4];
           =4    S8 S8[4];
           =4 } UU32;
           =4 
           =4 // NOP () macro support -- NOP is opcode 0x00
           =4 #define NOP() asm { 0x00 }
           =4 
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 
           =4 // Keil C51
           =4 // http://www.keil.com
           =4 
           =4 #elif defined __C51__
           =4 
           =4 //#error Keil C51 detected.
           =4 
           =4 # define SEG_GENERIC
           =4 # define SEG_FAR   xdata
           =4 # define SEG_DATA  data
           =4 # define SEG_NEAR  data
           =4 # define SEG_IDATA idata
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 41  

           =4 # define SEG_XDATA xdata
           =4 # define SEG_PDATA pdata
           =4 # define SEG_CODE  code
           =4 # define SEG_BDATA bdata
           =4 
           =4 # define SBIT(name, addr, bit)  sbit  name = addr^bit
           =4 # define SFR(name, addr)        sfr   name = addr
           =4 # define SFR16(name, addr)      sfr16 name = addr
           =4 # define SFR16E(name, fulladdr) /* not supported */
           =4 # define SFR32(name, fulladdr)  /* not supported */
           =4 # define SFR32E(name, fulladdr) /* not supported */
           =4 
           =4 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =4 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =4 # define INTERRUPT_PROTO(name, vector) void name (void)
           =4 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =4 
           =4 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =4 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =4 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =4 
           =4 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =4 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =4 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =4 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =4 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype locsegment name _at_ addr
           =4 
           =4 // used with UU16
           =4 # define LSB 1
           =4 # define MSB 0
           =4 
           =4 // used with UU32 (b0 is least-significant byte)
           =4 //# define b0 3
           =4 // define b1 2
           =4 //# define b2 1
           =4 //# define b3 0
           =4 
           =4 typedef unsigned char U8;
           =4 typedef unsigned int U16;
           =4 typedef unsigned long U32;
           =4 
           =4 typedef signed char S8;
           =4 typedef signed int S16;
           =4 typedef signed long S32;
           =4 
           =4 typedef union UU16
           =4 {
           =4    U16 U16;
           =4    S16 S16;
           =4    U8 U8[2];
           =4    S8 S8[2];
           =4 } UU16;
           =4 
           =4 typedef union UU32
           =4 {
           =4    U32 U32;
           =4    S32 S32;
           =4    UU16 UU16[2];
           =4    U16 U16[2];
           =4    S16 S16[2];
           =4    U8 U8[4];
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 42  

           =4    S8 S8[4];
           =4 } UU32;
           =4 
           =4 // NOP () macro support
           =4 extern void _nop_ (void);
           =4 #define NOP() _nop_()
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 // Hi-Tech 8051
           =4 // http://www.htsoft.com
           =4 
           =4 #elif defined HI_TECH_C
           =4 
           =4 # define SEG_GENERIC
           =4 # define SEG_FAR   far
           =4 # define SEG_DATA  data
           =4 # define SEG_NEAR  near
           =4 # define SEG_IDATA idata
           =4 # define SEG_XDATA xdata
           =4 # define SEG_PDATA pdata
           =4 # define SEG_CODE  code
           =4 # define SEG_BDATA bdata
           =4 
           =4 
           =4 # define SBIT(name, addr, thebit) static volatile bit name @ (addr + thebit)
           =4 # define SFR(name, addr)          static volatile unsigned char name @ addr
           =4 # define SFR16(name, addr)        static volatile unsigned int name @ addr
           =4 # define SFR16E(name, fulladdr) /* not supported */
           =4 # define SFR32(name, fulladdr)  /* not supported */
           =4 # define SFR32E(name, fulladdr) /* not supported */
           =4 
           =4 # define INTERRUPT(name, vector)       void name (void) interrupt vector
           =4 # define INTERRUPT_PROTO(name, vector)
           =4 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =4 # define INTERRUPT_PROTO_USING(name, vector, regnum)
           =4 
           =4 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =4 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =4 // Note: Hi-Tech does not support functions using different register banks. Register
           =4 //       banks can only be specified in interrupts. If a function is called from
           =4 //       inside an interrupt, it will use the same register bank as the interrupt.
           =4 
           =4 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =4 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =4 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =4 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment vartype name @ addr
           =4 
           =4 // used with UU16
           =4 # define LSB 0
           =4 # define MSB 1
           =4 
           =4 // used with UU32 (b0 is least-significant byte)
           =4 # define b0 0
           =4 # define b1 1
           =4 # define b2 2
           =4 # define b3 3
           =4 
           =4 typedef unsigned char U8;
           =4 typedef unsigned int U16;
           =4 typedef unsigned long U32;
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 43  

           =4 
           =4 typedef signed char S8;
           =4 typedef signed int S16;
           =4 typedef signed long S32;
           =4 
           =4 typedef union UU16
           =4 {
           =4    U16 U16;
           =4    S16 S16;
           =4    U8 U8[2];
           =4    S8 S8[2];
           =4 } UU16;
           =4 
           =4 typedef union UU32
           =4 {
           =4    U32 U32;
           =4    S32 S32;
           =4    UU16 UU16[2];
           =4    U16 U16[2];
           =4    S16 S16[2];
           =4    U8 U8[4];
           =4    S8 S8[4];
           =4 } UU32;
           =4 
           =4 // NOP () macro support
           =4 #define NOP() asm(" nop ")
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 // Tasking / Altium
           =4 // http://www.altium.com/tasking
           =4 
           =4 
           =4 #elif defined _CC51
           =4 
           =4 # define SEG_GENERIC
           =4 # define SEG_FAR   _xdat
           =4 # define SEG_DATA  _data
           =4 # define SEG_NEAR  _data
           =4 # define SEG_IDATA _idat
           =4 # define SEG_XDATA _xdat
           =4 # define SEG_PDATA _pdat
           =4 # define SEG_CODE  _rom
           =4 # define SEG_BDATA _bdat
           =4 
           =4 # define SBIT(name, addr, bit)  _sfrbit  name _at(addr+bit)
           =4 # define SFR(name, addr)        _sfrbyte name _at(addr)
           =4 # define SFRX(name, addr)       _xdat volatile unsigned char name _at(addr)
           =4 #if _CC51 > 71
           =4 # define SFR16(name, addr)      _sfrword _little name _at(addr)
           =4 #else
           =4 # define SFR16(name, addr)      /* not supported */
           =4 #endif
           =4 # define SFR16E(name, fulladdr) /* not supported */
           =4 # define SFR32(name, fulladdr)  /* not supported */
           =4 # define SFR32E(name, fulladdr) /* not supported */
           =4 
           =4 # define INTERRUPT(name, vector) _interrupt (vector) void name (void)
           =4 # define INTERRUPT_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =4 # define INTERRUPT_PROTO(name, vector) _interrupt (vector) void name (void)
           =4 # define INTERRUPT_PROTO_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =4 
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 44  

           =4 // When calling FUNCTION_USING in Tasking, the function must be called from an interrupt or Main which
           =4 // is also using the same register bank. If not, the compiler will generate an error.
           =4 # define FUNCTION_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (parameter
             -)
           =4 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (par
             -ameter)
           =4 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =4 
           =4 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =4 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =4 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =4 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) vartype locsegment name _at( addr )
           =4 
           =4 // used with UU16
           =4 # define LSB 1
           =4 # define MSB 0
           =4 
           =4 // used with UU32 (b0 is least-significant byte)
           =4 //# define b0 3
           =4 //# define b1 2
           =4 //# define b2 1
           =4 //# define b3 0
           =4 
           =4 typedef unsigned char U8;
           =4 typedef unsigned int U16;
           =4 typedef unsigned long U32;
           =4 
           =4 typedef signed char S8;
           =4 typedef signed int S16;
           =4 typedef signed long S32;
           =4 
           =4 typedef union UU16
           =4 {
           =4    U16 U16;
           =4    S16 S16;
           =4    U8 U8[2];
           =4    S8 S8[2];
           =4 } UU16;
           =4 
           =4 typedef union UU32
           =4 {
           =4    U32 U32;
           =4    S32 S32;
           =4    UU16 UU16[2];
           =4    U16 U16[2];
           =4    S16 S16[2];
           =4    U8 U8[4];
           =4    S8 S8[4];
           =4 } UU32;
           =4 
           =4 // NOP () macro support
           =4 extern void _nop (void);
           =4 #define NOP() _nop()
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 
           =4 // IAR 8051
           =4 // http://www.iar.com
           =4 
           =4 #elif defined __ICC8051__
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 45  

           =4 
           =4 #include <stdbool.h>
           =4 #include <intrinsics.h>
           =4 
           =4 # define SBIT(name, addr, bit)  __bit __no_init volatile bool name @ (addr+bit)
           =4 # define SFR(name, addr)        __sfr __no_init volatile unsigned char name @ addr
           =4 # define SFRX(name, addr)       __xdata __no_init volatile unsigned char name @ addr
           =4 # define SFR16(name, addr)      __sfr __no_init volatile unsigned int  name @ addr
           =4 # define SFR16E(name, fulladdr) /* not supported */
           =4 # define SFR32(name, fulladdr) /* not supported */
           =4 # define SFR32E(name, fulladdr) /* not supported */
           =4 
           =4 # define SEG_GENERIC __generic
           =4 # define SEG_FAR  __xdata
           =4 # define SEG_DATA __data
           =4 # define SEG_NEAR __data
           =4 # define SEG_IDATA __idata
           =4 # define SEG_XDATA __xdata
           =4 # define SEG_PDATA __pdata
           =4 # define SEG_CODE  __code
           =4 # define SEG_BDATA __bdata
           =4 
           =4 #define bit bool
           =4 
           =4 # define _PPTOSTR_(x) #x
           =4 # define _PPARAM_(address) _PPTOSTR_(vector=address * 8 + 3)
           =4 # define _PPARAM2_(regbank) _PPTOSTR_(register_bank=regbank)
           =4 # define INTERRUPT(name, vector) _Pragma(_PPARAM_(vector)) __interrupt void name(void)
           =4 # define INTERRUPT_PROTO(name, vector)  __interrupt void name(void)
           =4 # define INTERRUPT_USING(name, vector, regnum) _Pragma(_PPARAM2_(regnum)) _Pragma(_PPARAM_(vector)) __inte
             -rrupt void name(void)
           =4 # define INTERRUPT_PROTO_USING(name, vector, regnum) __interrupt void name(void)
           =4 
           =4 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =4 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =4 // Note: IAR does not support functions using different register banks. Register
           =4 //       banks can only be specified in interrupts. If a function is called from
           =4 //       inside an interrupt, it will use the same register bank as the interrupt.
           =4 
           =4 # define SEGMENT_VARIABLE(name, vartype, locsegment)  locsegment vartype name
           =4 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment  * name
           =4 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =4 
           =4 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment __no_init vartype name @ addr
           =4 
           =4 // used with UU16
           =4 # define LSB 0
           =4 # define MSB 1
           =4 
           =4 // used with UU32 (b0 is least-significant byte)
           =4 //# define b0 0
           =4 //# define b1 1
           =4 //# define b2 2
           =4 //# define b3 3
           =4 
           =4 typedef unsigned char U8;
           =4 typedef unsigned int U16;
           =4 typedef unsigned long U32;
           =4 
           =4 typedef signed char S8;
           =4 typedef signed int S16;
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 46  

           =4 typedef signed long S32;
           =4 
           =4 typedef union UU16
           =4 {
           =4    U16 U16;
           =4    S16 S16;
           =4    U8 U8[2];
           =4    S8 S8[2];
           =4 } UU16;
           =4 
           =4 typedef union UU32
           =4 {
           =4    U32 U32;
           =4    S32 S32;
           =4    UU16 UU16[2];
           =4    U16 U16[2];
           =4    S16 S16[2];
           =4    U8 U8[4];
           =4    S8 S8[4];
           =4 } UU32;
           =4 
           =4 
           =4 #define NOP() __no_operation();
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 // Crossware
           =4 // http://www.crossware.com
           =4 
           =4 #elif defined _XC51_VER
           =4 # define SBIT(name, addr, bit)  _sfrbit  name = (addr+bit)
           =4 # define SFR(name, addr)        _sfr     name = addr
           =4 # define SFR16(name, addr)      _sfrword name = addr
           =4 # define SFR16E(name, fulladdr) /* not supported */
           =4 # define SFR32(name, fulladdr)  /* not supported */
           =4 # define SFR32E(name, fulladdr) /* not supported */
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 // Wickenhäuser
           =4 // http://www.wickenhaeuser.de
           =4 
           =4 #elif defined __UC__
           =4 # define SBIT(name, addr, bit)  unsigned char bit  name @ (addr+bit)
           =4 # define SFR(name, addr)        near unsigned char name @ addr
           =4 # define SFR16(name, addr)      /* not supported */
           =4 # define SFR16E(name, fulladdr) /* not supported */
           =4 # define SFR32(name, fulladdr)  /* not supported */
           =4 # define SFR32E(name, fulladdr) /* not supported */
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 // Default
           =4 // Unknown compiler
           =4 
           =4 #else
           =4 # warning unrecognized compiler
           =4 # define SBIT(name, addr, bit)  volatile bool           name
           =4 # define SFR(name, addr)        volatile unsigned char  name
           =4 # define SFRX(name, addr)       volatile unsigned char  name
           =4 # define SFR16(name, addr)      volatile unsigned short name
           =4 # define SFR16E(name, fulladdr) volatile unsigned short name
           =4 # define SFR32(name, fulladdr)  volatile unsigned long  name
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 47  

           =4 # define SFR32E(name, fulladdr) volatile unsigned long  name
           =4 
           =4 #endif
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // Header File PreProcessor Directive
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 #endif                                 // #define COMPILER_DEFS_H
 689      =4  
 690      =4  //-----------------------------------------------------------------------------
 691      =4  // End Of File
 692      =4  //-----------------------------------------------------------------------------
   5      =3  #include "C8051F580_defs.h"
   1      =4  //-----------------------------------------------------------------------------
   2      =4  // C8051F580_defs.h
   3      =4  //-----------------------------------------------------------------------------
   4      =4  // Copyright 2008, Silicon Laboratories, Inc.
   5      =4  // http://www.silabs.com
   6      =4  //
   7      =4  // Program Description:
   8      =4  //
   9      =4  // Register/bit definitions for the C8051F58x family.
  10      =4  // **Important Note**: The compiler_defs.h header file should be included
  11      =4  // before including this header file.
  12      =4  //
  13      =4  // Target:         C8051F580/1/2/3/4/5/6/7,8/9-F590/1
  14      =4  // Tool chain:     Generic
  15      =4  // Command Line:   None
  16      =4  //
  17      =4  // Release 0.6 - 20 AUG 2012 (TP)
  18      =4  //    -Added #define for _XPAGE to provide support for SDCC memory paging
  19      =4  //     (pdata)
  20      =4  //
  21      =4  // Release 0.5 - 10 SEP 2011 (GP)
  22      =4  //    - Fixed SFR16 definition for CAN0IF2MC
  23      =4  //
  24      =4  // Release 0.4 - 08 OCT 2010 (TP)
  25      =4  //    - Fixed bit definitions for SCON0
  26      =4  //
  27      =4  // Release 0.3 - 01 APR 2009 (GP)
  28      =4  //    - Added SN0-SN3
  29      =4  //
  30      =4  // Release 0.2 - 29 JUL 2008 (ADT)
  31      =4  //    - Added Timer 4 bit definitions
  32      =4  //
  33      =4  // Release 0.1 - 09 JUL 2008 (GP)
  34      =4  //    - Initial Revision
  35      =4  //
  36      =4  //-----------------------------------------------------------------------------
  37      =4  // Header File Preprocessor Directive
  38      =4  //-----------------------------------------------------------------------------
  39      =4  
  40      =4  #ifndef C8051F580_DEFS_H
           =4 #define C8051F580_DEFS_H
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // Page 0, Page 1 and Page F Registers
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 SFR (P0, 0x80);                        // Port 0 Latch
           =4 SFR (SP, 0x81);                        // Stack Pointer
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 48  

           =4 SFR (DPL, 0x82);                       // Data Pointer Low
           =4 SFR (DPH, 0x83);                       // Data Pointer High
           =4 SFR (SFR0CN, 0x84);                    // SFR Page Control
           =4 SFR (SFRNEXT, 0x85);                   // SFR stack next page
           =4 SFR (SFRLAST, 0x86);                   // SFR stack last page
           =4 SFR (PCON, 0x87);                      // Power Control
           =4 SFR (TCON, 0x88);                      // Timer/Counter Control
           =4 SFR (TMOD, 0x89);                      // Timer/Counter Mode
           =4 SFR (TL0, 0x8A);                       // Timer/Counter 0 Low
           =4 SFR (TL1, 0x8B);                       // Timer/Counter 1 Low
           =4 SFR (TH0, 0x8C);                       // Timer/Counter 0 High
           =4 SFR (TH1, 0x8D);                       // Timer/Counter 1 High
           =4 SFR (CKCON, 0x8E);                     // Clock Control
           =4 SFR (PSCTL, 0x8F);                     // Program Store R/W Control
           =4 SFR (CLKSEL, 0x8F);                    // System clock select
           =4 SFR (P1, 0x90);                        // Port 1 Latch
           =4 SFR (TMR3CN, 0x91);                    // Timer/Counter 3 Control
           =4 SFR (TMR5CN, 0x91);                    // Timer/Counter 5 Control
           =4 SFR (TMR3RLL, 0x92);                   // Timer/Counter 3 Reload Low
           =4 SFR (TMR5CAPL, 0x92);                  // Timer/Counter 5 Capture Low
           =4 SFR (TMR3RLH, 0x93);                   // Timer/Counter 3 Reload High
           =4 SFR (TMR5CAPH, 0x93);                  // Timer/Counter 5 Capture High
           =4 SFR (TMR3L, 0x94);                     // Timer/Counter 3 Low
           =4 SFR (TMR5L, 0x94);                     // Timer/Counter 5 Low
           =4 SFR (TMR3H, 0x95);                     // Timer/Counter 3 High
           =4 SFR (TMR5H, 0x95);                     // Timer/Counter 5 High
           =4 SFR (TMR5CF, 0x96);                    // Timer/Counter 5 Configuration
           =4 SFR (CLKMUL, 0x97);                    // Clock Multiplier
           =4 SFR (SCON0, 0x98);                     // UART0 Control
           =4 SFR (SCON1, 0x98);                     // UART1 Control
           =4 SFR (SBUF0, 0x99);                     // UART0 Data Buffer
           =4 SFR (SBUF1, 0x99);                     // UART1 Data Buffer
           =4 SFR (CPT0CN, 0x9A);                    // Comparator 0 Control
           =4 SFR (CPT2CN, 0x9A);                    // Comparator 2 Control
           =4 SFR (CPT0MD, 0x9B);                    // Comparator 0 Mode
           =4 SFR (CPT2MD, 0x9B);                    // Comparator 2 Mode
           =4 SFR (CPT0MX, 0x9C);                    // Comparator 0 Mux
           =4 SFR (CPT2MX, 0x9C);                    // Comparator 2 Mux
           =4 SFR (CPT1CN, 0x9D);                    // Comparator 1 Control
           =4 SFR (CPT1MD, 0x9E);                    // Comparator 0 Mode
           =4 SFR (OSCIFIN, 0x9E);                   // Internal Oscillator Fine Control
           =4 SFR (CPT1MX, 0x9F);                    // Comparator 1 Mux
           =4 SFR (OSCXCN, 0x9F);                    // External Oscillator Control
           =4 SFR (P2, 0xA0);                        // Port 2 Latch
           =4 SFR (SPI0CFG, 0xA1);                   // SPI0 Configuration
           =4 SFR (OSCICN, 0xA1);                    // Internal Oscillator Control
           =4 SFR (SPI0CKR, 0xA2);                   // SPI0 Clock rate control
           =4 SFR (OSCICRS, 0xA2);                   // Internal Oscillator Coarse Control
           =4 SFR (SPI0DAT, 0xA3);                   // SPI0 Data Buffer
           =4 SFR (P0MDOUT, 0xA4);                   // Port 0 Output Mode
           =4 SFR (P1MDOUT, 0xA5);                   // Port 1 Output Mode
           =4 SFR (P2MDOUT, 0xA6);                   // Port 2 Output Mode
           =4 SFR (SFRPAGE, 0xA7);                   // SFR Page Select
           =4 SFR (IE, 0xA8);                        // Interrupt Enable
           =4 SFR (SMOD0, 0xA9);                     // Serial Port 0 Control
           =4 SFR (EMI0CN, 0xAA);                    // EMIF Control
           =4 SFR (EMI0TC, 0xAA);                    // EMIF Timing control
           =4 SFR (SBCON0, 0xAB);                    // UART0 Baud Rate Generator Control
           =4 SFR (SBRLL0, 0xAC);                    // UART0 Baud Rate Generator Low
           =4 SFR (SBRLH0, 0xAD);                    // UART0 Baud Rate Generator High
           =4 SFR (P3MAT, 0xAE);                     // Port 3 Match
           =4 SFR (P3MDOUT, 0xAE);                   // Port 3 Mode
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 49  

           =4 SFR (P3MASK, 0xAF);                    // Port 3 Mask
           =4 SFR (P4MDOUT, 0xAF);                   // Port 4 Mode
           =4 SFR (P3, 0xB0);                        // Port 3 Latch
           =4 SFR (P2MAT, 0xB1);                     // Port 2 Match
           =4 SFR (P2MASK, 0xB2);                    // Port 2 Mask
           =4 SFR (EMI0CF, 0xB2);                    // EMIF Configuration
           =4 SFR (P4, 0xB5);                        // Port 4 Latch
           =4 SFR (FLSCL, 0xB6);                     // Flash Scale
           =4 SFR (FLKEY, 0xB7);                     // Flash access limit
           =4 SFR (IP, 0xB8);                        // Interrupt Priority
           =4 SFR (SMB0ADR, 0xB9);                   // SMBus0 Slave address
           =4 SFR (ADC0TK, 0xBA);                    // ADC0 Tracking Mode Select
           =4 SFR (SMB0ADM, 0xBA);                   // SMBus0 Address Mask
           =4 SFR (ADC0MX, 0xBB);                    // AMUX0 Channel select
           =4 SFR (ADC0CF, 0xBC);                    // AMUX0 Channel configuration
           =4 SFR (ADC0L, 0xBD);                     // ADC0 Data Low
           =4 SFR (ADC0H, 0xBE);                     // ADC0 Data High
           =4 SFR (SMB0CN, 0xC0);                    // SMBus0 Control
           =4 SFR (SMB0CF, 0xC1);                    // SMBus0 Configuration
           =4 SFR (SMB0DAT, 0xC2);                   // SMBus0 Data
           =4 SFR (ADC0GTL, 0xC3);                   // ADC0 Greater-Than Compare Low
           =4 SFR (ADC0GTH, 0xC4);                   // ADC0 Greater-Than Compare High
           =4 SFR (ADC0LTL, 0xC5);                   // ADC0 Less-Than Compare Word Low
           =4 SFR (ADC0LTH, 0xC6);                   // ADC0 Less-Than Compare Word High
           =4 SFR (XBR3, 0xC6);                      // Port I/O Crossbar Control 3
           =4 SFR (XBR2, 0xC7);                      // Port I/O Crossbar Control 2
           =4 SFR (TMR2CN, 0xC8);                    // Timer/Counter 2 Control
           =4 SFR (TMR4CN, 0xC8);                    // Timer/Counter 4 Control
           =4 SFR (REG0CN, 0xC9);                    // Regulator Control
           =4 SFR (LIN0CF, 0xC9);                    // LIN 0 Configuration
           =4 SFR (TMR4CF, 0xC9);                    // Timer/Counter 4 Configuration
           =4 SFR (TMR2RLL, 0xCA);                   // Timer/Counter 2 Reload Low
           =4 SFR (TMR4CAPL, 0xCA);                  // Timer/Counter 4 Capture Low
           =4 SFR (TMR2RLH, 0xCB);                   // Timer/Counter 2 Reload High
           =4 SFR (TMR4CAPH, 0xCB);                  // Timer/Counter 4 Capture High
           =4 SFR (TMR2L, 0xCC);                     // Timer/Counter 2 Low
           =4 SFR (TMR4L, 0xCC);                     // Timer/Counter 4 Low
           =4 SFR (TMR2H, 0xCD);                     // Timer/Counter 2 High
           =4 SFR (TMR4H, 0xCD);                     // Timer/Counter 4 High
           =4 SFR (PCA0CPL5, 0xCE);                  // PCA0 Capture 5 Low
           =4 SFR (PCA1CPL11, 0xCE);                 // PCA1 Capture 11 Low
           =4 SFR (PCA0CPH5, 0xCF);                  // PCA0 Capture 5 High
           =4 SFR (PCA1CPH11, 0xCF);                 // PCA1 Capture 11 High
           =4 SFR (PSW, 0xD0);                       // Program Status Word
           =4 SFR (REF0CN, 0xD1);                    // Voltage Reference Control
           =4 SFR (LIN0DAT, 0xD2);                   // LIN0 Data
           =4 SFR (LIN0ADR, 0xD3);                   // LIN0 Address
           =4 SFR (P0SKIP, 0xD4);                    // Port 0 Skip
           =4 SFR (P1SKIP, 0xD5);                    // Port 1 Skip
           =4 SFR (P2SKIP, 0xD6);                    // Port 2 Skip
           =4 SFR (P3SKIP, 0xD7);                    // Port 3 Skip
           =4 SFR (PCA0CN, 0xD8);                    // PCA0 Control
           =4 SFR (PCA1CN, 0xD8);                    // PCA1 Control
           =4 SFR (PCA0MD, 0xD9);                    // PCA0 Mode
           =4 SFR (PCA1MD, 0xD9);                    // PCA1 Mode
           =4 SFR (PCA0PWM, 0xD9);                   // PCA0 PWM Control
           =4 SFR (PCA0CPM0, 0xDA);                  // PCA0 Module 0 Mode
           =4 SFR (PCA1CPM6, 0xDA);                  // PCA1 Module 6 Mode
           =4 SFR (PCA1PWM, 0xDA);                   // PCA1 PWM Control
           =4 SFR (PCA0CPM1, 0xDB);                  // PCA0 Module 1  Mode
           =4 SFR (PCA1CPM7, 0xDB);                  // PCA1 Module 7  Mode
           =4 SFR (PCA0CPM2, 0xDC);                  // PCA0 Module 2  Mode
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 50  

           =4 SFR (PCA1CPM8, 0xDC);                  // PCA1 Module 8  Mode
           =4 SFR (PCA0CPM3, 0xDD);                  // PCA0 Module 3  Mode
           =4 SFR (PCA1CPM9, 0xDD);                  // PCA1 Module 9  Mode
           =4 SFR (PCA0CPM4, 0xDE);                  // PCA0 Module 4  Mode
           =4 SFR (PCA1CPM10, 0xDE);                  // PCA1 Module 10 Mode
           =4 SFR (PCA0CPM5, 0xDF);                  // PCA0 Module 5  Mode
           =4 SFR (PCA1CPM11, 0xDF);                  // PCA1 Module 11 Mode
           =4 SFR (ACC, 0xE0);                       // Accumulator
           =4 SFR (XBR0, 0xE1);                      // Port I/O Crossbar Control 0
           =4 SFR (XBR1, 0xE2);                      // Port I/O Crossbar Control 1
           =4 SFR (CCH0CN, 0xE3);                    // Cache control
           =4 SFR (IT01CF, 0xE4);                    // INT0/INT1 Configuration
           =4 SFR (EIE1, 0xE6);                      // Extended Interrupt Enable 2
           =4 SFR (EIE2, 0xE7);                      // Extended Interrupt Enable 2
           =4 SFR (ADC0CN, 0xE8);                    // ADC0 Control
           =4 SFR (PCA0CPL1, 0xE9);                  // PCA0 Capture 1 Low
           =4 SFR (PCA1CPL1, 0xE9);                  // PCA1 Capture 7 Low
           =4 SFR (PCA0CPH1, 0xEA);                  // PCA0 Capture 1 High
           =4 SFR (PCA1CPH1, 0xEA);                  // PCA1 Capture 7 High
           =4 SFR (PCA0CPL2, 0xEB);                  // PCA0 Capture 2 Low
           =4 SFR (PCA1CPL2, 0xEB);                  // PCA1 Capture 8 Low
           =4 SFR (PCA0CPH2, 0xEC);                  // PCA0 Capture 2 High
           =4 SFR (PCA1CPH2, 0xEC);                  // PCA1 Capture 8 High
           =4 SFR (PCA0CPL3, 0xED);                  // PCA0 Capture 3 Low
           =4 SFR (PCA1CPL3, 0xED);                  // PCA1 Capture 9 Low
           =4 SFR (PCA0CPH3, 0xEE);                  // PCA0 Capture 3 High
           =4 SFR (PCA1CPH3, 0xEE);                  // PCA1 Capture 9 High
           =4 SFR (RSTSRC, 0xEF);                    // Reset Source Configuration/Status
           =4 SFR (B, 0xF0);                         // B Register
           =4 SFR (P0MAT, 0xF1);                     // Port 0 Match
           =4 SFR (P0MDIN, 0xF1);                    // Port 0 Input Mode
           =4 SFR (P0MASK, 0xF2);                    // Port 0 Mask
           =4 SFR (P1MDIN, 0xF2);                    // Port 1 Input Mode
           =4 SFR (P1MAT, 0xF3);                     // Port 1 Match
           =4 SFR (P2MDIN, 0xF3);                    // Port 2 Input Mode
           =4 SFR (P1MASK, 0xF4);                    // Port 1 Mask
           =4 SFR (P3MDIN, 0xF4);                    // Port 3 Input Mode
           =4 SFR (PSBANK, 0xF5);                    // Program Space Bank Select
           =4 SFR (EIP1, 0xF6);                      // External Interrupt Priority 1
           =4 SFR (EIP2, 0xF7);                      // External Interrupt Priority 2
           =4 SFR (SPI0CN, 0xF8);                    // SPI0 Control
           =4 SFR (PCA0L, 0xF9);                     // PCA0 Counter Low
           =4 SFR (PCA1L, 0xF9);                     // PCA1 Counter Low
           =4 SFR (SN0, 0xF9);                       // Serial Number 0
           =4 SFR (PCA0H, 0xFA);                     // PCA0 Counter High
           =4 SFR (PCA1H, 0xFA);                     // PCA1 Counter High
           =4 SFR (SN1, 0xFA);                       // Serial Number 1
           =4 SFR (PCA0CPL0, 0xFB);                  // PCA0 Capture 0 Low
           =4 SFR (PCA1CPL6, 0xFB);                  // PCA1 Capture 6 Low
           =4 SFR (SN2, 0xFB);                       // Serial Number 2
           =4 SFR (PCA0CPH0, 0xFC);                  // PCA0 Capture 0 High
           =4 SFR (PCA1CPH6, 0xFC);                  // PCA1 Capture 6 High
           =4 SFR (SN3, 0xFC);                       // Serial Number 3
           =4 SFR (PCA0CPL4, 0xFD);                  // PCA0 Capture 4 Low
           =4 SFR (PCA1CPL10, 0xFD);                 // PCA1 Capture 10 Low
           =4 SFR (PCA0CPH4, 0xFE);                  // PCA0 Capture 4 High
           =4 SFR (PCA1CPH10, 0xFE);                 // PCA1 Capture 10 High
           =4 SFR (VDM0CN, 0xFF);                    // VDD Monitor Control
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // Page C (CAN0) Registers
           =4 //-----------------------------------------------------------------------------
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 51  

           =4 
           =4 SFR (CAN0CFG, 0x92);                   // CAN0 Clock Configuration
           =4 SFR (CAN0STAT, 0x94);                  // Status Register Low Byte
           =4 SFR (CAN0ERRL, 0x96);                  // Error Counter Low Byte
           =4 SFR (CAN0ERRH, 0x97);                  // Error Counter High Byte
           =4 SFR (CAN0BTL, 0x9A);                   // Bit Timing Register Low Byte
           =4 SFR (CAN0BTH, 0x9B);                   // Bit Timing Register High Byte
           =4 SFR (CAN0IIDL, 0x9C);                  // Interrupt Register Low Byte
           =4 SFR (CAN0IIDH, 0x9D);                  // Interrupt Register High Byte
           =4 SFR (CAN0TST, 0x9E);                   // Test Register Low Byte
           =4 SFR (CAN0BRPE, 0xA1);                  // BRP Extension Register Low Byte
           =4 SFR (CAN0TR1L, 0xA2);                  // Transmission Request 1 Low Byte
           =4 SFR (CAN0TR1H, 0xA3);                  // Transmission Request 1 High Byte
           =4 SFR (CAN0TR2L, 0xA4);                  // Transmission Request 2 Low Byte
           =4 SFR (CAN0TR2H, 0xA5);                  // Transmission Request 2 High Byte
           =4 SFR (CAN0ND1L, 0xAA);                  // New Data 1 Low Byte
           =4 SFR (CAN0ND1H, 0xAB);                  // New Data 1 High Byte
           =4 SFR (CAN0ND2L, 0xAC);                  // New Data 2 Low Byte
           =4 SFR (CAN0ND2H, 0xAD);                  // New Data 2 High Byte
           =4 SFR (CAN0IP1L, 0xAE);                  // Interrupt Pending 1 Low Byte
           =4 SFR (CAN0IP1H, 0xAF);                  // Interrupt Pending 1 High Byte
           =4 SFR (CAN0IP2L, 0xB2);                  // Interrupt Pending 2 Low Byte
           =4 SFR (CAN0IP2H, 0xB3);                  // Interrupt Pending 2 High Byte
           =4 SFR (CAN0MV1L, 0xBA);                  // Message Valid 1 Low Byte
           =4 SFR (CAN0MV1H, 0xBB);                  // Message Valid 1 High Byte
           =4 SFR (CAN0MV2L, 0xBC);                  // Message Valid 2 Low Byte
           =4 SFR (CAN0MV2H, 0xBD);                  // Message Valid 2 High Byte
           =4 SFR (CAN0IF1CRL, 0xBE);                // IF1 Command Request Low Byte
           =4 SFR (CAN0IF1CRH, 0xBF);                // IF1 Command Request High Byte
           =4 SFR (CAN0CN, 0xC0);                    // CAN Control Register Low Byte
           =4 SFR (CAN0IF1CML, 0xC2);                // IF1 Command Mask Low Byte
           =4 SFR (CAN0IF1CMH, 0xC3);                // IF1 Command Mask High Byte
           =4 SFR (CAN0IF1M1L, 0xC4);                // IF1 Mask 1 Low Byte
           =4 SFR (CAN0IF1M1H, 0xC5);                // IF1 Mask 1 High Byte
           =4 SFR (CAN0IF1M2L, 0xC6);                // IF1 Mask 2 Low Byte
           =4 SFR (CAN0IF1M2H, 0xC7);                // IF1 Mask 2 High Byte
           =4 SFR (CAN0IF1A1L, 0xCA);                // IF1 Arbitration 1 Low Byte
           =4 SFR (CAN0IF1A1H, 0xCB);                // IF1 Arbitration 1 High Byte
           =4 SFR (CAN0IF1A2L, 0xCC);                // IF1 Arbitration 2 Low Byte
           =4 SFR (CAN0IF1A2H, 0xCD);                // IF1 Arbitration 2 High Byte
           =4 SFR (CAN0IF2MCL, 0xCE);                // IF2 Message Control Low Byte
           =4 SFR (CAN0IF2MCH, 0xCF);                // IF2 Message Control High Byte
           =4 SFR (CAN0IF1MCL, 0xD2);                // IF1 Message Control Low Byte
           =4 SFR (CAN0IF1MCH, 0xD3);                // IF1 Message Control High Byte
           =4 SFR (CAN0IF1DA1L, 0xD4);               // IF1 Data A 1 Low Byte
           =4 SFR (CAN0IF1DA1H, 0xD5);               // IF1 Data A 1 High Byte
           =4 SFR (CAN0IF1DA2L, 0xD6);               // IF1 Data A 2 Low Byte
           =4 SFR (CAN0IF1DA2H, 0xD7);               // IF1 Data A 2 High Byte
           =4 SFR (CAN0IF1DB1L, 0xDA);               // IF1 Data B 1 Low Byte
           =4 SFR (CAN0IF1DB1H, 0xDB);               // IF1 Data B 1 High Byte
           =4 SFR (CAN0IF1DB2L, 0xDC);               // IF1 Data B 2 Low Byte
           =4 SFR (CAN0IF1DB2H, 0xDD);               // IF1 Data B 2 High Byte
           =4 SFR (CAN0IF2CRL, 0xDE);                // IF2 Command Request Low Byte
           =4 SFR (CAN0IF2CRH, 0xDF);                // IF2 Command Request High Byte
           =4 SFR (CAN0IF2CML, 0xE2);                // IF2 Command Mask Low Byte
           =4 SFR (CAN0IF2CMH, 0xE3);                // IF2 Command Mask High Byte
           =4 SFR (CAN0IF2M1L, 0xEA);                // IF2 Mask 1 Low Byte
           =4 SFR (CAN0IF2M1H, 0xEB);                // IF2 Mask 1 High Byte
           =4 SFR (CAN0IF2M2L, 0xEC);                // IF2 Mask 2 Low Byte
           =4 SFR (CAN0IF2M2H, 0xED);                // IF2 Mask 2 High Byte
           =4 SFR (CAN0IF2A1L, 0xEE);                // IF2 Arbitration 1 Low Byte
           =4 SFR (CAN0IF2A1H, 0xEF);                // IF2 Arbitration 1 High Byte
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 52  

           =4 SFR (CAN0IF2A2L, 0xF2);                // IF2 Arbitration 2 Low Byte
           =4 SFR (CAN0IF2A2H, 0xF3);                // IF2 Arbitration 2 High Byte
           =4 SFR (CAN0IF2DA1L, 0xF6);               // IF2 Data A 1 Low Byte
           =4 SFR (CAN0IF2DA1H, 0xF7);               // IF2 Data A 1 High Byte
           =4 SFR (CAN0IF2DA2L, 0xFA);               // IF2 Data A 2 Low Byte
           =4 SFR (CAN0IF2DA2H, 0xFB);               // IF2 Data A 2 High Byte
           =4 SFR (CAN0IF2DB1L, 0xFC);               // IF2 Data B 1 Low Byte
           =4 SFR (CAN0IF2DB1H, 0xFD);               // IF2 Data B 1 High Byte
           =4 SFR (CAN0IF2DB2L, 0xFE);               // IF2 Data B 2 Low Byte
           =4 SFR (CAN0IF2DB2H, 0xFF);               // IF2 Data B 2 High Byte
           =4 
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // 16-bit Register Definitions (might not be supported by all compilers)
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 SFR16 (DP, 0x82);                      // Data Pointer
           =4 SFR16 (TMR3RL, 0x92);                  // Timer 3 Reload
           =4 SFR16 (TMR5CAP, 0x92);                 // Timer 5 Capture
           =4 SFR16 (TMR3, 0x94);                    // Timer 3 Capture / Reload
           =4 SFR16 (TMR5, 0x94);                    // Timer 5
           =4 SFR16 (SBRL0, 0xAC);                   // UART0 Reload
           =4 SFR16 (ADC0, 0xBD);                    // ADC0 data
           =4 SFR16 (ADC0GT, 0xC3);                  // ADC0 Greater Than Window
           =4 SFR16 (ADC0LT, 0xC5);                  // ADC0 Less Than Window
           =4 SFR16 (TMR2RL, 0xCA);                  // Timer 2 Reload
           =4 SFR16 (TMR4CAP, 0xCA);                 // Timer 4 Capture
           =4 SFR16 (TMR2, 0xCC);                    // Timer 2 Capture / Reload
           =4 SFR16 (TMR4, 0xCC);                    // Timer 4
           =4 SFR16 (PCA0CP5, 0xCE);                 // PCA0 Module 5 Capture
           =4 SFR16 (PCA1CP11, 0xCE);                // PCA1 Module 11 Capture
           =4 SFR16 (PCA0CP1, 0xE9);                 // PCA0 Module 1 Capture
           =4 SFR16 (PCA1CP7, 0xE9);                 // PCA1 Module 7 Capture
           =4 SFR16 (PCA0CP2, 0xEB);                 // PCA0 Module 2 Capture
           =4 SFR16 (PCA1CP8, 0xEB);                 // PCA1 Module 8 Capture
           =4 SFR16 (PCA0CP3, 0xED);                 // PCA0 Module 3 Capture
           =4 SFR16 (PCA1CP9, 0xED);                 // PCA1 Module 9 Capture
           =4 SFR16 (PCA0, 0xF9);                    // PCA0 Counter
           =4 SFR16 (PCA1, 0xF9);                    // PCA1 Counter
           =4 SFR16 (PCA0CP0, 0xFB);                 // PCA0 Module 0 Capture
           =4 SFR16 (PCA1CP6, 0xFB);                 // PCA1 Module 6 Capture
           =4 SFR16 (PCA0CP4, 0xFD);                 // PCA0 Module 4 Capture
           =4 SFR16 (PCA1CP10, 0xFD);                 // PCA1 Module 10 Capture
           =4 
           =4 SFR16 (CAN0ERR, 0x96);                 // Error Counter
           =4 SFR16 (CAN0BT, 0x9A);                  // Bit Timing Register
           =4 SFR16 (CAN0IID, 0x9C);                 // Interrupt Register
           =4 SFR16 (CAN0TR1, 0xA2);                 // Transmission Request 1
           =4 SFR16 (CAN0TR2, 0xA4);                 // Transmission Request 2
           =4 SFR16 (CAN0ND1, 0xAA);                 // New Data 1
           =4 SFR16 (CAN0ND2, 0xAC);                 // New Data 2
           =4 SFR16 (CAN0IP1, 0xAE);                 // Interrupt Pending 1
           =4 SFR16 (CAN0IP2, 0xB2);                 // Interrupt Pending 2
           =4 SFR16 (CAN0MV1, 0xBA);                 // Message Valid 1
           =4 SFR16 (CAN0MV2, 0xBC);                 // Message Valid 2
           =4 SFR16 (CAN0IF1CR, 0xBE);               // IF1 Command Request
           =4 SFR16 (CAN0IF1CM, 0xC2);               // IF1 Command Mask
           =4 SFR16 (CAN0IF1M1, 0xC4);               // IF1 Mask 1
           =4 SFR16 (CAN0IF1M2, 0xC6);               // IF1 Mask 2
           =4 SFR16 (CAN0IF1A1, 0xCA);               // IF1 Arbitration 1
           =4 SFR16 (CAN0IF1A2, 0xCC);               // IF1 Arbitration 2
           =4 SFR16 (CAN0IF1MC, 0xD2);               // IF1 Message Control
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 53  

           =4 SFR16 (CAN0IF1DA1, 0xD4);              // IF1 Data A 1
           =4 SFR16 (CAN0IF1DA2, 0xD6);              // IF1 Data A 2
           =4 SFR16 (CAN0IF1DB1, 0xDA);              // IF1 Data B 1
           =4 SFR16 (CAN0IF1DB2, 0xDC);              // IF1 Data B 2
           =4 SFR16 (CAN0IF2CR, 0xDE);               // IF2 Command Request
           =4 SFR16 (CAN0IF2CM, 0xE2);               // IF2 Command Mask
           =4 SFR16 (CAN0IF2M1, 0xEA);               // IF2 Mask 1
           =4 SFR16 (CAN0IF2M2, 0xEC);               // IF2 Mask 2
           =4 SFR16 (CAN0IF2A1, 0xEE);               // IF2 Arbitration 1
           =4 SFR16 (CAN0IF2A2, 0xF2);               // IF2 Arbitration 2
           =4 SFR16 (CAN0IF2MC, 0xCE);               // IF2 Message Control
           =4 SFR16 (CAN0IF2DA1, 0xF6);              // IF2 Data A 1
           =4 SFR16 (CAN0IF2DA2, 0xFA);              // IF2 Data A 2
           =4 SFR16 (CAN0IF2DB1, 0xFC);              // IF2 Data B 1
           =4 SFR16 (CAN0IF2DB2, 0xFE);              // IF2 Data B 2
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // LIN0 Indirect Registers
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 #define  LIN0DT1   0x00                // LIN0 Data Byte 1
           =4 #define  LIN0DT2   0x01                // LIN0 Data Byte 2
           =4 #define  LIN0DT3   0x02                // LIN0 Data Byte 3
           =4 #define  LIN0DT4   0x03                // LIN0 Data Byte 4
           =4 #define  LIN0DT5   0x04                // LIN0 Data Byte 5
           =4 #define  LIN0DT6   0x05                // LIN0 Data Byte 6
           =4 #define  LIN0DT7   0x06                // LIN0 Data Byte 7
           =4 #define  LIN0DT8   0x07                // LIN0 Data Byte 8
           =4 #define  LIN0CTRL  0x08                // LIN0 Control
           =4 #define  LIN0ST    0x09                // LIN0 Status
           =4 #define  LIN0ERR   0x0A                // LIN0 Error
           =4 #define  LIN0SIZE  0x0B                // LIN0 Message Size
           =4 #define  LIN0DIV   0x0C                // LIN0 Divider
           =4 #define  LIN0MUL   0x0D                // LIN0 Multiplier
           =4 #define  LIN0ID    0x0E                // LIN0 Identifier
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // Address Definitions for Bit-addressable Registers
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 #define SFR_P0       0x80
           =4 #define SFR_TCON     0x88
           =4 #define SFR_P1       0x90
           =4 #define SFR_SCON0    0x98
           =4 #define SFR_SCON1    0x98
           =4 #define SFR_P2       0xA0
           =4 #define SFR_IE       0xA8
           =4 #define SFR_P3       0xB0
           =4 #define SFR_IP       0xB8
           =4 #define SFR_SMB0CN   0xC0
           =4 #define SFR_TMR2CN   0xC8
           =4 #define SFR_TMR4CN   0xC8
           =4 #define SFR_PSW      0xD0
           =4 #define SFR_PCA0CN   0xD8
           =4 #define SFR_PCA1CN   0xD8
           =4 #define SFR_ACC      0xE0
           =4 #define SFR_ADC0CN   0xE8
           =4 #define SFR_B        0xF0
           =4 #define SFR_SPI0CN   0xF8
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // Bit Definitions
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 54  

           =4 //-----------------------------------------------------------------------------
           =4 
           =4 // TCON 0x88
           =4 SBIT (TF1, SFR_TCON, 7);               // Timer 1 Overflow Flag
           =4 SBIT (TR1, SFR_TCON, 6);               // Timer 1 On/Off Control
           =4 SBIT (TF0, SFR_TCON, 5);               // Timer 0 Overflow Flag
           =4 SBIT (TR0, SFR_TCON, 4);               // Timer 0 On/Off Control
           =4 SBIT (IE1, SFR_TCON, 3);               // Ext. Interrupt 1 Edge Flag
           =4 SBIT (IT1, SFR_TCON, 2);               // Ext. Interrupt 1 Type
           =4 SBIT (IE0, SFR_TCON, 1);               // Ext. Interrupt 0 Edge Flag
           =4 SBIT (IT0, SFR_TCON, 0);               // Ext. Interrupt 0 Type
           =4 
           =4 // SCON0 0x98
           =4 SBIT (OVR0, SFR_SCON0, 7);             // UART0 Receive FIFO Overrun Flag
           =4 SBIT (PERR0, SFR_SCON0, 6);            // UART0 Parity Error Flag
           =4 SBIT (THRE0, SFR_SCON0, 5);            // UART0 Transmit Register Empty Flag
           =4 SBIT (REN0, SFR_SCON0, 4);             // UART0 RX Enable
           =4 SBIT (TBX0, SFR_SCON0, 3);             // UART0 Extra Transmission Bit
           =4 SBIT (RBX0, SFR_SCON0, 2);             // UART0 Extra Receive Bit
           =4 SBIT (TI0, SFR_SCON0, 1);              // UART0 TX Interrupt Flag
           =4 SBIT (RI0, SFR_SCON0, 0);              // UART0 RX Interrupt Flag
           =4 
           =4 // SCON1 0x98
           =4 SBIT (S1MODE, SFR_SCON1, 7);           // UART1 Mode 0
           =4                                        // Bit 6 UNUSED
           =4 SBIT (MCE1, SFR_SCON1, 5);             // UART1 Multiprocessor enable
           =4 SBIT (REN1, SFR_SCON1, 4);             // UART1 RX Enable
           =4 SBIT (TB81, SFR_SCON1, 3);             // UART1 TX Bit 8
           =4 SBIT (RB81, SFR_SCON1, 2);             // UART1 RX Bit 8
           =4 SBIT (TI1, SFR_SCON1, 1);              // UART1 TX Interrupt Flag
           =4 SBIT (RI1, SFR_SCON1, 0);              // UART1 RX Interrupt Flag
           =4 
           =4 // IE 0xA8
           =4 SBIT (EA, SFR_IE, 7);                  // Global Interrupt Enable
           =4 SBIT (ESPI0, SFR_IE, 6);               // SPI0 Interrupt Enable
           =4 SBIT (ET2, SFR_IE, 5);                 // Timer 2 Interrupt Enable
           =4 SBIT (ES0, SFR_IE, 4);                 // UART0 Interrupt Enable
           =4 SBIT (ET1, SFR_IE, 3);                 // Timer 1 Interrupt Enable
           =4 SBIT (EX1, SFR_IE, 2);                 // External Interrupt 1 Enable
           =4 SBIT (ET0, SFR_IE, 1);                 // Timer 0 Interrupt Enable
           =4 SBIT (EX0, SFR_IE, 0);                 // External Interrupt 0 Enable
           =4 
           =4 // IP 0xB8
           =4                                        // Bit 7 unused
           =4 SBIT (PSPI0, SFR_IP, 6);               // SPI0 Interrupt Priority
           =4 SBIT (PT2, SFR_IP, 5);                 // Timer 2 Priority
           =4 SBIT (PS0, SFR_IP, 4);                 // UART0 Priority
           =4 SBIT (PS, SFR_IP, 4);                  // UART0 Priority
           =4 SBIT (PT1, SFR_IP, 3);                 // Timer 1 Priority
           =4 SBIT (PX1, SFR_IP, 2);                 // External Interrupt 1 Priority
           =4 SBIT (PT0, SFR_IP, 1);                 // Timer 0 Priority
           =4 SBIT (PX0, SFR_IP, 0);                 // External Interrupt 0 Priority
           =4 
           =4 // SMB0CN 0xC0
           =4 SBIT (MASTER, SFR_SMB0CN, 7);          // SMBus0 Master/Slave Indicator
           =4 SBIT (TXMODE, SFR_SMB0CN, 6);          // SMBus0 Transmit Mode Indicator
           =4 SBIT (STA, SFR_SMB0CN, 5);             // SMBus0 Start Flag
           =4 SBIT (STO, SFR_SMB0CN, 4);             // SMBus0 Stop Flag
           =4 SBIT (ACKRQ, SFR_SMB0CN, 3);           // SMBus0 Acknowledge Request
           =4 SBIT (ARBLOST, SFR_SMB0CN, 2);         // SMBus0 Arbitration Lost Indicator
           =4 SBIT (ACK, SFR_SMB0CN, 1);             // SMBus0 Acknowledge
           =4 SBIT (SI, SFR_SMB0CN, 0);              // SMBus0 Interrupt Flag
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 55  

           =4 
           =4 // TMR2CN 0xC8
           =4 SBIT (TF2H, SFR_TMR2CN, 7);            // Timer 2 High-Byte Overflow Flag
           =4 SBIT (TF2L, SFR_TMR2CN, 6);            // Timer 2 Low-Byte  Overflow Flag
           =4 SBIT (TF2LEN, SFR_TMR2CN, 5);          // Timer 2 Low-Byte Flag Enable
           =4 SBIT (TF2CEN, SFR_TMR2CN, 4);          // Timer 2 Capture Enable
           =4 SBIT (T2SPLIT, SFR_TMR2CN, 3);         // Timer 2 Split-Mode Enable
           =4 SBIT (TR2, SFR_TMR2CN, 2);             // Timer 2 Run Enable
           =4 SBIT (T2RCLK, SFR_TMR2CN, 1);          // Timer 2 Xclk/Rclk Select
           =4 SBIT (T2XCLK, SFR_TMR2CN, 0);          // Timer 2 Clk/8 Clock Source
           =4 
           =4 // TMR4CN 0xC8
           =4 SBIT (TF4, SFR_TMR4CN, 7);             // Timer 4 Overflow/Underflow Flag
           =4 SBIT (EXF4, SFR_TMR4CN, 6);            // Timer 4 External Flag
           =4                                        // Bit 5 unused
           =4                                        // Bit 4 unused
           =4 SBIT (EXE4, SFR_TMR4CN, 3);            // Timer 4 External Enable
           =4 SBIT (TR4, SFR_TMR4CN, 2);             // Timer 4 Run Enable
           =4 SBIT (CT4, SFR_TMR4CN, 1);             // Timer 4 Counter/Timer Select
           =4 SBIT (CPRL4, SFR_TMR4CN, 0);           // Timer 4 Capture/Reload Select
           =4 
           =4 // PSW 0xD0
           =4 SBIT (CY, SFR_PSW, 7);                 // Carry Flag
           =4 SBIT (AC, SFR_PSW, 6);                 // Auxiliary Carry Flag
           =4 SBIT (F0, SFR_PSW, 5);                 // User Flag 0
           =4 SBIT (RS1, SFR_PSW, 4);                // Register Bank Select 1
           =4 SBIT (RS0, SFR_PSW, 3);                // Register Bank Select 0
           =4 SBIT (OV, SFR_PSW, 2);                 // Overflow Flag
           =4 SBIT (F1, SFR_PSW, 1);                 // User Flag 1
           =4 SBIT (P, SFR_PSW, 0);                  // Accumulator Parity Flag
           =4 
           =4 // PCA0CN 0xD8
           =4 SBIT (CF, SFR_PCA0CN, 7);              // PCA0 Counter Overflow Flag
           =4 SBIT (CR, SFR_PCA0CN, 6);              // PCA0 Counter Run Control Bit
           =4 SBIT (CCF5, SFR_PCA0CN, 5);            // PCA0 Module 5 Interrupt Flag
           =4 SBIT (CCF4, SFR_PCA0CN, 4);            // PCA0 Module 4 Interrupt Flag
           =4 SBIT (CCF3, SFR_PCA0CN, 3);            // PCA0 Module 3 Interrupt Flag
           =4 SBIT (CCF2, SFR_PCA0CN, 2);            // PCA0 Module 2 Interrupt Flag
           =4 SBIT (CCF1, SFR_PCA0CN, 1);            // PCA0 Module 1 Interrupt Flag
           =4 SBIT (CCF0, SFR_PCA0CN, 0);            // PCA0 Module 0 Interrupt Flag
           =4 
           =4 // PCA1CN 0xD8
           =4 SBIT (CF1, SFR_PCA1CN, 7);             // PCA1 Counter Overflow Flag
           =4 SBIT (CR1, SFR_PCA1CN, 6);             // PCA1 Counter Run Control Bit
           =4 SBIT (CCF11, SFR_PCA1CN, 5);           // PCA1 Module 11 Interrupt Flag
           =4 SBIT (CCF10, SFR_PCA1CN, 4);           // PCA1 Module 10 Interrupt Flag
           =4 SBIT (CCF9, SFR_PCA1CN, 3);            // PCA1 Module 9 Interrupt Flag
           =4 SBIT (CCF8, SFR_PCA1CN, 2);            // PCA1 Module 8 Interrupt Flag
           =4 SBIT (CCF7, SFR_PCA1CN, 1);            // PCA1 Module 7 Interrupt Flag
           =4 SBIT (CCF6, SFR_PCA1CN, 0);            // PCA1 Module 6 Interrupt Flag
           =4 
           =4 // ADC0CN 0xE8
           =4 SBIT (AD0EN, SFR_ADC0CN, 7);           // ADC0 Enable
           =4 SBIT (BURSTEN, SFR_ADC0CN, 6);         // ADC0 Burst Enable
           =4 SBIT (AD0INT, SFR_ADC0CN, 5);          // ADC0 EOC Interrupt Flag
           =4 SBIT (AD0BUSY, SFR_ADC0CN, 4);         // ADC0 Busy Flag
           =4 SBIT (AD0WINT, SFR_ADC0CN, 3);         // ADC0 Window Compare Interrupt Flag
           =4 SBIT (AD0LJST, SFR_ADC0CN, 2);         // ADC0 Left Justified
           =4 SBIT (AD0CM1, SFR_ADC0CN, 1);          // ADC0 Start Of Conversion Mode Bit 1
           =4 SBIT (AD0CM0, SFR_ADC0CN, 0);          // ADC0 Start Of Conversion Mode Bit 0
           =4 
           =4 // SPI0CN 0xF8
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 56  

           =4 SBIT (SPIF, SFR_SPI0CN, 7);            // SPI0 Interrupt Flag
           =4 SBIT (WCOL, SFR_SPI0CN, 6);            // SPI0 Write Collision Flag
           =4 SBIT (MODF, SFR_SPI0CN, 5);            // SPI0 Mode Fault Flag
           =4 SBIT (RXOVRN, SFR_SPI0CN, 4);          // SPI0 RX Overrun Flag
           =4 SBIT (NSSMD1, SFR_SPI0CN, 3);          // SPI0 Slave Select Mode 1
           =4 SBIT (NSSMD0, SFR_SPI0CN, 2);          // SPI0 Slave Select Mode 0
           =4 SBIT (TXBMT, SFR_SPI0CN, 1);           // SPI0 TX Buffer Empty Flag
           =4 SBIT (SPIEN, SFR_SPI0CN, 0);           // SPI0 Enable
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // Interrupt Priorities
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 #define INTERRUPT_INT0             0   // External Interrupt 0
           =4 #define INTERRUPT_TIMER0           1   // Timer 0 Overflow
           =4 #define INTERRUPT_INT1             2   // External Interrupt 1
           =4 #define INTERRUPT_TIMER1           3   // Timer 1 Overflow
           =4 #define INTERRUPT_UART0            4   // UART0
           =4 #define INTERRUPT_TIMER2           5   // Timer 2 Overflow
           =4 #define INTERRUPT_SPI0             6   // SPI0
           =4 #define INTERRUPT_SMBUS0           7   // SMBus0 Interface
           =4 #define INTERRUPT_ADC0_WINDOW      8   // ADC0 Window Comparison
           =4 #define INTERRUPT_ADC0_EOC         9   // ADC0 End Of Conversion
           =4 #define INTERRUPT_PCA0            10   // PCA0 Peripheral
           =4 #define INTERRUPT_COMPARATOR0     11   // Comparator 0 Comparison
           =4 #define INTERRUPT_COMPARATOR1     12   // Comparator 1 Comparison
           =4 #define INTERRUPT_TIMER3          13   // Timer 3 Overflow
           =4 #define INTERRUPT_LIN0            14   // LIN Bus Interrupt
           =4 #define INTERRUPT_VREG            15   // Voltage Regulator
           =4 #define INTERRUPT_CAN0            16   // CAN Bus Interrupt
           =4 #define INTERRUPT_PORT_MATCH      17   // Port Match
           =4 #define INTERRUPT_UART1           18   // UART1
           =4 #define INTERRUPT_PCA1            19   // PCA1 Peripheral
           =4 #define INTERRUPT_COMPARATOR2     20   // Comparator 2 Comparison
           =4 #define INTERRUPT_TIMER4          21   // Timer 4 Overflow
           =4 #define INTERRUPT_TIMER5          22   // Timer 5 Overflow
           =4 
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // SFR Page Definitions
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 #define  CONFIG_PAGE       0x0F        // System and Port Configuration Page
           =4 #define  ACTIVE_PAGE       0x00        // Active Use Page
           =4 #define  ACTIVE2_PAGE      0x10        // Active Use Page 2
           =4 #define  CAN0_PAGE         0x0C        // CAN0 Registers
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // SDCC PDATA External Memory Paging Support
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 #if defined SDCC
           =4 
           =4 SFR(_XPAGE, 0xAA); // Point to the EMI0CN register
           =4 
           =4 #endif
           =4 
           =4 //-----------------------------------------------------------------------------
           =4 // Header File PreProcessor Directive
           =4 //-----------------------------------------------------------------------------
           =4 
           =4 #endif                                 // #define C8051F580_DEFS_H
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 57  

 607      =4  
 608      =4  //-----------------------------------------------------------------------------
 609      =4  // End Of File
 610      =4  //-----------------------------------------------------------------------------
   6      =3  
   7      =3  /* ----- Global Define -------------------------------*/
   8      =3  /*
   9      =3  #define TW8836          0x00U
  10      =3  #define DESERIALIZE     0x01U
  11      =3  #define SERIALIZE       0x02U
  12      =3  */
  13      =3  #define  TW8836_SLAVE_ADDRESS   (U8)0x8A
  14      =3  #define  TW8836_ID_ADRESS           (U8)0x00
  15      =3  #define  TW8836_ID                              (U16)0x0036
  16      =3  
  17      =3  #define  INIT                           0x00U           // (MR) data byte received
  18      =3  #define  RX                                     0x01U           // (MR) data byte received
  19      =3  #define  TX                                     0x02U           // (MR) data byte received
  20      =3  
  21      =3  #define USE_MDPS11                              0x00U
  22      =3  #define USE_LANGUAGEINFO                0x01U
  23      =3  #define USE_HUTYPE                              0x02U
  24      =3  #define USE_GATEWAY                             0x03U
  25      =3  #define USE_NAVIONOFF                   0x04U
  26      =3  #define USE_G_SEL_DISP                  0x05U
  27      =3  #define USE_IGN_SW                              0x06U
  28      =3  #define USE_RVM_CAMERAOFF               0x07U
  29      =3  #define FCZC_RVM_SW                             0x08U
  30      =3  #define USE_4WDERR                              0x09U
  31      =3  #define USE_ENGVOL                              0x0AU
  32      =3  #define USE_CAN_COUNT                   0x0BU           
  33      =3  
  34      =3  #define TYPE_2WD                                0x00U
  35      =3  #define TYPE_4WD                                0x01U
  36      =3  
  37      =3  #define TYPE_ENGVOL20                   0x14U
  38      =3  #define TYPE_ENGVOL22                   0x16U
  39      =3  #define TYPE_ENGVOL33                   0x21U
  40      =3  /*----------------------------------------------------*/
  41      =3  
  42      =3  /* ----- Function ------------------------------------*/
  43      =3  void Init_CommTask(void);
  44      =3  void Operate_CommTask(void);
  45      =3  void Rx_Data_Process(void);
  46      =3  //void Comm_I2C_Tx_Data(void);
  47      =3  void Comm_I2C_Tx(U8 Slave_Addr,U8 Length,U16 Addr, U16 TData,U16 RData );
  48      =3  U16   Comm_I2C_Rx(U8 Slave_Addr,U8 Length,U16 Addr, U16 TData,U16 RData );
  49      =3  void Clear_I2C_Tx_Data(void);
  50      =3  void Clear_CAN_Tx_Data(void);
  51      =3  void Clear_Can_Data(void);
  52      =3  void Clear_Sas_Data(void);
  53      =3  
  54      =3  void Comm_RearView_Data(void);
  55      =3  void Comm_Tuning_Value_Type(U8 Type4WdErr, U8 TypeEngVol);
  56      =3  U8 Comm_Sas_Data(U8 *pa_Data);
  57      =3  U8 Comm_Hutype_Data(U8 *pa_Data);
  58      =3  U8 Comm_Language_Data(U8 *pa_Data);
  59      =3  U8 Comm_G_Sel_Disp_Data(U8 *Data);
  60      =3  U8 Comm_IGN_Sw_Data(U8 *Data);
  61      =3  U8 Comm_RVM_CameraOff_Data(U8 *Data);
  62      =3  U8 Comm_RVM_SW_Data(U8 *Data);
  63      =3  U8 Comm_ENG_Vol_Data(U8 *pa_Data);
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 58  

  64      =3  U8 Comm_4WD_Err_Data(U8 *pa_Data);
  65      =3  void Comm_Tx_RVM_View(U8 sigData);
  66      =3  void Comm_Tx_RVM_SW_IND(U8 sigData);
  67      =3  
  68      =3  void Flash_OneSpec_Write(void);
  69      =3  void Flash_OneSpec_Read(void);
  70      =3  void Comm_Error_Check(void);
  71      =3  /*----------------------------------------------------*/
  72      =3  
  73      =3  /* ----- Extern Function -----------------------------*/
  74      =3  /*----------------------------------------------------*/
  75      =3  
  76      =3  /* ----- Global Value --------------------------------*/
  77      =3  
  78      =3  typedef struct {
  79      =3          U8  Slave;
  80      =3          U8  Length;
  81      =3          U8  TRX_Flag;
  82      =3          U16 Addr;
  83      =3          U16 TxData;
  84      =3          U16 RxData;
  85      =3  }tMsg_I2C_Tx_Data_s;
  86      =3  
  87      =3  typedef struct {
  88      =3          U8  Slave;
  89      =3          U8  Length;
  90      =3          U8  TRX_Flag;
  91      =3          U16 Addr;
  92      =3          U16 TxData;
  93      =3          U16 RxData;
  94      =3  }tMsg_CAN_Tx_Data_s;
  95      =3  
  96      =3  typedef struct {
  97      =3          U8 Is_Change;
  98      =3          U8 Change_Count;
  99      =3          U8 Time_Out;
 100      =3          U8 Cur_Data;
 101      =3          U8 Mid_Data;
 102      =3          U8 Pre_Data;
 103      =3          U16 Chatter_Time;
 104      =3  }tMsg_CAN_Rx_Data_s;
 105      =3  
 106      =3  typedef struct {
 107      =3          U8  Is_Change;
 108      =3          U8  Pre_Sign;
 109      =3          U8  Angle;
 110      =3          U8  Angle_Pre_Sign;
 111      =3          U8  Time_Out;
 112      =3          U16 Pre_Data;
 113      =3          U8      Tuning_Type;
 114      =3  }tMsg_CAN_SAS_Data_s;
 115      =3  
 116      =3  typedef struct {
 117      =3          U8  Is_Change;
 118      =3          U8  Pre_Sign;
 119      =3          U8  Angle;
 120      =3          U16 Pre_Data;
 121      =3  }tMsg_CAN_State_s;
 122      =3  
 123      =3  
 124      =3  /*
 125      =3  struct tCAN_Tx_Data_s {
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 59  

 126      =3          U8 Flag;
 127      =3          U8 Dest;
 128      =3          U8 Length;
 129      =3          U8 *TxData;
 130      =3  }
 131      =3  
 132      =3  struct tCAN_Rx_Data_s {
 133      =3          U8 Flag;
 134      =3          U8 Src;
 135      =3          U8 Length;
 136      =3          U8 RxData;
 137      =3  }
 138      =3  */
 139      =3  /*----------------------------------------------------*/
 140      =3  
 141      =3  extern SEG_XDATA volatile tMsg_CAN_SAS_Data_s tCAN_Rx_SAS_Msg;
 142      =3  #endif
 143      =3  
   7      =2  #include "compiler_defs.h"
   1      =3  //-----------------------------------------------------------------------------
   2      =3  // compiler_defs.h
   3      =3  //-----------------------------------------------------------------------------
   4      =3  // Portions of this file are copyright Maarten Brock
   5      =3  // http://sdcc.sourceforge.net
   6      =3  // Portions of this file are copyright 2010, Silicon Laboratories, Inc.
   7      =3  // http://www.silabs.com
   8      =3  //
   9      =3  // GNU LGPL boilerplate:
  10      =3  /** This library is free software; you can redistribute it and/or
  11      =3    * modify it under the terms of the GNU Lesser General Public
  12      =3    * License as published by the Free Software Foundation; either
  13      =3    * version 2.1 of the License, or (at your option) any later version.
  14      =3    *
  15      =3    * This library is distributed in the hope that it will be useful,
  16      =3    * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17      =3    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18      =3    * Lesser General Public License for more details.
  19      =3    *
  20      =3    * You should have received a copy of the GNU Lesser General Public
  21      =3    * License along with this library; if not, write to the Free Software
  22      =3    * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  23      =3    *
  24      =3    * In other words, you are welcome to use, share and improve this program.
  25      =3    * You are forbidden to forbid anyone else to use, share and improve
  26      =3    * what you give them. Help stamp out software-hoarding!
  27      =3  **/
  28      =3  // Program Description:
  29      =3  //
  30      =3  // **Important Note**: This header file should be included before including
  31      =3  // a device-specific header file such as C8051F300_defs.h.
  32      =3  //
  33      =3  // Macro definitions to accomodate 8051 compiler differences in specifying
  34      =3  // special function registers and other 8051-specific features such as NOP
  35      =3  // generation, and locating variables in memory-specific segments.  The
  36      =3  // compilers are identified by their unique predefined macros. See also:
  37      =3  // http://predef.sourceforge.net/precomp.html
  38      =3  //
  39      =3  // SBIT and SFR define special bit and special function registers at the given
  40      =3  // address. SFR16 and SFR32 define sfr combinations at adjacent addresses in
  41      =3  // little-endian format. SFR16E and SFR32E define sfr combinations without
  42      =3  // prerequisite byte order or adjacency. None of these multi-byte sfr
  43      =3  // combinations will guarantee the order in which they are accessed when read
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 60  

  44      =3  // or written.
  45      =3  //
  46      =3  // SFR16X and SFR32X for 16 bit and 32 bit xdata registers are not defined
  47      =3  // to avoid portability issues because of compiler endianness.
  48      =3  //
  49      =3  // Example:
  50      =3  // // my_mcu.c: main 'c' file for my mcu
  51      =3  // #include <compiler_defs.h>  // this file
  52      =3  // #include <C8051xxxx_defs.h> // SFR definitions for specific MCU target
  53      =3  //
  54      =3  // SBIT  (P0_1, 0x80, 1);      // Port 0 pin 1
  55      =3  // SFR   (P0, 0x80);           // Port 0
  56      =3  // SFRX  (CPUCS, 0xE600);      // Cypress FX2 Control and Status register in
  57      =3  //                             // xdata memory at 0xE600
  58      =3  // SFR16 (TMR2, 0xCC);         // Timer 2, lsb at 0xCC, msb at 0xCD
  59      =3  // SFR16E(TMR0, 0x8C8A);       // Timer 0, lsb at 0x8A, msb at 0x8C
  60      =3  // SFR32 (MAC0ACC, 0x93);      // SiLabs C8051F120 32 bits MAC0 Accumulator,
  61      =3  //                             // lsb at 0x93, msb at 0x96
  62      =3  // SFR32E(SUMR, 0xE5E4E3E2);   // TI MSC1210 SUMR 32 bits Summation register,
  63      =3  //                             // lsb at 0xE2, msb at 0xE5
  64      =3  //
  65      =3  // Target:         C8051xxxx
  66      =3  // Tool chain:     Generic
  67      =3  // Command Line:   None
  68      =3  // 
  69      =3  // Release 2.6 - 14 DEC 2012 (GO)
  70      =3  //        -Added define for deprecated SDCC keyword 'at'
  71      =3  // Release 2.5 - 12 SEP 2012 (TP)
  72      =3  //    -Added defines for deprecated SDCC keywords bit and code
  73      =3  // Release 2.4 - 27 AUG 2012 (TP)
  74      =3  //    -Added defines for deprecated SDCC keywords interrupt, _asm, and _endasm
  75      =3  // Release 2.3 - 27 MAY 2010 (DM)
  76      =3  //    -Removed 'LOCATED_VARIABLE' pragma from Keil because it is not supported
  77      =3  // Release 2.2 - 06 APR 2010 (ES)
  78      =3  //    -Removed 'PATHINCLUDE' pragma from Raisonance section
  79      =3  // Release 2.1 - 16 JUL 2009 (ES)
  80      =3  //    -Added SEGMENT_POINTER macro definitions for SDCC, Keil, and Raisonance
  81      =3  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for Raisonance
  82      =3  // Release 2.0 - 19 MAY 2009 (ES)
  83      =3  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for SDCC and Keil
  84      =3  // Release 1.9 - 23 OCT 2008 (ES)
  85      =3  //    -Updated Hi-Tech INTERRUPT and INTERRUPT_USING macro definitions
  86      =3  //    -Added SFR16 macro defintion for Hi-Tech
  87      =3  // Release 1.8 - 31 JUL 2008 (ES)
  88      =3  //    -Added INTERRUPT_USING and FUNCTION_USING macro's
  89      =3  //    -Added macro's for IAR
  90      =3  //    -Corrected Union definitions for Hi-Tech and added SFR16 macro defintion
  91      =3  // Release 1.7 - 11 SEP 2007 (BW)
  92      =3  //    -Added support for Raisonance EVAL 03.03.42 and Tasking Eval 7.2r1
  93      =3  // Release 1.6 - 27 AUG 2007 (BW)
  94      =3  //    -Updated copyright notice per agreement with Maartin Brock
  95      =3  //    -Added SDCC 2.7.0 "compiler.h" bug fixes
  96      =3  //    -Added memory segment defines (SEG_XDATA, for example)
  97      =3  // Release 1.5 - 24 AUG 2007 (BW)
  98      =3  //    -Added support for NOP () macro
  99      =3  //    -Added support for Hi-Tech ver 9.01
 100      =3  // Release 1.4 - 07 AUG 2007 (PKC)
 101      =3  //    -Removed FID and fixed formatting.
 102      =3  // Release 1.3 - 30 SEP 2007 (TP)
 103      =3  //    -Added INTERRUPT_PROTO_USING to properly support ISR context switching
 104      =3  //     under SDCC.
 105      =3  // Release 1.2 - (BW)
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 61  

 106      =3  //    -Added support for U8,U16,U32,S8,S16,S32,UU16,UU32 data types
 107      =3  // Release 1.1 - (BW)
 108      =3  //    -Added support for INTERRUPT, INTERRUPT_USING, INTERRUPT_PROTO,
 109      =3  //     SEGMENT_VARIABLE, VARIABLE_SEGMENT_POINTER,
 110      =3  //     SEGMENT_VARIABLE_SEGMENT_POINTER, and LOCATED_VARIABLE
 111      =3  // Release 1.0 - 29 SEP 2006 (PKC)
 112      =3  //    -Initial revision
 113      =3  
 114      =3  //-----------------------------------------------------------------------------
 115      =3  // Header File Preprocessor Directive
 116      =3  //-----------------------------------------------------------------------------
 117      =3  
 118      =3  #ifndef COMPILER_DEFS_H
           =3 #define COMPILER_DEFS_H
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Macro definitions
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // SDCC - Small Device C Compiler
           =3 // http://sdcc.sourceforge.net
           =3 
           =3 #if defined SDCC
           =3 
           =3 #if (SDCC >= 300)
           =3 
           =3 #define interrupt __interrupt
           =3 #define _asm __asm
           =3 #define _endasm __endasm
           =3 #define bit __bit
           =3 #define code __code
           =3 #define at __at
           =3 
           =3 #endif
           =3 
           =3 # define SEG_GENERIC
           =3 # define SEG_FAR   __xdata
           =3 # define SEG_DATA  __data
           =3 # define SEG_NEAR  __data
           =3 # define SEG_IDATA __idata
           =3 # define SEG_XDATA __xdata
           =3 # define SEG_PDATA __pdata
           =3 # define SEG_CODE  __code
           =3 # define SEG_BDATA __bdata
           =3 
           =3 # define SBIT(name, addr, bit)  __sbit  __at(addr+bit)                  name
           =3 # define SFR(name, addr)        __sfr   __at(addr)                      name
           =3 # define SFRX(name, addr)       xdata volatile unsigned char __at(addr) name
           =3 # define SFR16(name, addr)      __sfr16 __at(((addr+1U)<<8) | addr)     name
           =3 # define SFR16E(name, fulladdr) __sfr16 __at(fulladdr)                  name
           =3 # define SFR32(name, addr)      __sfr32 __at(((addr+3UL)<<24) | ((addr+2UL)<<16) | ((addr+1UL)<<8) | addr)
             - name
           =3 # define SFR32E(name, fulladdr) __sfr32 __at(fulladdr)                  name
           =3 
           =3 # define INTERRUPT(name, vector) void name (void) interrupt (vector)
           =3 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =3 # define INTERRUPT_PROTO(name, vector) void name (void) interrupt (vector)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using (regnum
             -)
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter) using (
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 62  

             -regnum)
           =3 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =3 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment at (addr) vartype name = init
           =3 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) locsegment at (addr) vartype name
           =3 
           =3 // used with UU16
           =3 # define LSB 0
           =3 # define MSB 1
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 //# define b0 0
           =3 //# define b1 1
           =3 //# define b2 2
           =3 //# define b3 3
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support
           =3 #define NOP() _asm NOP _endasm
           =3 
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Raisonance (must be placed before Keil C51)
           =3 // http://www.raisonance.com
           =3 
           =3 #elif defined __RC51__
           =3 
           =3 //#error Raisonance C51 detected.
           =3 
           =3 # define SEG_GENERIC generic     //SEG_GENERIC only applies to pointers in Raisonance, not variables.
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 63  

           =3 # define SEG_FAR   xdata
           =3 # define SEG_DATA  data
           =3 # define SEG_NEAR  data
           =3 # define SEG_IDATA idata
           =3 # define SEG_XDATA xdata
           =3 # define SEG_PDATA pdata
           =3 # define SEG_CODE  code
           =3 # define SEG_BDATA bdata
           =3 
           =3 # define SBIT(name, addr, bit)  at (addr+bit) sbit         name
           =3 # define SFR(name, addr)        sfr at addr                name
           =3 # define SFR16(name, addr)      sfr16 at addr              name
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =3 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =3 # define INTERRUPT_PROTO(name, vector) void name (void)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =3 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =3 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) at addr locsegment vartype name
           =3 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) at addr locsegment vartype name
           =3 
           =3 
           =3 // used with UU16
           =3 # define LSB 1
           =3 # define MSB 0
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 //# define b0 3
           =3 //# define b1 2
           =3 //# define b2 1
           =3 //# define b3 0
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 64  

           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support -- NOP is opcode 0x00
           =3 #define NOP() asm { 0x00 }
           =3 
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 
           =3 // Keil C51
           =3 // http://www.keil.com
           =3 
           =3 #elif defined __C51__
           =3 
           =3 //#error Keil C51 detected.
           =3 
           =3 # define SEG_GENERIC
           =3 # define SEG_FAR   xdata
           =3 # define SEG_DATA  data
           =3 # define SEG_NEAR  data
           =3 # define SEG_IDATA idata
           =3 # define SEG_XDATA xdata
           =3 # define SEG_PDATA pdata
           =3 # define SEG_CODE  code
           =3 # define SEG_BDATA bdata
           =3 
           =3 # define SBIT(name, addr, bit)  sbit  name = addr^bit
           =3 # define SFR(name, addr)        sfr   name = addr
           =3 # define SFR16(name, addr)      sfr16 name = addr
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =3 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =3 # define INTERRUPT_PROTO(name, vector) void name (void)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =3 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =3 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =3 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype locsegment name _at_ addr
           =3 
           =3 // used with UU16
           =3 # define LSB 1
           =3 # define MSB 0
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 //# define b0 3
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 65  

           =3 // define b1 2
           =3 //# define b2 1
           =3 //# define b3 0
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support
           =3 extern void _nop_ (void);
           =3 #define NOP() _nop_()
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Hi-Tech 8051
           =3 // http://www.htsoft.com
           =3 
           =3 #elif defined HI_TECH_C
           =3 
           =3 # define SEG_GENERIC
           =3 # define SEG_FAR   far
           =3 # define SEG_DATA  data
           =3 # define SEG_NEAR  near
           =3 # define SEG_IDATA idata
           =3 # define SEG_XDATA xdata
           =3 # define SEG_PDATA pdata
           =3 # define SEG_CODE  code
           =3 # define SEG_BDATA bdata
           =3 
           =3 
           =3 # define SBIT(name, addr, thebit) static volatile bit name @ (addr + thebit)
           =3 # define SFR(name, addr)          static volatile unsigned char name @ addr
           =3 # define SFR16(name, addr)        static volatile unsigned int name @ addr
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define INTERRUPT(name, vector)       void name (void) interrupt vector
           =3 # define INTERRUPT_PROTO(name, vector)
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 66  

           =3 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =3 // Note: Hi-Tech does not support functions using different register banks. Register
           =3 //       banks can only be specified in interrupts. If a function is called from
           =3 //       inside an interrupt, it will use the same register bank as the interrupt.
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment vartype name @ addr
           =3 
           =3 // used with UU16
           =3 # define LSB 0
           =3 # define MSB 1
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 # define b0 0
           =3 # define b1 1
           =3 # define b2 2
           =3 # define b3 3
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support
           =3 #define NOP() asm(" nop ")
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Tasking / Altium
           =3 // http://www.altium.com/tasking
           =3 
           =3 
           =3 #elif defined _CC51
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 67  

           =3 
           =3 # define SEG_GENERIC
           =3 # define SEG_FAR   _xdat
           =3 # define SEG_DATA  _data
           =3 # define SEG_NEAR  _data
           =3 # define SEG_IDATA _idat
           =3 # define SEG_XDATA _xdat
           =3 # define SEG_PDATA _pdat
           =3 # define SEG_CODE  _rom
           =3 # define SEG_BDATA _bdat
           =3 
           =3 # define SBIT(name, addr, bit)  _sfrbit  name _at(addr+bit)
           =3 # define SFR(name, addr)        _sfrbyte name _at(addr)
           =3 # define SFRX(name, addr)       _xdat volatile unsigned char name _at(addr)
           =3 #if _CC51 > 71
           =3 # define SFR16(name, addr)      _sfrword _little name _at(addr)
           =3 #else
           =3 # define SFR16(name, addr)      /* not supported */
           =3 #endif
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define INTERRUPT(name, vector) _interrupt (vector) void name (void)
           =3 # define INTERRUPT_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =3 # define INTERRUPT_PROTO(name, vector) _interrupt (vector) void name (void)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =3 
           =3 // When calling FUNCTION_USING in Tasking, the function must be called from an interrupt or Main which
           =3 // is also using the same register bank. If not, the compiler will generate an error.
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (parameter
             -)
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (par
             -ameter)
           =3 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) vartype locsegment name _at( addr )
           =3 
           =3 // used with UU16
           =3 # define LSB 1
           =3 # define MSB 0
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 //# define b0 3
           =3 //# define b1 2
           =3 //# define b2 1
           =3 //# define b3 0
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 68  

           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support
           =3 extern void _nop (void);
           =3 #define NOP() _nop()
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 
           =3 // IAR 8051
           =3 // http://www.iar.com
           =3 
           =3 #elif defined __ICC8051__
           =3 
           =3 #include <stdbool.h>
           =3 #include <intrinsics.h>
           =3 
           =3 # define SBIT(name, addr, bit)  __bit __no_init volatile bool name @ (addr+bit)
           =3 # define SFR(name, addr)        __sfr __no_init volatile unsigned char name @ addr
           =3 # define SFRX(name, addr)       __xdata __no_init volatile unsigned char name @ addr
           =3 # define SFR16(name, addr)      __sfr __no_init volatile unsigned int  name @ addr
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr) /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define SEG_GENERIC __generic
           =3 # define SEG_FAR  __xdata
           =3 # define SEG_DATA __data
           =3 # define SEG_NEAR __data
           =3 # define SEG_IDATA __idata
           =3 # define SEG_XDATA __xdata
           =3 # define SEG_PDATA __pdata
           =3 # define SEG_CODE  __code
           =3 # define SEG_BDATA __bdata
           =3 
           =3 #define bit bool
           =3 
           =3 # define _PPTOSTR_(x) #x
           =3 # define _PPARAM_(address) _PPTOSTR_(vector=address * 8 + 3)
           =3 # define _PPARAM2_(regbank) _PPTOSTR_(register_bank=regbank)
           =3 # define INTERRUPT(name, vector) _Pragma(_PPARAM_(vector)) __interrupt void name(void)
           =3 # define INTERRUPT_PROTO(name, vector)  __interrupt void name(void)
           =3 # define INTERRUPT_USING(name, vector, regnum) _Pragma(_PPARAM2_(regnum)) _Pragma(_PPARAM_(vector)) __inte
             -rrupt void name(void)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) __interrupt void name(void)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 69  

           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =3 // Note: IAR does not support functions using different register banks. Register
           =3 //       banks can only be specified in interrupts. If a function is called from
           =3 //       inside an interrupt, it will use the same register bank as the interrupt.
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment)  locsegment vartype name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment  * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =3 
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment __no_init vartype name @ addr
           =3 
           =3 // used with UU16
           =3 # define LSB 0
           =3 # define MSB 1
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 //# define b0 0
           =3 //# define b1 1
           =3 //# define b2 2
           =3 //# define b3 3
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 
           =3 #define NOP() __no_operation();
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Crossware
           =3 // http://www.crossware.com
           =3 
           =3 #elif defined _XC51_VER
           =3 # define SBIT(name, addr, bit)  _sfrbit  name = (addr+bit)
           =3 # define SFR(name, addr)        _sfr     name = addr
           =3 # define SFR16(name, addr)      _sfrword name = addr
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 70  

           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Wickenhäuser
           =3 // http://www.wickenhaeuser.de
           =3 
           =3 #elif defined __UC__
           =3 # define SBIT(name, addr, bit)  unsigned char bit  name @ (addr+bit)
           =3 # define SFR(name, addr)        near unsigned char name @ addr
           =3 # define SFR16(name, addr)      /* not supported */
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Default
           =3 // Unknown compiler
           =3 
           =3 #else
           =3 # warning unrecognized compiler
           =3 # define SBIT(name, addr, bit)  volatile bool           name
           =3 # define SFR(name, addr)        volatile unsigned char  name
           =3 # define SFRX(name, addr)       volatile unsigned char  name
           =3 # define SFR16(name, addr)      volatile unsigned short name
           =3 # define SFR16E(name, fulladdr) volatile unsigned short name
           =3 # define SFR32(name, fulladdr)  volatile unsigned long  name
           =3 # define SFR32E(name, fulladdr) volatile unsigned long  name
           =3 
           =3 #endif
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Header File PreProcessor Directive
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #endif                                 // #define COMPILER_DEFS_H
 689      =3  
 690      =3  //-----------------------------------------------------------------------------
 691      =3  // End Of File
 692      =3  //-----------------------------------------------------------------------------
   8      =2  #include "C8051F580_defs.h"
   1      =3  //-----------------------------------------------------------------------------
   2      =3  // C8051F580_defs.h
   3      =3  //-----------------------------------------------------------------------------
   4      =3  // Copyright 2008, Silicon Laboratories, Inc.
   5      =3  // http://www.silabs.com
   6      =3  //
   7      =3  // Program Description:
   8      =3  //
   9      =3  // Register/bit definitions for the C8051F58x family.
  10      =3  // **Important Note**: The compiler_defs.h header file should be included
  11      =3  // before including this header file.
  12      =3  //
  13      =3  // Target:         C8051F580/1/2/3/4/5/6/7,8/9-F590/1
  14      =3  // Tool chain:     Generic
  15      =3  // Command Line:   None
  16      =3  //
  17      =3  // Release 0.6 - 20 AUG 2012 (TP)
  18      =3  //    -Added #define for _XPAGE to provide support for SDCC memory paging
  19      =3  //     (pdata)
  20      =3  //
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 71  

  21      =3  // Release 0.5 - 10 SEP 2011 (GP)
  22      =3  //    - Fixed SFR16 definition for CAN0IF2MC
  23      =3  //
  24      =3  // Release 0.4 - 08 OCT 2010 (TP)
  25      =3  //    - Fixed bit definitions for SCON0
  26      =3  //
  27      =3  // Release 0.3 - 01 APR 2009 (GP)
  28      =3  //    - Added SN0-SN3
  29      =3  //
  30      =3  // Release 0.2 - 29 JUL 2008 (ADT)
  31      =3  //    - Added Timer 4 bit definitions
  32      =3  //
  33      =3  // Release 0.1 - 09 JUL 2008 (GP)
  34      =3  //    - Initial Revision
  35      =3  //
  36      =3  //-----------------------------------------------------------------------------
  37      =3  // Header File Preprocessor Directive
  38      =3  //-----------------------------------------------------------------------------
  39      =3  
  40      =3  #ifndef C8051F580_DEFS_H
           =3 #define C8051F580_DEFS_H
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Page 0, Page 1 and Page F Registers
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 SFR (P0, 0x80);                        // Port 0 Latch
           =3 SFR (SP, 0x81);                        // Stack Pointer
           =3 SFR (DPL, 0x82);                       // Data Pointer Low
           =3 SFR (DPH, 0x83);                       // Data Pointer High
           =3 SFR (SFR0CN, 0x84);                    // SFR Page Control
           =3 SFR (SFRNEXT, 0x85);                   // SFR stack next page
           =3 SFR (SFRLAST, 0x86);                   // SFR stack last page
           =3 SFR (PCON, 0x87);                      // Power Control
           =3 SFR (TCON, 0x88);                      // Timer/Counter Control
           =3 SFR (TMOD, 0x89);                      // Timer/Counter Mode
           =3 SFR (TL0, 0x8A);                       // Timer/Counter 0 Low
           =3 SFR (TL1, 0x8B);                       // Timer/Counter 1 Low
           =3 SFR (TH0, 0x8C);                       // Timer/Counter 0 High
           =3 SFR (TH1, 0x8D);                       // Timer/Counter 1 High
           =3 SFR (CKCON, 0x8E);                     // Clock Control
           =3 SFR (PSCTL, 0x8F);                     // Program Store R/W Control
           =3 SFR (CLKSEL, 0x8F);                    // System clock select
           =3 SFR (P1, 0x90);                        // Port 1 Latch
           =3 SFR (TMR3CN, 0x91);                    // Timer/Counter 3 Control
           =3 SFR (TMR5CN, 0x91);                    // Timer/Counter 5 Control
           =3 SFR (TMR3RLL, 0x92);                   // Timer/Counter 3 Reload Low
           =3 SFR (TMR5CAPL, 0x92);                  // Timer/Counter 5 Capture Low
           =3 SFR (TMR3RLH, 0x93);                   // Timer/Counter 3 Reload High
           =3 SFR (TMR5CAPH, 0x93);                  // Timer/Counter 5 Capture High
           =3 SFR (TMR3L, 0x94);                     // Timer/Counter 3 Low
           =3 SFR (TMR5L, 0x94);                     // Timer/Counter 5 Low
           =3 SFR (TMR3H, 0x95);                     // Timer/Counter 3 High
           =3 SFR (TMR5H, 0x95);                     // Timer/Counter 5 High
           =3 SFR (TMR5CF, 0x96);                    // Timer/Counter 5 Configuration
           =3 SFR (CLKMUL, 0x97);                    // Clock Multiplier
           =3 SFR (SCON0, 0x98);                     // UART0 Control
           =3 SFR (SCON1, 0x98);                     // UART1 Control
           =3 SFR (SBUF0, 0x99);                     // UART0 Data Buffer
           =3 SFR (SBUF1, 0x99);                     // UART1 Data Buffer
           =3 SFR (CPT0CN, 0x9A);                    // Comparator 0 Control
           =3 SFR (CPT2CN, 0x9A);                    // Comparator 2 Control
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 72  

           =3 SFR (CPT0MD, 0x9B);                    // Comparator 0 Mode
           =3 SFR (CPT2MD, 0x9B);                    // Comparator 2 Mode
           =3 SFR (CPT0MX, 0x9C);                    // Comparator 0 Mux
           =3 SFR (CPT2MX, 0x9C);                    // Comparator 2 Mux
           =3 SFR (CPT1CN, 0x9D);                    // Comparator 1 Control
           =3 SFR (CPT1MD, 0x9E);                    // Comparator 0 Mode
           =3 SFR (OSCIFIN, 0x9E);                   // Internal Oscillator Fine Control
           =3 SFR (CPT1MX, 0x9F);                    // Comparator 1 Mux
           =3 SFR (OSCXCN, 0x9F);                    // External Oscillator Control
           =3 SFR (P2, 0xA0);                        // Port 2 Latch
           =3 SFR (SPI0CFG, 0xA1);                   // SPI0 Configuration
           =3 SFR (OSCICN, 0xA1);                    // Internal Oscillator Control
           =3 SFR (SPI0CKR, 0xA2);                   // SPI0 Clock rate control
           =3 SFR (OSCICRS, 0xA2);                   // Internal Oscillator Coarse Control
           =3 SFR (SPI0DAT, 0xA3);                   // SPI0 Data Buffer
           =3 SFR (P0MDOUT, 0xA4);                   // Port 0 Output Mode
           =3 SFR (P1MDOUT, 0xA5);                   // Port 1 Output Mode
           =3 SFR (P2MDOUT, 0xA6);                   // Port 2 Output Mode
           =3 SFR (SFRPAGE, 0xA7);                   // SFR Page Select
           =3 SFR (IE, 0xA8);                        // Interrupt Enable
           =3 SFR (SMOD0, 0xA9);                     // Serial Port 0 Control
           =3 SFR (EMI0CN, 0xAA);                    // EMIF Control
           =3 SFR (EMI0TC, 0xAA);                    // EMIF Timing control
           =3 SFR (SBCON0, 0xAB);                    // UART0 Baud Rate Generator Control
           =3 SFR (SBRLL0, 0xAC);                    // UART0 Baud Rate Generator Low
           =3 SFR (SBRLH0, 0xAD);                    // UART0 Baud Rate Generator High
           =3 SFR (P3MAT, 0xAE);                     // Port 3 Match
           =3 SFR (P3MDOUT, 0xAE);                   // Port 3 Mode
           =3 SFR (P3MASK, 0xAF);                    // Port 3 Mask
           =3 SFR (P4MDOUT, 0xAF);                   // Port 4 Mode
           =3 SFR (P3, 0xB0);                        // Port 3 Latch
           =3 SFR (P2MAT, 0xB1);                     // Port 2 Match
           =3 SFR (P2MASK, 0xB2);                    // Port 2 Mask
           =3 SFR (EMI0CF, 0xB2);                    // EMIF Configuration
           =3 SFR (P4, 0xB5);                        // Port 4 Latch
           =3 SFR (FLSCL, 0xB6);                     // Flash Scale
           =3 SFR (FLKEY, 0xB7);                     // Flash access limit
           =3 SFR (IP, 0xB8);                        // Interrupt Priority
           =3 SFR (SMB0ADR, 0xB9);                   // SMBus0 Slave address
           =3 SFR (ADC0TK, 0xBA);                    // ADC0 Tracking Mode Select
           =3 SFR (SMB0ADM, 0xBA);                   // SMBus0 Address Mask
           =3 SFR (ADC0MX, 0xBB);                    // AMUX0 Channel select
           =3 SFR (ADC0CF, 0xBC);                    // AMUX0 Channel configuration
           =3 SFR (ADC0L, 0xBD);                     // ADC0 Data Low
           =3 SFR (ADC0H, 0xBE);                     // ADC0 Data High
           =3 SFR (SMB0CN, 0xC0);                    // SMBus0 Control
           =3 SFR (SMB0CF, 0xC1);                    // SMBus0 Configuration
           =3 SFR (SMB0DAT, 0xC2);                   // SMBus0 Data
           =3 SFR (ADC0GTL, 0xC3);                   // ADC0 Greater-Than Compare Low
           =3 SFR (ADC0GTH, 0xC4);                   // ADC0 Greater-Than Compare High
           =3 SFR (ADC0LTL, 0xC5);                   // ADC0 Less-Than Compare Word Low
           =3 SFR (ADC0LTH, 0xC6);                   // ADC0 Less-Than Compare Word High
           =3 SFR (XBR3, 0xC6);                      // Port I/O Crossbar Control 3
           =3 SFR (XBR2, 0xC7);                      // Port I/O Crossbar Control 2
           =3 SFR (TMR2CN, 0xC8);                    // Timer/Counter 2 Control
           =3 SFR (TMR4CN, 0xC8);                    // Timer/Counter 4 Control
           =3 SFR (REG0CN, 0xC9);                    // Regulator Control
           =3 SFR (LIN0CF, 0xC9);                    // LIN 0 Configuration
           =3 SFR (TMR4CF, 0xC9);                    // Timer/Counter 4 Configuration
           =3 SFR (TMR2RLL, 0xCA);                   // Timer/Counter 2 Reload Low
           =3 SFR (TMR4CAPL, 0xCA);                  // Timer/Counter 4 Capture Low
           =3 SFR (TMR2RLH, 0xCB);                   // Timer/Counter 2 Reload High
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 73  

           =3 SFR (TMR4CAPH, 0xCB);                  // Timer/Counter 4 Capture High
           =3 SFR (TMR2L, 0xCC);                     // Timer/Counter 2 Low
           =3 SFR (TMR4L, 0xCC);                     // Timer/Counter 4 Low
           =3 SFR (TMR2H, 0xCD);                     // Timer/Counter 2 High
           =3 SFR (TMR4H, 0xCD);                     // Timer/Counter 4 High
           =3 SFR (PCA0CPL5, 0xCE);                  // PCA0 Capture 5 Low
           =3 SFR (PCA1CPL11, 0xCE);                 // PCA1 Capture 11 Low
           =3 SFR (PCA0CPH5, 0xCF);                  // PCA0 Capture 5 High
           =3 SFR (PCA1CPH11, 0xCF);                 // PCA1 Capture 11 High
           =3 SFR (PSW, 0xD0);                       // Program Status Word
           =3 SFR (REF0CN, 0xD1);                    // Voltage Reference Control
           =3 SFR (LIN0DAT, 0xD2);                   // LIN0 Data
           =3 SFR (LIN0ADR, 0xD3);                   // LIN0 Address
           =3 SFR (P0SKIP, 0xD4);                    // Port 0 Skip
           =3 SFR (P1SKIP, 0xD5);                    // Port 1 Skip
           =3 SFR (P2SKIP, 0xD6);                    // Port 2 Skip
           =3 SFR (P3SKIP, 0xD7);                    // Port 3 Skip
           =3 SFR (PCA0CN, 0xD8);                    // PCA0 Control
           =3 SFR (PCA1CN, 0xD8);                    // PCA1 Control
           =3 SFR (PCA0MD, 0xD9);                    // PCA0 Mode
           =3 SFR (PCA1MD, 0xD9);                    // PCA1 Mode
           =3 SFR (PCA0PWM, 0xD9);                   // PCA0 PWM Control
           =3 SFR (PCA0CPM0, 0xDA);                  // PCA0 Module 0 Mode
           =3 SFR (PCA1CPM6, 0xDA);                  // PCA1 Module 6 Mode
           =3 SFR (PCA1PWM, 0xDA);                   // PCA1 PWM Control
           =3 SFR (PCA0CPM1, 0xDB);                  // PCA0 Module 1  Mode
           =3 SFR (PCA1CPM7, 0xDB);                  // PCA1 Module 7  Mode
           =3 SFR (PCA0CPM2, 0xDC);                  // PCA0 Module 2  Mode
           =3 SFR (PCA1CPM8, 0xDC);                  // PCA1 Module 8  Mode
           =3 SFR (PCA0CPM3, 0xDD);                  // PCA0 Module 3  Mode
           =3 SFR (PCA1CPM9, 0xDD);                  // PCA1 Module 9  Mode
           =3 SFR (PCA0CPM4, 0xDE);                  // PCA0 Module 4  Mode
           =3 SFR (PCA1CPM10, 0xDE);                  // PCA1 Module 10 Mode
           =3 SFR (PCA0CPM5, 0xDF);                  // PCA0 Module 5  Mode
           =3 SFR (PCA1CPM11, 0xDF);                  // PCA1 Module 11 Mode
           =3 SFR (ACC, 0xE0);                       // Accumulator
           =3 SFR (XBR0, 0xE1);                      // Port I/O Crossbar Control 0
           =3 SFR (XBR1, 0xE2);                      // Port I/O Crossbar Control 1
           =3 SFR (CCH0CN, 0xE3);                    // Cache control
           =3 SFR (IT01CF, 0xE4);                    // INT0/INT1 Configuration
           =3 SFR (EIE1, 0xE6);                      // Extended Interrupt Enable 2
           =3 SFR (EIE2, 0xE7);                      // Extended Interrupt Enable 2
           =3 SFR (ADC0CN, 0xE8);                    // ADC0 Control
           =3 SFR (PCA0CPL1, 0xE9);                  // PCA0 Capture 1 Low
           =3 SFR (PCA1CPL1, 0xE9);                  // PCA1 Capture 7 Low
           =3 SFR (PCA0CPH1, 0xEA);                  // PCA0 Capture 1 High
           =3 SFR (PCA1CPH1, 0xEA);                  // PCA1 Capture 7 High
           =3 SFR (PCA0CPL2, 0xEB);                  // PCA0 Capture 2 Low
           =3 SFR (PCA1CPL2, 0xEB);                  // PCA1 Capture 8 Low
           =3 SFR (PCA0CPH2, 0xEC);                  // PCA0 Capture 2 High
           =3 SFR (PCA1CPH2, 0xEC);                  // PCA1 Capture 8 High
           =3 SFR (PCA0CPL3, 0xED);                  // PCA0 Capture 3 Low
           =3 SFR (PCA1CPL3, 0xED);                  // PCA1 Capture 9 Low
           =3 SFR (PCA0CPH3, 0xEE);                  // PCA0 Capture 3 High
           =3 SFR (PCA1CPH3, 0xEE);                  // PCA1 Capture 9 High
           =3 SFR (RSTSRC, 0xEF);                    // Reset Source Configuration/Status
           =3 SFR (B, 0xF0);                         // B Register
           =3 SFR (P0MAT, 0xF1);                     // Port 0 Match
           =3 SFR (P0MDIN, 0xF1);                    // Port 0 Input Mode
           =3 SFR (P0MASK, 0xF2);                    // Port 0 Mask
           =3 SFR (P1MDIN, 0xF2);                    // Port 1 Input Mode
           =3 SFR (P1MAT, 0xF3);                     // Port 1 Match
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 74  

           =3 SFR (P2MDIN, 0xF3);                    // Port 2 Input Mode
           =3 SFR (P1MASK, 0xF4);                    // Port 1 Mask
           =3 SFR (P3MDIN, 0xF4);                    // Port 3 Input Mode
           =3 SFR (PSBANK, 0xF5);                    // Program Space Bank Select
           =3 SFR (EIP1, 0xF6);                      // External Interrupt Priority 1
           =3 SFR (EIP2, 0xF7);                      // External Interrupt Priority 2
           =3 SFR (SPI0CN, 0xF8);                    // SPI0 Control
           =3 SFR (PCA0L, 0xF9);                     // PCA0 Counter Low
           =3 SFR (PCA1L, 0xF9);                     // PCA1 Counter Low
           =3 SFR (SN0, 0xF9);                       // Serial Number 0
           =3 SFR (PCA0H, 0xFA);                     // PCA0 Counter High
           =3 SFR (PCA1H, 0xFA);                     // PCA1 Counter High
           =3 SFR (SN1, 0xFA);                       // Serial Number 1
           =3 SFR (PCA0CPL0, 0xFB);                  // PCA0 Capture 0 Low
           =3 SFR (PCA1CPL6, 0xFB);                  // PCA1 Capture 6 Low
           =3 SFR (SN2, 0xFB);                       // Serial Number 2
           =3 SFR (PCA0CPH0, 0xFC);                  // PCA0 Capture 0 High
           =3 SFR (PCA1CPH6, 0xFC);                  // PCA1 Capture 6 High
           =3 SFR (SN3, 0xFC);                       // Serial Number 3
           =3 SFR (PCA0CPL4, 0xFD);                  // PCA0 Capture 4 Low
           =3 SFR (PCA1CPL10, 0xFD);                 // PCA1 Capture 10 Low
           =3 SFR (PCA0CPH4, 0xFE);                  // PCA0 Capture 4 High
           =3 SFR (PCA1CPH10, 0xFE);                 // PCA1 Capture 10 High
           =3 SFR (VDM0CN, 0xFF);                    // VDD Monitor Control
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Page C (CAN0) Registers
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 SFR (CAN0CFG, 0x92);                   // CAN0 Clock Configuration
           =3 SFR (CAN0STAT, 0x94);                  // Status Register Low Byte
           =3 SFR (CAN0ERRL, 0x96);                  // Error Counter Low Byte
           =3 SFR (CAN0ERRH, 0x97);                  // Error Counter High Byte
           =3 SFR (CAN0BTL, 0x9A);                   // Bit Timing Register Low Byte
           =3 SFR (CAN0BTH, 0x9B);                   // Bit Timing Register High Byte
           =3 SFR (CAN0IIDL, 0x9C);                  // Interrupt Register Low Byte
           =3 SFR (CAN0IIDH, 0x9D);                  // Interrupt Register High Byte
           =3 SFR (CAN0TST, 0x9E);                   // Test Register Low Byte
           =3 SFR (CAN0BRPE, 0xA1);                  // BRP Extension Register Low Byte
           =3 SFR (CAN0TR1L, 0xA2);                  // Transmission Request 1 Low Byte
           =3 SFR (CAN0TR1H, 0xA3);                  // Transmission Request 1 High Byte
           =3 SFR (CAN0TR2L, 0xA4);                  // Transmission Request 2 Low Byte
           =3 SFR (CAN0TR2H, 0xA5);                  // Transmission Request 2 High Byte
           =3 SFR (CAN0ND1L, 0xAA);                  // New Data 1 Low Byte
           =3 SFR (CAN0ND1H, 0xAB);                  // New Data 1 High Byte
           =3 SFR (CAN0ND2L, 0xAC);                  // New Data 2 Low Byte
           =3 SFR (CAN0ND2H, 0xAD);                  // New Data 2 High Byte
           =3 SFR (CAN0IP1L, 0xAE);                  // Interrupt Pending 1 Low Byte
           =3 SFR (CAN0IP1H, 0xAF);                  // Interrupt Pending 1 High Byte
           =3 SFR (CAN0IP2L, 0xB2);                  // Interrupt Pending 2 Low Byte
           =3 SFR (CAN0IP2H, 0xB3);                  // Interrupt Pending 2 High Byte
           =3 SFR (CAN0MV1L, 0xBA);                  // Message Valid 1 Low Byte
           =3 SFR (CAN0MV1H, 0xBB);                  // Message Valid 1 High Byte
           =3 SFR (CAN0MV2L, 0xBC);                  // Message Valid 2 Low Byte
           =3 SFR (CAN0MV2H, 0xBD);                  // Message Valid 2 High Byte
           =3 SFR (CAN0IF1CRL, 0xBE);                // IF1 Command Request Low Byte
           =3 SFR (CAN0IF1CRH, 0xBF);                // IF1 Command Request High Byte
           =3 SFR (CAN0CN, 0xC0);                    // CAN Control Register Low Byte
           =3 SFR (CAN0IF1CML, 0xC2);                // IF1 Command Mask Low Byte
           =3 SFR (CAN0IF1CMH, 0xC3);                // IF1 Command Mask High Byte
           =3 SFR (CAN0IF1M1L, 0xC4);                // IF1 Mask 1 Low Byte
           =3 SFR (CAN0IF1M1H, 0xC5);                // IF1 Mask 1 High Byte
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 75  

           =3 SFR (CAN0IF1M2L, 0xC6);                // IF1 Mask 2 Low Byte
           =3 SFR (CAN0IF1M2H, 0xC7);                // IF1 Mask 2 High Byte
           =3 SFR (CAN0IF1A1L, 0xCA);                // IF1 Arbitration 1 Low Byte
           =3 SFR (CAN0IF1A1H, 0xCB);                // IF1 Arbitration 1 High Byte
           =3 SFR (CAN0IF1A2L, 0xCC);                // IF1 Arbitration 2 Low Byte
           =3 SFR (CAN0IF1A2H, 0xCD);                // IF1 Arbitration 2 High Byte
           =3 SFR (CAN0IF2MCL, 0xCE);                // IF2 Message Control Low Byte
           =3 SFR (CAN0IF2MCH, 0xCF);                // IF2 Message Control High Byte
           =3 SFR (CAN0IF1MCL, 0xD2);                // IF1 Message Control Low Byte
           =3 SFR (CAN0IF1MCH, 0xD3);                // IF1 Message Control High Byte
           =3 SFR (CAN0IF1DA1L, 0xD4);               // IF1 Data A 1 Low Byte
           =3 SFR (CAN0IF1DA1H, 0xD5);               // IF1 Data A 1 High Byte
           =3 SFR (CAN0IF1DA2L, 0xD6);               // IF1 Data A 2 Low Byte
           =3 SFR (CAN0IF1DA2H, 0xD7);               // IF1 Data A 2 High Byte
           =3 SFR (CAN0IF1DB1L, 0xDA);               // IF1 Data B 1 Low Byte
           =3 SFR (CAN0IF1DB1H, 0xDB);               // IF1 Data B 1 High Byte
           =3 SFR (CAN0IF1DB2L, 0xDC);               // IF1 Data B 2 Low Byte
           =3 SFR (CAN0IF1DB2H, 0xDD);               // IF1 Data B 2 High Byte
           =3 SFR (CAN0IF2CRL, 0xDE);                // IF2 Command Request Low Byte
           =3 SFR (CAN0IF2CRH, 0xDF);                // IF2 Command Request High Byte
           =3 SFR (CAN0IF2CML, 0xE2);                // IF2 Command Mask Low Byte
           =3 SFR (CAN0IF2CMH, 0xE3);                // IF2 Command Mask High Byte
           =3 SFR (CAN0IF2M1L, 0xEA);                // IF2 Mask 1 Low Byte
           =3 SFR (CAN0IF2M1H, 0xEB);                // IF2 Mask 1 High Byte
           =3 SFR (CAN0IF2M2L, 0xEC);                // IF2 Mask 2 Low Byte
           =3 SFR (CAN0IF2M2H, 0xED);                // IF2 Mask 2 High Byte
           =3 SFR (CAN0IF2A1L, 0xEE);                // IF2 Arbitration 1 Low Byte
           =3 SFR (CAN0IF2A1H, 0xEF);                // IF2 Arbitration 1 High Byte
           =3 SFR (CAN0IF2A2L, 0xF2);                // IF2 Arbitration 2 Low Byte
           =3 SFR (CAN0IF2A2H, 0xF3);                // IF2 Arbitration 2 High Byte
           =3 SFR (CAN0IF2DA1L, 0xF6);               // IF2 Data A 1 Low Byte
           =3 SFR (CAN0IF2DA1H, 0xF7);               // IF2 Data A 1 High Byte
           =3 SFR (CAN0IF2DA2L, 0xFA);               // IF2 Data A 2 Low Byte
           =3 SFR (CAN0IF2DA2H, 0xFB);               // IF2 Data A 2 High Byte
           =3 SFR (CAN0IF2DB1L, 0xFC);               // IF2 Data B 1 Low Byte
           =3 SFR (CAN0IF2DB1H, 0xFD);               // IF2 Data B 1 High Byte
           =3 SFR (CAN0IF2DB2L, 0xFE);               // IF2 Data B 2 Low Byte
           =3 SFR (CAN0IF2DB2H, 0xFF);               // IF2 Data B 2 High Byte
           =3 
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // 16-bit Register Definitions (might not be supported by all compilers)
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 SFR16 (DP, 0x82);                      // Data Pointer
           =3 SFR16 (TMR3RL, 0x92);                  // Timer 3 Reload
           =3 SFR16 (TMR5CAP, 0x92);                 // Timer 5 Capture
           =3 SFR16 (TMR3, 0x94);                    // Timer 3 Capture / Reload
           =3 SFR16 (TMR5, 0x94);                    // Timer 5
           =3 SFR16 (SBRL0, 0xAC);                   // UART0 Reload
           =3 SFR16 (ADC0, 0xBD);                    // ADC0 data
           =3 SFR16 (ADC0GT, 0xC3);                  // ADC0 Greater Than Window
           =3 SFR16 (ADC0LT, 0xC5);                  // ADC0 Less Than Window
           =3 SFR16 (TMR2RL, 0xCA);                  // Timer 2 Reload
           =3 SFR16 (TMR4CAP, 0xCA);                 // Timer 4 Capture
           =3 SFR16 (TMR2, 0xCC);                    // Timer 2 Capture / Reload
           =3 SFR16 (TMR4, 0xCC);                    // Timer 4
           =3 SFR16 (PCA0CP5, 0xCE);                 // PCA0 Module 5 Capture
           =3 SFR16 (PCA1CP11, 0xCE);                // PCA1 Module 11 Capture
           =3 SFR16 (PCA0CP1, 0xE9);                 // PCA0 Module 1 Capture
           =3 SFR16 (PCA1CP7, 0xE9);                 // PCA1 Module 7 Capture
           =3 SFR16 (PCA0CP2, 0xEB);                 // PCA0 Module 2 Capture
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 76  

           =3 SFR16 (PCA1CP8, 0xEB);                 // PCA1 Module 8 Capture
           =3 SFR16 (PCA0CP3, 0xED);                 // PCA0 Module 3 Capture
           =3 SFR16 (PCA1CP9, 0xED);                 // PCA1 Module 9 Capture
           =3 SFR16 (PCA0, 0xF9);                    // PCA0 Counter
           =3 SFR16 (PCA1, 0xF9);                    // PCA1 Counter
           =3 SFR16 (PCA0CP0, 0xFB);                 // PCA0 Module 0 Capture
           =3 SFR16 (PCA1CP6, 0xFB);                 // PCA1 Module 6 Capture
           =3 SFR16 (PCA0CP4, 0xFD);                 // PCA0 Module 4 Capture
           =3 SFR16 (PCA1CP10, 0xFD);                 // PCA1 Module 10 Capture
           =3 
           =3 SFR16 (CAN0ERR, 0x96);                 // Error Counter
           =3 SFR16 (CAN0BT, 0x9A);                  // Bit Timing Register
           =3 SFR16 (CAN0IID, 0x9C);                 // Interrupt Register
           =3 SFR16 (CAN0TR1, 0xA2);                 // Transmission Request 1
           =3 SFR16 (CAN0TR2, 0xA4);                 // Transmission Request 2
           =3 SFR16 (CAN0ND1, 0xAA);                 // New Data 1
           =3 SFR16 (CAN0ND2, 0xAC);                 // New Data 2
           =3 SFR16 (CAN0IP1, 0xAE);                 // Interrupt Pending 1
           =3 SFR16 (CAN0IP2, 0xB2);                 // Interrupt Pending 2
           =3 SFR16 (CAN0MV1, 0xBA);                 // Message Valid 1
           =3 SFR16 (CAN0MV2, 0xBC);                 // Message Valid 2
           =3 SFR16 (CAN0IF1CR, 0xBE);               // IF1 Command Request
           =3 SFR16 (CAN0IF1CM, 0xC2);               // IF1 Command Mask
           =3 SFR16 (CAN0IF1M1, 0xC4);               // IF1 Mask 1
           =3 SFR16 (CAN0IF1M2, 0xC6);               // IF1 Mask 2
           =3 SFR16 (CAN0IF1A1, 0xCA);               // IF1 Arbitration 1
           =3 SFR16 (CAN0IF1A2, 0xCC);               // IF1 Arbitration 2
           =3 SFR16 (CAN0IF1MC, 0xD2);               // IF1 Message Control
           =3 SFR16 (CAN0IF1DA1, 0xD4);              // IF1 Data A 1
           =3 SFR16 (CAN0IF1DA2, 0xD6);              // IF1 Data A 2
           =3 SFR16 (CAN0IF1DB1, 0xDA);              // IF1 Data B 1
           =3 SFR16 (CAN0IF1DB2, 0xDC);              // IF1 Data B 2
           =3 SFR16 (CAN0IF2CR, 0xDE);               // IF2 Command Request
           =3 SFR16 (CAN0IF2CM, 0xE2);               // IF2 Command Mask
           =3 SFR16 (CAN0IF2M1, 0xEA);               // IF2 Mask 1
           =3 SFR16 (CAN0IF2M2, 0xEC);               // IF2 Mask 2
           =3 SFR16 (CAN0IF2A1, 0xEE);               // IF2 Arbitration 1
           =3 SFR16 (CAN0IF2A2, 0xF2);               // IF2 Arbitration 2
           =3 SFR16 (CAN0IF2MC, 0xCE);               // IF2 Message Control
           =3 SFR16 (CAN0IF2DA1, 0xF6);              // IF2 Data A 1
           =3 SFR16 (CAN0IF2DA2, 0xFA);              // IF2 Data A 2
           =3 SFR16 (CAN0IF2DB1, 0xFC);              // IF2 Data B 1
           =3 SFR16 (CAN0IF2DB2, 0xFE);              // IF2 Data B 2
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // LIN0 Indirect Registers
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #define  LIN0DT1   0x00                // LIN0 Data Byte 1
           =3 #define  LIN0DT2   0x01                // LIN0 Data Byte 2
           =3 #define  LIN0DT3   0x02                // LIN0 Data Byte 3
           =3 #define  LIN0DT4   0x03                // LIN0 Data Byte 4
           =3 #define  LIN0DT5   0x04                // LIN0 Data Byte 5
           =3 #define  LIN0DT6   0x05                // LIN0 Data Byte 6
           =3 #define  LIN0DT7   0x06                // LIN0 Data Byte 7
           =3 #define  LIN0DT8   0x07                // LIN0 Data Byte 8
           =3 #define  LIN0CTRL  0x08                // LIN0 Control
           =3 #define  LIN0ST    0x09                // LIN0 Status
           =3 #define  LIN0ERR   0x0A                // LIN0 Error
           =3 #define  LIN0SIZE  0x0B                // LIN0 Message Size
           =3 #define  LIN0DIV   0x0C                // LIN0 Divider
           =3 #define  LIN0MUL   0x0D                // LIN0 Multiplier
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 77  

           =3 #define  LIN0ID    0x0E                // LIN0 Identifier
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Address Definitions for Bit-addressable Registers
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #define SFR_P0       0x80
           =3 #define SFR_TCON     0x88
           =3 #define SFR_P1       0x90
           =3 #define SFR_SCON0    0x98
           =3 #define SFR_SCON1    0x98
           =3 #define SFR_P2       0xA0
           =3 #define SFR_IE       0xA8
           =3 #define SFR_P3       0xB0
           =3 #define SFR_IP       0xB8
           =3 #define SFR_SMB0CN   0xC0
           =3 #define SFR_TMR2CN   0xC8
           =3 #define SFR_TMR4CN   0xC8
           =3 #define SFR_PSW      0xD0
           =3 #define SFR_PCA0CN   0xD8
           =3 #define SFR_PCA1CN   0xD8
           =3 #define SFR_ACC      0xE0
           =3 #define SFR_ADC0CN   0xE8
           =3 #define SFR_B        0xF0
           =3 #define SFR_SPI0CN   0xF8
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Bit Definitions
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // TCON 0x88
           =3 SBIT (TF1, SFR_TCON, 7);               // Timer 1 Overflow Flag
           =3 SBIT (TR1, SFR_TCON, 6);               // Timer 1 On/Off Control
           =3 SBIT (TF0, SFR_TCON, 5);               // Timer 0 Overflow Flag
           =3 SBIT (TR0, SFR_TCON, 4);               // Timer 0 On/Off Control
           =3 SBIT (IE1, SFR_TCON, 3);               // Ext. Interrupt 1 Edge Flag
           =3 SBIT (IT1, SFR_TCON, 2);               // Ext. Interrupt 1 Type
           =3 SBIT (IE0, SFR_TCON, 1);               // Ext. Interrupt 0 Edge Flag
           =3 SBIT (IT0, SFR_TCON, 0);               // Ext. Interrupt 0 Type
           =3 
           =3 // SCON0 0x98
           =3 SBIT (OVR0, SFR_SCON0, 7);             // UART0 Receive FIFO Overrun Flag
           =3 SBIT (PERR0, SFR_SCON0, 6);            // UART0 Parity Error Flag
           =3 SBIT (THRE0, SFR_SCON0, 5);            // UART0 Transmit Register Empty Flag
           =3 SBIT (REN0, SFR_SCON0, 4);             // UART0 RX Enable
           =3 SBIT (TBX0, SFR_SCON0, 3);             // UART0 Extra Transmission Bit
           =3 SBIT (RBX0, SFR_SCON0, 2);             // UART0 Extra Receive Bit
           =3 SBIT (TI0, SFR_SCON0, 1);              // UART0 TX Interrupt Flag
           =3 SBIT (RI0, SFR_SCON0, 0);              // UART0 RX Interrupt Flag
           =3 
           =3 // SCON1 0x98
           =3 SBIT (S1MODE, SFR_SCON1, 7);           // UART1 Mode 0
           =3                                        // Bit 6 UNUSED
           =3 SBIT (MCE1, SFR_SCON1, 5);             // UART1 Multiprocessor enable
           =3 SBIT (REN1, SFR_SCON1, 4);             // UART1 RX Enable
           =3 SBIT (TB81, SFR_SCON1, 3);             // UART1 TX Bit 8
           =3 SBIT (RB81, SFR_SCON1, 2);             // UART1 RX Bit 8
           =3 SBIT (TI1, SFR_SCON1, 1);              // UART1 TX Interrupt Flag
           =3 SBIT (RI1, SFR_SCON1, 0);              // UART1 RX Interrupt Flag
           =3 
           =3 // IE 0xA8
           =3 SBIT (EA, SFR_IE, 7);                  // Global Interrupt Enable
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 78  

           =3 SBIT (ESPI0, SFR_IE, 6);               // SPI0 Interrupt Enable
           =3 SBIT (ET2, SFR_IE, 5);                 // Timer 2 Interrupt Enable
           =3 SBIT (ES0, SFR_IE, 4);                 // UART0 Interrupt Enable
           =3 SBIT (ET1, SFR_IE, 3);                 // Timer 1 Interrupt Enable
           =3 SBIT (EX1, SFR_IE, 2);                 // External Interrupt 1 Enable
           =3 SBIT (ET0, SFR_IE, 1);                 // Timer 0 Interrupt Enable
           =3 SBIT (EX0, SFR_IE, 0);                 // External Interrupt 0 Enable
           =3 
           =3 // IP 0xB8
           =3                                        // Bit 7 unused
           =3 SBIT (PSPI0, SFR_IP, 6);               // SPI0 Interrupt Priority
           =3 SBIT (PT2, SFR_IP, 5);                 // Timer 2 Priority
           =3 SBIT (PS0, SFR_IP, 4);                 // UART0 Priority
           =3 SBIT (PS, SFR_IP, 4);                  // UART0 Priority
           =3 SBIT (PT1, SFR_IP, 3);                 // Timer 1 Priority
           =3 SBIT (PX1, SFR_IP, 2);                 // External Interrupt 1 Priority
           =3 SBIT (PT0, SFR_IP, 1);                 // Timer 0 Priority
           =3 SBIT (PX0, SFR_IP, 0);                 // External Interrupt 0 Priority
           =3 
           =3 // SMB0CN 0xC0
           =3 SBIT (MASTER, SFR_SMB0CN, 7);          // SMBus0 Master/Slave Indicator
           =3 SBIT (TXMODE, SFR_SMB0CN, 6);          // SMBus0 Transmit Mode Indicator
           =3 SBIT (STA, SFR_SMB0CN, 5);             // SMBus0 Start Flag
           =3 SBIT (STO, SFR_SMB0CN, 4);             // SMBus0 Stop Flag
           =3 SBIT (ACKRQ, SFR_SMB0CN, 3);           // SMBus0 Acknowledge Request
           =3 SBIT (ARBLOST, SFR_SMB0CN, 2);         // SMBus0 Arbitration Lost Indicator
           =3 SBIT (ACK, SFR_SMB0CN, 1);             // SMBus0 Acknowledge
           =3 SBIT (SI, SFR_SMB0CN, 0);              // SMBus0 Interrupt Flag
           =3 
           =3 // TMR2CN 0xC8
           =3 SBIT (TF2H, SFR_TMR2CN, 7);            // Timer 2 High-Byte Overflow Flag
           =3 SBIT (TF2L, SFR_TMR2CN, 6);            // Timer 2 Low-Byte  Overflow Flag
           =3 SBIT (TF2LEN, SFR_TMR2CN, 5);          // Timer 2 Low-Byte Flag Enable
           =3 SBIT (TF2CEN, SFR_TMR2CN, 4);          // Timer 2 Capture Enable
           =3 SBIT (T2SPLIT, SFR_TMR2CN, 3);         // Timer 2 Split-Mode Enable
           =3 SBIT (TR2, SFR_TMR2CN, 2);             // Timer 2 Run Enable
           =3 SBIT (T2RCLK, SFR_TMR2CN, 1);          // Timer 2 Xclk/Rclk Select
           =3 SBIT (T2XCLK, SFR_TMR2CN, 0);          // Timer 2 Clk/8 Clock Source
           =3 
           =3 // TMR4CN 0xC8
           =3 SBIT (TF4, SFR_TMR4CN, 7);             // Timer 4 Overflow/Underflow Flag
           =3 SBIT (EXF4, SFR_TMR4CN, 6);            // Timer 4 External Flag
           =3                                        // Bit 5 unused
           =3                                        // Bit 4 unused
           =3 SBIT (EXE4, SFR_TMR4CN, 3);            // Timer 4 External Enable
           =3 SBIT (TR4, SFR_TMR4CN, 2);             // Timer 4 Run Enable
           =3 SBIT (CT4, SFR_TMR4CN, 1);             // Timer 4 Counter/Timer Select
           =3 SBIT (CPRL4, SFR_TMR4CN, 0);           // Timer 4 Capture/Reload Select
           =3 
           =3 // PSW 0xD0
           =3 SBIT (CY, SFR_PSW, 7);                 // Carry Flag
           =3 SBIT (AC, SFR_PSW, 6);                 // Auxiliary Carry Flag
           =3 SBIT (F0, SFR_PSW, 5);                 // User Flag 0
           =3 SBIT (RS1, SFR_PSW, 4);                // Register Bank Select 1
           =3 SBIT (RS0, SFR_PSW, 3);                // Register Bank Select 0
           =3 SBIT (OV, SFR_PSW, 2);                 // Overflow Flag
           =3 SBIT (F1, SFR_PSW, 1);                 // User Flag 1
           =3 SBIT (P, SFR_PSW, 0);                  // Accumulator Parity Flag
           =3 
           =3 // PCA0CN 0xD8
           =3 SBIT (CF, SFR_PCA0CN, 7);              // PCA0 Counter Overflow Flag
           =3 SBIT (CR, SFR_PCA0CN, 6);              // PCA0 Counter Run Control Bit
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 79  

           =3 SBIT (CCF5, SFR_PCA0CN, 5);            // PCA0 Module 5 Interrupt Flag
           =3 SBIT (CCF4, SFR_PCA0CN, 4);            // PCA0 Module 4 Interrupt Flag
           =3 SBIT (CCF3, SFR_PCA0CN, 3);            // PCA0 Module 3 Interrupt Flag
           =3 SBIT (CCF2, SFR_PCA0CN, 2);            // PCA0 Module 2 Interrupt Flag
           =3 SBIT (CCF1, SFR_PCA0CN, 1);            // PCA0 Module 1 Interrupt Flag
           =3 SBIT (CCF0, SFR_PCA0CN, 0);            // PCA0 Module 0 Interrupt Flag
           =3 
           =3 // PCA1CN 0xD8
           =3 SBIT (CF1, SFR_PCA1CN, 7);             // PCA1 Counter Overflow Flag
           =3 SBIT (CR1, SFR_PCA1CN, 6);             // PCA1 Counter Run Control Bit
           =3 SBIT (CCF11, SFR_PCA1CN, 5);           // PCA1 Module 11 Interrupt Flag
           =3 SBIT (CCF10, SFR_PCA1CN, 4);           // PCA1 Module 10 Interrupt Flag
           =3 SBIT (CCF9, SFR_PCA1CN, 3);            // PCA1 Module 9 Interrupt Flag
           =3 SBIT (CCF8, SFR_PCA1CN, 2);            // PCA1 Module 8 Interrupt Flag
           =3 SBIT (CCF7, SFR_PCA1CN, 1);            // PCA1 Module 7 Interrupt Flag
           =3 SBIT (CCF6, SFR_PCA1CN, 0);            // PCA1 Module 6 Interrupt Flag
           =3 
           =3 // ADC0CN 0xE8
           =3 SBIT (AD0EN, SFR_ADC0CN, 7);           // ADC0 Enable
           =3 SBIT (BURSTEN, SFR_ADC0CN, 6);         // ADC0 Burst Enable
           =3 SBIT (AD0INT, SFR_ADC0CN, 5);          // ADC0 EOC Interrupt Flag
           =3 SBIT (AD0BUSY, SFR_ADC0CN, 4);         // ADC0 Busy Flag
           =3 SBIT (AD0WINT, SFR_ADC0CN, 3);         // ADC0 Window Compare Interrupt Flag
           =3 SBIT (AD0LJST, SFR_ADC0CN, 2);         // ADC0 Left Justified
           =3 SBIT (AD0CM1, SFR_ADC0CN, 1);          // ADC0 Start Of Conversion Mode Bit 1
           =3 SBIT (AD0CM0, SFR_ADC0CN, 0);          // ADC0 Start Of Conversion Mode Bit 0
           =3 
           =3 // SPI0CN 0xF8
           =3 SBIT (SPIF, SFR_SPI0CN, 7);            // SPI0 Interrupt Flag
           =3 SBIT (WCOL, SFR_SPI0CN, 6);            // SPI0 Write Collision Flag
           =3 SBIT (MODF, SFR_SPI0CN, 5);            // SPI0 Mode Fault Flag
           =3 SBIT (RXOVRN, SFR_SPI0CN, 4);          // SPI0 RX Overrun Flag
           =3 SBIT (NSSMD1, SFR_SPI0CN, 3);          // SPI0 Slave Select Mode 1
           =3 SBIT (NSSMD0, SFR_SPI0CN, 2);          // SPI0 Slave Select Mode 0
           =3 SBIT (TXBMT, SFR_SPI0CN, 1);           // SPI0 TX Buffer Empty Flag
           =3 SBIT (SPIEN, SFR_SPI0CN, 0);           // SPI0 Enable
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Interrupt Priorities
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #define INTERRUPT_INT0             0   // External Interrupt 0
           =3 #define INTERRUPT_TIMER0           1   // Timer 0 Overflow
           =3 #define INTERRUPT_INT1             2   // External Interrupt 1
           =3 #define INTERRUPT_TIMER1           3   // Timer 1 Overflow
           =3 #define INTERRUPT_UART0            4   // UART0
           =3 #define INTERRUPT_TIMER2           5   // Timer 2 Overflow
           =3 #define INTERRUPT_SPI0             6   // SPI0
           =3 #define INTERRUPT_SMBUS0           7   // SMBus0 Interface
           =3 #define INTERRUPT_ADC0_WINDOW      8   // ADC0 Window Comparison
           =3 #define INTERRUPT_ADC0_EOC         9   // ADC0 End Of Conversion
           =3 #define INTERRUPT_PCA0            10   // PCA0 Peripheral
           =3 #define INTERRUPT_COMPARATOR0     11   // Comparator 0 Comparison
           =3 #define INTERRUPT_COMPARATOR1     12   // Comparator 1 Comparison
           =3 #define INTERRUPT_TIMER3          13   // Timer 3 Overflow
           =3 #define INTERRUPT_LIN0            14   // LIN Bus Interrupt
           =3 #define INTERRUPT_VREG            15   // Voltage Regulator
           =3 #define INTERRUPT_CAN0            16   // CAN Bus Interrupt
           =3 #define INTERRUPT_PORT_MATCH      17   // Port Match
           =3 #define INTERRUPT_UART1           18   // UART1
           =3 #define INTERRUPT_PCA1            19   // PCA1 Peripheral
           =3 #define INTERRUPT_COMPARATOR2     20   // Comparator 2 Comparison
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 80  

           =3 #define INTERRUPT_TIMER4          21   // Timer 4 Overflow
           =3 #define INTERRUPT_TIMER5          22   // Timer 5 Overflow
           =3 
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // SFR Page Definitions
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #define  CONFIG_PAGE       0x0F        // System and Port Configuration Page
           =3 #define  ACTIVE_PAGE       0x00        // Active Use Page
           =3 #define  ACTIVE2_PAGE      0x10        // Active Use Page 2
           =3 #define  CAN0_PAGE         0x0C        // CAN0 Registers
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // SDCC PDATA External Memory Paging Support
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #if defined SDCC
           =3 
           =3 SFR(_XPAGE, 0xAA); // Point to the EMI0CN register
           =3 
           =3 #endif
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Header File PreProcessor Directive
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #endif                                 // #define C8051F580_DEFS_H
 607      =3  
 608      =3  //-----------------------------------------------------------------------------
 609      =3  // End Of File
 610      =3  //-----------------------------------------------------------------------------
   9      =2  
  10      =2  /* ----- Global Define -------------------------------*/
  11      =2  //DTC INFO
  12      =2  #define DTC_MCU_WT_ERR                          0x00U
  13      =2  #define DTC_MCU_MC_ERR                          0x01U
  14      =2  #define DTC_SENSOR_FV_ERR                       0x02U
  15      =2  #define DTC_SENSOR_FC_ERR                       0x03U
  16      =2  #define DTC_SENSOR_ISPSTAT_ERR          0x04U
  17      =2  #define DTC_SENSOR_COMM_ERR                     0x05U
  18      =2  #define DTC_SENOSR_INIT_ERR                     0x06U
  19      =2  #define DTC_VIDEO_OUT_CUT_ERR           0x07U
  20      =2  #define DTC_VIDEO_OVER_VOL_ERR          0x08U
  21      =2  #define DTC_CODE_COUNT                          0x09U
  22      =2  
  23      =2  #define DTC_CODE_INTERNAL_ERROR         0x00U
  24      =2  #define DTC_CODE_SENSOR_ERROR           0x01U
  25      =2  #define DTC_CODE_OUTPUT_ERROR           0x02U
  26      =2  
  27      =2  
  28      =2  #define DTC_MCU_WD_ERROR                        Record_DTC_Error(DTC_MCU_WT_ERR)
  29      =2  #define DTC_MCU_WD_CLEAR                        Record_DTC_Clear(DTC_MCU_WT_ERR)
  30      =2  #define DTC_MCU_MC_ERROR                        Record_DTC_Error(DTC_MCU_MC_ERR)
  31      =2  #define DTC_MCU_MC_CLEAR                        Record_DTC_Clear(DTC_MCU_MC_ERR)
  32      =2  #define DTC_ISP_FV_ERROR                        Record_DTC_Error(DTC_SENSOR_FV_ERR)
  33      =2  #define DTC_ISP_FV_CLEAR                        Record_DTC_Clear(DTC_SENSOR_FV_ERR)
  34      =2  #define DTC_ISP_FC_ERROR                        Record_DTC_Error(DTC_SENSOR_FC_ERR)
  35      =2  #define DTC_ISP_FC_CLEAR                        Record_DTC_Clear(DTC_SENSOR_FC_ERR)
  36      =2  #define DTC_ISP_IS_ERROR                        Record_DTC_Error(DTC_SENSOR_ISPSTAT_ERR)
  37      =2  #define DTC_ISP_IS_CLEAR                        Record_DTC_Clear(DTC_SENSOR_ISPSTAT_ERR)
  38      =2  #define DTC_ISP_CM_ERROR                        Record_DTC_Error(DTC_SENSOR_COMM_ERR)
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 81  

  39      =2  #define DTC_ISP_CM_CLEAR                        Record_DTC_Clear(DTC_SENSOR_COMM_ERR)
  40      =2  #define DTC_ISP_IT_ERROR                        Record_DTC_Error(DTC_SENOSR_INIT_ERR)
  41      =2  #define DTC_ISP_IT_CLEAR                        Record_DTC_Clear(DTC_SENOSR_INIT_ERR)
  42      =2  #define DTC_VID_OC_ERROR                        Record_DTC_Error(DTC_VIDEO_OUT_CUT_ERR)
  43      =2  #define DTC_VID_OC_CLEAR                        Record_DTC_Clear(DTC_VIDEO_OUT_CUT_ERR)
  44      =2  #define DTC_VID_VO_ERROR                        Record_DTC_Error(DTC_VIDEO_OVER_VOL_ERR)
  45      =2  #define DTC_VID_VO_CLEAR                        Record_DTC_Clear(DTC_VIDEO_OVER_VOL_ERR)
  46      =2          
  47      =2  
  48      =2  #define DTC_CURRENT_ERROR                       0x09U
  49      =2  #define DTC_CONFIRM_ERROR                       0x08U
  50      =2  #define DTC_CLEAR                                       0xFFU
  51      =2  
  52      =2  //SYSTEM INFO
  53      =2  #define SYS_HMC_SPEC                            0x02U
  54      =2  #define SYS_HMC_SPEC_L                          0x03U
  55      =2  
  56      =2  #define SYS_PART_NUMBER                         0x87U
  57      =2  #define SYS_PART_NUMBER_L                       0x00U
  58      =2  #define SYS_MANU_DATE                           0x8BU
  59      =2  #define SYS_MANU_DATE_L                         (U8)SYS_PART_NUMBER_L+0x0aU
  60      =2  #define SYS_HW_VERSION                          0x93U
  61      =2  #define SYS_HW_VERSION_L                        (U8)SYS_MANU_DATE_L + 0x08U
  62      =2  #define SYS_SW_VERSION                          0x95U
  63      =2  #define SYS_SW_VERSION_L                        (U8)SYS_HW_VERSION_L + 0x03U
  64      =2  #define SYS_CAN_VERSION                         0x00U
  65      =2  #define SYS_CAN_VERSION_L                       (U8)SYS_SW_VERSION_L + 0x03U
  66      =2  #define SYS_CODE_COUNT                          0x07U
  67      =2  #define SYS_CODE_SIZE                           0x25U
  68      =2  #define SYS_WRITE_CODE_SIZE                     0x27U
  69      =2  //ROUTINE CONTROL 
  70      =2  
  71      =2  #define RTN_CTRL_ERASE_MEMORY           0xFF00U
  72      =2  #define RTN_CTRL_CHECK_PRG_DEPEND       0xFF01U
  73      =2  #define RTN_CTRL_SENSOR_RESET           0xF1F0U
  74      =2  #define RTN_CTRL_GUIDE_ONOFF            0xF1F1U
  75      =2  #define RTN_CTRL_WARNING_ONOFF          0xF1F2U
  76      =2  
  77      =2  #define RTN_CTRL_DEFAULT                        0x00U
  78      =2  #define RTN_CTRL_FIMR_UPDATE            0x01U //only RTN_CTRL_ERASE_MEMORY
  79      =2  #define RTN_CTRL_BINARY_UPDATE          0x02U //only RTN_CTRL_ERASE_MEMORY 
  80      =2  
  81      =2  #define HMC_SPEC_OPTIC_X_HIGH_PID                        4U
  82      =2  #define HMC_SPEC_OPTIC_X_LOW_PID                         5U
  83      =2  #define HMC_SPEC_OPTIC_Y_HIGH_PID                        6U
  84      =2  #define HMC_SPEC_OPTIC_Y_LOW_PID                         7U
  85      =2  #define HMC_SPEC_COUNTRY_CFG_PID                         8U
  86      =2  #define HMC_SPEC_TEMPERATURE_PID                         9U
  87      =2  #define HMC_SPEC_SAS_ANGLE_HIGH_PID                     10U
  88      =2  #define HMC_SPEC_SAS_ANGLE_LOW_PID                      11U
  89      =2  #define HMC_SPEC_DTC_CURRENT_HIGH_PID           12U
  90      =2  #define HMC_SPEC_DTC_CURRENT_LOW_PID            13U
  91      =2  #define HMC_SPEC_DTC_CONFIRM_HIGH_PID           14U
  92      =2  #define HMC_SPEC_DTC_CONFIRM_LOW_PID            15U
  93      =2  #define HMC_SPEC_RELATIVE_OPTIC_X_PID           16U
  94      =2  #define HMC_SPEC_RELATIVE_OPTIC_Y_PID           17U
  95      =2  #define HMC_SPEC_TOTAL_COUNT                            18U
  96      =2  
  97      =2  #define OPTIC_X_HIGH_PID_1                       0x80U
  98      =2  #define OPTIC_X_LOW_PID_2                        0x40U
  99      =2  #define OPTIC_Y_HIGH_PID_3                       0x20U
 100      =2  #define OPTIC_Y_LOW_PID_4                        0x10U
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 82  

 101      =2  #define COUNTRY_CFG_PID_5                        0x08U
 102      =2  #define TEMPERATURE_PID_6                        0x04U
 103      =2  #define SAS_ANGLE_HIGH_PID_7             0x02U
 104      =2  #define SAS_ANGLE_LOW_PID_8                      0x01U
 105      =2  #define DTC_CURRENT_HIGH_PID_9           0x80U
 106      =2  #define DTC_CURRENT_LOW_PID_A            0x40U
 107      =2  #define DTC_CONFIRM_HIGH_PID_B           0x20U
 108      =2  #define DTC_CONFIRM_LOW_PID_C            0x10U
 109      =2  
 110      =2  #define USE_CASE_1BYTE                           0xFFU  
 111      =2  #define USE_CASE_2BYTE                           0xFCU
 112      =2  #define USE_CASE_3BYTE                           0x00U
 113      =2  #define USE_CASE_4BYTE                           0x00U
 114      =2  
 115      =2  #define SAS_CLEAR                                        0x00U
 116      =2  #define SAS_ON                                           0x01U
 117      =2  #define SAS_PRE_ON                                       0x02U
 118      =2  
 119      =2  #define OPTIC_SETTING                           0x00U
 120      =2  #define ERASE_ONESPEC                           0x01U
 121      =2  #define ERASE_FLASH_ALL                         0x02U
 122      =2  
 123      =2  #define CALIBRATION_MODE_START          0x00U
 124      =2  #define CALIBRATION_MODE_STOP           0x01U
 125      =2  #define CALIBRATION_MOVE_DEFAULT        0x02U
 126      =2  #define CALIBRATION_MOVE_LEFT           0x03U
 127      =2  #define CALIBRATION_MOVE_RIGHT          0x04U
 128      =2  #define CALIBRATION_MOVE_UP                     0x05U
 129      =2  #define CALIBRATION_MOVE_DOWN           0x06U
 130      =2  
 131      =2  //Calibration mode
 132      =2  #define DIAG_CALIBRATION_MODE_ACTIVE(flag)      ((CalibrationMode_OnOff) = (flag))
 133      =2  #define DIAG_CALIBRATION_MODE_STATE                     (CalibrationMode_OnOff)
 134      =2  
 135      =2  #define DIAG_OPTIC_OFFSET_SET_ACTIVE(flag)      ((OpticOffset_Set) = (flag))
 136      =2  #define DIAG_OPTIC_OFFSET_SET_STATE                     (OpticOffset_Set)
 137      =2  
 138      =2  #define OPTIC_X_LIMIT_PLUS                      0x18U
 139      =2  #define OPTIC_X_LIMIT_MINUS                     0xE8U
 140      =2  #define OPTIC_Y_LIMIT_PLUS                      0x20U
 141      =2  #define OPTIC_Y_LIMIT_MINUS                     0xE0U
 142      =2  
 143      =2  #define IGN_CLEAR                                        0x00U
 144      =2  #define IGN_ON                                           0x01U
 145      =2  #define IGN_PRE_ON                                       0x02U
 146      =2  /*----------------------------------------------------*/
 147      =2  
 148      =2  /* ----- Function ------------------------------------*/
 149      =2  void Reset_Diag(void);
 150      =2  void Init_DiagTask(void);
 151      =2  void Operate_DiagTask(void);
 152      =2  
 153      =2  void Diag_Ecu_Reset(void);
 154      =2  void Diag_Clear_DTC(void);
 155      =2  U8   Diag_Read_Dtc(U8 index);
 156      =2  void Diag_DTC_Error_WT(void);
 157      =2  void Diag_Sensor_Reset(void);
 158      =2  void Diag_Guid_OnOff(U8 OnOff);
 159      =2  
 160      =2  
 161      =2  void Clear_DTC_Struct(void);
 162      =2  void Clear_DTC_Status(void);
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 83  

 163      =2  void Record_DTC_Error(U8 ID);
 164      =2  void Record_DTC_Clear(U8 ID);
 165      =2  void Diag_Read_Sys(U8 ID, U8 *Buf,U8 Length);
 166      =2  void Diag_Write_Sys(U8 *Write_Buf,U8 Length);
 167      =2  
 168      =2  void Firmware_Update(void);
 169      =2  
 170      =2  void Diag_Write_Transfer_Data(U8 *Buf);
 171      =2  void TGT_Set_Addr (U8 *Write_Addr);
 172      =2  void    Diag_DTC_Set_On(void);
 173      =2  void    Diag_DTC_Set_Off(void);
 174      =2  void Flash_DTC_Write(void);
 175      =2  void Flash_DTC_Read(void);
 176      =2  void Diag_Exit_Update(void);
 177      =2  U16   Diag_Get_Time(void);
 178      =2  void SYS_Flash_Read(U8 ID,U8 *Read_Buf,U8 Length);
 179      =2  void Diag_Read_Address(U8 *Read_Buf, U32 DataAddr, U16 DataLen);
 180      =2  void Diag_Extra_Data_Process(U8 *Write_Buf);
 181      =2  void Diag_Eeprom_Update(void);
 182      =2  void Diag_Calibration_Mode_start(void);
 183      =2  void Diag_Calibration_Mode(U8 Ctrl_Para);
 184      =2  /*----------------------------------------------------*/
 185      =2  
 186      =2  /* ----- Extern Function -----------------------------*/
 187      =2  extern SEG_XDATA volatile tMsg_CAN_Rx_Data_s tCAN_Rx_Msg[USE_CAN_COUNT];
 188      =2  extern SEG_XDATA volatile U8 CalibrationMode_OnOff;
 189      =2  extern SEG_XDATA volatile U8 OpticOffset_Set;
 190      =2  /*----------------------------------------------------*/
 191      =2  
 192      =2  /* ----- Global Value --------------------------------*/
 193      =2  typedef struct {
 194      =2          U8 Status;
 195      =2          U8 Count;
 196      =2  } tMsg_DTC_Type;
 197      =2  
 198      =2  
 199      =2  typedef struct {
 200      =2          tMsg_DTC_Type tDTC_Type[DTC_CODE_COUNT];
 201      =2          U8 DTC_Clear_Count[3U];
 202      =2          U8 DTC_State[3U];
 203      =2          U8 Checksum;
 204      =2  } tMsg_Ext_DTC_Type;
 205      =2  typedef struct {
 206      =2          U8 update_set;
 207      =2          U8 write_count;
 208      =2          U8 erase_set;
 209      =2          U32 total_write_cnt;
 210      =2          U32 write_cnt;
 211      =2          U32 size;       
 212      =2  } tMsg_Update;
 213      =2  extern SEG_XDATA tMsg_Ext_DTC_Type ga_Ext_tDTC_Type_Msg;
 214      =2  #endif
 215      =2  /*----------------------------------------------------*/
 216      =2  
 217      =2  
 218      =2  
 219      =2  
  21      =1  #include "mgr_comm.h"
   1      =2  #ifndef MGR_COMM_H
           =2 #define MGR_COMM_H
           =2 
           =2 #include "compiler_defs.h"
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 84  

           =2 #include "C8051F580_defs.h"
           =2 
           =2 /* ----- Global Define -------------------------------*/
           =2 /*
           =2 #define TW8836          0x00U
           =2 #define DESERIALIZE     0x01U
           =2 #define SERIALIZE       0x02U
           =2 */
           =2 #define  TW8836_SLAVE_ADDRESS   (U8)0x8A
           =2 #define  TW8836_ID_ADRESS           (U8)0x00
           =2 #define  TW8836_ID                              (U16)0x0036
           =2 
           =2 #define  INIT                           0x00U           // (MR) data byte received
           =2 #define  RX                                     0x01U           // (MR) data byte received
           =2 #define  TX                                     0x02U           // (MR) data byte received
           =2 
           =2 #define USE_MDPS11                              0x00U
           =2 #define USE_LANGUAGEINFO                0x01U
           =2 #define USE_HUTYPE                              0x02U
           =2 #define USE_GATEWAY                             0x03U
           =2 #define USE_NAVIONOFF                   0x04U
           =2 #define USE_G_SEL_DISP                  0x05U
           =2 #define USE_IGN_SW                              0x06U
           =2 #define USE_RVM_CAMERAOFF               0x07U
           =2 #define FCZC_RVM_SW                             0x08U
           =2 #define USE_4WDERR                              0x09U
           =2 #define USE_ENGVOL                              0x0AU
           =2 #define USE_CAN_COUNT                   0x0BU           
           =2 
           =2 #define TYPE_2WD                                0x00U
           =2 #define TYPE_4WD                                0x01U
           =2 
           =2 #define TYPE_ENGVOL20                   0x14U
           =2 #define TYPE_ENGVOL22                   0x16U
           =2 #define TYPE_ENGVOL33                   0x21U
           =2 /*----------------------------------------------------*/
           =2 
           =2 /* ----- Function ------------------------------------*/
           =2 void Init_CommTask(void);
           =2 void Operate_CommTask(void);
           =2 void Rx_Data_Process(void);
           =2 //void Comm_I2C_Tx_Data(void);
           =2 void Comm_I2C_Tx(U8 Slave_Addr,U8 Length,U16 Addr, U16 TData,U16 RData );
           =2 U16   Comm_I2C_Rx(U8 Slave_Addr,U8 Length,U16 Addr, U16 TData,U16 RData );
           =2 void Clear_I2C_Tx_Data(void);
           =2 void Clear_CAN_Tx_Data(void);
           =2 void Clear_Can_Data(void);
           =2 void Clear_Sas_Data(void);
           =2 
           =2 void Comm_RearView_Data(void);
           =2 void Comm_Tuning_Value_Type(U8 Type4WdErr, U8 TypeEngVol);
           =2 U8 Comm_Sas_Data(U8 *pa_Data);
           =2 U8 Comm_Hutype_Data(U8 *pa_Data);
           =2 U8 Comm_Language_Data(U8 *pa_Data);
           =2 U8 Comm_G_Sel_Disp_Data(U8 *Data);
           =2 U8 Comm_IGN_Sw_Data(U8 *Data);
           =2 U8 Comm_RVM_CameraOff_Data(U8 *Data);
           =2 U8 Comm_RVM_SW_Data(U8 *Data);
           =2 U8 Comm_ENG_Vol_Data(U8 *pa_Data);
           =2 U8 Comm_4WD_Err_Data(U8 *pa_Data);
           =2 void Comm_Tx_RVM_View(U8 sigData);
           =2 void Comm_Tx_RVM_SW_IND(U8 sigData);
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 85  

           =2 
           =2 void Flash_OneSpec_Write(void);
           =2 void Flash_OneSpec_Read(void);
           =2 void Comm_Error_Check(void);
           =2 /*----------------------------------------------------*/
           =2 
           =2 /* ----- Extern Function -----------------------------*/
           =2 /*----------------------------------------------------*/
           =2 
           =2 /* ----- Global Value --------------------------------*/
           =2 
           =2 typedef struct {
           =2         U8  Slave;
           =2         U8  Length;
           =2         U8  TRX_Flag;
           =2         U16 Addr;
           =2         U16 TxData;
           =2         U16 RxData;
           =2 }tMsg_I2C_Tx_Data_s;
           =2 
           =2 typedef struct {
           =2         U8  Slave;
           =2         U8  Length;
           =2         U8  TRX_Flag;
           =2         U16 Addr;
           =2         U16 TxData;
           =2         U16 RxData;
           =2 }tMsg_CAN_Tx_Data_s;
           =2 
           =2 typedef struct {
           =2         U8 Is_Change;
           =2         U8 Change_Count;
           =2         U8 Time_Out;
           =2         U8 Cur_Data;
           =2         U8 Mid_Data;
           =2         U8 Pre_Data;
           =2         U16 Chatter_Time;
           =2 }tMsg_CAN_Rx_Data_s;
           =2 
           =2 typedef struct {
           =2         U8  Is_Change;
           =2         U8  Pre_Sign;
           =2         U8  Angle;
           =2         U8  Angle_Pre_Sign;
           =2         U8  Time_Out;
           =2         U16 Pre_Data;
           =2         U8      Tuning_Type;
           =2 }tMsg_CAN_SAS_Data_s;
           =2 
           =2 typedef struct {
           =2         U8  Is_Change;
           =2         U8  Pre_Sign;
           =2         U8  Angle;
           =2         U16 Pre_Data;
           =2 }tMsg_CAN_State_s;
           =2 
           =2 
           =2 /*
           =2 struct tCAN_Tx_Data_s {
           =2         U8 Flag;
           =2         U8 Dest;
           =2         U8 Length;
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 86  

           =2         U8 *TxData;
           =2 }
           =2 
           =2 struct tCAN_Rx_Data_s {
           =2         U8 Flag;
           =2         U8 Src;
           =2         U8 Length;
           =2         U8 RxData;
           =2 }
           =2 */
           =2 /*----------------------------------------------------*/
           =2 
           =2 extern SEG_XDATA volatile tMsg_CAN_SAS_Data_s tCAN_Rx_SAS_Msg;
           =2 #endif
 143      =2  
  22      =1  //-----------------------------------------------------------------------------
  23      =1  // Open Header #define
  24      =1  //-----------------------------------------------------------------------------
  25      =1  
  26      =1  
  27      =1  
  28      =1  //-----------------------------------------------------------------------------
  29      =1  // Structures, Unions, Enumerations, and Type Definitions
  30      =1  //-----------------------------------------------------------------------------
  31      =1  //BANK1
  32      =1  //#define DTCCODE_ADDRESS                               0xFC00U //0xF800U
  33      =1  //#define ONESPEC_ADDRESS                               0xFD00U //0xFA00U
  34      =1  //#define SYSINFO_ADDRESS                               0xFE00U //0xFC00U
  35      =1  //#define OPTIC_ADDRESS                                 0xFF00U //0xFE00U
  36      =1  //BANK2
  37      =1  #define DTCCODE_ADDRESS                                 0xF800U
  38      =1  #define ONESPEC_ADDRESS                                 0xFA00U
  39      =1  #define SYSINFO_ADDRESS                                 0xFC00U
  40      =1  #define OPTIC_ADDRESS                                   0xFE00U
  41      =1  
  42      =1  #define PAGE_SIZE                                               0x100
  43      =1  
  44      =1  typedef U16 FLADDR;
  45      =1  
  46      =1  //-----------------------------------------------------------------------------
  47      =1  // Global Constants
  48      =1  //-----------------------------------------------------------------------------
  49      =1  
  50      =1  #ifndef FLASH_PAGESIZE
  51      =1  #define FLASH_PAGESIZE (512)
  52      =1  #endif
  53      =1  
  54      =1  #ifndef FLASH_TEMP
  55      =1  #define FLASH_TEMP 0x7800L             // For 32K Flash devices
  56      =1  //#define FLASH_TEMP 0x3C00L           // For 16K Flash devices
  57      =1  #endif
  58      =1  
  59      =1  #ifndef FLASH_LAST
  60      =1  #define FLASH_LAST 0x7A00L             // For 32K Flash devices
  61      =1  //#define FLASH_LAST 0x3E00L           // For 16K Flash devices
  62      =1  #endif
  63      =1  
  64      =1  //-----------------------------------------------------------------------------
  65      =1  // Exported Function Prototypes
  66      =1  //-----------------------------------------------------------------------------
  67      =1  
  68      =1  // FLASH read/write/erase routines
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 87  

  69      =1  extern volatile U8 FLKEY1;
  70      =1  extern volatile U8 FLKEY2;
  71      =1  
  72      =1  #define FLASH_ByteWriteWithKey(addr, byte, bank) FLASH_ByteWrite(addr, byte, bank, FLKEY1, FLKEY2);
  73      =1  #define FLASH_PageEraseWithKey(addr, bank) FLASH_PageErase(addr, bank, FLKEY1, FLKEY2);
  74      =1  // FLASH update/copy routines
  75      =1  void FLASH_Update (FLADDR dest, U8 *src, U16 numbytes);
  76      =1  void FLASH_Copy (FLADDR dest, FLADDR src, U16 numbytes);
  77      =1  
  78      =1  // FLASH test routines
  79      =1  void F560_FLASH_Fill (FLADDR addr, U16 length, U8 fill);
  80      =1  //-----------------------------------------------------------------------------
  81      =1  // Close Header #define
  82      =1  //-----------------------------------------------------------------------------
  83      =1  void Mem_Flash_DTC_Read(tMsg_DTC_Type *dtc_type);
  84      =1  
  85      =1  U8 FLASH_ByteWrite (FLADDR addr, U8 byte, U8 bank, U8 flkey1, U8 flkey2);
  86      =1  U8  FLASH_ByteRead  (FLADDR addr, U8 bank);
  87      =1  U8 FLASH_PageErase (FLADDR addr,U8 bank, U8 flkey1, U8 flkey2);
  88      =1  void FLASH_Write_Buf (FLADDR dest, U8 *src, U16 numbytes,U8 bank);
  89      =1  void FLASH_Read_Buf (U8 *dest, FLADDR src, U16 numbytes,U8 bank);
  90      =1  void FLASH_Erase_Buf (FLADDR dest,U8 bank);
  91      =1  
  92      =1  #endif    // _F560_FLASHPRIMITIVES_H_
  93      =1  
  94      =1  //-----------------------------------------------------------------------------
  95      =1  // End Of File
  96      =1  //-----------------------------------------------------------------------------
   6          #include "drv_timer.h"
   1      =1  #ifndef DRV_TIMER_H
   2      =1  #define DRV_TIMER_H
   3      =1  
   4      =1  /* ----- Global Define -------------------------------*/
   5      =1  
   6      =1  #define TID_FRAME_VALIDE                        0x01U
   7      =1  #define TID_FRAME_COUNT                         0x02U
   8      =1  #define TID_OVERLAY_GUIDELINE           0x03U
   9      =1  #define TID_SENSOR_IDLE_PERIOD          0x04U
  10      =1  #define TID_I2C_COMM_CHECK                      0x05U
  11      =1  #define TID_VCAN                                        0x06U
  12      =1  #define TID_DTC_WRITE                   0x07U
  13      =1  #define TID_DIAG_ECU_RESET                      0x08U
  14      =1  #define TID_FIRME_UPDATE                        0x09U
  15      =1  #define TID_SENSOR_RESET                        0x0AU
  16      =1  #define TID_CHECKSTATUS_LOOP            0x0BU
  17      =1  #define TID_ADC_CHANGE_TIMER            0x0CU
  18      =1  #define TID_I2C_BUSY_CHECK                      0x0DU
  19      =1  #define TID_DOORBELL_CHECK                      0x0EU
  20      =1  #define TID_GEAR_CHATTERING                     0x0FU
  21      =1  #define TID_TEMP_TIMEOUT                        0x10U
  22      =1  #define TID_COUNT                                       0x11U
  23      =1  
  24      =1  /*----------TIMER DELAY-------------*/
  25      =1  #define DT_FRAME_VALIDE                         100U
  26      =1  #define DT_FRAME_COUNT                          100U
  27      =1  #define DT_VCAN                                          10U
  28      =1  #define DT_OVERLAY_GUIDELINE         50U
  29      =1  #define DT_DTC_WRITE                    100U
  30      =1  #define DT_DIAG_ECU_RESET                   100U
  31      =1  #define DT_FIRME_UPDATE                          30U
  32      =1  #define DT_SENSOR_RESET                         500U
  33      =1  #define DT_SENSOR_IDLE_PERIOD           300U
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 88  

  34      =1  #define DT_CHECKSTATUS_LOOP                      30U
  35      =1  #define DT_ADC_CHANGE_TIMER                  10U
  36      =1  #define DT_I2C_COMM_CHECK                   100U
  37      =1  #define DT_I2C_BUSY_CHECK                        10U
  38      =1  #define DT_DOORBELL_CHECK                        10U
  39      =1  #define DT_GEAR_CHATTERING                       50U
  40      =1  #define DT_TEMP_TIMEOUT                         100U
  41      =1  /*----------------------------------------------------*/
  42      =1  typedef struct {
  43      =1          U8      Set;
  44      =1          U32 Delay_Time;
  45      =1          U32 Cur_Time;
  46      =1          U32 End_Time;
  47      =1  }tMsg_Time_s;
  48      =1  
  49      =1  typedef struct {
  50      =1          U32 Tick_1ms;
  51      =1          U32     Limit;
  52      =1          U8      Over_Set;
  53      =1  }tMsg_Global_Tick;
  54      =1  
  55      =1  /* ----- Function ------------------------------------*/
  56      =1  void Timer0_Init(void);
  57      =1  void Timer1_Init(void);
  58      =1  #if defined(TIMER2)
  59      =1  void Timer2_Init(void);
  60      =1  #endif
  61      =1  void Timer3_Init(void);
  62      =1  void Timer4_Init(void);
  63      =1  void Timer5_Init(void);
  64      =1  void TIMER1__Init (void);
  65      =1  void Wait_ms (U16 ms);
  66      =1  void Global_Timer_Init(void);
  67      =1  void Delay_Time_Set(U8 ID, U16 Delay_Time);
  68      =1  U8   Delay_Time_Get(U8 ID);
  69      =1  void Delay_Time_Expire(U8 ID);
  70      =1  U16 Get_Time(void);
  71      =1  /*----------------------------------------------------*/
  72      =1  
  73      =1  /* ----- Extern Function -----------------------------*/
  74      =1  extern SEG_XDATA tMsg_Global_Tick g_Global_Tick_Msg;
  75      =1  extern SEG_XDATA tMsg_Time_s    ga_tCAN_Time_Msg[TID_COUNT];
  76      =1  /*----------------------------------------------------*/
  77      =1  
  78      =1  /* ----- Global Value --------------------------------*/
  79      =1  /*----------------------------------------------------*/
  80      =1  
  81      =1  #endif
   7          
   8          //-----------------------------------------------------------------------------
   9          // Function Prototypes
  10          //-----------------------------------------------------------------------------
  11          void FLASH_ResetTrap (void);
  12          //-----------------------------------------------------------------------------
  13          // Global Variables
  14          //-----------------------------------------------------------------------------
  15          volatile U8 FLKEY1 = 0x00U;
  16          volatile U8 FLKEY2 = 0x00U;
  17          //-----------------------------------------------------------------------------
  18          // FLASH Routines
  19          //-----------------------------------------------------------------------------
  20          
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 89  

  21          //-----------------------------------------------------------------------------
  22          // FLASH_SetFlashKey
  23          //-----------------------------------------------------------------------------
  24          // Performs math to calculate the two flash-key codes stored in global memory.
  25          // These codes will be passed as parameters to flash write/erase functions.
  26          // Therefore, this should be called only immediately before one of these
  27          // functions.
  28          void FLASH_SetFlashKey(void)
  29          {
  30   1         FLKEY1 = 0xA0U;
  31   1         FLKEY1 |= 0x05U;
  32   1      
  33   1         FLKEY2 = 0xF0U;
  34   1         FLKEY2 |= 0x01U;
  35   1      }
  36          //-----------------------------------------------------------------------------
  37          // FLASH_clearFlashKey
  38          //-----------------------------------------------------------------------------
  39          // Cleras the global flash-key codes. To be called immediately after the keys
  40          // are passed to a flash write/erase function.
  41          void FLASH_ClearFlashKey(void)
  42          {
  43   1         FLKEY1 = 0x00U;
  44   1         FLKEY2 = 0x00U;
  45   1      }
  46          //-----------------------------------------------------------------------------
  47          // FLASH_ResetTrap
  48          //-----------------------------------------------------------------------------
  49          // Resets the device. To be placed immediately before flash write/erase routines
  50          // In the case that a 'fall-through' occurs, this function will be executed
  51          // before any flash writes/erases, causing the device to reset.
  52          void FLASH_ResetTrap (void)
  53          {
  54   1         SFRPAGE = 0x00U; // Set SFRPAGE to 0x00 for access to RSTSRC register
  55   1         RSTSRC  = 0x12U; // Initiate a software reset, Keep VDD Monitor enabled
  56   1      }
  57          //-----------------------------------------------------------------------------
  58          // F560_FLASH_ByteWrite
  59          //-----------------------------------------------------------------------------
  60          //
  61          // Return Value : None
  62          // Parameters   :
  63          //   1) FLADDR addr - address of the byte to write to
  64          //                    valid range is 0x0000 to 0x7BFF for 32K Flash devices
  65          //                    valid range is 0x0000 to 0x3FFF for 16K Flash devices
  66          //   2) U8 byte - byte to write to Flash.
  67          //
  68          // This routine writes <byte> to the linear FLASH address <addr>.
  69          //
  70          // This routine conforms to the recommendations in the C8051F56x data sheet
  71          // 
  72          // If the MCU is operating from the internal voltage regulator, the VDD
  73          // monitor should be set threshold and enabled as a reset source only when
  74          // writing or erasing Flash. Otherwise, it should be set to the low threshold.
  75          //
  76          // If the MCU is operating from an external voltage regulator powering VDD
  77          // directly, the VDD monitor can be set to the high threshold permanently.
  78          //-----------------------------------------------------------------------------
  79          U8 FLASH_ByteWrite (FLADDR addr, U8 byte, U8 bank, U8 flkey1, U8 flkey2)
  80          {
  81   1      #ifndef __PST_PolySpace__
  82   1         bit EA_SAVE = EA;                   // Preserve EA
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 90  

  83   1      #else
                 U8 EA_SAVE = (U8)EA;                      // Preserve EA
              #endif
  86   1         U8 xdata * data pwrite;             // FLASH write pointer
  87   1         U8 ret = 0x00U;
  88   1         U8 i = 0U;
  89   1         U8 Save_Bank = PSBANK;                                // Preserve PSBANK
  90   1         U8 SFRPAGE_save = SFRPAGE;
  91   1      
  92   1         FLASH_ClearFlashKey();
  93   1      
  94   1         EA = 0U;                             // Disable interrupts
  95   1         EA = 0U;                                  // Disable interrupts
  96   1      
  97   1         if (!( (bank == BANK2) && ((addr >= 0xF800U) && (addr <= 0xFFFFU)) ))
  98   1         {
  99   2                 SFRPAGE = 0x00U;                                             // Set SFRPAGE to 0x00 for access to RSTSRC register
 100   2                 RSTSRC  = 0x12U;                                             // Initiate a software reset, Keep VDD Monitor enabled
 101   2         }
 102   1      
 103   1         FLSCL |= 0x02U;                                                   // FLEWT = 1
 104   1      
 105   1         SFRPAGE = ACTIVE_PAGE;
 106   1         PSBANK = bank;                                                    // COBANK
 107   1              
 108   1         RSTSRC = 0x04U; //0x00U | 0x04U;          // 1. Disable VDD monitor as a reset source
 109   1      
 110   1         VDM0CN = 0xA0U;                      // 2. Enable VDD monitor and high threshold
 111   1      
 112   1         for (i = 0U; i < 20U; i++) {}        // 3. Wait for VDD monitor to stabilize
 113   1      
 114   1         if ( (VDM0CN & 0x40U) == 0x00U)               // 4. If the VDD voltage is not high
 115   1         {
 116   2            ret = 0U;                        //    enough don't write to Flash
 117   2                VDM0CN = 0x80U;         
 118   2                for (i = 0U; i < 20U; i++) {}        // 3. Wait for VDD monitor to stabilize
 119   2                RSTSRC = 0x06U; //0x02U | 0x04U;
 120   2         }
 121   1         else
 122   1         {
 123   2                 ret = 1U;   
 124   2                 RSTSRC = 0x06U; //0x02U | 0x04U;      // 5. Safe to enable VDD Monitor as a 
 125   2                                                     //    reset source
 126   2      
 127   2                 pwrite = (U8 xdata *) addr;
 128   2                                                     // 6. Enable Flash Writes
 129   2                 PSCTL |= 0x01U;                       // PSWE = 1 which enables writes
 130   2                 PSCTL &= ~0x02U;                      // PSEE = 0
 131   2      
 132   2                 FLKEY  = flkey1;                             // Key Sequence 1
 133   2                 FLKEY  = flkey2;                             // Key Sequence 2
 134   2      
 135   2                 VDM0CN = 0xA0U;                      // 7. Enable VDD monitor and high threshold
 136   2      
 137   2                 RSTSRC = 0x06U; //0x02U | 0x04U;      // 8. Enable VDD monitor as a reset source
 138   2      
 139   2                 *pwrite = byte;                     // 9. Write the byte
 140   2      
 141   2                 RSTSRC = 0x04U; //0x00U | 0x04U;      // 10. Disable the VDD monitor as reset 
 142   2                                                     //     source
 143   2                 VDM0CN = 0x80U;                      // 11. Change VDD Monitor to low threshold
 144   2            for (i = 0U; i < 20U; i++) {}        // 3. Wait for VDD monitor to stabilize
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 91  

 145   2                 RSTSRC = 0x06U; //0x02U | 0x04U;      // 12. Re-enable the VDD monitor as a 
 146   2                                                     //     reset source
 147   2      
 148   2                 PSCTL &= ~0x01U;                     // PSWE = 0 which disable writes
 149   2         }
 150   1         PSBANK = Save_Bank;
 151   1         SFRPAGE = SFRPAGE_save;
 152   1      
 153   1         FLSCL &= ~0x02U;                                          // FLEWT = 0
 154   1                 EA = EA_SAVE;                       // Restore interrupts
 155   1      
 156   1         return ret;                               // Write completed successfully
 157   1      }
 158          
 159          //-----------------------------------------------------------------------------
 160          // F560_FLASH_ByteRead
 161          //-----------------------------------------------------------------------------
 162          //
 163          // Return Value :
 164          //      U8 - byte read from Flash
 165          // Parameters   :
 166          //   1) FLADDR addr - address of the byte to read to
 167          //                    valid range is 0x0000 to 0x7BFF for 32K Flash devices
 168          //                    valid range is 0x0000 to 0x3FFF for 16K Flash devices
 169          //
 170          // This routine reads a <byte> from the linear FLASH address <addr>.
 171          //-----------------------------------------------------------------------------
 172          
 173          U8 FLASH_ByteRead (FLADDR addr, U8 bank)
 174          {
 175   1      #ifndef __PST_PolySpace__
 176   1         bit EA_SAVE = EA;                   // Preserve EA
 177   1      #else
                 U8 EA_SAVE = (U8)EA;                 // Preserve EA
              #endif
 180   1         U8 code * data pread;               // FLASH read pointer
 181   1         U8 byte = 0x00U;
 182   1         U8 Save_Bank = PSBANK;                               // Preserve PSBANK
 183   1         S8 SFRPAGE_SAVE = SFRPAGE;           // Preserve SFRPAGE
 184   1      
 185   1         EA = 0U;                             // Disable interrupts
 186   1         EA = 0U;                             // Disable interrupts
 187   1                      
 188   1         SFRPAGE = ACTIVE_PAGE;
 189   1      
 190   1         PSBANK = bank;                                               // COBANK
 191   1      
 192   1         pread = (U8 code *) addr;
 193   1      
 194   1         byte = *pread;                      // Read the byte
 195   1      
 196   1         PSBANK = Save_Bank;
 197   1         SFRPAGE = SFRPAGE_SAVE;              // Restore SFRPAGE
 198   1         EA = EA_SAVE;                       // Restore interrupts
 199   1      
 200   1         return byte;
 201   1      }
 202          
 203          //-----------------------------------------------------------------------------
 204          // F560_FLASH_PageErase
 205          //-----------------------------------------------------------------------------
 206          //
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 92  

 207          // Return Value : None
 208          // Parameters   :
 209          //   1) FLADDR addr - address of any byte in the page to erase
 210          //                    valid range is 0x0000 to 0x79FF for 32K Flash devices
 211          //                    valid range is 0x0000 to 0x3DFF for 16K Flash devices
 212          //
 213          // This routine erases the FLASH page containing the linear FLASH address
 214          // <addr>.  Note that the page of Flash containing the Lock Byte cannot be
 215          // erased from application code.
 216          //
 217          //// This routine conforms to the recommendations in the C8051F56x data sheet
 218          //
 219          // If the MCU is operating from the internal voltage regulator, the VDD
 220          // monitor should be set threshold and enabled as a reset source only when
 221          // writing or erasing Flash. Otherwise, it should be set to the low threshold.
 222          //
 223          // If the MCU is operating from an external voltage regulator powering VDD
 224          // directly, the VDD monitor can be set to the high threshold permanently.
 225          //-----------------------------------------------------------------------------
 226          
 227          U8 FLASH_PageErase (FLADDR addr,U8 bank, U8 flkey1, U8 flkey2)
 228          {
 229   1      #ifndef __PST_PolySpace__
 230   1         bit EA_SAVE = EA;                   // Preserve EA
 231   1      #else
                 U8 EA_SAVE = (U8)EA;
              #endif                  // Preserve EA
 234   1         U8 xdata * data pwrite;             // FLASH write pointer
 235   1         U8 ret = 0x00U;
 236   1         U8 i = 0x00U;
 237   1         U8 Save_Bank = PSBANK;                               // Preserve PSBANK
 238   1         U8 SFRPAGE_save = SFRPAGE;
 239   1         
 240   1         FLASH_ClearFlashKey();
 241   1      
 242   1         EA = 0U;                                 // Disable interrupts
 243   1         EA = 0U;
 244   1      
 245   1         if (!( (bank == BANK2) && ((addr >= 0xF800U) && (addr <= 0xFFFFU)) ))
 246   1         {
 247   2                 SFRPAGE = 0x00U;                                     // Set SFRPAGE to 0x00 for access to RSTSRC register
 248   2                 RSTSRC  = 0x12U;                                     // Initiate a software reset, Keep VDD Monitor enabled
 249   2         }
 250   1      
 251   1         FLSCL |= 0x02U;                                              // FLEWT = 1
 252   1      
 253   1         SFRPAGE = ACTIVE_PAGE;
 254   1         PSBANK = bank;                                               // COBANK
 255   1      
 256   1         RSTSRC = 0x04U; // 0x00U | 0x04U;        // 1. Disable VDD monitor as a reset source
 257   1      
 258   1         VDM0CN = 0xA0U;                      // 2. Enable VDD monitor and high threshold
 259   1      
 260   1         for (i = 0U; i < 20U; i++) {}        // 3. Wait for VDD monitor to stabilize
 261   1      
 262   1         if ( (VDM0CN & 0x40U) == 0x00U )               // 4. If the VDD voltage is not high enough
 263   1         {
 264   2            ret = 0U;                        //    don't attempt to write to Flash
 265   2                VDM0CN = 0x80U;         
 266   2                for (i = 0U; i < 20U; i++) {}        // 3. Wait for VDD monitor to stabilize
 267   2                RSTSRC = 0x06U; //0x02U | 0x04U;
 268   2         }
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 93  

 269   1         else
 270   1         {    
 271   2                ret = 1U;
 272   2         
 273   2                 RSTSRC = 0x06U; //0x02U | 0x04U;     // 5. Safe to enable VDD Monitor as a reset 
 274   2                                                     //    source
 275   2                 pwrite = (U8 xdata *) addr;
 276   2                                                     // 6. Enable Flash Writes
 277   2                 PSCTL |= 0x03U;                      // PSWE = 1; PSEE = 1
 278   2      
 279   2                 FLKEY  = flkey1;            // Key Sequence 1
 280   2                 FLKEY  = flkey2;            // Key Sequence 2
 281   2      
 282   2                 VDM0CN = 0xA0U;                      // 7. Enable VDD monitor and high threshold
 283   2                 RSTSRC = 0x06U; //0x02U | 0x04U;     // 8. Enable VDD monitor as a reset source
 284   2      
 285   2                 *pwrite = 0U;                        // 9. Initiate page erase
 286   2      
 287   2                 RSTSRC = 0x04U; //0x00U | 0x04U;     // 10. Disable the VDD monitor as a reset                              
             -                 // source
 288   2                 VDM0CN = 0x80U;                      // 11. Change VDD Monitor to low threshold
 289   2      
 290   2            for (i = 0U; i < 20U; i++) {}        // 3. Wait for VDD monitor to stabilize
 291   2                 RSTSRC = 0x06U; //0x02U | 0x04U;     // 12. Re-enable the VDD monitor as a reset 
 292   2                                                     //     source
 293   2      
 294   2                 PSCTL &= ~0x03U;                     // PSWE = 0; PSEE = 0
 295   2         }
 296   1         PSBANK = Save_Bank;                                      // Restore PSBANK
 297   1         SFRPAGE = SFRPAGE_save;                                  // Restore SFRPAGE
 298   1      
 299   1         FLSCL &= ~0x02U;                                                     // FLEWT = 0
 300   1                 EA = EA_SAVE;                       // Restore interrupts
 301   1      
 302   1         return ret;
 303   1      }
 304          
 305          
 306          void FLASH_Write_Buf (FLADDR dest, U8 *src, U16 numbytes,U8 bank)
 307          {
 308   1              FLADDR i = 0x0000U;
 309   1         SEG_XDATA U8 index = 0x00U;
 310   1      
 311   1         for (i = dest; i < (dest+numbytes); i++) 
 312   1         {
 313   2                      FLASH_SetFlashKey();
 314   2                      FLASH_ByteWriteWithKey (i,src[index], bank);
 315   2                index++;
 316   2         }
 317   1      }
 318          
 319          void FLASH_Read_Buf (U8 *dest, FLADDR src, U16 numbytes,U8 bank)
 320          {
 321   1              FLADDR i = 0x0000U;
 322   1         SEG_XDATA U8 index = 0x00U;
 323   1      
 324   1         for (i = 0; i < numbytes; i++) 
 325   1         {
 326   2                      dest[index] = FLASH_ByteRead (src+i, bank);
 327   2                index++;
 328   2         }
 329   1      }
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 94  

 330          
 331          void FLASH_Erase_Buf (FLADDR dest,U8 bank)
 332          {
 333   1              FLASH_SetFlashKey();
 334   1              FLASH_PageEraseWithKey (dest, bank);
 335   1      }
 336          //-----------------------------------------------------------------------------
 337          // End Of File
 338          //-----------------------------------------------------------------------------
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 95  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION FLASH_SetFlashKey (BEGIN)
                                           ; SOURCE LINE # 28
                                           ; SOURCE LINE # 29
                                           ; SOURCE LINE # 30
0000 900000      R     MOV     DPTR,#FLKEY1
0003 74A0              MOV     A,#0A0H
0005 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 31
0006 E0                MOVX    A,@DPTR
0007 4405              ORL     A,#05H
0009 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 33
000A A3                INC     DPTR
000B 74F0              MOV     A,#0F0H
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 34
000E E0                MOVX    A,@DPTR
000F 4401              ORL     A,#01H
0011 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 35
0012 22                RET     
             ; FUNCTION FLASH_SetFlashKey (END)

             ; FUNCTION FLASH_ClearFlashKey (BEGIN)
                                           ; SOURCE LINE # 41
                                           ; SOURCE LINE # 42
                                           ; SOURCE LINE # 43
0000 E4                CLR     A
0001 900000      R     MOV     DPTR,#FLKEY1
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 44
0005 A3                INC     DPTR
0006 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 45
0007 22                RET     
             ; FUNCTION FLASH_ClearFlashKey (END)

             ; FUNCTION FLASH_ResetTrap (BEGIN)
                                           ; SOURCE LINE # 52
                                           ; SOURCE LINE # 53
                                           ; SOURCE LINE # 54
0000 E4                CLR     A
0001 F5A7              MOV     SFRPAGE,A
                                           ; SOURCE LINE # 55
0003 75EF12            MOV     RSTSRC,#012H
                                           ; SOURCE LINE # 56
0006 22                RET     
             ; FUNCTION FLASH_ResetTrap (END)

             ; FUNCTION _FLASH_ByteWrite (BEGIN)
                                           ; SOURCE LINE # 79
0000 900000      R     MOV     DPTR,#addr
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
;---- Variable 'byte' assigned to Register 'R2' ----
0008 CA                XCH     A,R2
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 96  

0009 ED                MOV     A,R5
000A CA                XCH     A,R2
;---- Variable 'bank' assigned to Register 'R3' ----
                                           ; SOURCE LINE # 80
                                           ; SOURCE LINE # 82
000B A2AF              MOV     C,EA
000D 9200        R     MOV     EA_SAVE,C
                                           ; SOURCE LINE # 87
;---- Variable 'ret' assigned to Register 'R7' ----
000F E4                CLR     A
0010 FF                MOV     R7,A
                                           ; SOURCE LINE # 88
;---- Variable 'i' assigned to Register 'R6' ----
0011 FE                MOV     R6,A
                                           ; SOURCE LINE # 89
0012 900000      R     MOV     DPTR,#Save_Bank
0015 E5F5              MOV     A,PSBANK
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 90
;---- Variable 'SFRPAGE_save' assigned to Register 'R1' ----
0018 A9A7              MOV     R1,SFRPAGE
                                           ; SOURCE LINE # 92
001A 120000      R     LCALL   FLASH_ClearFlashKey
                                           ; SOURCE LINE # 94
001D C2AF              CLR     EA
                                           ; SOURCE LINE # 95
001F C2AF              CLR     EA
                                           ; SOURCE LINE # 97
0021 EB                MOV     A,R3
0022 B42017            CJNE    A,#020H,?C0005
0025 900000      R     MOV     DPTR,#addr
0028 E0                MOVX    A,@DPTR
0029 FC                MOV     R4,A
002A A3                INC     DPTR
002B E0                MOVX    A,@DPTR
002C FD                MOV     R5,A
002D C3                CLR     C
002E EC                MOV     A,R4
002F 94F8              SUBB    A,#0F8H
0031 4009              JC      ?C0005
0033 D3                SETB    C
0034 ED                MOV     A,R5
0035 94FF              SUBB    A,#0FFH
0037 EC                MOV     A,R4
0038 94FF              SUBB    A,#0FFH
003A 4006              JC      ?C0004
003C         ?C0005:
                                           ; SOURCE LINE # 98
                                           ; SOURCE LINE # 99
003C E4                CLR     A
003D F5A7              MOV     SFRPAGE,A
                                           ; SOURCE LINE # 100
003F 75EF12            MOV     RSTSRC,#012H
                                           ; SOURCE LINE # 101
0042         ?C0004:
                                           ; SOURCE LINE # 103
0042 43B602            ORL     FLSCL,#02H
                                           ; SOURCE LINE # 105
0045 E4                CLR     A
0046 F5A7              MOV     SFRPAGE,A
                                           ; SOURCE LINE # 106
0048 CD                XCH     A,R5
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 97  

0049 EB                MOV     A,R3
004A CD                XCH     A,R5
004B 8DF5              MOV     PSBANK,R5
                                           ; SOURCE LINE # 108
004D 75EF04            MOV     RSTSRC,#04H
                                           ; SOURCE LINE # 110
0050 75FFA0            MOV     VDM0CN,#0A0H
                                           ; SOURCE LINE # 112
0053 FE                MOV     R6,A
0054         ?C0007:
0054 EE                MOV     A,R6
0055 C3                CLR     C
0056 9414              SUBB    A,#014H
0058 5003              JNC     ?C0008
005A 0E                INC     R6
005B 80F7              SJMP    ?C0007
005D         ?C0008:
                                           ; SOURCE LINE # 114
005D E5FF              MOV     A,VDM0CN
005F 5440              ANL     A,#040H
0061 7013              JNZ     ?C0010
                                           ; SOURCE LINE # 115
                                           ; SOURCE LINE # 116
0063 FF                MOV     R7,A
                                           ; SOURCE LINE # 117
0064 75FF80            MOV     VDM0CN,#080H
                                           ; SOURCE LINE # 118
0067 FE                MOV     R6,A
0068         ?C0011:
0068 EE                MOV     A,R6
0069 C3                CLR     C
006A 9414              SUBB    A,#014H
006C 5003              JNC     ?C0012
006E 0E                INC     R6
006F 80F7              SJMP    ?C0011
0071         ?C0012:
                                           ; SOURCE LINE # 119
0071 75EF06            MOV     RSTSRC,#06H
                                           ; SOURCE LINE # 120
0074 8045              SJMP    ?C0014
0076         ?C0010:
                                           ; SOURCE LINE # 122
                                           ; SOURCE LINE # 123
0076 7F01              MOV     R7,#01H
                                           ; SOURCE LINE # 124
0078 75EF06            MOV     RSTSRC,#06H
                                           ; SOURCE LINE # 127
007B 900000      R     MOV     DPTR,#addr
007E E0                MOVX    A,@DPTR
007F FC                MOV     R4,A
0080 A3                INC     DPTR
0081 E0                MOVX    A,@DPTR
0082 8C00        R     MOV     pwrite,R4
0084 F500        R     MOV     pwrite+01H,A
                                           ; SOURCE LINE # 129
0086 438F01            ORL     PSCTL,#01H
                                           ; SOURCE LINE # 130
0089 538FFD            ANL     PSCTL,#0FDH
                                           ; SOURCE LINE # 132
008C 900000      R     MOV     DPTR,#flkey1
008F E0                MOVX    A,@DPTR
0090 F5B7              MOV     FLKEY,A
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 98  

                                           ; SOURCE LINE # 133
0092 A3                INC     DPTR
0093 E0                MOVX    A,@DPTR
0094 F5B7              MOV     FLKEY,A
                                           ; SOURCE LINE # 135
0096 75FFA0            MOV     VDM0CN,#0A0H
                                           ; SOURCE LINE # 137
0099 75EF06            MOV     RSTSRC,#06H
                                           ; SOURCE LINE # 139
009C 850082      R     MOV     DPL,pwrite+01H
009F 850083      R     MOV     DPH,pwrite
00A2 EA                MOV     A,R2
00A3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 141
00A4 75EF04            MOV     RSTSRC,#04H
                                           ; SOURCE LINE # 143
00A7 75FF80            MOV     VDM0CN,#080H
                                           ; SOURCE LINE # 144
00AA E4                CLR     A
00AB FE                MOV     R6,A
00AC         ?C0015:
00AC EE                MOV     A,R6
00AD C3                CLR     C
00AE 9414              SUBB    A,#014H
00B0 5003              JNC     ?C0016
00B2 0E                INC     R6
00B3 80F7              SJMP    ?C0015
00B5         ?C0016:
                                           ; SOURCE LINE # 145
00B5 75EF06            MOV     RSTSRC,#06H
                                           ; SOURCE LINE # 148
00B8 538FFE            ANL     PSCTL,#0FEH
                                           ; SOURCE LINE # 149
00BB         ?C0014:
                                           ; SOURCE LINE # 150
00BB 900000      R     MOV     DPTR,#Save_Bank
00BE E0                MOVX    A,@DPTR
00BF F5F5              MOV     PSBANK,A
                                           ; SOURCE LINE # 151
00C1 CE                XCH     A,R6
00C2 E9                MOV     A,R1
00C3 CE                XCH     A,R6
00C4 8EA7              MOV     SFRPAGE,R6
                                           ; SOURCE LINE # 153
00C6 53B6FD            ANL     FLSCL,#0FDH
                                           ; SOURCE LINE # 154
00C9 A200        R     MOV     C,EA_SAVE
00CB 92AF              MOV     EA,C
                                           ; SOURCE LINE # 156
                                           ; SOURCE LINE # 157
00CD         ?C0018:
00CD 22                RET     
             ; FUNCTION _FLASH_ByteWrite (END)

             ; FUNCTION _FLASH_ByteRead (BEGIN)
                                           ; SOURCE LINE # 173
;---- Variable 'addr' assigned to Register 'R6/R7' ----
;---- Variable 'bank' assigned to Register 'R5' ----
                                           ; SOURCE LINE # 174
                                           ; SOURCE LINE # 176
0000 A2AF              MOV     C,EA
0002 9200        R     MOV     EA_SAVE,C
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 99  

                                           ; SOURCE LINE # 181
;---- Variable 'byte' assigned to Register 'R4' ----
0004 E4                CLR     A
0005 FC                MOV     R4,A
                                           ; SOURCE LINE # 182
;---- Variable 'Save_Bank' assigned to Register 'R1' ----
0006 A9F5              MOV     R1,PSBANK
                                           ; SOURCE LINE # 183
;---- Variable 'SFRPAGE_SAVE' assigned to Register 'R3' ----
0008 ABA7              MOV     R3,SFRPAGE
                                           ; SOURCE LINE # 185
000A C2AF              CLR     EA
                                           ; SOURCE LINE # 186
000C C2AF              CLR     EA
                                           ; SOURCE LINE # 188
000E F5A7              MOV     SFRPAGE,A
                                           ; SOURCE LINE # 190
0010 8DF5              MOV     PSBANK,R5
                                           ; SOURCE LINE # 192
0012 8E00        R     MOV     pread,R6
0014 8F00        R     MOV     pread+01H,R7
                                           ; SOURCE LINE # 194
0016 8F82              MOV     DPL,R7
0018 8E83              MOV     DPH,R6
001A 93                MOVC    A,@A+DPTR
001B FC                MOV     R4,A
                                           ; SOURCE LINE # 196
001C CF                XCH     A,R7
001D E9                MOV     A,R1
001E CF                XCH     A,R7
001F 8FF5              MOV     PSBANK,R7
                                           ; SOURCE LINE # 197
0021 CF                XCH     A,R7
0022 EB                MOV     A,R3
0023 CF                XCH     A,R7
0024 8FA7              MOV     SFRPAGE,R7
                                           ; SOURCE LINE # 198
0026 A200        R     MOV     C,EA_SAVE
0028 92AF              MOV     EA,C
                                           ; SOURCE LINE # 200
002A FF                MOV     R7,A
                                           ; SOURCE LINE # 201
002B         ?C0019:
002B 22                RET     
             ; FUNCTION _FLASH_ByteRead (END)

             ; FUNCTION _FLASH_PageErase (BEGIN)
                                           ; SOURCE LINE # 227
0000 900000      R     MOV     DPTR,#addr
0003 EE                MOV     A,R6
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EF                MOV     A,R7
0007 F0                MOVX    @DPTR,A
;---- Variable 'bank' assigned to Register 'R2' ----
0008 CA                XCH     A,R2
0009 ED                MOV     A,R5
000A CA                XCH     A,R2
;---- Variable 'flkey1' assigned to Register 'R3' ----
                                           ; SOURCE LINE # 228
                                           ; SOURCE LINE # 230
000B A2AF              MOV     C,EA
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 100 

000D 9200        R     MOV     EA_SAVE,C
                                           ; SOURCE LINE # 235
;---- Variable 'ret' assigned to Register 'R7' ----
000F E4                CLR     A
0010 FF                MOV     R7,A
                                           ; SOURCE LINE # 236
;---- Variable 'i' assigned to Register 'R6' ----
0011 FE                MOV     R6,A
                                           ; SOURCE LINE # 237
0012 900000      R     MOV     DPTR,#Save_Bank
0015 E5F5              MOV     A,PSBANK
0017 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 238
;---- Variable 'SFRPAGE_save' assigned to Register 'R1' ----
0018 A9A7              MOV     R1,SFRPAGE
                                           ; SOURCE LINE # 240
001A 120000      R     LCALL   FLASH_ClearFlashKey
                                           ; SOURCE LINE # 242
001D C2AF              CLR     EA
                                           ; SOURCE LINE # 243
001F C2AF              CLR     EA
                                           ; SOURCE LINE # 245
0021 ED                MOV     A,R5
0022 B42017            CJNE    A,#020H,?C0021
0025 900000      R     MOV     DPTR,#addr
0028 E0                MOVX    A,@DPTR
0029 FC                MOV     R4,A
002A A3                INC     DPTR
002B E0                MOVX    A,@DPTR
002C FD                MOV     R5,A
002D C3                CLR     C
002E EC                MOV     A,R4
002F 94F8              SUBB    A,#0F8H
0031 4009              JC      ?C0021
0033 D3                SETB    C
0034 ED                MOV     A,R5
0035 94FF              SUBB    A,#0FFH
0037 EC                MOV     A,R4
0038 94FF              SUBB    A,#0FFH
003A 4006              JC      ?C0020
003C         ?C0021:
                                           ; SOURCE LINE # 246
                                           ; SOURCE LINE # 247
003C E4                CLR     A
003D F5A7              MOV     SFRPAGE,A
                                           ; SOURCE LINE # 248
003F 75EF12            MOV     RSTSRC,#012H
                                           ; SOURCE LINE # 249
0042         ?C0020:
                                           ; SOURCE LINE # 251
0042 43B602            ORL     FLSCL,#02H
                                           ; SOURCE LINE # 253
0045 E4                CLR     A
0046 F5A7              MOV     SFRPAGE,A
                                           ; SOURCE LINE # 254
0048 CD                XCH     A,R5
0049 EA                MOV     A,R2
004A CD                XCH     A,R5
004B 8DF5              MOV     PSBANK,R5
                                           ; SOURCE LINE # 256
004D 75EF04            MOV     RSTSRC,#04H
                                           ; SOURCE LINE # 258
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 101 

0050 75FFA0            MOV     VDM0CN,#0A0H
                                           ; SOURCE LINE # 260
0053 FE                MOV     R6,A
0054         ?C0023:
0054 EE                MOV     A,R6
0055 C3                CLR     C
0056 9414              SUBB    A,#014H
0058 5003              JNC     ?C0024
005A 0E                INC     R6
005B 80F7              SJMP    ?C0023
005D         ?C0024:
                                           ; SOURCE LINE # 262
005D E5FF              MOV     A,VDM0CN
005F 5440              ANL     A,#040H
0061 7013              JNZ     ?C0026
                                           ; SOURCE LINE # 263
                                           ; SOURCE LINE # 264
0063 FF                MOV     R7,A
                                           ; SOURCE LINE # 265
0064 75FF80            MOV     VDM0CN,#080H
                                           ; SOURCE LINE # 266
0067 FE                MOV     R6,A
0068         ?C0027:
0068 EE                MOV     A,R6
0069 C3                CLR     C
006A 9414              SUBB    A,#014H
006C 5003              JNC     ?C0028
006E 0E                INC     R6
006F 80F7              SJMP    ?C0027
0071         ?C0028:
                                           ; SOURCE LINE # 267
0071 75EF06            MOV     RSTSRC,#06H
                                           ; SOURCE LINE # 268
0074 8042              SJMP    ?C0030
0076         ?C0026:
                                           ; SOURCE LINE # 270
                                           ; SOURCE LINE # 271
0076 7F01              MOV     R7,#01H
                                           ; SOURCE LINE # 273
0078 75EF06            MOV     RSTSRC,#06H
                                           ; SOURCE LINE # 275
007B 900000      R     MOV     DPTR,#addr
007E E0                MOVX    A,@DPTR
007F FC                MOV     R4,A
0080 A3                INC     DPTR
0081 E0                MOVX    A,@DPTR
0082 8C00        R     MOV     pwrite,R4
0084 F500        R     MOV     pwrite+01H,A
                                           ; SOURCE LINE # 277
0086 438F03            ORL     PSCTL,#03H
                                           ; SOURCE LINE # 279
0089 CD                XCH     A,R5
008A EB                MOV     A,R3
008B CD                XCH     A,R5
008C 8DB7              MOV     FLKEY,R5
                                           ; SOURCE LINE # 280
008E 900000      R     MOV     DPTR,#flkey2
0091 E0                MOVX    A,@DPTR
0092 F5B7              MOV     FLKEY,A
                                           ; SOURCE LINE # 282
0094 75FFA0            MOV     VDM0CN,#0A0H
                                           ; SOURCE LINE # 283
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 102 

0097 75EF06            MOV     RSTSRC,#06H
                                           ; SOURCE LINE # 285
009A 850082      R     MOV     DPL,pwrite+01H
009D 850083      R     MOV     DPH,pwrite
00A0 E4                CLR     A
00A1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 287
00A2 75EF04            MOV     RSTSRC,#04H
                                           ; SOURCE LINE # 288
00A5 75FF80            MOV     VDM0CN,#080H
                                           ; SOURCE LINE # 290
00A8 FE                MOV     R6,A
00A9         ?C0031:
00A9 EE                MOV     A,R6
00AA C3                CLR     C
00AB 9414              SUBB    A,#014H
00AD 5003              JNC     ?C0032
00AF 0E                INC     R6
00B0 80F7              SJMP    ?C0031
00B2         ?C0032:
                                           ; SOURCE LINE # 291
00B2 75EF06            MOV     RSTSRC,#06H
                                           ; SOURCE LINE # 294
00B5 538FFC            ANL     PSCTL,#0FCH
                                           ; SOURCE LINE # 295
00B8         ?C0030:
                                           ; SOURCE LINE # 296
00B8 900000      R     MOV     DPTR,#Save_Bank
00BB E0                MOVX    A,@DPTR
00BC F5F5              MOV     PSBANK,A
                                           ; SOURCE LINE # 297
00BE CE                XCH     A,R6
00BF E9                MOV     A,R1
00C0 CE                XCH     A,R6
00C1 8EA7              MOV     SFRPAGE,R6
                                           ; SOURCE LINE # 299
00C3 53B6FD            ANL     FLSCL,#0FDH
                                           ; SOURCE LINE # 300
00C6 A200        R     MOV     C,EA_SAVE
00C8 92AF              MOV     EA,C
                                           ; SOURCE LINE # 302
                                           ; SOURCE LINE # 303
00CA         ?C0034:
00CA 22                RET     
             ; FUNCTION _FLASH_PageErase (END)

             ; FUNCTION _FLASH_Write_Buf (BEGIN)
                                           ; SOURCE LINE # 306
0000 900000      R     MOV     DPTR,#src
0003 EB                MOV     A,R3
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EA                MOV     A,R2
0007 F0                MOVX    @DPTR,A
0008 A3                INC     DPTR
0009 E9                MOV     A,R1
000A F0                MOVX    @DPTR,A
000B 900000      R     MOV     DPTR,#dest
000E EE                MOV     A,R6
000F F0                MOVX    @DPTR,A
0010 A3                INC     DPTR
0011 EF                MOV     A,R7
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 103 

0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 307
                                           ; SOURCE LINE # 308
0013 E4                CLR     A
0014 900000      R     MOV     DPTR,#i
0017 F0                MOVX    @DPTR,A
0018 A3                INC     DPTR
0019 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 309
001A A3                INC     DPTR
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 311
001C 900000      R     MOV     DPTR,#i
001F EE                MOV     A,R6
0020 F0                MOVX    @DPTR,A
0021 A3                INC     DPTR
0022 EF                MOV     A,R7
0023 F0                MOVX    @DPTR,A
0024         ?C0035:
0024 900000      R     MOV     DPTR,#numbytes
0027 E0                MOVX    A,@DPTR
0028 FE                MOV     R6,A
0029 A3                INC     DPTR
002A E0                MOVX    A,@DPTR
002B FF                MOV     R7,A
002C 900000      R     MOV     DPTR,#dest+01H
002F E0                MOVX    A,@DPTR
0030 2F                ADD     A,R7
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#dest
0035 E0                MOVX    A,@DPTR
0036 3E                ADDC    A,R6
0037 FE                MOV     R6,A
0038 C3                CLR     C
0039 900000      R     MOV     DPTR,#i+01H
003C E0                MOVX    A,@DPTR
003D 9F                SUBB    A,R7
003E 900000      R     MOV     DPTR,#i
0041 E0                MOVX    A,@DPTR
0042 9E                SUBB    A,R6
0043 5051              JNC     ?C0038
                                           ; SOURCE LINE # 312
                                           ; SOURCE LINE # 313
0045 120000      R     LCALL   FLASH_SetFlashKey
                                           ; SOURCE LINE # 314
0048 900000      R     MOV     DPTR,#i
004B E0                MOVX    A,@DPTR
004C FE                MOV     R6,A
004D A3                INC     DPTR
004E E0                MOVX    A,@DPTR
004F FF                MOV     R7,A
0050 900000      R     MOV     DPTR,#src
0053 E0                MOVX    A,@DPTR
0054 FB                MOV     R3,A
0055 A3                INC     DPTR
0056 E0                MOVX    A,@DPTR
0057 FA                MOV     R2,A
0058 A3                INC     DPTR
0059 E0                MOVX    A,@DPTR
005A F9                MOV     R1,A
005B 900000      R     MOV     DPTR,#index
005E E0                MOVX    A,@DPTR
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 104 

005F F582              MOV     DPL,A
0061 758300            MOV     DPH,#00H
0064 120000      E     LCALL   ?C?CLDOPTR
0067 FD                MOV     R5,A
0068 900000      R     MOV     DPTR,#bank
006B E0                MOVX    A,@DPTR
006C FB                MOV     R3,A
006D 900000      R     MOV     DPTR,#FLKEY1
0070 E0                MOVX    A,@DPTR
0071 900000      R     MOV     DPTR,#?_FLASH_ByteWrite?BYTE+04H
0074 F0                MOVX    @DPTR,A
0075 900000      R     MOV     DPTR,#FLKEY2
0078 E0                MOVX    A,@DPTR
0079 900000      R     MOV     DPTR,#?_FLASH_ByteWrite?BYTE+05H
007C F0                MOVX    @DPTR,A
007D 120000      R     LCALL   _FLASH_ByteWrite
                                           ; SOURCE LINE # 315
0080 900000      R     MOV     DPTR,#index
0083 E0                MOVX    A,@DPTR
0084 04                INC     A
0085 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 316
0086 900000      R     MOV     DPTR,#i+01H
0089 E0                MOVX    A,@DPTR
008A 04                INC     A
008B F0                MOVX    @DPTR,A
008C 7006              JNZ     ?C0044
008E 900000      R     MOV     DPTR,#i
0091 E0                MOVX    A,@DPTR
0092 04                INC     A
0093 F0                MOVX    @DPTR,A
0094         ?C0044:
0094 808E              SJMP    ?C0035
                                           ; SOURCE LINE # 317
0096         ?C0038:
0096 22                RET     
             ; FUNCTION _FLASH_Write_Buf (END)

             ; FUNCTION _FLASH_Read_Buf (BEGIN)
                                           ; SOURCE LINE # 319
0000 900000      R     MOV     DPTR,#dest
0003 EB                MOV     A,R3
0004 F0                MOVX    @DPTR,A
0005 A3                INC     DPTR
0006 EA                MOV     A,R2
0007 F0                MOVX    @DPTR,A
0008 A3                INC     DPTR
0009 E9                MOV     A,R1
000A F0                MOVX    @DPTR,A
000B A3                INC     DPTR
000C EC                MOV     A,R4
000D F0                MOVX    @DPTR,A
000E A3                INC     DPTR
000F ED                MOV     A,R5
0010 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 320
                                           ; SOURCE LINE # 321
0011 E4                CLR     A
0012 900000      R     MOV     DPTR,#i
0015 F0                MOVX    @DPTR,A
0016 A3                INC     DPTR
0017 F0                MOVX    @DPTR,A
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 105 

                                           ; SOURCE LINE # 322
0018 A3                INC     DPTR
0019 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 324
001A 900000      R     MOV     DPTR,#i
001D F0                MOVX    @DPTR,A
001E A3                INC     DPTR
001F F0                MOVX    @DPTR,A
0020         ?C0039:
0020 900000      R     MOV     DPTR,#numbytes
0023 E0                MOVX    A,@DPTR
0024 FE                MOV     R6,A
0025 A3                INC     DPTR
0026 E0                MOVX    A,@DPTR
0027 FF                MOV     R7,A
0028 900000      R     MOV     DPTR,#i
002B E0                MOVX    A,@DPTR
002C FC                MOV     R4,A
002D A3                INC     DPTR
002E E0                MOVX    A,@DPTR
002F FD                MOV     R5,A
0030 C3                CLR     C
0031 9F                SUBB    A,R7
0032 EC                MOV     A,R4
0033 9E                SUBB    A,R6
0034 5042              JNC     ?C0042
                                           ; SOURCE LINE # 325
                                           ; SOURCE LINE # 326
0036 900000      R     MOV     DPTR,#src+01H
0039 E0                MOVX    A,@DPTR
003A 2D                ADD     A,R5
003B FF                MOV     R7,A
003C 900000      R     MOV     DPTR,#src
003F E0                MOVX    A,@DPTR
0040 3C                ADDC    A,R4
0041 FE                MOV     R6,A
0042 900000      R     MOV     DPTR,#bank
0045 E0                MOVX    A,@DPTR
0046 FD                MOV     R5,A
0047 120000      R     LCALL   _FLASH_ByteRead
004A 900000      R     MOV     DPTR,#dest
004D E0                MOVX    A,@DPTR
004E FB                MOV     R3,A
004F A3                INC     DPTR
0050 E0                MOVX    A,@DPTR
0051 FA                MOV     R2,A
0052 A3                INC     DPTR
0053 E0                MOVX    A,@DPTR
0054 F9                MOV     R1,A
0055 900000      R     MOV     DPTR,#index
0058 E0                MOVX    A,@DPTR
0059 F582              MOV     DPL,A
005B 758300            MOV     DPH,#00H
005E EF                MOV     A,R7
005F 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 327
0062 900000      R     MOV     DPTR,#index
0065 E0                MOVX    A,@DPTR
0066 04                INC     A
0067 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 328
0068 900000      R     MOV     DPTR,#i+01H
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 106 

006B E0                MOVX    A,@DPTR
006C 04                INC     A
006D F0                MOVX    @DPTR,A
006E 7006              JNZ     ?C0045
0070 900000      R     MOV     DPTR,#i
0073 E0                MOVX    A,@DPTR
0074 04                INC     A
0075 F0                MOVX    @DPTR,A
0076         ?C0045:
0076 80A8              SJMP    ?C0039
                                           ; SOURCE LINE # 329
0078         ?C0042:
0078 22                RET     
             ; FUNCTION _FLASH_Read_Buf (END)

             ; FUNCTION _FLASH_Erase_Buf (BEGIN)
                                           ; SOURCE LINE # 331
;---- Variable 'bank' assigned to Register 'R5' ----
;---- Variable 'dest' assigned to Register 'R6/R7' ----
                                           ; SOURCE LINE # 332
                                           ; SOURCE LINE # 333
0000 120000      R     LCALL   FLASH_SetFlashKey
                                           ; SOURCE LINE # 334
0003 900000      R     MOV     DPTR,#FLKEY1
0006 E0                MOVX    A,@DPTR
0007 FB                MOV     R3,A
0008 A3                INC     DPTR
0009 E0                MOVX    A,@DPTR
000A 900000      R     MOV     DPTR,#?_FLASH_PageErase?BYTE+04H
000D F0                MOVX    @DPTR,A
000E 120000      R     LCALL   _FLASH_PageErase
                                           ; SOURCE LINE # 335
0011 22                RET     
             ; FUNCTION _FLASH_Erase_Buf (END)

C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 107 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


U8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
U16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
U32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
S8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
S16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
S32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
UU16 . . . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  2
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
UU16 . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  2
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
UU32 . . . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  4
  U32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  S32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  UU16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
UU32 . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  U32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  S32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  UU16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
PSCTL. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008FH  1
SFRPAGE. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A7H  1
FLSCL. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B6H  1
FLKEY. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B7H  1
RSTSRC . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EFH  1
PSBANK . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F5H  1
VDM0CN . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FFH  1
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
tMsg_I2C_Tx_Data_s . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  Slave. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  TRX_Flag . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Addr . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0003H  2
  TxData . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0005H  2
  RxData . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0007H  2
tMsg_CAN_Tx_Data_s . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  Slave. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Length . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  TRX_Flag . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Addr . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0003H  2
  TxData . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0005H  2
  RxData . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0007H  2
tMsg_CAN_Rx_Data_s . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  8
  Is_Change. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Change_Count . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 108 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  Time_Out . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Cur_Data . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  Mid_Data . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  Pre_Data . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  Chatter_Time . . . . . . . . . . . .  MEMBER   -----  U_INT    0006H  2
tMsg_CAN_SAS_Data_s. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  8
  Is_Change. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Pre_Sign . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Angle. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Angle_Pre_Sign . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  Time_Out . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  Pre_Data . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0005H  2
  Tuning_Type. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0007H  1
tMsg_CAN_State_s . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  5
  Is_Change. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Pre_Sign . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Angle. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  Pre_Data . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0003H  2
tMsg_DTC_Type. . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  Status . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Count. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
tMsg_Ext_DTC_Type. . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  25
  tDTC_Type. . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  18
  DTC_Clear_Count. . . . . . . . . . .  MEMBER   -----  ARRAY    0012H  3
  DTC_State. . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0015H  3
  Checksum . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0018H  1
tMsg_Update. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  15
  update_set . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  write_count. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  erase_set. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  total_write_cnt. . . . . . . . . . .  MEMBER   -----  U_LONG   0003H  4
  write_cnt. . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0007H  4
  size . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   000BH  4
FLADDR . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
FLKEY1 . . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0000H  1
FLKEY2 . . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0001H  1
_FLASH_ByteWrite . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  addr . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  byte . . . . . . . . . . . . . . . .  AUTO     DATA   U_CHAR   0002H  1
  bank . . . . . . . . . . . . . . . .  AUTO     DATA   U_CHAR   0003H  1
  flkey1 . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
  flkey2 . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0005H  1
  EA_SAVE. . . . . . . . . . . . . . .  AUTO     DATA   BIT      0000H  1
  pwrite . . . . . . . . . . . . . . .  AUTO     DATA   PTR      0000H  2
  ret. . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
  i. . . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0006H  1
  Save_Bank. . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0006H  1
  SFRPAGE_save . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0001H  1
_FLASH_ByteRead. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  addr . . . . . . . . . . . . . . . .  * REG *  DATA   U_INT    0006H  2
  bank . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0005H  1
  EA_SAVE. . . . . . . . . . . . . . .  AUTO     DATA   BIT      0000H  1
  pread. . . . . . . . . . . . . . . .  AUTO     DATA   PTR      0000H  2
  byte . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0004H  1
  Save_Bank. . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0001H  1
  SFRPAGE_SAVE . . . . . . . . . . . .  * REG *  DATA   CHAR     0003H  1
_FLASH_PageErase . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
C51 COMPILER V9.51   DRV_MEM                                                               11/17/2023 14:48:45 PAGE 109 

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


  addr . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  bank . . . . . . . . . . . . . . . .  AUTO     DATA   U_CHAR   0002H  1
  flkey1 . . . . . . . . . . . . . . .  AUTO     DATA   U_CHAR   0003H  1
  flkey2 . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0004H  1
  EA_SAVE. . . . . . . . . . . . . . .  AUTO     DATA   BIT      0000H  1
  pwrite . . . . . . . . . . . . . . .  AUTO     DATA   PTR      0000H  2
  ret. . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
  i. . . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0006H  1
  Save_Bank. . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0005H  1
  SFRPAGE_save . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0001H  1
_FLASH_Write_Buf . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  dest . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
  src. . . . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0002H  3
  numbytes . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0005H  2
  bank . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0007H  1
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0008H  2
  index. . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   000AH  1
_FLASH_Read_Buf. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  dest . . . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0000H  3
  src. . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0003H  2
  numbytes . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0005H  2
  bank . . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   0007H  1
  i. . . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0008H  2
  index. . . . . . . . . . . . . . . .  AUTO     XDATA  U_CHAR   000AH  1
_FLASH_Erase_Buf . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  dest . . . . . . . . . . . . . . . .  * REG *  DATA   U_INT    0006H  2
  bank . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0005H  1
tMsg_Time_s. . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  13
  Set. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Delay_Time . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0001H  4
  Cur_Time . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0005H  4
  End_Time . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0009H  4
tMsg_Global_Tick . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  Tick_1ms . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  Limit. . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0004H  4
  Over_Set . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
FLASH_ResetTrap. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
FLASH_SetFlashKey. . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
FLASH_ClearFlashKey. . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    777    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =      2      35
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       6
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       3
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
