INFO: [VRFC 10-2263] Analyzing Verilog file "C:/bvp/project_23/project_23.srcs/sources_1/new/universal_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/bvp/project_23/project_23.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
