==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'section_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'extension_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'L1_Data_Gen/L1_Data_Gen.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18704 ; free virtual = 86385
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18704 ; free virtual = 86385
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18692 ; free virtual = 86373
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18687 ; free virtual = 86369
INFO: [XFORM 203-1101] Packing variable 'L1_data_out.V' (L1_Data_Gen/L1_Data_Gen.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'extension_hdr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'section_hdr'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:87).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:88).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:89).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:95).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:96).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:97).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:98).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:99).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:100).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:111).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:117).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:118).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:124).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:125).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:126).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:127).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:128).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:129).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:137).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:138).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18662 ; free virtual = 86343
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'numExt.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18659 ; free virtual = 86340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1_Data_Gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1_Data_Gen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.34 seconds; current allocated memory: 133.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 133.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/L1_data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/l1datagen_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1datagen_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1_Data_Gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'data_src_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numExt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ext_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cplane_data_counter_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1_Data_Gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 135.376 MB.
INFO: [RTMG 210-279] Implementing memory 'L1_Data_Gen_numBeam_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18651 ; free virtual = 86335
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'section_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'extension_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'L1_Data_Gen/L1_Data_Gen.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18491 ; free virtual = 86160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18491 ; free virtual = 86160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18461 ; free virtual = 86149
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18456 ; free virtual = 86145
INFO: [XFORM 203-1101] Packing variable 'L1_data_out.V' (L1_Data_Gen/L1_Data_Gen.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'extension_hdr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'section_hdr'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:87).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:88).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:89).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:95).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:96).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:97).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:98).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:99).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:100).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:111).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:117).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:118).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:124).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:125).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:126).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:127).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:128).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:129).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:137).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:138).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18433 ; free virtual = 86118
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'numExt.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18429 ; free virtual = 86114
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1_Data_Gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1_Data_Gen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.45 seconds; current allocated memory: 133.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 133.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/L1_data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/l1datagen_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1datagen_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1_Data_Gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'data_src_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numExt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ext_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cplane_data_counter_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1_Data_Gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 135.462 MB.
INFO: [RTMG 210-279] Implementing memory 'L1_Data_Gen_numBeam_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 18420 ; free virtual = 86110
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'section_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'extension_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'L1_Data_Gen/L1_Data_Gen.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 17341 ; free virtual = 85106
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 17341 ; free virtual = 85106
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 17345 ; free virtual = 85094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 17340 ; free virtual = 85091
INFO: [XFORM 203-1101] Packing variable 'L1_data_out.V' (L1_Data_Gen/L1_Data_Gen.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'extension_hdr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'section_hdr'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:87).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:88).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:89).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:95).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:96).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:97).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:98).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:99).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:100).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:111).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:117).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:118).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:124).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:125).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:126).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:127).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:128).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:129).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:137).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:138).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 17312 ; free virtual = 85064
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'numExt.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 17308 ; free virtual = 85061
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1_Data_Gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1_Data_Gen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.32 seconds; current allocated memory: 133.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 133.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/L1_data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/l1datagen_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1datagen_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1_Data_Gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'data_src_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numExt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ext_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cplane_data_counter_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1_Data_Gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 135.472 MB.
INFO: [RTMG 210-279] Implementing memory 'L1_Data_Gen_numBeam_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 17300 ; free virtual = 85055
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'section_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'extension_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'L1_Data_Gen/L1_Data_Gen.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16807 ; free virtual = 84543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16807 ; free virtual = 84543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16789 ; free virtual = 84530
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16784 ; free virtual = 84526
INFO: [XFORM 203-1101] Packing variable 'L1_data_out.V' (L1_Data_Gen/L1_Data_Gen.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'extension_hdr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'section_hdr'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:87).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:88).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:89).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:95).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:96).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:97).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:98).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:99).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[9 x i15]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:100).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:111).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:117).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:118).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:124).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:125).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:126).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:127).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:128).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:129).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:137).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:138).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16757 ; free virtual = 84499
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'numExt.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16753 ; free virtual = 84496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1_Data_Gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1_Data_Gen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.68 seconds; current allocated memory: 133.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 133.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/L1_data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/l1datagen_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1datagen_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1_Data_Gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'data_src_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numExt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ext_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cplane_data_counter_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1_Data_Gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 135.461 MB.
INFO: [RTMG 210-279] Implementing memory 'L1_Data_Gen_numBeam_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 16741 ; free virtual = 84492
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'extension_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'section_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'L1_Data_Gen/L1_Data_Gen.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9852 ; free virtual = 88693
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9852 ; free virtual = 88693
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9835 ; free virtual = 88682
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9830 ; free virtual = 88678
INFO: [XFORM 203-1101] Packing variable 'L1_data_out.V' (L1_Data_Gen/L1_Data_Gen.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'extension_hdr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'section_hdr'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:87).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:88).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:89).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:90).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:96).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:97).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:98).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:99).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:100).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:101).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:112).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:118).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:119).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:125).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:126).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:127).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:128).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:129).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:130).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:138).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:139).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9793 ; free virtual = 88643
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'numExt.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9798 ; free virtual = 88648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1_Data_Gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1_Data_Gen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.61 seconds; current allocated memory: 131.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 132.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/L1_data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/l1datagen_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1datagen_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1_Data_Gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'data_src_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numExt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ext_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cplane_data_counter_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1_Data_Gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 134.249 MB.
INFO: [RTMG 210-279] Implementing memory 'L1_Data_Gen_numBeam_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 9782 ; free virtual = 88635
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'section_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'extension_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'L1_Data_Gen/L1_Data_Gen.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 8561 ; free virtual = 83970
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 8561 ; free virtual = 83970
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 8537 ; free virtual = 83958
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 8533 ; free virtual = 83954
INFO: [XFORM 203-1101] Packing variable 'L1_data_out.V' (L1_Data_Gen/L1_Data_Gen.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'extension_hdr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'section_hdr'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:87).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:88).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:89).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:90).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:96).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:97).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:98).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:99).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:100).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:101).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:112).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:118).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:119).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:125).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:126).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:127).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:128).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:129).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:130).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:138).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:139).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 8503 ; free virtual = 83927
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'numExt.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 8525 ; free virtual = 83933
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1_Data_Gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1_Data_Gen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.27 seconds; current allocated memory: 131.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 132.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/L1_data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/l1datagen_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1datagen_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1_Data_Gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'data_src_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numExt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ext_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cplane_data_counter_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1_Data_Gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 134.253 MB.
INFO: [RTMG 210-279] Implementing memory 'L1_Data_Gen_numBeam_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 8510 ; free virtual = 83920
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'section_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'extension_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'L1_Data_Gen/L1_Data_Gen.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 6954 ; free virtual = 82621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 6954 ; free virtual = 82621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 6934 ; free virtual = 82609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 6926 ; free virtual = 82605
INFO: [XFORM 203-1101] Packing variable 'L1_data_out.V' (L1_Data_Gen/L1_Data_Gen.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'extension_hdr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'section_hdr'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:87).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:88).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:89).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:90).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:96).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:97).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:98).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:99).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:100).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:101).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:112).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:118).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:119).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:125).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:126).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:127).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:128).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:129).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:130).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:138).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:139).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 6893 ; free virtual = 82578
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'numExt.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 6898 ; free virtual = 82584
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1_Data_Gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1_Data_Gen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.5 seconds; current allocated memory: 131.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 132.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/L1_data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/l1datagen_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1datagen_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1_Data_Gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'data_src_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numExt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ext_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cplane_data_counter_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1_Data_Gen'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 134.256 MB.
INFO: [RTMG 210-279] Implementing memory 'L1_Data_Gen_numBeam_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 888.418 ; gain = 195.176 ; free physical = 6882 ; free virtual = 82570
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'extension_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'section_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'L1_Data_Gen/L1_Data_Gen.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 2855 ; free virtual = 52178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 2855 ; free virtual = 52178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 2832 ; free virtual = 52166
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 2827 ; free virtual = 52162
INFO: [XFORM 203-1101] Packing variable 'L1_data_out.V' (L1_Data_Gen/L1_Data_Gen.cpp:4) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'extension_hdr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'section_hdr'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:87).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:88).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:89).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:90).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:96).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:97).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:98).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:99).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:100).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10[10 x i16]P.i4.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:101).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:112).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:118).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:119).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:125).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:126).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:127).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:128).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:129).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:130).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:138).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.30[9 x i16]P.i5.i64' into 'L1_Data_Gen' (L1_Data_Gen/L1_Data_Gen.cpp:139).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 2799 ; free virtual = 52135
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'numExt.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 2804 ; free virtual = 52140
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'L1_Data_Gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'L1_Data_Gen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.58 seconds; current allocated memory: 131.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 132.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'L1_Data_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/L1_data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/l1datagen_stateout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'l1datagen_stateout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'L1_Data_Gen/CDATA_COUNTER_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'CDATA_COUNTER_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'L1_Data_Gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'data_src_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'section_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numExt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ext_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_ind_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cplane_data_counter_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'L1_Data_Gen_mux_325_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'L1_Data_Gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 134.249 MB.
INFO: [RTMG 210-279] Implementing memory 'L1_Data_Gen_numBeam_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 890.445 ; gain = 195.176 ; free physical = 2777 ; free virtual = 52128
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
