Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 23:11:25 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32Core_timing_summary_routed.rpt -pb RV32Core_timing_summary_routed.pb -rpx RV32Core_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32Core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
TIMING-20  Warning           Non-clocked latch            35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1617)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4250)
5. checking no_input_delay (133)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1617)
---------------------------
 There are 1455 register/latch pins with no clock driven by root clock pin: CPU_CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_0/DOBDO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_0/DOBDO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_0/DOBDO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_0/DOBDO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_0/DOBDO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_0/DOBDO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_0/DOBDO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_1/DOBDO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_1/DOBDO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/InstructionRamInst/ram_cell_reg_1/DOBDO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/RD_old_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/clear_ff_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IDSegReg1/stall_ff_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WBSegReg1/RegWriteW_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WBSegReg1/RegWriteW_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: WBSegReg1/RegWriteW_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4250)
---------------------------------------------------
 There are 4250 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (133)
--------------------------------
 There are 133 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4314          inf        0.000                      0                 4314           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4314 Endpoints
Min Delay          4314 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut1E_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.986ns  (logic 2.899ns (14.505%)  route 17.087ns (85.495%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.649    19.986    EXSegReg1/FlushE
    SLICE_X49Y91         FDRE                                         r  EXSegReg1/RegOut1E_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut1E_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.986ns  (logic 2.899ns (14.505%)  route 17.087ns (85.495%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.649    19.986    EXSegReg1/FlushE
    SLICE_X49Y91         FDRE                                         r  EXSegReg1/RegOut1E_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut2E_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.986ns  (logic 2.899ns (14.505%)  route 17.087ns (85.495%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.649    19.986    EXSegReg1/FlushE
    SLICE_X49Y91         FDRE                                         r  EXSegReg1/RegOut2E_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut2E_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.986ns  (logic 2.899ns (14.505%)  route 17.087ns (85.495%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.649    19.986    EXSegReg1/FlushE
    SLICE_X49Y91         FDRE                                         r  EXSegReg1/RegOut2E_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut1E_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.864ns  (logic 2.899ns (14.595%)  route 16.965ns (85.405%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.527    19.864    EXSegReg1/FlushE
    SLICE_X45Y92         FDRE                                         r  EXSegReg1/RegOut1E_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut2E_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.864ns  (logic 2.899ns (14.595%)  route 16.965ns (85.405%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.527    19.864    EXSegReg1/FlushE
    SLICE_X45Y92         FDRE                                         r  EXSegReg1/RegOut2E_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut1E_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.813ns  (logic 2.899ns (14.632%)  route 16.914ns (85.368%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.476    19.813    EXSegReg1/FlushE
    SLICE_X57Y89         FDRE                                         r  EXSegReg1/RegOut1E_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut2E_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.813ns  (logic 2.899ns (14.632%)  route 16.914ns (85.368%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.476    19.813    EXSegReg1/FlushE
    SLICE_X57Y89         FDRE                                         r  EXSegReg1/RegOut2E_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut1E_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.676ns  (logic 2.899ns (14.733%)  route 16.777ns (85.267%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.340    19.676    EXSegReg1/FlushE
    SLICE_X48Y88         FDRE                                         r  EXSegReg1/RegOut1E_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WBSegReg1/RdW_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/RegOut1E_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.529ns  (logic 2.899ns (14.845%)  route 16.630ns (85.155%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  WBSegReg1/RdW_reg[2]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  WBSegReg1/RdW_reg[2]/Q
                         net (fo=35, routed)          2.573     3.029    WBSegReg1/RdW[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.146     3.175 r  WBSegReg1/StoreDataM[4]_i_5/O
                         net (fo=1, routed)           0.663     3.838    WBSegReg1/HarzardUnit1/Forward1E1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.354     4.192 f  WBSegReg1/StoreDataM[4]_i_3/O
                         net (fo=7, routed)           0.881     5.073    WBSegReg1/StoreDataM[4]_i_3_n_1
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.376     5.449 r  WBSegReg1/StoreDataM[31]_i_3/O
                         net (fo=29, routed)          2.351     7.800    WBSegReg1/StoreDataM[31]_i_3_n_1
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.326     8.126 r  WBSegReg1/StoreDataM[19]_i_1/O
                         net (fo=2, routed)           0.815     8.941    EXSegReg1/ForwardData2[19]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  EXSegReg1/AluOutM[19]_i_2/O
                         net (fo=14, routed)          1.598    10.663    EXSegReg1/Operand2[19]
    SLICE_X37Y83         LUT4 (Prop_lut4_I3_O)        0.124    10.787 r  EXSegReg1/stall_ff_i_44/O
                         net (fo=2, routed)           0.507    11.293    EXSegReg1/stall_ff_i_44_n_1
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.800 r  EXSegReg1/stall_ff_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.800    EXSegReg1/stall_ff_reg_i_50_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  EXSegReg1/stall_ff_reg_i_29/CO[3]
                         net (fo=1, routed)           1.302    13.216    EXSegReg1/BranchDecisionMaking1/data2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  EXSegReg1/stall_ff_i_9/O
                         net (fo=1, routed)           0.659    13.999    EXSegReg1/stall_ff_i_9_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  EXSegReg1/stall_ff_i_4/O
                         net (fo=37, routed)          1.090    15.213    EXSegReg1/BranchE
    SLICE_X28Y87         LUT6 (Prop_lut6_I3_O)        0.124    15.337 r  EXSegReg1/BrNPC[31]_i_1/O
                         net (fo=196, routed)         4.192    19.529    EXSegReg1/FlushE
    SLICE_X53Y92         FDRE                                         r  EXSegReg1/RegOut1E_reg[29]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXSegReg1/PCE_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMSegReg1/PCM_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.685%)  route 0.112ns (44.315%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE                         0.000     0.000 r  EXSegReg1/PCE_reg[21]/C
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXSegReg1/PCE_reg[21]/Q
                         net (fo=2, routed)           0.112     0.253    MEMSegReg1/PCE[21]
    SLICE_X33Y89         FDRE                                         r  MEMSegReg1/PCM_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IDSegReg1/PCD_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/PCE_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.232%)  route 0.114ns (44.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE                         0.000     0.000 r  IDSegReg1/PCD_reg[4]/C
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IDSegReg1/PCD_reg[4]/Q
                         net (fo=2, routed)           0.114     0.255    EXSegReg1/Q[4]
    SLICE_X32Y81         FDRE                                         r  EXSegReg1/PCE_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IDSegReg1/PCD_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXSegReg1/PCE_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.681%)  route 0.130ns (50.319%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE                         0.000     0.000 r  IDSegReg1/PCD_reg[26]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IDSegReg1/PCD_reg[26]/Q
                         net (fo=2, routed)           0.130     0.258    EXSegReg1/Q[26]
    SLICE_X33Y88         FDRE                                         r  EXSegReg1/PCE_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXSegReg1/PCE_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMSegReg1/PCM_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.158%)  route 0.132ns (50.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE                         0.000     0.000 r  EXSegReg1/PCE_reg[5]/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  EXSegReg1/PCE_reg[5]/Q
                         net (fo=2, routed)           0.132     0.260    MEMSegReg1/PCE[5]
    SLICE_X35Y80         FDRE                                         r  MEMSegReg1/PCM_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXSegReg1/PCE_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMSegReg1/PCM_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE                         0.000     0.000 r  EXSegReg1/PCE_reg[25]/C
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXSegReg1/PCE_reg[25]/Q
                         net (fo=2, routed)           0.123     0.264    MEMSegReg1/PCE[25]
    SLICE_X33Y89         FDRE                                         r  MEMSegReg1/PCM_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXSegReg1/PCE_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMSegReg1/PCM_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE                         0.000     0.000 r  EXSegReg1/PCE_reg[10]/C
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXSegReg1/PCE_reg[10]/Q
                         net (fo=2, routed)           0.127     0.268    MEMSegReg1/PCE[10]
    SLICE_X35Y80         FDRE                                         r  MEMSegReg1/PCM_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMSegReg1/PCM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WBSegReg1/ResultW_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE                         0.000     0.000 r  MEMSegReg1/PCM_reg[0]/C
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMSegReg1/PCM_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    MEMSegReg1/PCM[0]
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  MEMSegReg1/ResultW[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    WBSegReg1/ResultM[0]
    SLICE_X34Y77         FDRE                                         r  WBSegReg1/ResultW_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMSegReg1/RdM_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WBSegReg1/RdW_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.781%)  route 0.137ns (49.219%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  MEMSegReg1/RdM_reg[4]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMSegReg1/RdM_reg[4]/Q
                         net (fo=4, routed)           0.137     0.278    WBSegReg1/RdM[4]
    SLICE_X32Y78         FDRE                                         r  WBSegReg1/RdW_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFSegReg1/PCF_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDSegReg1/PCD_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE                         0.000     0.000 r  IFSegReg1/PCF_reg[25]/C
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFSegReg1/PCF_reg[25]/Q
                         net (fo=3, routed)           0.142     0.283    IDSegReg1/Q[25]
    SLICE_X33Y87         FDRE                                         r  IDSegReg1/PCD_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXSegReg1/PCE_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMSegReg1/PCM_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  EXSegReg1/PCE_reg[11]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXSegReg1/PCE_reg[11]/Q
                         net (fo=2, routed)           0.119     0.283    MEMSegReg1/PCE[11]
    SLICE_X34Y78         FDRE                                         r  MEMSegReg1/PCM_reg[11]/D
  -------------------------------------------------------------------    -------------------





