max_sim_count   =   0
max_inst_count   =   0
output_file   =   case1.out
print_inst   =   0
perfect_icache   =   1
perfect_dcache   =   0
perfect_br   =   1
perfect_l2   =   1
read_trace   =   1
trace_file   =   case1.pzip
issue_width   =   1
icache_latency   =   1
dcache_latency   =   5
mem_latency   =   1
l2cache_latency   =   1
print_pipe_freq   =   1
dcache_size   =   64
dcache_way   =   4
block_size   =   64
dcache_fixed_penalty   =   200
mem_latency_row_hit   =   10
mem_latency_row_miss   =   20
mshr_size   =   4
dram_bank_num   =   4
dram_page_size   =   2
print_mem_debug   =   0
use_bpred   =   0
bpred_type   =   3
bpred_hist_len   =   2
enable_vmem   =   1
tlb_entries   =   4
vmem_page_size   =   4096
--------------------------------------------
cycle count : 1 retired_instruction : 0
1 FE: 1 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 2 retired_instruction : 0
2 FE: 2 ID: 1 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 3 retired_instruction : 0
3 FE: 3 ID: 2 EX: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 4 retired_instruction : 0
4 FE: 3 ID: 2 EX: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 5 retired_instruction : 0
5 FE: 3 ID: 2 EX: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 6 retired_instruction : 0
6 FE: 3 ID: 2 EX: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 7 retired_instruction : 0
7 FE: 3 ID: 2 EX: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 8 retired_instruction : 0
8 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 9 retired_instruction : 0
9 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 10 retired_instruction : 0
10 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 11 retired_instruction : 0
11 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 12 retired_instruction : 0
12 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 13 retired_instruction : 0
13 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 14 retired_instruction : 0
14 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 15 retired_instruction : 0
15 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 16 retired_instruction : 0
16 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 17 retired_instruction : 0
17 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 18 retired_instruction : 0
18 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 19 retired_instruction : 0
19 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 20 retired_instruction : 0
20 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 21 retired_instruction : 0
21 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 22 retired_instruction : 0
22 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 23 retired_instruction : 0
23 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 24 retired_instruction : 0
24 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 25 retired_instruction : 0
25 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 26 retired_instruction : 0
26 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 27 retired_instruction : 0
27 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 28 retired_instruction : 0
28 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 29 retired_instruction : 0
29 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 30 retired_instruction : 0
30 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 31 retired_instruction : 0
31 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 32 retired_instruction : 0
32 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 33 retired_instruction : 0
33 FE: 3 ID: 2 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 34 retired_instruction : 0
34 FE: 3 ID: 2 EX: #### MEM_REPLAY: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 35 retired_instruction : 0
35 FE: 3 ID: 2 EX: #### MEM_REPLAY: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 36 retired_instruction : 0
36 FE: 3 ID: 2 EX: #### MEM_REPLAY: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 37 retired_instruction : 0
37 FE: 3 ID: 2 EX: #### MEM_REPLAY: 1 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 38 retired_instruction : 0
38 FE: 3 ID: #### EX: 2 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 39 retired_instruction : 0
39 FE: 3 ID: #### EX: 2 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 40 retired_instruction : 0
40 FE: 3 ID: #### EX: 2 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 41 retired_instruction : 0
41 FE: 3 ID: #### EX: 2 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 42 retired_instruction : 0
42 FE: 3 ID: #### EX: 2 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 43 retired_instruction : 0
43 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 44 retired_instruction : 0
44 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 45 retired_instruction : 0
45 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 46 retired_instruction : 0
46 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 47 retired_instruction : 0
47 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 48 retired_instruction : 0
48 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 49 retired_instruction : 0
49 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 50 retired_instruction : 0
50 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 51 retired_instruction : 0
51 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 52 retired_instruction : 0
52 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 53 retired_instruction : 0
53 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 54 retired_instruction : 0
54 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 55 retired_instruction : 0
55 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 56 retired_instruction : 0
56 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 57 retired_instruction : 0
57 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 58 retired_instruction : 0
58 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 59 retired_instruction : 0
59 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 60 retired_instruction : 0
60 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 61 retired_instruction : 0
61 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 62 retired_instruction : 0
62 FE: 3 ID: #### EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 63 retired_instruction : 0
63 FE: 3 ID: #### EX: #### MEM_MSHR: 1 MEM_MSHR: 2
--------------------------------------------
--------------------------------------------
cycle count : 64 retired_instruction : 2
64 FE: #### ID: 3 EX: #### MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 65 retired_instruction : 2
65 FE: #### ID: #### EX: 3 MEM: ####
--------------------------------------------
--------------------------------------------
cycle count : 66 retired_instruction : 2
66 FE: #### ID: #### EX: #### MEM_PIPE: 3
--------------------------------------------
--------------------------------------------
cycle count : 67 retired_instruction : 3
67 FE: #### ID: #### EX: #### MEM: ####
--------------------------------------------
**Heartbeat** cycle_count: 67 inst:3 IPC: 0.0447761 Overall IPC: 0.0447761
