@E: CD648 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL\phase_controller.vhd":82:28:82:28|Expression does not match type std_ulogic
@E::Errors while synthesizing top module MAIN.

