Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May 27 09:24:37 2022
| Host         : edoardo-fedora running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.660        0.000                      0                   90        0.221        0.000                      0                   90        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              11.660        0.000                      0                   86        0.221        0.000                      0                   86        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   13.438        0.000                      0                    4        0.423        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       11.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 DP/curr_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.240ns (37.382%)  route 2.077ns (62.618%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.834     5.072    DP/CLK
    SLICE_X3Y127         FDRE                                         r  DP/curr_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  DP/curr_pos_reg[7]/Q
                         net (fo=10, routed)          1.172     6.663    DP/p_0_in[4]
    SLICE_X1Y128         LUT4 (Prop_lut4_I1_O)        0.299     6.962 r  DP/seq_end1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.962    DP/seq_end1_carry_i_6_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.360 f  DP/seq_end1_carry/CO[3]
                         net (fo=3, routed)           0.905     8.265    DP/seq_end1_carry_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I1_O)        0.124     8.389 r  DP/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=1, routed)           0.000     8.389    DP_n_10
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[7]/C
                         clock pessimism              0.340    20.053    
                         clock uncertainty           -0.035    20.017    
    SLICE_X1Y129         FDCE (Setup_fdce_C_D)        0.031    20.048    FSM_onehot_curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         20.048    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 11.660    

Slack (MET) :             11.674ns  (required time - arrival time)
  Source:                 DP/curr_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 1.240ns (37.549%)  route 2.062ns (62.451%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.834     5.072    DP/CLK
    SLICE_X3Y127         FDRE                                         r  DP/curr_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  DP/curr_pos_reg[7]/Q
                         net (fo=10, routed)          1.172     6.663    DP/p_0_in[4]
    SLICE_X1Y128         LUT4 (Prop_lut4_I1_O)        0.299     6.962 r  DP/seq_end1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.962    DP/seq_end1_carry_i_6_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.360 f  DP/seq_end1_carry/CO[3]
                         net (fo=3, routed)           0.890     8.250    DP/seq_end1_carry_n_0
    SLICE_X1Y129         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  DP/FSM_onehot_curr_state[4]_i_1/O
                         net (fo=1, routed)           0.000     8.374    DP_n_12
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[4]/C
                         clock pessimism              0.340    20.053    
                         clock uncertainty           -0.035    20.017    
    SLICE_X1Y129         FDCE (Setup_fdce_C_D)        0.031    20.048    FSM_onehot_curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         20.048    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 11.674    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 DP/curr_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.266ns (38.037%)  route 2.062ns (61.963%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.834     5.072    DP/CLK
    SLICE_X3Y127         FDRE                                         r  DP/curr_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  DP/curr_pos_reg[7]/Q
                         net (fo=10, routed)          1.172     6.663    DP/p_0_in[4]
    SLICE_X1Y128         LUT4 (Prop_lut4_I1_O)        0.299     6.962 r  DP/seq_end1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.962    DP/seq_end1_carry_i_6_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.360 r  DP/seq_end1_carry/CO[3]
                         net (fo=3, routed)           0.890     8.250    DP/seq_end1_carry_n_0
    SLICE_X1Y129         LUT4 (Prop_lut4_I0_O)        0.150     8.400 r  DP/FSM_onehot_curr_state[5]_i_1/O
                         net (fo=1, routed)           0.000     8.400    DP_n_11
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[5]/C
                         clock pessimism              0.340    20.053    
                         clock uncertainty           -0.035    20.017    
    SLICE_X1Y129         FDCE (Setup_fdce_C_D)        0.075    20.092    FSM_onehot_curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         20.092    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.744ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/curr_pos_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.871ns (29.457%)  route 2.086ns (70.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 19.709 - 15.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.838     5.076    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  FSM_onehot_curr_state_reg[13]/Q
                         net (fo=14, routed)          1.037     6.531    DP/Q[11]
    SLICE_X2Y128         LUT6 (Prop_lut6_I5_O)        0.299     6.830 f  DP/curr_pos_overflow_i_3/O
                         net (fo=1, routed)           0.667     7.497    DP/curr_pos_overflow_i_3_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.153     7.650 r  DP/curr_pos_overflow_i_1/O
                         net (fo=1, routed)           0.382     8.033    DP/curr_pos_overflow_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  DP/curr_pos_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.718    19.709    DP/CLK
    SLICE_X2Y127         FDRE                                         r  DP/curr_pos_overflow_reg/C
                         clock pessimism              0.340    20.050    
                         clock uncertainty           -0.035    20.014    
    SLICE_X2Y127         FDRE (Setup_fdre_C_D)       -0.238    19.776    DP/curr_pos_overflow_reg
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                 11.744    

Slack (MET) :             11.814ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.934ns (31.953%)  route 1.989ns (68.047%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.838     5.076    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  FSM_onehot_curr_state_reg[11]/Q
                         net (fo=16, routed)          0.978     6.510    o_we_OBUF
    SLICE_X1Y130         LUT4 (Prop_lut4_I2_O)        0.152     6.662 f  FSM_onehot_curr_state[13]_i_4/O
                         net (fo=1, routed)           0.461     7.123    FSM_onehot_curr_state[13]_i_4_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.326     7.449 r  FSM_onehot_curr_state[13]_i_1/O
                         net (fo=13, routed)          0.550     7.999    FSM_onehot_curr_state[13]_i_1_n_0
    SLICE_X3Y129         FDCE                                         r  FSM_onehot_curr_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X3Y129         FDCE                                         r  FSM_onehot_curr_state_reg[3]/C
                         clock pessimism              0.340    20.053    
                         clock uncertainty           -0.035    20.017    
    SLICE_X3Y129         FDCE (Setup_fdce_C_CE)      -0.205    19.812    FSM_onehot_curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 11.814    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.934ns (32.593%)  route 1.932ns (67.407%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.838     5.076    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  FSM_onehot_curr_state_reg[11]/Q
                         net (fo=16, routed)          0.978     6.510    o_we_OBUF
    SLICE_X1Y130         LUT4 (Prop_lut4_I2_O)        0.152     6.662 f  FSM_onehot_curr_state[13]_i_4/O
                         net (fo=1, routed)           0.461     7.123    FSM_onehot_curr_state[13]_i_4_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.326     7.449 r  FSM_onehot_curr_state[13]_i_1/O
                         net (fo=13, routed)          0.492     7.941    FSM_onehot_curr_state[13]_i_1_n_0
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[10]/C
                         clock pessimism              0.363    20.076    
                         clock uncertainty           -0.035    20.040    
    SLICE_X1Y129         FDCE (Setup_fdce_C_CE)      -0.205    19.835    FSM_onehot_curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 11.894    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.934ns (32.593%)  route 1.932ns (67.407%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.838     5.076    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  FSM_onehot_curr_state_reg[11]/Q
                         net (fo=16, routed)          0.978     6.510    o_we_OBUF
    SLICE_X1Y130         LUT4 (Prop_lut4_I2_O)        0.152     6.662 f  FSM_onehot_curr_state[13]_i_4/O
                         net (fo=1, routed)           0.461     7.123    FSM_onehot_curr_state[13]_i_4_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.326     7.449 r  FSM_onehot_curr_state[13]_i_1/O
                         net (fo=13, routed)          0.492     7.941    FSM_onehot_curr_state[13]_i_1_n_0
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/C
                         clock pessimism              0.363    20.076    
                         clock uncertainty           -0.035    20.040    
    SLICE_X1Y129         FDCE (Setup_fdce_C_CE)      -0.205    19.835    FSM_onehot_curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 11.894    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.934ns (32.593%)  route 1.932ns (67.407%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.838     5.076    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  FSM_onehot_curr_state_reg[11]/Q
                         net (fo=16, routed)          0.978     6.510    o_we_OBUF
    SLICE_X1Y130         LUT4 (Prop_lut4_I2_O)        0.152     6.662 f  FSM_onehot_curr_state[13]_i_4/O
                         net (fo=1, routed)           0.461     7.123    FSM_onehot_curr_state[13]_i_4_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.326     7.449 r  FSM_onehot_curr_state[13]_i_1/O
                         net (fo=13, routed)          0.492     7.941    FSM_onehot_curr_state[13]_i_1_n_0
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[12]/C
                         clock pessimism              0.363    20.076    
                         clock uncertainty           -0.035    20.040    
    SLICE_X1Y129         FDCE (Setup_fdce_C_CE)      -0.205    19.835    FSM_onehot_curr_state_reg[12]
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 11.894    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.934ns (32.593%)  route 1.932ns (67.407%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.838     5.076    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  FSM_onehot_curr_state_reg[11]/Q
                         net (fo=16, routed)          0.978     6.510    o_we_OBUF
    SLICE_X1Y130         LUT4 (Prop_lut4_I2_O)        0.152     6.662 f  FSM_onehot_curr_state[13]_i_4/O
                         net (fo=1, routed)           0.461     7.123    FSM_onehot_curr_state[13]_i_4_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.326     7.449 r  FSM_onehot_curr_state[13]_i_1/O
                         net (fo=13, routed)          0.492     7.941    FSM_onehot_curr_state[13]_i_1_n_0
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[13]/C
                         clock pessimism              0.363    20.076    
                         clock uncertainty           -0.035    20.040    
    SLICE_X1Y129         FDCE (Setup_fdce_C_CE)      -0.205    19.835    FSM_onehot_curr_state_reg[13]
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 11.894    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.934ns (32.593%)  route 1.932ns (67.407%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.838     5.076    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  FSM_onehot_curr_state_reg[11]/Q
                         net (fo=16, routed)          0.978     6.510    o_we_OBUF
    SLICE_X1Y130         LUT4 (Prop_lut4_I2_O)        0.152     6.662 f  FSM_onehot_curr_state[13]_i_4/O
                         net (fo=1, routed)           0.461     7.123    FSM_onehot_curr_state[13]_i_4_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.326     7.449 r  FSM_onehot_curr_state[13]_i_1/O
                         net (fo=13, routed)          0.492     7.941    FSM_onehot_curr_state[13]_i_1_n_0
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[4]/C
                         clock pessimism              0.363    20.076    
                         clock uncertainty           -0.035    20.040    
    SLICE_X1Y129         FDCE (Setup_fdce_C_CE)      -0.205    19.835    FSM_onehot_curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 11.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/curr_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.578%)  route 0.154ns (40.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    i_clk_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDCE (Prop_fdce_C_Q)         0.128     1.710 r  FSM_onehot_curr_state_reg[2]/Q
                         net (fo=18, routed)          0.154     1.864    DP/Q[1]
    SLICE_X2Y129         LUT6 (Prop_lut6_I3_O)        0.099     1.963 r  DP/curr_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.963    DP/cpos_mux[4]
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.918     2.107    DP/CLK
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[4]/C
                         clock pessimism             -0.486     1.621    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.121     1.742    DP/curr_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.229ns (69.451%)  route 0.101ns (30.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.646     1.583    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.128     1.711 r  FSM_onehot_curr_state_reg[10]/Q
                         net (fo=6, routed)           0.101     1.812    DP/Q[8]
    SLICE_X1Y129         LUT4 (Prop_lut4_I3_O)        0.101     1.913 r  DP/FSM_onehot_curr_state[13]_i_2/O
                         net (fo=1, routed)           0.000     1.913    DP_n_8
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.918     2.107    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[13]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X1Y129         FDCE (Hold_fdce_C_D)         0.107     1.690    FSM_onehot_curr_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.646     1.583    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.128     1.711 r  FSM_onehot_curr_state_reg[10]/Q
                         net (fo=6, routed)           0.101     1.812    DP/Q[8]
    SLICE_X1Y129         LUT3 (Prop_lut3_I0_O)        0.098     1.910 r  DP/FSM_onehot_curr_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.910    DP_n_9
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.918     2.107    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[11]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X1Y129         FDCE (Hold_fdce_C_D)         0.091     1.674    FSM_onehot_curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 DP/curr_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.979%)  route 0.145ns (41.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.646     1.583    DP/CLK
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164     1.747 f  DP/curr_pos_reg[2]/Q
                         net (fo=10, routed)          0.145     1.893    DP/SHIFT_LEFT[3]
    SLICE_X1Y129         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  DP/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.938    DP_n_10
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.918     2.107    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[7]/C
                         clock pessimism             -0.510     1.597    
    SLICE_X1Y129         FDCE (Hold_fdce_C_D)         0.092     1.689    FSM_onehot_curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.208%)  route 0.210ns (59.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.210     1.933    sm_rst
    SLICE_X4Y129         FDCE                                         r  FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.917     2.106    i_clk_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  FSM_onehot_curr_state_reg[2]/C
                         clock pessimism             -0.511     1.595    
    SLICE_X4Y129         FDCE (Hold_fdce_C_D)         0.075     1.670    FSM_onehot_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DP/curr_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/curr_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    DP/CLK
    SLICE_X3Y128         FDRE                                         r  DP/curr_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     1.723 r  DP/curr_pos_reg[1]/Q
                         net (fo=18, routed)          0.169     1.893    DP/SHIFT_LEFT[2]
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     1.938 r  DP/curr_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.938    DP/cpos_mux[1]
    SLICE_X3Y128         FDRE                                         r  DP/curr_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.917     2.106    DP/CLK
    SLICE_X3Y128         FDRE                                         r  DP/curr_pos_reg[1]/C
                         clock pessimism             -0.524     1.582    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.092     1.674    DP/curr_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            FSM_onehot_curr_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.722%)  route 0.243ns (63.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    i_clk_IBUF_BUFG
    SLICE_X4Y129         FDCE                                         r  FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  FSM_onehot_curr_state_reg[9]/Q
                         net (fo=3, routed)           0.243     1.966    FSM_onehot_curr_state_reg_n_0_[9]
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.918     2.107    i_clk_IBUF_BUFG
    SLICE_X1Y129         FDCE                                         r  FSM_onehot_curr_state_reg[10]/C
                         clock pessimism             -0.486     1.621    
    SLICE_X1Y129         FDCE (Hold_fdce_C_D)         0.076     1.697    FSM_onehot_curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DP/curr_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/curr_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.752%)  route 0.187ns (47.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.646     1.583    DP/CLK
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164     1.747 r  DP/curr_pos_reg[3]/Q
                         net (fo=14, routed)          0.187     1.934    DP/p_0_in[0]
    SLICE_X2Y129         LUT6 (Prop_lut6_I2_O)        0.045     1.979 r  DP/curr_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.979    DP/cpos_mux[3]
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.918     2.107    DP/CLK
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[3]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.121     1.704    DP/curr_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DP/curr_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/curr_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.646     1.583    DP/CLK
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164     1.747 r  DP/curr_pos_reg[2]/Q
                         net (fo=10, routed)          0.187     1.935    DP/SHIFT_LEFT[3]
    SLICE_X2Y129         LUT6 (Prop_lut6_I1_O)        0.045     1.980 r  DP/curr_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    DP/cpos_mux[2]
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.918     2.107    DP/CLK
    SLICE_X2Y129         FDRE                                         r  DP/curr_pos_reg[2]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.120     1.703    DP/curr_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DP/curr_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/curr_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    DP/CLK
    SLICE_X3Y128         FDRE                                         r  DP/curr_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     1.723 r  DP/curr_pos_reg[8]/Q
                         net (fo=9, routed)           0.182     1.906    DP/p_0_in[5]
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.045     1.951 r  DP/curr_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.951    DP/cpos_mux[8]
    SLICE_X3Y128         FDRE                                         r  DP/curr_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.917     2.106    DP/CLK
    SLICE_X3Y128         FDRE                                         r  DP/curr_pos_reg[8]/C
                         clock pessimism             -0.524     1.582    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.092     1.674    DP/curr_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         15.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         15.000      14.000     SLICE_X4Y129   FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X1Y129   FSM_onehot_curr_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X1Y129   FSM_onehot_curr_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X1Y129   FSM_onehot_curr_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X1Y129   FSM_onehot_curr_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X5Y129   FSM_onehot_curr_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X4Y129   FSM_onehot_curr_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X3Y129   FSM_onehot_curr_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X1Y129   FSM_onehot_curr_state_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X4Y129   FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X4Y129   FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y129   FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y129   FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   FSM_onehot_curr_state_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       13.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.438ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/SM/FSM_sequential_curr_state_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.456ns (38.931%)  route 0.715ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.837     5.075    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.715     6.246    DP/SM/outbuff_reg[7]_0[0]
    SLICE_X2Y130         FDCE                                         f  DP/SM/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    DP/SM/CLK
    SLICE_X2Y130         FDCE                                         r  DP/SM/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism              0.326    20.039    
                         clock uncertainty           -0.035    20.003    
    SLICE_X2Y130         FDCE (Recov_fdce_C_CLR)     -0.319    19.684    DP/SM/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 13.438    

Slack (MET) :             13.438ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/SM/FSM_sequential_curr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.456ns (38.931%)  route 0.715ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.837     5.075    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.715     6.246    DP/SM/outbuff_reg[7]_0[0]
    SLICE_X2Y130         FDCE                                         f  DP/SM/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    DP/SM/CLK
    SLICE_X2Y130         FDCE                                         r  DP/SM/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism              0.326    20.039    
                         clock uncertainty           -0.035    20.003    
    SLICE_X2Y130         FDCE (Recov_fdce_C_CLR)     -0.319    19.684    DP/SM/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 13.438    

Slack (MET) :             13.438ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/SM/curr_out_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.456ns (38.931%)  route 0.715ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.837     5.075    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.715     6.246    DP/SM/outbuff_reg[7]_0[0]
    SLICE_X2Y130         FDCE                                         f  DP/SM/curr_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    DP/SM/CLK
    SLICE_X2Y130         FDCE                                         r  DP/SM/curr_out_reg[0]/C
                         clock pessimism              0.326    20.039    
                         clock uncertainty           -0.035    20.003    
    SLICE_X2Y130         FDCE (Recov_fdce_C_CLR)     -0.319    19.684    DP/SM/curr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 13.438    

Slack (MET) :             13.438ns  (required time - arrival time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/SM/curr_out_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.456ns (38.931%)  route 0.715ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 19.712 - 15.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.837     5.075    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.715     6.246    DP/SM/outbuff_reg[7]_0[0]
    SLICE_X2Y130         FDCE                                         f  DP/SM/curr_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U20                                               0.000    15.000 r  i_clk (IN)
                         net (fo=0)                   0.000    15.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    15.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    17.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.721    19.712    DP/SM/CLK
    SLICE_X2Y130         FDCE                                         r  DP/SM/curr_out_reg[1]/C
                         clock pessimism              0.326    20.039    
                         clock uncertainty           -0.035    20.003    
    SLICE_X2Y130         FDCE (Recov_fdce_C_CLR)     -0.319    19.684    DP/SM/curr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 13.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/SM/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.578%)  route 0.255ns (64.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.141     1.723 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.255     1.978    DP/SM/outbuff_reg[7]_0[0]
    SLICE_X2Y130         FDCE                                         f  DP/SM/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.919     2.108    DP/SM/CLK
    SLICE_X2Y130         FDCE                                         r  DP/SM/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X2Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.555    DP/SM/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/SM/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.578%)  route 0.255ns (64.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.141     1.723 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.255     1.978    DP/SM/outbuff_reg[7]_0[0]
    SLICE_X2Y130         FDCE                                         f  DP/SM/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.919     2.108    DP/SM/CLK
    SLICE_X2Y130         FDCE                                         r  DP/SM/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X2Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.555    DP/SM/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/SM/curr_out_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.578%)  route 0.255ns (64.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.141     1.723 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.255     1.978    DP/SM/outbuff_reg[7]_0[0]
    SLICE_X2Y130         FDCE                                         f  DP/SM/curr_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.919     2.108    DP/SM/CLK
    SLICE_X2Y130         FDCE                                         r  DP/SM/curr_out_reg[0]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X2Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.555    DP/SM/curr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            DP/SM/curr_out_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.578%)  route 0.255ns (64.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.645     1.582    i_clk_IBUF_BUFG
    SLICE_X5Y129         FDCE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.141     1.723 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=15, routed)          0.255     1.978    DP/SM/outbuff_reg[7]_0[0]
    SLICE_X2Y130         FDCE                                         f  DP/SM/curr_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.919     2.108    DP/SM/CLK
    SLICE_X2Y130         FDCE                                         r  DP/SM/curr_out_reg[1]/C
                         clock pessimism             -0.486     1.622    
    SLICE_X2Y130         FDCE (Remov_fdce_C_CLR)     -0.067     1.555    DP/SM/curr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.423    





