<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® Stratix® 10 NX FPGA</title>

    <link rel="stylesheet" href="/css/mv_product/intel_stratix_10_NX_FPGA_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_series.html">Intel® MAX® Series FPGAs and CPLDs - Intel® FPGA</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.html">Intel® Stratix® 10 FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Intel® Stratix® 10 NX FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Intel® Stratix® 10 NX FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                        </div>
                        <p>AI-optimized FPGA for high-bandwidth, low-latency artificial intelligence (AI) acceleration applications. The Intel® Stratix® 10 NX FPGA delivers accelerated AI compute solution through AI-optimized compute blocks with up to 143 INT8 TOPS at ~1 TOPS/W1; in package 3D stacked HBM high-bandwidth DRAM; and up to 57.8G PAM4 transceivers.</p>
                        <p>See also: <a href="">FPGA Design Software</a>, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/intel_stratix_10_NX_FPGA_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Benefits -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Features and Benefits</h2>
                    <a class="mv_coman_btn" href="">View all features</a>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Up to 143 INT8 TOPS or 286 INT4 TOPS1 for High Throughput AI Applications1</a></h4>
                        <p class="mb-0">The Intel® Stratix® 10 NX FPGA embeds a new type of AI-optimized block called the AI Tensor Block. The AI Tensor Block is tuned for the common matrix-matrix or vector-matrix multiplications used in AI computations, with capabilities designed to work efficiently for both small and large matrix sizes. A single AI Tensor Block achieves 143 INT8 TOPS or 286 INT4 TOPS.<sup>1</sup></p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">High Low-Latency Memory Bandwidth for Memory Bound Solution</a></h4>
                        <p class="mb-0">The integrated memory stacks allow for large, persistent AI models to be stored on-chip, which results in lower latency with large memory bandwidth to prevent memory-bound performance challenges in large models.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Scalable and Flexible I/O Connectivity Bandwidth</a></h4>
                        <p class="mb-0">Intel® Stratix® 10 NX FPGA includes up to 57.8 Gbps PAM4 transceivers to implement multi-node AI inference solutions, reducing or eliminating bandwidth connectivity as a limiting factor in multi-node designs. The Intel® Stratix® 10 NX FPGA also incorporates hard IP such as PCIe 3.0 x16 and 10/25/100G Ethernet MAC/PCS/FEC. These transceivers provide a scalable connectivity solution and the flexibility to adapt to market requirements.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------ Beyond Peak ----------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <video class="w-100" controls loop>
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;">Beyond Peak Performance: Comparing Intel® Stratix® 10 NX AI-Optimized FPGA and GPUs</h1>
                        <p>Watch this video presentation of the conference paper “Beyond Peak Performance: Comparing the Real Performance of AI-Optimized FPGA and GPUs”, which focuses on comparing Intel® Stratix® 10 NX AI-optimized FPGA and GPUs based on achievable performance and measured overheads in realistic inference systems.</p>
                        <p>Key insights from this conference paper are summarized in a white paper.</p>
                        <a class="mv_coman_btn" href="">Read the white paper<i style="margin-left: 7px;" class="fa-solid fa-arrow-right"></i></a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!----------------------------- Pushing --------------------------------------->
    <section>
        <div style="text-align: center; background-color: #0068B5; color: #fff;" class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;">Pushing AI Boundaries with...</h1>
                <p class="mb-2">Learn how Intel® Stratix® 10 NX FPGA can be used for large AI models requiring low-latency, high compute and memory as well as scalability across multi-nodes.</p>
                <a class="mv_read_the" href="">Read the white paper</a>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!---------------------------------- Applications --------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h1 class="mb-3" style="font-weight: 350; text-align: center;">Applications</h1>
                <div class="row justify-content-center">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <img class="w-50 mb-2" src="/img/mv_image/gettyimages-861092546.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h3 style="font-weight: 350;">Natural Language Processing</h3>
                        <ul>
                            <li>Speech recognition</li>
                            <li>Speech synthesis</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <img class="w-50 mb-2" src="/img/mv_image/gettyimages-958122884_1920-1080.avif" alt="">
                        <h3 style="font-weight: 350;">Security</h3>
                        <ul>
                            <li>Deep packet inspection</li>
                            <li>Congestion control identification</li>
                            <li>Fraud detection</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <img class="w-50 mb-2" src="/img/mv_image/traffic-object-detection-recognition-rwd.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h3 style="font-weight: 350;">Real Time Video Analytics</h3>
                        <ul>
                            <li>Content recognition</li>
                            <li>Video pre & post-processing</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Intel® Stratix® 10 NX FPGA product brief​</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer" style="font-size: 12px;"><sup>1</sup>
            Based on internal Intel estimates.<br>
            Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a class="b_special_a1" href="">www.intel.com/benchmarks</a>.<br>
            Intel® technologies may require enabled hardware, software or service activation.<br>
            No product or component can be absolutely secure.<br>
            Results have been estimated or simulated. Your costs and results may vary.<br>
            © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.
        </div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>