

================================================================
== Vitis HLS Report for 'fft_Pipeline_VITIS_LOOP_125_12'
================================================================
* Date:           Sun Jun 23 03:43:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       27|     3202|  0.135 us|  16.010 us|   27|  3202|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_125_12  |       25|     3200|        25|         25|          1|  1 ~ 128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      64|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     342|    -|
|Register             |        -|     -|      518|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      518|     406|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln125_fu_212_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln130_fu_238_p2   |         +|   0|  0|  15|           8|           8|
    |icmp_ln125_fu_206_p2  |      icmp|   0|  0|  15|           8|           8|
    |shl_ln126_fu_226_p2   |       shl|   0|  0|  19|           9|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  64|          33|          26|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |X_I_5_address0      |   20|          4|   10|         40|
    |X_I_5_address1      |   14|          3|   10|         30|
    |X_I_5_d0            |   14|          3|   32|         96|
    |X_R_5_address0      |   20|          4|   10|         40|
    |X_R_5_address1      |   14|          3|   10|         30|
    |X_R_5_d0            |   14|          3|   32|         96|
    |ap_NS_fsm           |  123|         26|    1|         26|
    |ap_done_int         |    9|          2|    1|          2|
    |ap_sig_allocacmp_j  |    9|          2|    8|         16|
    |grp_fu_152_opcode   |   14|          3|    2|          6|
    |grp_fu_152_p0       |   20|          4|   32|        128|
    |grp_fu_152_p1       |   14|          3|   32|         96|
    |grp_fu_156_opcode   |   14|          3|    2|          6|
    |grp_fu_156_p0       |   20|          4|   32|        128|
    |grp_fu_156_p1       |   14|          3|   32|         96|
    |j_5_fu_54           |    9|          2|    8|         16|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  342|         72|  254|        852|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |X_I_5_addr_1_reg_377                 |   9|   0|   10|          1|
    |X_I_5_addr_reg_365                   |   9|   0|   10|          1|
    |X_I_5_load_1_reg_398                 |  32|   0|   32|          0|
    |X_R_5_addr_1_reg_371                 |   9|   0|   10|          1|
    |X_R_5_addr_reg_359                   |   9|   0|   10|          1|
    |X_R_5_load_1_reg_393                 |  32|   0|   32|          0|
    |ap_CS_fsm                            |  25|   0|   25|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |cos_coefficients_table_load_reg_383  |  32|   0|   32|          0|
    |j_5_fu_54                            |   8|   0|    8|          0|
    |mul11_reg_432                        |  32|   0|   32|          0|
    |mul12_reg_437                        |  32|   0|   32|          0|
    |mul13_reg_442                        |  32|   0|   32|          0|
    |mul_reg_427                          |  32|   0|   32|          0|
    |reg_176                              |  32|   0|   32|          0|
    |reg_180                              |  32|   0|   32|          0|
    |reg_184                              |  32|   0|   32|          0|
    |reg_189                              |  32|   0|   32|          0|
    |sin_coefficients_table_load_reg_388  |  32|   0|   32|          0|
    |sub3_reg_462                         |  32|   0|   32|          0|
    |sub_reg_457                          |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 518|   0|  522|          4|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1608_p_din0               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1608_p_din1               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1608_p_opcode             |  out|    2|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1608_p_dout0              |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1608_p_ce                 |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1612_p_din0               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1612_p_din1               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1612_p_opcode             |  out|    2|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1612_p_dout0              |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1612_p_ce                 |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1616_p_din0               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1616_p_din1               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1616_p_dout0              |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1616_p_ce                 |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1620_p_din0               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1620_p_din1               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1620_p_dout0              |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1620_p_ce                 |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1624_p_din0               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1624_p_din1               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1624_p_dout0              |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1624_p_ce                 |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1628_p_din0               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1628_p_din1               |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1628_p_dout0              |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|grp_fu_1628_p_ce                 |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_125_12|  return value|
|numBF_5                          |   in|    8|     ap_none|                         numBF_5|        scalar|
|zext_ln125                       |   in|    4|     ap_none|                      zext_ln125|        scalar|
|cos_coefficients_table_address0  |  out|    9|   ap_memory|          cos_coefficients_table|         array|
|cos_coefficients_table_ce0       |  out|    1|   ap_memory|          cos_coefficients_table|         array|
|cos_coefficients_table_q0        |   in|   32|   ap_memory|          cos_coefficients_table|         array|
|sin_coefficients_table_address0  |  out|    9|   ap_memory|          sin_coefficients_table|         array|
|sin_coefficients_table_ce0       |  out|    1|   ap_memory|          sin_coefficients_table|         array|
|sin_coefficients_table_q0        |   in|   32|   ap_memory|          sin_coefficients_table|         array|
|select_ln122_1                   |   in|    1|     ap_none|                  select_ln122_1|        scalar|
|X_R_5_address0                   |  out|   10|   ap_memory|                           X_R_5|         array|
|X_R_5_ce0                        |  out|    1|   ap_memory|                           X_R_5|         array|
|X_R_5_we0                        |  out|    1|   ap_memory|                           X_R_5|         array|
|X_R_5_d0                         |  out|   32|   ap_memory|                           X_R_5|         array|
|X_R_5_q0                         |   in|   32|   ap_memory|                           X_R_5|         array|
|X_R_5_address1                   |  out|   10|   ap_memory|                           X_R_5|         array|
|X_R_5_ce1                        |  out|    1|   ap_memory|                           X_R_5|         array|
|X_R_5_q1                         |   in|   32|   ap_memory|                           X_R_5|         array|
|X_I_5_address0                   |  out|   10|   ap_memory|                           X_I_5|         array|
|X_I_5_ce0                        |  out|    1|   ap_memory|                           X_I_5|         array|
|X_I_5_we0                        |  out|    1|   ap_memory|                           X_I_5|         array|
|X_I_5_d0                         |  out|   32|   ap_memory|                           X_I_5|         array|
|X_I_5_q0                         |   in|   32|   ap_memory|                           X_I_5|         array|
|X_I_5_address1                   |  out|   10|   ap_memory|                           X_I_5|         array|
|X_I_5_ce1                        |  out|    1|   ap_memory|                           X_I_5|         array|
|X_I_5_q1                         |   in|   32|   ap_memory|                           X_I_5|         array|
+---------------------------------+-----+-----+------------+--------------------------------+--------------+

