[{"DBLP title": "ATLAS: a chip-multiprocessor with transactional memory support.", "DBLP authors": ["Njuguna Njoroge", "Jared Casper", "Sewook Wee", "Yuriy Teslyar", "Daxia Ge", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2007, "MAG papers": [{"PaperId": 2119543864, "PaperTitle": "atlas a chip multiprocessor with transactional memory support", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 75, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "A dynamically adaptive DSP for heterogeneous reconfigurable platforms.", "DBLP authors": ["Fabio Campi", "Antonio Deledda", "Matteo Pizzotti", "Luca Ciccarelli", "Pier Luigi Rolandi", "Claudio Mucci", "Andrea Lodi", "Arseni Vitkovski", "Luca Vanzolini"], "year": 2007, "MAG papers": [{"PaperId": 2154761477, "PaperTitle": "a dynamically adaptive dsp for heterogeneous reconfigurable platforms", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 61, "Affiliations": ["university of bologna", "stmicroelectronics", "stmicroelectronics", "university of bologna", "stmicroelectronics", "stmicroelectronics", "university of bologna", "stmicroelectronics", "university of bologna"]}], "source": "ES"}, {"DBLP title": "An 0.9 \u00d7 1.2\", low power, energy-harvesting system with custom multi-channel communication interface.", "DBLP authors": ["Phillip Stanley-Marbell", "Diana Marculescu"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Interactive presentation: An FPGA based all-digital transmitter with radio frequency output for software defined radio.", "DBLP authors": ["Zhuan Ye", "John Grosspietsch", "Gokhan Memik"], "year": 2007, "MAG papers": [{"PaperId": 2034791630, "PaperTitle": "interactive presentation an fpga based all digital transmitter with radio frequency output for software defined radio", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["northwestern university", "northwestern university", null]}], "source": "ES"}, {"DBLP title": "A non-intrusive isolation approach for soft cores.", "DBLP authors": ["Ozgur Sinanoglu", "Tsvetomir Petrov"], "year": 2007, "MAG papers": [{"PaperId": 2122389914, "PaperTitle": "a non intrusive isolation approach for soft cores", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["qualcomm", "kuwait university"]}], "source": "ES"}, {"DBLP title": "Unknown blocking scheme for low control data volume and high observability.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei", "Srimat T. Chakradhar"], "year": 2007, "MAG papers": [{"PaperId": 2153756207, "PaperTitle": "unknown blocking scheme for low control data volume and high observability", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Test cost reduction for SoC using a combined approach to test data compression and test scheduling.", "DBLP authors": ["Quming Zhou", "Kedarnath J. Balakrishnan"], "year": 2007, "MAG papers": [{"PaperId": 2168875709, "PaperTitle": "test cost reduction for soc using a combined approach to test data compression and test scheduling", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["princeton university", "rice university"]}], "source": "ES"}, {"DBLP title": "High-level test synthesis for delay fault testability.", "DBLP authors": ["Sying-Jyan Wang", "Tung-Hua Yeh"], "year": 2007, "MAG papers": [{"PaperId": 2143752858, "PaperTitle": "high level test synthesis for delay fault testability", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chung hsing university", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "Bus access optimisation for FlexRay-based distributed embedded systems.", "DBLP authors": ["Traian Pop", "Paul Pop", "Petru Eles", "Zebo Peng"], "year": 2007, "MAG papers": [{"PaperId": 2133342008, "PaperTitle": "bus access optimisation for flexray based distributed embedded systems", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 50, "Affiliations": ["linkoping university", "technical university of denmark", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors.", "DBLP authors": ["Nadathur Satish", "Kaushik Ravindran", "Kurt Keutzer"], "year": 2007, "MAG papers": [{"PaperId": 2144327181, "PaperTitle": "a decomposition based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Design closure driven delay relaxation based on convex cost network flow.", "DBLP authors": ["Chuan Lin", "Aiguo Xie", "Hai Zhou"], "year": 2007, "MAG papers": [{"PaperId": 2141835356, "PaperTitle": "design closure driven delay relaxation based on convex cost network flow", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["northwestern university", "magma design automation", null]}], "source": "ES"}, {"DBLP title": "Simulation-based reusable posynomial models for MOS transistor parameters.", "DBLP authors": ["Varun Aggarwal", "Una-May O'Reilly"], "year": 2007, "MAG papers": [{"PaperId": 2165207011, "PaperTitle": "simulation based reusable posynomial models for mos transistor parameters", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Trade-off design of analog circuits using goal attainment and \"Wave Front\" sequential quadratic programming.", "DBLP authors": ["Daniel Mueller", "Helmut E. Graeb", "Ulf Schlichtmann"], "year": 2007, "MAG papers": [{"PaperId": 2150367486, "PaperTitle": "trade off design of analog circuits using goal attainment and wave front sequential quadratic programming", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "An efficient methodology for hierarchical synthesis of mixed-signal systems with fully integrated building block topology selection.", "DBLP authors": ["Tom Eeckelaert", "Raf Schoofs", "Georges G. E. Gielen", "Michiel Steyaert", "Willy M. C. Sansen"], "year": 2007, "MAG papers": [{"PaperId": 2115634829, "PaperTitle": "an efficient methodology for hierarchical synthesis of mixed signal systems with fully integrated building block topology selection", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: A coefficient optimization and architecture selection tool for SigmaDelta modulators in MATLAB.", "DBLP authors": ["\u00d6mer Yetik", "Muharrem Orkun Saglamdemir", "Sel\u00e7uk Talay", "G\u00fcnhan D\u00fcndar"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Synthesis of task and message activation models in real-time distributed automotive systems.", "DBLP authors": ["Wei Zheng", "Marco Di Natale", "Claudio Pinello", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "year": 2007, "MAG papers": [{"PaperId": 2165030324, "PaperTitle": "synthesis of task and message activation models in real time distributed automotive systems", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "An ILP formulation for system-level application mapping on network processor architectures.", "DBLP authors": ["Christopher Ostler", "Karam S. Chatha"], "year": 2007, "MAG papers": [{"PaperId": 2105131265, "PaperTitle": "an ilp formulation for system level application mapping on network processor architectures", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A smooth refinement flow for co-designing HW and SW threads.", "DBLP authors": ["Paolo Destro", "Franco Fummi", "Graziano Pravadelli"], "year": 2007, "MAG papers": [{"PaperId": 2126440464, "PaperTitle": "a smooth refinement flow for co designing hw and sw threads", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Speeding up SystemC simulation through process splitting.", "DBLP authors": ["Youssef N. Naguib", "Rafik S. Guindi"], "year": 2007, "MAG papers": [{"PaperId": 2116026425, "PaperTitle": "speeding up systemc simulation through process splitting", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["cairo university", "cairo university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip.", "DBLP authors": ["Akash Kumar", "Andreas Hansson", "Jos Huisken", "Henk Corporaal"], "year": 2007, "MAG papers": [{"PaperId": 2051542972, "PaperTitle": "interactive presentation an fpga design flow for reconfigurable network based multi processor systems on chip", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 93, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", null]}], "source": "ES"}, {"DBLP title": "Hard real-time reconfiguration port scheduling.", "DBLP authors": ["Florian Dittmann", "Stefan Frank"], "year": 2007, "MAG papers": [{"PaperId": 2115334899, "PaperTitle": "hard real time reconfiguration port scheduling", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "An efficient algorithm for online management of 2D area of partially reconfigurable FPGAs.", "DBLP authors": ["Jin Cui", "Qingxu Deng", "Xiuqiang He", "Zonghua Gu"], "year": 2007, "MAG papers": [{"PaperId": 2127627305, "PaperTitle": "an efficient algorithm for online management of 2d area of partially reconfigurable fpgas", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["northeastern university", "northeastern university", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Improving utilization of reconfigurable resources using two dimensional compaction.", "DBLP authors": ["Ahmed A. El Farag", "Hatem M. El-Boghdadi", "Samir I. Shaheen"], "year": 2007, "MAG papers": [{"PaperId": 2099850487, "PaperTitle": "improving utilization of reconfigurable resources using two dimensional compaction", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["cairo university", "cairo university", "cairo university"]}, {"PaperId": 1977343621, "PaperTitle": "improving utilization of reconfigurable resources using two dimensional compaction", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["cairo university", "cairo university", "cairo university"]}], "source": "ES"}, {"DBLP title": "Low-power warp processor for power efficient high-performance embedded systems.", "DBLP authors": ["Roman L. Lysecky"], "year": 2007, "MAG papers": [{"PaperId": 2119036347, "PaperTitle": "low power warp processor for power efficient high performance embedded systems", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of arizona"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices.", "DBLP authors": ["Yang Qu", "Juha-Pekka Soininen", "Jari Nurmi"], "year": 2007, "MAG papers": [{"PaperId": 2028954451, "PaperTitle": "interactive presentation using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["vtt technical research centre of finland", "vtt technical research centre of finland", "tampere university of technology"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: A shift register based clause evaluator for reconfigurable SAT solver.", "DBLP authors": ["Mona Safar", "Mohamed Shalan", "M. Watheq El-Kharashi", "Ashraf Salem"], "year": 2007, "MAG papers": [{"PaperId": 1971825884, "PaperTitle": "interactive presentation a shift register based clause evaluator for reconfigurable sat solver", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mentor graphics", "ain shams university", "ain shams university", "ain shams university"]}], "source": "ES"}, {"DBLP title": "Efficient high-performance ASIC implementation of JPEG-LS encoder.", "DBLP authors": ["Markos E. Papadonikolakis", "Vasilleios Pantazis", "Athanasios Kakarountas"], "year": 2007, "MAG papers": [{"PaperId": 2131051622, "PaperTitle": "efficient high performance asic implementation of jpeg ls encoder", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 55, "Affiliations": [null, "katholieke universiteit leuven", "university of central greece"]}], "source": "ES"}, {"DBLP title": "Improve CAM power efficiency using decoupled match line scheme.", "DBLP authors": ["Yen-Jen Chang", "Yuan-Hong Liao", "Shanq-Jang Ruan"], "year": 2007, "MAG papers": [{"PaperId": 2165891903, "PaperTitle": "improve cam power efficiency using decoupled match line scheme", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national taiwan university of science and technology", null, null]}], "source": "ES"}, {"DBLP title": "Cyclostationary feature detection on a tiled-SoC.", "DBLP authors": ["Andr\u00e9 B. J. Kokkeler", "Gerard J. M. Smit", "Thijs Krol", "Jan Kuper"], "year": 2007, "MAG papers": [{"PaperId": 1519849195, "PaperTitle": "cyclostationary feature detection on a tiled soc", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of twente", "university of twente", "university of twente", "university of twente"]}, {"PaperId": 2157097700, "PaperTitle": "cyclostationary feature detection on a tiled soc", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of twente", "university of twente", "university of twente", "university of twente"]}], "source": "ES"}, {"DBLP title": "Mapping control-intensive video kernels onto a coarse-grain reconfigurable architecture: the H.264/AVC deblocking filter.", "DBLP authors": ["C. Arbelo", "Andreas Kanstein", "Sebasti\u00e1n L\u00f3pez", "Jos\u00e9 Francisco L\u00f3pez", "Mladen Berekovic", "Roberto Sarmiento", "Jean-Yves Mignolet"], "year": 2007, "MAG papers": [{"PaperId": 2134396579, "PaperTitle": "mapping control intensive video kernels onto a coarse grain reconfigurable architecture the h 264 avc deblocking filter", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of las palmas de gran canaria", "freescale semiconductor", "katholieke universiteit leuven", "university of las palmas de gran canaria", "university of las palmas de gran canaria", null, "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: An efficient hardware architecture for H.264 intra prediction algorithm.", "DBLP authors": ["Esra Sahin", "Ilker Hamzaoglu"], "year": 2007, "MAG papers": [{"PaperId": 1992393033, "PaperTitle": "interactive presentation an efficient hardware architecture for h 264 intra prediction algorithm", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sabanci university", "sabanci university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: An FPGA implementation of decision tree classification.", "DBLP authors": ["Ramanathan Narayanan", "Daniel Honbo", "Gokhan Memik", "Alok N. Choudhary", "Joseph Zambreno"], "year": 2007, "MAG papers": [{"PaperId": 2081970804, "PaperTitle": "interactive presentation an fpga implementation of decision tree classification", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 67, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "northwestern university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Radix 4 SRT division with quotient prediction and operand scaling.", "DBLP authors": ["Nishant R. Srivastava"], "year": 2007, "MAG papers": [{"PaperId": 2078736930, "PaperTitle": "interactive presentation radix 4 srt division with quotient prediction and operand scaling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["illinois institute of technology"]}], "source": "ES"}, {"DBLP title": "SoC testing using LFSR reseeding, and scan-slice-based TAM optimization and test scheduling.", "DBLP authors": ["Zhanglei Wang", "Krishnendu Chakrabarty", "Seongmoon Wang"], "year": 2007, "MAG papers": [{"PaperId": 2117098067, "PaperTitle": "soc testing using lfsr reseeding and scan slice based tam optimization and test scheduling", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["princeton university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Optimized integration of test compression and sharing for SOC testing.", "DBLP authors": ["Anders Larsson", "Erik Larsson", "Petru Eles", "Zebo Peng"], "year": 2007, "MAG papers": [{"PaperId": 2160265366, "PaperTitle": "optimized integration of test compression and sharing for soc testing", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["linkoping university", "linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "A sophisticated memory test engine for LCD display drivers.", "DBLP authors": ["Oliver Spang", "Hans Martin von Staudt", "Michael G. Wahl"], "year": 2007, "MAG papers": [{"PaperId": 2139412738, "PaperTitle": "a sophisticated memory test engine for lcd display drivers", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of siegen", null, "university of siegen"]}], "source": "ES"}, {"DBLP title": "Formal verification of a pervasive interconnect bus system in a high-performance microprocessor.", "DBLP authors": ["Thuyen Le", "Tilman Gl\u00f6kler", "Jason Baumgartner"], "year": 2007, "MAG papers": [{"PaperId": 2113680566, "PaperTitle": "formal verification of a pervasive interconnect bus system in a high performance microprocessor", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Low cost debug architecture using lossy compression for silicon debug.", "DBLP authors": ["Ehab Anis", "Nicola Nicolici"], "year": 2007, "MAG papers": [{"PaperId": 1970455331, "PaperTitle": "interactive presentation low cost debug architecture using lossy compression for silicon debug", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 172, "Affiliations": ["mcmaster university", "mcmaster university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: An SoC test scheduling algorithm using reconfigurable union wrappers.", "DBLP authors": ["Tomokazu Yoneda", "Masahiro Imanishi", "Hideo Fujiwara"], "year": 2007, "MAG papers": [{"PaperId": 2086405605, "PaperTitle": "interactive presentation an soc test scheduling algorithm using reconfigurable union wrappers", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology"]}], "source": "ES"}, {"DBLP title": "Microprocessors in the era of terascale integration.", "DBLP authors": ["Shekhar Borkar", "Norman P. Jouppi", "Per Stenstr\u00f6m"], "year": 2007, "MAG papers": [{"PaperId": 2097763430, "PaperTitle": "microprocessors in the era of terascale integration", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 64, "Affiliations": ["intel", "chalmers university of technology", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "CMCal: an accurate analytical approach for the analysis of process variations with non-gaussian parameters and nonlinear functions.", "DBLP authors": ["M. Zhang", "Markus Olbrich", "D. Seider", "M. Frerichs", "Harald Kinzelbach", "Erich Barke"], "year": 2007, "MAG papers": [{"PaperId": 2118097458, "PaperTitle": "cmcal an accurate analytical approach for the analysis of process variations with non gaussian parameters and nonlinear functions", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "leibniz university of hanover", "qimonda", "infineon technologies", null, "qimonda"]}], "source": "ES"}, {"DBLP title": "A symbolic methodology for the verification of analog and mixed signal designs.", "DBLP authors": ["Ghiath Al Sammane", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2007, "MAG papers": [{"PaperId": 2144275718, "PaperTitle": "a symbolic methodology for the verification of analog and mixed signal designs", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["concordia university", "concordia university", "concordia university"]}], "source": "ES"}, {"DBLP title": "Efficient nonlinear distortion analysis of RF circuits.", "DBLP authors": ["Dani Tannir", "Roni Khazaka"], "year": 2007, "MAG papers": [{"PaperId": 2148668489, "PaperTitle": "efficient nonlinear distortion analysis of rf circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Nonlinearity analysis of Analog/RF circuits using combined multisine and volterra analysis.", "DBLP authors": ["Jonathan Borremans", "Ludwig De Locht", "Piet Wambacq", "Yves Rolain"], "year": 2007, "MAG papers": [{"PaperId": 2164591582, "PaperTitle": "nonlinearity analysis of analog rf circuits using combined multisine and volterra analysis", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "vrije universiteit brussel"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Optimizing analog filter designs for minimum nonlinear distortions using multisine excitations.", "DBLP authors": ["John Lataire", "Gerd Vandersteen", "Rik Pintelon"], "year": 2007, "MAG papers": [{"PaperId": 2082146186, "PaperTitle": "interactive presentation optimizing analog filter designs for minimum nonlinear distortions using multisine excitations", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vrije universiteit brussel", "vrije universiteit brussel", "vrije universiteit brussel"]}], "source": "ES"}, {"DBLP title": "Performance analysis of complex systems by integration of dataflow graphs and compositional performance analysis.", "DBLP authors": ["Simon Schliecker", "Steffen Stein", "Rolf Ernst"], "year": 2007, "MAG papers": [{"PaperId": 2122990584, "PaperTitle": "performance analysis of complex systems by integration of dataflow graphs and compositional performance analysis", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Tackling an abstraction gap: co-simulating SystemC DE with bluespec ESL.", "DBLP authors": ["Hiren D. Patel", "Sandeep K. Shukla"], "year": 2007, "MAG papers": [{"PaperId": 2142168428, "PaperTitle": "tackling an abstraction gap co simulating systemc de with bluespec esl", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A calculator for Pareto points.", "DBLP authors": ["Marc Geilen", "Twan Basten"], "year": 2007, "MAG papers": [{"PaperId": 2120147189, "PaperTitle": "a calculator for pareto points", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Modeling and simulation to the design of SigmaDelta fractional-N frequency synthesizer.", "DBLP authors": ["Shuilong Huang", "Huainan Ma", "Zhihua Wang"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Interactive presentation: System level power optimization of Sigma-Delta modulator.", "DBLP authors": ["Fei Gong", "Xiaobo Wu"], "year": 2007, "MAG papers": [{"PaperId": 1987373450, "PaperTitle": "interactive presentation system level power optimization of sigma delta modulator", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["zhejiang university", "zhejiang university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Executable system-level specification models containing UML-based behavioral patterns.", "DBLP authors": ["Leandro Soares Indrusiak", "Andreas Thuy", "Manfred Glesner"], "year": 2007, "MAG papers": [{"PaperId": 2002745764, "PaperTitle": "interactive presentation executable system level specification models containing uml based behavioral patterns", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technische universitat darmstadt", "technische universitat darmstadt", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "Assessing carbon nanotube bundle interconnect for future FPGA architectures.", "DBLP authors": ["Soumya Eachempati", "Arthur Nieuwoudt", "Aman Gayasen", "Narayanan Vijaykrishnan", "Yehia Massoud"], "year": 2007, "MAG papers": [{"PaperId": 2143081464, "PaperTitle": "assessing carbon nanotube bundle interconnect for future fpga architectures", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 62, "Affiliations": ["pennsylvania state university", "rice university", "pennsylvania state university", "rice university", "synopsys"]}], "source": "ES"}, {"DBLP title": "Two-level microprocessor-accelerator partitioning.", "DBLP authors": ["Scott Sirowy", "Yonghui Wu", "Stefano Lonardi", "Frank Vahid"], "year": 2007, "MAG papers": [{"PaperId": 2156980856, "PaperTitle": "two level microprocessor accelerator partitioning", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Design space exploration of partially re-configurable embedded processors.", "DBLP authors": ["Anupam Chattopadhyay", "W. Ahmed", "Kingshuk Karuri", "David Kammler", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2007, "MAG papers": [{"PaperId": 2102519739, "PaperTitle": "design space exploration of partially re configurable embedded processors", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive extensible processor.", "DBLP authors": ["Hamid Noori", "Farhad Mehdipour", "Kazuaki Murakami", "Koji Inoue", "Maziar Goudarzi"], "year": 2007, "MAG papers": [{"PaperId": 2039519952, "PaperTitle": "interactive presentation generating and executing multi exit custom instructions for an adaptive extensible processor", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kyushu university", "kyushu university", "kyushu university", "amirkabir university of technology", "kyushu university"]}], "source": "ES"}, {"DBLP title": "Low complexity LDPC code decoders for next generation standards.", "DBLP authors": ["Torben Brack", "Matthias Alles", "Timo Lehnigk-Emden", "Frank Kienle", "Norbert Wehn", "Nicola E. L'Insalata", "Francesco Rossi", "Massimo Rovini", "Luca Fanucci"], "year": 2007, "MAG papers": [{"PaperId": 2133468827, "PaperTitle": "low complexity ldpc code decoders for next generation standards", "Year": 2007, "CitationCount": 67, "EstimatedCitation": 105, "Affiliations": ["university of pisa", "kaiserslautern university of technology", "kaiserslautern university of technology", "university of pisa", "kaiserslautern university of technology", "kaiserslautern university of technology", "university of pisa", "kaiserslautern university of technology", "university of pisa"]}], "source": "ES"}, {"DBLP title": "Non-fractional parallelism in LDPC decoder implementations.", "DBLP authors": ["John Dielissen", "Andries Hekstra"], "year": 2007, "MAG papers": [{"PaperId": 2171466215, "PaperTitle": "non fractional parallelism in ldpc decoder implementations", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Minimum-energy LDPC decoder for real-time mobile application.", "DBLP authors": ["Weihuang Wang", "Gwan Choi"], "year": 2007, "MAG papers": [{"PaperId": 2138945335, "PaperTitle": "minimum energy ldpc decoder for real time mobile application", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture.", "DBLP authors": ["Zahid Khan", "Tughrul Arslan"], "year": 2007, "MAG papers": [{"PaperId": 2102783422, "PaperTitle": "pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Implementation of AES/Rijndael on a dynamically reconfigurable architecture.", "DBLP authors": ["Claudio Mucci", "Luca Vanzolini", "Fabio Campi", "Mario Toma"], "year": 2007, "MAG papers": [{"PaperId": 2011177581, "PaperTitle": "interactive presentation implementation of aes rijndael on a dynamically reconfigurable architecture", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of bologna", "stmicroelectronics", "stmicroelectronics", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Using the inter- and intra-switch regularity in NoC switch testing.", "DBLP authors": ["Mohammad Hosseinabady", "Atefe Dalirsani", "Zainalabedin Navabi"], "year": 2007, "MAG papers": [{"PaperId": 2109668273, "PaperTitle": "using the inter and intra switch regularity in noc switch testing", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Toward a scalable test methodology for 2D-mesh Network-on-Chips.", "DBLP authors": ["Kim Peters\u00e9n", "Johnny \u00d6berg"], "year": 2007, "MAG papers": [{"PaperId": 2166837505, "PaperTitle": "toward a scalable test methodology for 2d mesh network on chips", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 59, "Affiliations": ["royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Remote testing and diagnosis of System-on-Chips using network management frameworks.", "DBLP authors": ["Oussama Laouamri", "Chouki Aktouf"], "year": 2007, "MAG papers": [{"PaperId": 2115227778, "PaperTitle": "remote testing and diagnosis of system on chips using network management frameworks", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Fast memory footprint estimation based on maximal dependency vector calculation.", "DBLP authors": ["Qubo Hu", "Arnout Vandecappelle", "Per Gunnar Kjeldsberg", "Francky Catthoor", "Martin Palkovic"], "year": 2007, "MAG papers": [{"PaperId": 2149795332, "PaperTitle": "fast memory footprint estimation based on maximal dependency vector calculation", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["katholieke universiteit leuven", "norwegian university of science and technology", "katholieke universiteit leuven", "norwegian university of science and technology", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Mapping multi-dimensional signals into hierarchical memory organizations.", "DBLP authors": ["Hongwei Zhu", "Ilie I. Luican", "Florin Balasa"], "year": 2007, "MAG papers": [{"PaperId": 2171954801, "PaperTitle": "mapping multi dimensional signals into hierarchical memory organizations", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "The impact of loop unrolling on controller delay in high level synthesis.", "DBLP authors": ["Srikanth Kurra", "Neeraj Kumar Singh", "Preeti Ranjan Panda"], "year": 2007, "MAG papers": [{"PaperId": 2101300176, "PaperTitle": "the impact of loop unrolling on controller delay in high level synthesis", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["indian institutes of technology", "techno india", "indian institutes of technology"]}], "source": "ES"}, {"DBLP title": "Clock-frequency assignment for multiple clock domain systems-on-a-chip.", "DBLP authors": ["Scott Sirowy", "Yonghui Wu", "Stefano Lonardi", "Frank Vahid"], "year": 2007, "MAG papers": [{"PaperId": 2113380514, "PaperTitle": "clock frequency assignment for multiple clock domain systems on a chip", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: System-level process variation driven throughput analysis for single and multiple voltage-frequency island designs.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 2072730665, "PaperTitle": "interactive presentation system level process variation driven throughput analysis for single and multiple voltage frequency island designs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Reliability-aware system synthesis.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Thilo Streichert", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2007, "MAG papers": [{"PaperId": 1967411799, "PaperTitle": "interactive presentation reliability aware system synthesis", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 84, "Affiliations": ["university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Flexibility-oriented design methodology for reconfigurable DeltaSigma modulators.", "DBLP authors": ["Pengbo Sun", "Ying Wei", "Alex Doboli"], "year": 2007, "MAG papers": [{"PaperId": 132633660, "PaperTitle": "flexibility oriented design methodology for reconfigurable deltasigma modulators", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Experimental validation of a tuning algorithm for high-speed filters.", "DBLP authors": ["Gianvito Matarrese", "Cristoforo Marzocca", "Francesco Corsi", "Stefano D'Amico", "Andrea Baschirotto"], "year": 2007, "MAG papers": [{"PaperId": 2133294615, "PaperTitle": "experimental validation of a tuning algorithm for high speed filters", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["instituto politecnico nacional", "instituto politecnico nacional", null, "instituto politecnico nacional", null]}], "source": "ES"}, {"DBLP title": "Design of high-resolution MOSFET-only pipelined ADCs with digital calibration.", "DBLP authors": ["Hamed Aminzadeh", "Mohammad Danaie", "Reza Lotfi"], "year": 2007, "MAG papers": [{"PaperId": 2113052480, "PaperTitle": "design of high resolution mosfet only pipelined adcs with digital calibration", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ferdowsi university of mashhad", "ferdowsi university of mashhad", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "A new technique for characterization of digital-to-analog converters in high-speed systems.", "DBLP authors": ["Jafar Savoj", "Ali-Azam Abbasfar", "Amir Amirkhany", "Bruno W. Garlepp", "Mark A. Horowitz"], "year": 2007, "MAG papers": [{"PaperId": 2139962605, "PaperTitle": "a new technique for characterization of digital to analog converters in high speed systems", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["stanford university", "rambus", "rambus", "stanford university", "rambus"]}], "source": "ES"}, {"DBLP title": "DFM/DFY: should you trust the surgeon or the family doctor?", "DBLP authors": ["Marco Casale-Rossi", "Andrzej J. Strojwas", "Robert C. Aitken", "Antun Domic", "Carlo Guardiani", "Philippe Magarshack", "Douglas Pattullo", "Joseph Sawicki"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Automatic synthesis of compressor trees: reevaluating large counters.", "DBLP authors": ["Ajay K. Verma", "Paolo Ienne"], "year": 2007, "MAG papers": [{"PaperId": 2146434984, "PaperTitle": "automatic synthesis of compressor trees reevaluating large counters", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Area optimization of multi-cycle operators in high-level synthesis.", "DBLP authors": ["Mar\u00eda C. Molina", "Rafael Ruiz-Sautua", "Jose Manuel Mendias", "Rom\u00e1n Hermida"], "year": 2007, "MAG papers": [{"PaperId": 2152827360, "PaperTitle": "area optimization of multi cycle operators in high level synthesis", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["complutense university of madrid", "complutense university of madrid", "complutense university of madrid", "complutense university of madrid"]}], "source": "ES"}, {"DBLP title": "Data-flow transformations using Taylor expansion diagrams.", "DBLP authors": ["Maciej J. Ciesielski", "Serkan Askar", "Daniel Gomez-Prado", "J\u00e9r\u00e9mie Guillot", "Emmanuel Boutillon"], "year": 2007, "MAG papers": [{"PaperId": 2158209356, "PaperTitle": "data flow transformations using taylor expansion diagrams", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Automatic application specific floating-point unit generation.", "DBLP authors": ["Yee Jern Chong", "Sri Parameswaran"], "year": 2007, "MAG papers": [{"PaperId": 2139790771, "PaperTitle": "automatic application specific floating point unit generation", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Time-constrained clustering for DSE of clustered VLIW-ASP.", "DBLP authors": ["Mario Sch\u00f6lzel"], "year": 2007, "MAG papers": [{"PaperId": 1998208379, "PaperTitle": "interactive presentation time constrained clustering for dse of clustered vliw asp", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "Timing simulation of interconnected AUTOSAR software-components.", "DBLP authors": ["Matthias Krause", "Oliver Bringmann", "Andr\u00e9 Hergenhan", "G\u00f6khan Tabanoglu", "Wolfgang Rosenstiel"], "year": 2007, "MAG papers": [{"PaperId": 2161147411, "PaperTitle": "timing simulation of interconnected autosar software components", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["forschungszentrum informatik", "forschungszentrum informatik", null, "university of tubingen", null]}], "source": "ES"}, {"DBLP title": "FPGA-based networking systems for high data-rate and reliable in-vehicle communications.", "DBLP authors": ["Sergio Saponara", "Esa Petri", "Marco Tonarelli", "Iacopo Del Corona", "Luca Fanucci"], "year": 2007, "MAG papers": [{"PaperId": 2172161941, "PaperTitle": "fpga based networking systems for high data rate and reliable in vehicle communications", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, "university of pisa", "university of pisa", "university of pisa", "university of pisa"]}], "source": "ES"}, {"DBLP title": "Low-g accelerometer fast prototyping for automotive applications.", "DBLP authors": ["Francesco D'Ascoli", "Francesco Iozzi", "Corrado Marino", "Massimiliano Melani", "Marco Tonarelli", "Luca Fanucci", "A. Giambastiani", "Alessandro Rocchi", "Marco De Marinis"], "year": 2007, "MAG papers": [{"PaperId": 2171897713, "PaperTitle": "low g accelerometer fast prototyping for automotive applications", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of pisa", "university of pisa", null, "university of pisa", "university of pisa", "university of pisa", "university of pisa", null, null]}], "source": "ES"}, {"DBLP title": "Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508.", "DBLP authors": ["Riccardo Mariani", "Gabriele Boschi", "Federico Colucci"], "year": 2007, "MAG papers": [{"PaperId": 2099425046, "PaperTitle": "using an innovative soc level fmea methodology to design in compliance with iec61508", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system.", "DBLP authors": ["Christopher Claus", "Johannes Zeppenfeld", "Florian Helmut M\u00fcller", "Walter Stechele"], "year": 2007, "MAG papers": [{"PaperId": 2149000749, "PaperTitle": "using partial run time reconfigurable hardware to accelerate video processing in driver assistance system", "Year": 2007, "CitationCount": 53, "EstimatedCitation": 83, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Towards a methodology for the quantitative evaluation of automotive architectures.", "DBLP authors": ["Patrick Popp", "Marco Di Natale", "Paolo Giusto", "Sri Kanajan", "Claudio Pinello"], "year": 2007, "MAG papers": [{"PaperId": 1993768805, "PaperTitle": "interactive presentation towards a methodology for the quantitative evaluation of automotive architectures", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["general motors", "general motors", "general motors", "general motors", "general motors"]}], "source": "ES"}, {"DBLP title": "Dynamic learning based scan chain diagnosis.", "DBLP authors": ["Yu Huang"], "year": 2007, "MAG papers": [{"PaperId": 2148277259, "PaperTitle": "dynamic learning based scan chain diagnosis", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["mentor graphics"]}], "source": "ES"}, {"DBLP title": "Diagnosis, modeling and tolerance of scan chain hold-time violations.", "DBLP authors": ["Ozgur Sinanoglu", "Philip Schremmer"], "year": 2007, "MAG papers": [{"PaperId": 2154714923, "PaperTitle": "diagnosis modeling and tolerance of scan chain hold time violations", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["kuwait university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "On test generation by input cube avoidance.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2007, "MAG papers": [{"PaperId": 2104265334, "PaperTitle": "on test generation by input cube avoidance", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of iowa", "purdue university"]}], "source": "ES"}, {"DBLP title": "Slow write driver faults in 65nm SRAM technology: analysis and March test solution.", "DBLP authors": ["Alexandre Ney", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "year": 2007, "MAG papers": [{"PaperId": 2096713745, "PaperTitle": "slow write driver faults in 65nm sram technology analysis and march test solution", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of montpellier", "university of montpellier", "infineon technologies", "university of montpellier", "university of montpellier", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: On power-profiling and pattern generation for power-safe scan tests.", "DBLP authors": ["V. R. Devanathan", "C. P. Ravikumar", "V. Kamakoti"], "year": 2007, "MAG papers": [{"PaperId": 2028350975, "PaperTitle": "interactive presentation on power profiling and pattern generation for power safe scan tests", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["texas instruments", "indian institute of technology madras", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults.", "DBLP authors": ["Kunal P. Ganeshpure", "Sandip Kundu"], "year": 2007, "MAG papers": [{"PaperId": 2027119614, "PaperTitle": "interactive presentation automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "An efficient code compression technique using application-aware bitmask and dictionary selection methods.", "DBLP authors": ["Seok-Won Seong", "Prabhat Mishra"], "year": 2007, "MAG papers": [{"PaperId": 2116442104, "PaperTitle": "an efficient code compression technique using application aware bitmask and dictionary selection methods", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Optimizing instruction-set extensible processors under data bandwidth constraints.", "DBLP authors": ["Kubilay Atasu", "Robert G. Dimond", "Oskar Mencer", "Wayne Luk", "Can C. \u00d6zturan", "G\u00fcnhan D\u00fcndar"], "year": 2007, "MAG papers": [{"PaperId": 2122471527, "PaperTitle": "optimizing instruction set extensible processors under data bandwidth constraints", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["bogazici university", "imperial college london", "imperial college london", "imperial college london", "bogazici university", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Resource prediction for media stream decoding.", "DBLP authors": ["Juan Hamers", "Lieven Eeckhout"], "year": 2007, "MAG papers": [{"PaperId": 2171368301, "PaperTitle": "resource prediction for media stream decoding", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Register pointer architecture for efficient embedded processors.", "DBLP authors": ["JongSoo Park", "Sung-Boem Park", "James D. Balfour", "David Black-Schaffer", "Christos Kozyrakis", "William J. Dally"], "year": 2007, "MAG papers": [{"PaperId": 2138103970, "PaperTitle": "register pointer architecture for efficient embedded processors", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Feasibility of combined area and performance optimization for superscalar processors using random search.", "DBLP authors": ["Sven van Haastregt", "Peter M. W. Knijnenburg"], "year": 2007, "MAG papers": [{"PaperId": 2063147760, "PaperTitle": "interactive presentation feasibility of combined area and performance optimization for superscalar processors using random search", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of amsterdam", "leiden university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: A decoupled architecture of processors with scratch-pad memory hierarchy.", "DBLP authors": ["Athanasios Milidonis", "Nikolaos Alachiotis", "Vasileios Porpodas", "Haralambos Michail", "Athanasios Kakarountas", "Constantinos E. Goutis"], "year": 2007, "MAG papers": [{"PaperId": 1983153720, "PaperTitle": "interactive presentation a decoupled architecture of processors with scratch pad memory hierarchy", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of patras", "university of patras", "university of patras", "university of patras", "university of patras", "university of patras"]}], "source": "ES"}, {"DBLP title": "An algorithm to minimize leakage through simultaneous input vector control and circuit modification.", "DBLP authors": ["Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2007, "MAG papers": [{"PaperId": 2095994870, "PaperTitle": "an algorithm to minimize leakage through simultaneous input vector control and circuit modification", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Understanding voltage variations in chip multiprocessors using a distributed power-delivery network.", "DBLP authors": ["Meeta Sharma Gupta", "Jarod L. Oatley", "Russ Joseph", "Gu-Yeon Wei", "David M. Brooks"], "year": 2007, "MAG papers": [{"PaperId": 2129904319, "PaperTitle": "understanding voltage variations in chip multiprocessors using a distributed power delivery network", "Year": 2007, "CitationCount": 139, "EstimatedCitation": 199, "Affiliations": ["harvard university", "harvard university", "harvard university", "harvard university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Process variation tolerant low power DCT architecture.", "DBLP authors": ["Nilanjan Banerjee", "Georgios Karakonstantis", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2135100177, "PaperTitle": "process variation tolerant low power dct architecture", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 80, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Statistical dual-Vdd assignment for FPGA interconnect power reduction.", "DBLP authors": ["Yan Lin", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 1987772870, "PaperTitle": "interactive presentation statistical dual vdd assignment for fpga interconnect power reduction", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Hardware scheduling support in SMP architectures.", "DBLP authors": ["Andr\u00e9 C. N\u00e1cul", "Francesco Regazzoni", "Marcello Lajolo"], "year": 2007, "MAG papers": [{"PaperId": 2118431561, "PaperTitle": "hardware scheduling support in smp architectures", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of lugano", "princeton university", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method.", "DBLP authors": ["Tobias Bjerregaard", "Mikkel Bystrup Stensgaard", "Jens Spars\u00f8"], "year": 2007, "MAG papers": [{"PaperId": 2100605822, "PaperTitle": "a scalable timing safe network on chip architecture with an integrated clock distribution method", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding.", "DBLP authors": ["Hazem Moussa", "Olivier Muller", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2007, "MAG papers": [{"PaperId": 2171247004, "PaperTitle": "butterfly and benes based on chip communication networks for multiprocessor turbo decoding", "Year": 2007, "CitationCount": 47, "EstimatedCitation": 82, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms.", "DBLP authors": ["Simone Medardoni", "Martino Ruggiero", "Davide Bertozzi", "Luca Benini", "Giovanni Strano", "Carlo Pistritto"], "year": 2007, "MAG papers": [{"PaperId": 2046263591, "PaperTitle": "interactive presentation capturing the interaction of the communication memory and i o subsystems in memory centric industrial mpsoc platforms", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["stmicroelectronics", "university of ferrara", "university of bologna", "university of bologna", "stmicroelectronics", "university of ferrara"]}], "source": "ES"}, {"DBLP title": "Cost-aware capacity optimization in dynamic multi-hop WSNs.", "DBLP authors": ["Jukka Suhonen", "Mikko Kohvakka", "Mauri Kuorilehto", "Marko H\u00e4nnik\u00e4inen", "Timo D. H\u00e4m\u00e4l\u00e4inen"], "year": 2007, "MAG papers": [{"PaperId": 2100871885, "PaperTitle": "cost aware capacity optimization in dynamic multi hop wsns", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tampere university of technology", "tampere university of technology", "tampere university of technology", "tampere university of technology", "tampere university of technology"]}], "source": "ES"}, {"DBLP title": "Design methods for security and trust.", "DBLP authors": ["Ingrid Verbauwhede", "Patrick Schaumont"], "year": 2007, "MAG papers": [{"PaperId": 2153662381, "PaperTitle": "design methods for security and trust", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["katholieke universiteit leuven", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Development of on board, highly flexible, Galileo signal generator ASIC.", "DBLP authors": ["Louis Baguena", "Emmanuel Li\u00e9geon", "Alexandra B\u00e9poix", "Jean-Marc Dusserre", "Christophe Oustric", "Philippe Bellocq", "Vincent Heiries"], "year": 2007, "MAG papers": [{"PaperId": 2155962830, "PaperTitle": "development of on board highly flexible galileo signal generator asic", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["alcatel lucent", "alcatel lucent", "alcatel lucent", "alcatel lucent", "alcatel lucent", "alcatel lucent", "alcatel lucent"]}], "source": "ES"}, {"DBLP title": "New safety critical radio altimeter for airbus and related design flow.", "DBLP authors": ["D. Hairion", "S. Emeriau", "E. Combot", "Michel Sarlotte"], "year": 2007, "MAG papers": [{"PaperId": 2154568673, "PaperTitle": "new safety critical radio altimeter for airbus and related design flow", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["thales communications", "thales communications", "thales communications", "thales communications"]}], "source": "ES"}, {"DBLP title": "Introducing new verification methods into a company's design flow: an industrial user's point of view.", "DBLP authors": ["Robert Lissel", "Joachim Gerlach"], "year": 2007, "MAG papers": [{"PaperId": 2169762179, "PaperTitle": "introducing new verification methods into a company s design flow an industrial user s point of view", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Testable design for advanced serial-link transceivers.", "DBLP authors": ["Mitchell Lin", "Kwang-Ting (Tim) Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2131433104, "PaperTitle": "testable design for advanced serial link transceivers", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Method for reducing jitter in multi-gigahertz ATE.", "DBLP authors": ["David C. Keezer", "Dany Minier", "Patrice Ducharme"], "year": 2007, "MAG papers": [{"PaperId": 2133483932, "PaperTitle": "method for reducing jitter in multi gigahertz ate", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ibm", "ibm", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Re-configuration of sub-blocks for effective application of time domain tests.", "DBLP authors": ["Jens Anders", "Shaji Krishnan", "Guido Gronthoud"], "year": 2007, "MAG papers": [{"PaperId": 2103667650, "PaperTitle": "re configuration of sub blocks for effective application of time domain tests", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["philips", "philips", null]}], "source": "ES"}, {"DBLP title": "An ADC-BiST scheme using sequential code analysis.", "DBLP authors": ["Erdem Serkan Erdogan", "Sule Ozev"], "year": 2007, "MAG papers": [{"PaperId": 2114667973, "PaperTitle": "an adc bist scheme using sequential code analysis", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Boosting SER test for RF transceivers by simple DSP technique.", "DBLP authors": ["Jerzy J. Dabrowski", "Rashad Ramzan"], "year": 2007, "MAG papers": [{"PaperId": 1979236139, "PaperTitle": "interactive presentation boosting ser test for rf transceivers by simple dsp technique", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Novel test infrastructure and methodology used for accelerated bring-up and in-system characterization of the multi-gigahertz interfaces on the cell processor.", "DBLP authors": ["P. Yeung", "A. Torres", "P. Batra"], "year": 2007, "MAG papers": [{"PaperId": 1975071813, "PaperTitle": "interactive presentation novel test infrastructure and methodology used for accelerated bring up and in system characterization of the multi gigahertz interfaces on the cell processor", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rambus", "rambus", "rambus"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Evaluation of test measures for LNA production testing using a multinormal statistical model.", "DBLP authors": ["Jeanne Tongbong", "Salvador Mir", "Jean-Louis Carbon\u00e9ro"], "year": 2007, "MAG papers": [{"PaperId": 1972406235, "PaperTitle": "interactive presentation evaluation of test measures for lna production testing using a multinormal statistical model", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stmicroelectronics", null, null]}], "source": "ES"}, {"DBLP title": "Engineering trust with semantic guardians.", "DBLP authors": ["Ilya Wagner", "Valeria Bertacco"], "year": 2007, "MAG papers": [{"PaperId": 2123211499, "PaperTitle": "engineering trust with semantic guardians", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "CATS: cycle accurate transaction-driven simulation with multiple processor simulators.", "DBLP authors": ["Dohyung Kim", "Soonhoi Ha", "Rajesh Gupta"], "year": 2007, "MAG papers": [{"PaperId": 2125769457, "PaperTitle": "cats cycle accurate transaction driven simulation with multiple processor simulators", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of california san diego", null, "university of california san diego"]}], "source": "ES"}, {"DBLP title": "A one-shot configurable-cache tuner for improved energy and performance.", "DBLP authors": ["Ann Gordon-Ross", "Pablo Viana", "Frank Vahid", "Walid A. Najjar", "Edna Barros"], "year": 2007, "MAG papers": [{"PaperId": 2139805609, "PaperTitle": "a one shot configurable cache tuner for improved energy and performance", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["federal university of pernambuco", "university of california riverside", "federal university of alagoas", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Design fault directed test generation for microprocessor validation.", "DBLP authors": ["Deepak Mathaikutty", "Sandeep K. Shukla", "Sreekumar V. Kodakara", "David J. Lilja", "Ajit Dingankar"], "year": 2007, "MAG papers": [{"PaperId": 2148860584, "PaperTitle": "design fault directed test generation for microprocessor validation", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of minnesota", "university of minnesota", "intel", "virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Impact of description language, abstraction layer, and value representation on simulation performance.", "DBLP authors": ["Wolfgang Ecker", "Volkan Esen", "Lars Sch\u00f6nberg", "Thomas Steininger", "Michael Velten", "Michael Hull"], "year": 2007, "MAG papers": [{"PaperId": 2063218591, "PaperTitle": "interactive presentation impact of description language abstraction layer and value representation on simulation performance", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of southampton", "infineon technologies", "infineon technologies", "infineon technologies", "infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Adaptive power management in energy harvesting systems.", "DBLP authors": ["Clemens Moser", "Lothar Thiele", "Davide Brunelli", "Luca Benini"], "year": 2007, "MAG papers": [{"PaperId": 2140851080, "PaperTitle": "adaptive power management in energy harvesting systems", "Year": 2007, "CitationCount": 91, "EstimatedCitation": 133, "Affiliations": ["university of bologna", "eth zurich", "university of bologna", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Stochastic modeling and optimization for robust power management in a partially observable system.", "DBLP authors": ["Qinru Qiu", "Ying Tan", "Qing Wu"], "year": 2007, "MAG papers": [{"PaperId": 2110017393, "PaperTitle": "stochastic modeling and optimization for robust power management in a partially observable system", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["binghamton university", "binghamton university", "binghamton university"]}], "source": "ES"}, {"DBLP title": "Efficient and scalable compiler-directed energy optimization for realtime applications.", "DBLP authors": ["Po-Kuan Huang", "Soheil Ghiasi"], "year": 2007, "MAG papers": [{"PaperId": 2099259997, "PaperTitle": "efficient and scalable compiler directed energy optimization for realtime applications", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california davis", "university of california davis"]}, {"PaperId": 2036067783, "PaperTitle": "efficient and scalable compiler directed energy optimization for realtime applications", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Peripheral-conscious scheduling on energy minimization for weakly hard real-time systems.", "DBLP authors": ["Linwei Niu", "Gang Quan"], "year": 2007, "MAG papers": [{"PaperId": 2126471704, "PaperTitle": "interactive presentation peripheral conscious scheduling on energy minimization for weakly hard real time systems", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of south carolina", "university of south carolina"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Task scheduling under performance constraints for reducing the energy consumption of the GALS multi-processor SoC.", "DBLP authors": ["Ryo Watanabe", "Masaaki Kondo", "Masashi Imai", "Hiroshi Nakamura", "Takashi Nanya"], "year": 2007, "MAG papers": [{"PaperId": 2095023632, "PaperTitle": "interactive presentation task scheduling under performance constraints for reducing the energy consumption of the gals multi processor soc", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Instruction trace compression for rapid instruction cache simulation.", "DBLP authors": ["Andhi Janapsatya", "Aleksandar Ignjatovic", "Sri Parameswaran", "J\u00f6rg Henkel"], "year": 2007, "MAG papers": [{"PaperId": 2146245440, "PaperTitle": "instruction trace compression for rapid instruction cache simulation", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of new south wales", "university of new south wales", "karlsruhe institute of technology", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Efficient code density through look-up table compression.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2007, "MAG papers": [{"PaperId": 2142437693, "PaperTitle": "efficient code density through look up table compression", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Microarchitectural support for program code integrity monitoring in application-specific instruction set processors.", "DBLP authors": ["Yunsi Fei", "Zhijie Jerry Shi"], "year": 2007, "MAG papers": [{"PaperId": 2138586637, "PaperTitle": "microarchitectural support for program code integrity monitoring in application specific instruction set processors", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Soft-core processor customization using the design of experiments paradigm.", "DBLP authors": ["David Sheldon", "Frank Vahid", "Stefano Lonardi"], "year": 2007, "MAG papers": [{"PaperId": 2094230157, "PaperTitle": "interactive presentation soft core processor customization using the design of experiments paradigm", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california riverside", "university of california riverside", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Portable multimedia SoC design: a global challenge.", "DBLP authors": ["Maurizio Paganini", "Georg Kimmich", "Stephane Ducrey", "Guilhem Caubit", "Vincent Coeffe"], "year": 2007, "MAG papers": [{"PaperId": 2146357899, "PaperTitle": "portable multimedia soc design a global challenge", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stmicroelectronics", "stmicroelectronics", "stmicroelectronics", "stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "What if you could design tomorrow's system today?", "DBLP authors": ["Neal Wingen"], "year": 2007, "MAG papers": [{"PaperId": 2112036450, "PaperTitle": "what if you could design tomorrow s system today", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs.", "DBLP authors": ["Hamidreza Hashempour", "Fabrizio Lombardi"], "year": 2007, "MAG papers": [{"PaperId": 2103775665, "PaperTitle": "circuit level modeling and detection of metallic carbon nanotube defects in carbon nanotube fets", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, "northeastern university"]}], "source": "ES"}, {"DBLP title": "Error rate reduction in DNA self-assembly by non-constant monomer concentrations and profiling.", "DBLP authors": ["B. Jang", "Y.-B. Kim", "Fabrizio Lombardi"], "year": 2007, "MAG papers": [{"PaperId": 2151266113, "PaperTitle": "error rate reduction in dna self assembly by non constant monomer concentrations and profiling", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["northeastern university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Design and DfT of a high-speed area-efficient embedded asynchronous FIFO.", "DBLP authors": ["Paul Wielage", "Erik Jan Marinissen", "Michel Altheimer", "Clemens Wouters"], "year": 2007, "MAG papers": [{"PaperId": 2172069877, "PaperTitle": "design and dft of a high speed area efficient embedded asynchronous fifo", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Test quality analysis and improvement for an embedded asynchronous FIFO.", "DBLP authors": ["Tobias Dubois", "Erik Jan Marinissen", "Mohamed Azimane", "Paul Wielage", "Erik Larsson", "Clemens Wouters"], "year": 2007, "MAG papers": [{"PaperId": 2099821944, "PaperTitle": "test quality analysis and improvement for an embedded asynchronous fifo", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "nxp semiconductors", "linkoping university", "linkoping university", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs.", "DBLP authors": ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"], "year": 2007, "MAG papers": [{"PaperId": 2086931576, "PaperTitle": "interactive presentation logic level fault tolerance approaches targeting nanoelectronics plas", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "A multi-core debug platform for NoC-based systems.", "DBLP authors": ["Shan Tang", "Qiang Xu"], "year": 2007, "MAG papers": [{"PaperId": 2114320580, "PaperTitle": "a multi core debug platform for noc based systems", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 72, "Affiliations": ["the chinese university of hong kong", "beijing university of posts and telecommunications"]}], "source": "ES"}, {"DBLP title": "Seamless hardware/software performance co-monitoring in a codesign simulation environment with RTOS support.", "DBLP authors": ["Laurent Moss", "Maxime de Nanclas", "Luc Filion", "Sebastien Fontaine", "Guy Bois", "El Mostapha Aboulhamid"], "year": 2007, "MAG papers": [{"PaperId": 2103156784, "PaperTitle": "seamless hardware software performance co monitoring in a codesign simulation environment with rtos support", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ecole polytechnique de montreal", "ecole polytechnique de montreal", "ecole polytechnique de montreal", "ecole polytechnique de montreal", "ecole polytechnique de montreal", "ecole polytechnique de montreal"]}], "source": "ES"}, {"DBLP title": "Incremental ABV for functional validation of TL-to-RTL design refinement.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "year": 2007, "MAG papers": [{"PaperId": 2106664766, "PaperTitle": "incremental abv for functional validation of tl to rtl design refinement", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Efficient testbench code synthesis for a hardware emulator system.", "DBLP authors": ["Ioannis Mavroidis", "Ioannis Papaefstathiou"], "year": 2007, "MAG papers": [{"PaperId": 2151268545, "PaperTitle": "efficient testbench code synthesis for a hardware emulator system", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of crete", "university of crete"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Implementation of a transaction level assertion framework in SystemC.", "DBLP authors": ["Wolfgang Ecker", "Volkan Esen", "Thomas Steininger", "Michael Velten", "Michael Hull"], "year": 2007, "MAG papers": [{"PaperId": 1984272421, "PaperTitle": "interactive presentation implementation of a transaction level assertion framework in systemc", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["infineon technologies", "infineon technologies", "infineon technologies", "university of southampton", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Automatic generation of functional coverage models from behavioral verilog descriptions.", "DBLP authors": ["Shireesh Verma", "Ian G. Harris", "Kiran Ramineni"], "year": 2007, "MAG papers": [{"PaperId": 2050368870, "PaperTitle": "interactive presentation automatic generation of functional coverage models from behavioral verilog descriptions", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Compositional specification of behavioral semantics.", "DBLP authors": ["Kai Chen", "Janos Sztipanovits", "Sandeep Neema"], "year": 2007, "MAG papers": [{"PaperId": 2113707618, "PaperTitle": "compositional specification of behavioral semantics", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["vanderbilt university", "motorola", "vanderbilt university"]}], "source": "ES"}, {"DBLP title": "Performance analysis of multimedia applications using correlated streams.", "DBLP authors": ["Kai Huang", "Lothar Thiele"], "year": 2007, "MAG papers": [{"PaperId": 2108207260, "PaperTitle": "performance analysis of multimedia applications using correlated streams", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["eth zurich", null, null, "eth zurich"]}], "source": "ES"}, {"DBLP title": "Simulation platform for UHF RFID.", "DBLP authors": ["Vojtech Derbek", "Christian Steger", "Reinhold Weiss", "Daniel Wischounig", "Josef Preishuber-Pfluegl", "Markus Pistauer"], "year": 2007, "MAG papers": [{"PaperId": 2097783906, "PaperTitle": "simulation platform for uhf rfid", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, "graz university of technology", null, "graz university of technology", null, "graz university of technology"]}], "source": "ES"}, {"DBLP title": "Tool-support for the analysis of hybrid systems and models.", "DBLP authors": ["Andreas Bauer", "Markus Pister", "Michael Tautschnig"], "year": 2007, "MAG papers": [{"PaperId": 2158859403, "PaperTitle": "tool support for the analysis of hybrid systems and models", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 61, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Automatic model generation for black box real-time systems.", "DBLP authors": ["Thomas Huining Feng", "Lynn Wang", "Wei Zheng", "Sri Kanajan", "Sanjit A. Seshia"], "year": 2007, "MAG papers": [{"PaperId": 2016048336, "PaperTitle": "interactive presentation automatic model generation for black box real time systems", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california berkeley", "university of california berkeley", "general motors", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Life begins at 65: unless you are mixed signal?", "DBLP authors": ["Reimund Wittmann", "Massimo Vanzi", "Hans-Joachim Wassener", "Navraj Nandra", "Joachim Kunkel", "Jos\u00e9 E. da Franca", "Christian M\u00fcnker"], "year": 2007, "MAG papers": [{"PaperId": 2092540230, "PaperTitle": "life begins at 65 unless you are mixed signal", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nokia", "synopsys", "synopsys", null, "infineon technologies", null, null]}], "source": "ES"}, {"DBLP title": "Routing table minimization for irregular mesh NoCs.", "DBLP authors": ["Evgeny Bolotin", "Israel Cidon", "Ran Ginosar", "Avinoam Kolodny"], "year": 2007, "MAG papers": [{"PaperId": 2114321370, "PaperTitle": "routing table minimization for irregular mesh nocs", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 84, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "Congestion-controlled best-effort communication for networks-on-chip.", "DBLP authors": ["Jan Willem van den Brand", "Calin Ciordas", "Kees Goossens", "Twan Basten"], "year": 2007, "MAG papers": [{"PaperId": 2148048063, "PaperTitle": "congestion controlled best effort communication for networks on chip", "Year": 2007, "CitationCount": 90, "EstimatedCitation": 121, "Affiliations": [null, null, "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip.", "DBLP authors": ["Andreas Hansson", "Martijn Coenen", "Kees Goossens"], "year": 2007, "MAG papers": [{"PaperId": 2167160754, "PaperTitle": "undisrupted quality of service during reconfiguration of multiple applications in networks on chip", "Year": 2007, "CitationCount": 68, "EstimatedCitation": 112, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Testing in the year 2020.", "DBLP authors": ["Rajesh Galivanche", "Rohit Kapur", "Antonio Rubio"], "year": 2007, "MAG papers": [{"PaperId": 2162486286, "PaperTitle": "testing in the year 2020", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["intel", null, "synopsys"]}], "source": "ES"}, {"DBLP title": "Transaction level modelling of SCA compliant software defined radio waveforms and platforms PIM/PSM.", "DBLP authors": ["Gr\u00e9gory Gailliard", "Eric Nicollet", "Michel Sarlotte", "Fran\u00e7ois Verdier"], "year": 2007, "MAG papers": [{"PaperId": 2119850274, "PaperTitle": "transaction level modelling of sca compliant software defined radio waveforms and platforms pim psm", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["thales communications", "centre national de la recherche scientifique", "thales communications", "thales communications"]}], "source": "ES"}, {"DBLP title": "Event driven data processing architecture.", "DBLP authors": ["Ingemar S\u00f6derquist"], "year": 2007, "MAG papers": [{"PaperId": 2108044926, "PaperTitle": "event driven data processing architecture", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["saab ab"]}], "source": "ES"}, {"DBLP title": "Reconfigurable system-on-chip data processing units for space imaging instruments.", "DBLP authors": ["Bj\u00f6rn Fiethe", "Harald Michalik", "C. Dierker", "Bj\u00f6rn Osterloh", "Gang Zhou"], "year": 2007, "MAG papers": [{"PaperId": 2172099323, "PaperTitle": "reconfigurable system on chip data processing units for space imaging instruments", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Enabling certification for dynamic partial reconfiguration using a minimal flow.", "DBLP authors": ["Bertrand Rousseau", "Philippe Manet", "D. Galerin", "D. Merkenbreack", "Jean-Didier Legat", "F. Dedeken", "Yves Gabriel"], "year": 2007, "MAG papers": [{"PaperId": 2112776449, "PaperTitle": "enabling certification for dynamic partial reconfiguration using a minimal flow", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["universite catholique de louvain", "universite catholique de louvain", "thales communications", "thales communications", "universite catholique de louvain", "universite catholique de louvain", "universite catholique de louvain"]}], "source": "ES"}, {"DBLP title": "Identification of process/design issues during 0.18 \u00b5m technology qualification for space application.", "DBLP authors": ["Julie Ferrigno", "Philippe Perdu", "Kevin Sanchez", "Dean Lewis"], "year": 2007, "MAG papers": [{"PaperId": 2169108152, "PaperTitle": "identification of process design issues during 0 18 \u00b5m technology qualification for space application", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, "university of bordeaux", null]}], "source": "ES"}, {"DBLP title": "Interactive presentation: RECOPS: reconfiguring programmable devices for military hardware electronics.", "DBLP authors": ["Philippe Manet", "Daniel Maufroid", "Leonardo Tosi", "Marco Di Ciano", "Olivier Mulertt", "Yves Gabriel", "Jean-Didier Legat", "Denis Aulagnier", "Christian Gamrat", "Raffaele Liberati", "Vincenzo La Barba"], "year": 2007, "MAG papers": [{"PaperId": 1966156090, "PaperTitle": "interactive presentation recops reconfiguring programmable devices for military hardware electronics", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "thales communications", null, "universite catholique de louvain", null, "universite catholique de louvain", "mbda", null, null, "thales communications"]}], "source": "ES"}, {"DBLP title": "WAVSTAN: waveform based variational static timing analysis.", "DBLP authors": ["Saurabh K. Tiwary", "Joel R. Phillips"], "year": 2007, "MAG papers": [{"PaperId": 2148491200, "PaperTitle": "wavstan waveform based variational static timing analysis", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["lawrence berkeley national laboratory", "lawrence berkeley national laboratory"]}], "source": "ES"}, {"DBLP title": "Rapid and accurate latch characterization via direct Newton solution of setup/hold times.", "DBLP authors": ["Shweta Srivastava", "Jaijeet S. Roychowdhury"], "year": 2007, "MAG papers": [{"PaperId": 2144766291, "PaperTitle": "rapid and accurate latch characterization via direct newton solution of setup hold times", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Temperature and voltage aware timing analysis: application to voltage drops.", "DBLP authors": ["B. Lasbouygues", "Robin Wilson", "Nadine Az\u00e9mard", "Philippe Maurine"], "year": 2007, "MAG papers": [{"PaperId": 2159127270, "PaperTitle": "temperature and voltage aware timing analysis application to voltage drops", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["stmicroelectronics", "university of montpellier", "stmicroelectronics", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "Accurate timing analysis using SAT and pattern-dependent delay models.", "DBLP authors": ["Desta Tadesse", "D. Sheffield", "E. Lenge", "R. Iris Bahar", "Joel Grodstein"], "year": 2007, "MAG papers": [{"PaperId": 2145445699, "PaperTitle": "accurate timing analysis using sat and pattern dependent delay models", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["rensselaer polytechnic institute", "intel", "brown university", "brown university", "brown university"]}], "source": "ES"}, {"DBLP title": "CARAT: a toolkit for design and performance analysis of component-based embedded systems.", "DBLP authors": ["Egor R. V. Bondarev", "Michel R. V. Chaudron", "Peter H. N. de With"], "year": 2007, "MAG papers": [{"PaperId": 2157333655, "PaperTitle": "carat a toolkit for design and performance analysis of component based embedded systems", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology"]}, {"PaperId": 1519917007, "PaperTitle": "carat a toolkit for design and performance analysis of component based embedded systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Modeling and simulation alternatives for the design of networked embedded systems.", "DBLP authors": ["Elisa Alessio", "Franco Fummi", "Davide Quaglia", "Maura Turolla"], "year": 2007, "MAG papers": [{"PaperId": 2122678551, "PaperTitle": "modeling and simulation alternatives for the design of networked embedded systems", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["telecom italia", "telecom italia", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Middleware design optimization of wireless protocols based on the exploitation of dynamic input patterns.", "DBLP authors": ["Stylianos Mamagkakis", "Dimitrios Soudris", "Francky Catthoor"], "year": 2007, "MAG papers": [{"PaperId": 2115376023, "PaperTitle": "middleware design optimization of wireless protocols based on the exploitation of dynamic input patterns", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, "imec", "imec"]}], "source": "ES"}, {"DBLP title": "Lightweight middleware for seamless HW-SW interoperability, with application to wireless sensor networks.", "DBLP authors": ["Felix Jes\u00fas Villanueva", "David Villa", "Francisco Moya", "Jes\u00fas Barba", "Fernando Rinc\u00f3n", "Juan Carlos L\u00f3pez"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Interactive presentation: A middleware-centric design flow for networked embedded systems.", "DBLP authors": ["Franco Fummi", "Giovanni Perbellini", "R. Pietrangeli", "Davide Quaglia"], "year": 2007, "MAG papers": [{"PaperId": 2001863679, "PaperTitle": "interactive presentation a middleware centric design flow for networked embedded systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of verona", "university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Dynamic reconfiguration in sensor networks with regenerative energy sources.", "DBLP authors": ["Ani Nahapetian", "Paolo Lombardo", "Andrea Acquaviva", "Luca Benini", "Majid Sarrafzadeh"], "year": 2007, "MAG papers": [{"PaperId": 2136221591, "PaperTitle": "dynamic reconfiguration in sensor networks with regenerative energy sources", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of bologna", "university of urbino", "university of bologna", "university of california los angeles", "university of urbino"]}], "source": "ES"}, {"DBLP title": "Dynamic power management under uncertain information.", "DBLP authors": ["Hwisung Jung", "Massoud Pedram"], "year": 2007, "MAG papers": [{"PaperId": 2098169123, "PaperTitle": "dynamic power management under uncertain information", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Very wide register: an asymmetric register file organization for low power embedded processors.", "DBLP authors": ["Praveen Raghavan", "Andy Lambrechts", "Murali Jayapala", "Francky Catthoor", "Diederik Verkest", "Henk Corporaal"], "year": 2007, "MAG papers": [{"PaperId": 2130533867, "PaperTitle": "very wide register an asymmetric register file organization for low power embedded processors", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["katholieke universiteit leuven", "eindhoven university of technology", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory.", "DBLP authors": ["Mihir R. Choudhury", "Kyle Ringgenberg", "Scott Rixner", "Kartik Mohanram"], "year": 2007, "MAG papers": [{"PaperId": 1981170513, "PaperTitle": "interactive presentation single ended coding techniques for off chip interconnects to commodity memory", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rice university", "rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: PowerQuest: trace driven data mining for power optimization.", "DBLP authors": ["Pietro Babighian", "Gila Kamhi", "Moshe Y. Vardi"], "year": 2007, "MAG papers": [{"PaperId": 2077628429, "PaperTitle": "interactive presentation powerquest trace driven data mining for power optimization", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["intel", "intel", "rice university"]}], "source": "ES"}, {"DBLP title": "System level assessment of an optical NoC in an MPSoC platform.", "DBLP authors": ["Matthieu Briere", "Bruno Girodias", "Youcef Bouchebaba", "Gabriela Nicolescu", "Fabien Mieyeville", "Fr\u00e9d\u00e9ric Gaffiot", "Ian O'Connor"], "year": 2007, "MAG papers": [{"PaperId": 2157008728, "PaperTitle": "system level assessment of an optical noc in an mpsoc platform", "Year": 2007, "CitationCount": 129, "EstimatedCitation": 168, "Affiliations": ["ecole centrale de lyon", "ecole polytechnique de montreal", "ecole centrale de lyon", "ecole centrale de lyon", "ecole polytechnique de montreal", "ecole polytechnique de montreal", "ecole polytechnique de montreal"]}], "source": "ES"}, {"DBLP title": "Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture.", "DBLP authors": ["Abbas Sheibanyrad", "Ivan Miro Panades", "Alain Greiner"], "year": 2007, "MAG papers": [{"PaperId": 2134984566, "PaperTitle": "systematic comparison between the asynchronous and the multi synchronous implementations of a network on chip architecture", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 55, "Affiliations": [null, null, "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Analytical router modeling for networks-on-chip performance analysis.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 2114132403, "PaperTitle": "analytical router modeling for networks on chip performance analysis", "Year": 2007, "CitationCount": 88, "EstimatedCitation": 124, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Hard- and software modularity of the NOVA MPSoC platform.", "DBLP authors": ["Christian Sauer", "Matthias Gries", "Sebastian Dirk"], "year": 2007, "MAG papers": [{"PaperId": 2036979188, "PaperTitle": "interactive presentation hard and software modularity of the nova mpsoc platform", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["infineon technologies", "infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Energy evaluation of software implementations of block ciphers under memory constraints.", "DBLP authors": ["Johann Gro\u00dfsch\u00e4dl", "Stefan Tillich", "Christian Rechberger", "Michael Hofmann", "Marcel Medwed"], "year": 2007, "MAG papers": [{"PaperId": 2138356423, "PaperTitle": "energy evaluation of software implementations of block ciphers under memory constraints", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["graz university of technology", "graz university of technology", "graz university of technology", "graz university of technology", "graz university of technology"]}], "source": "ES"}, {"DBLP title": "An area optimized reconfigurable encryptor for AES-Rijndael.", "DBLP authors": ["Monjur Alam", "Sonai Ray", "Debdeep Mukhopadhyay", "Santosh Ghosh", "Dipanwita Roy Chowdhury", "Indranil Sengupta"], "year": 2007, "MAG papers": [{"PaperId": 2129354700, "PaperTitle": "an area optimized reconfigurable encryptor for aes rijndael", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology madras", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Performance aware secure code partitioning.", "DBLP authors": ["Sri Hari Krishna Narayanan", "Mahmut T. Kandemir", "Richard R. Brooks"], "year": 2007, "MAG papers": [{"PaperId": 2146123875, "PaperTitle": "performance aware secure code partitioning", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["clemson university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Energy and execution time analysis of a software-based trusted platform module.", "DBLP authors": ["Najwa Aaraj", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "year": 2007, "MAG papers": [{"PaperId": 2097016043, "PaperTitle": "energy and execution time analysis of a software based trusted platform module", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["texas instruments", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Utilization of SECDED for soft error and variation-induced defect tolerance in caches.", "DBLP authors": ["Luong Dinh Hung", "Hidetsugu Irie", "Masahiro Goshima", "Shuichi Sakai"], "year": 2007, "MAG papers": [{"PaperId": 2170562508, "PaperTitle": "utilization of secded for soft error and variation induced defect tolerance in caches", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Transient fault prediction based on anomalies in processor events.", "DBLP authors": ["Satish Narayanasamy", "Ayse Kivilcim Coskun", "Brad Calder"], "year": 2007, "MAG papers": [{"PaperId": 2103111965, "PaperTitle": "transient fault prediction based on anomalies in processor events", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Low-cost protection for SER upsets and silicon defects.", "DBLP authors": ["Mojtaba Mehrara", "Mona Attariyan", "Smitha Shyam", "Kypros Constantinides", "Valeria Bertacco", "Todd M. Austin"], "year": 2007, "MAG papers": [{"PaperId": 2157843352, "PaperTitle": "low cost protection for ser upsets and silicon defects", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Working with process variation aware caches.", "DBLP authors": ["Madhu Mutyam", "Narayanan Vijaykrishnan"], "year": 2007, "MAG papers": [{"PaperId": 2106751916, "PaperTitle": "working with process variation aware caches", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["pennsylvania state university", "international institute of information technology hyderabad"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: An enhanced technique for the automatic generation of effective diagnosis-oriented test programs for processor.", "DBLP authors": ["Ernesto S\u00e1nchez", "Massimiliano Schillaci", "Giovanni Squillero", "Matteo Sonza Reorda"], "year": 2007, "MAG papers": [{"PaperId": 2071994709, "PaperTitle": "interactive presentation an enhanced technique for the automatic generation of effective diagnosis oriented test programs for processor", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Functional and timing validation of partially bypassed processor pipelines.", "DBLP authors": ["Qiang Zhu", "Aviral Shrivastava", "Nikil D. Dutt"], "year": 2007, "MAG papers": [{"PaperId": 2019478580, "PaperTitle": "interactive presentation functional and timing validation of partially bypassed processor pipelines", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "fujitsu", null]}], "source": "ES"}, {"DBLP title": "A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states.", "DBLP authors": ["In-Ho Moon", "Per Bjesse", "Carl Pixley"], "year": 2007, "MAG papers": [{"PaperId": 2164310930, "PaperTitle": "a compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Estimating functional coverage in bounded model checking.", "DBLP authors": ["Daniel Gro\u00dfe", "Ulrich K\u00fchne", "Rolf Drechsler"], "year": 2007, "MAG papers": [{"PaperId": 2159301149, "PaperTitle": "estimating functional coverage in bounded model checking", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Abstraction and refinement techniques in automated design debugging.", "DBLP authors": ["Sean Safarpour", "Andreas G. Veneris"], "year": 2007, "MAG papers": [{"PaperId": 2098552614, "PaperTitle": "abstraction and refinement techniques in automated design debugging", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Automatic hardware synthesis from specifications: a case study.", "DBLP authors": ["Roderick Bloem", "Stefan J. Galler", "Barbara Jobstmann", "Nir Piterman", "Amir Pnueli", "Martin Weiglhofer"], "year": 2007, "MAG papers": [{"PaperId": 2011735245, "PaperTitle": "interactive presentation automatic hardware synthesis from specifications a case study", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 109, "Affiliations": ["graz university of technology", "ecole polytechnique federale de lausanne", "graz university of technology", "graz university of technology", "graz university of technology", "weizmann institute of science"]}], "source": "ES"}, {"DBLP title": "pFFT in FastMaxwell: a fast impedance extraction solver for 3D conductor structures over substrate.", "DBLP authors": ["Tarek Moselhy", "Xin Hu", "Luca Daniel"], "year": 2007, "MAG papers": [{"PaperId": 2157232022, "PaperTitle": "pfft in fastmaxwell a fast impedance extraction solver for 3d conductor structures over substrate", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", null]}], "source": "ES"}, {"DBLP title": "Optimization-based wideband basis functions for efficient interconnect extraction.", "DBLP authors": ["Xin Hu", "Tarek Moselhy", "Jacob K. White", "Luca Daniel"], "year": 2007, "MAG papers": [{"PaperId": 2139553344, "PaperTitle": "optimization based wideband basis functions for efficient interconnect extraction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["massachusetts institute of technology", null, "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Thermally robust clocking schemes for 3D integrated circuits.", "DBLP authors": ["Mosin Mondal", "Andrew J. Ricketts", "Sami Kirolos", "Tamer Ragheb", "Greg M. Link", "Narayanan Vijaykrishnan", "Yehia Massoud"], "year": 2007, "MAG papers": [{"PaperId": 2147890024, "PaperTitle": "thermally robust clocking schemes for 3d integrated circuits", "Year": 2007, "CitationCount": 58, "EstimatedCitation": 78, "Affiliations": ["york college of pennsylvania", "pennsylvania state university", "rice university", "pennsylvania state university", "rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Double-via-driven standard cell library design.", "DBLP authors": ["Tsai-Ying Lin", "Tsung-Han Lin", "Hui-Hsiang Tung", "Rung-Bin Lin"], "year": 2007, "MAG papers": [{"PaperId": 2106513433, "PaperTitle": "double via driven standard cell library design", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["yuan ze university", "yuan ze university", "yuan ze university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining.", "DBLP authors": ["Jingye Xu", "Abinash Roy", "Masud H. Chowdhury"], "year": 2007, "MAG papers": [{"PaperId": 2011763003, "PaperTitle": "interactive presentation analysis of power consumption and ber of flip flop based interconnect pipelining", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "Fast and accurate routing demand estimation for efficient routability-driven placement.", "DBLP authors": ["Peter Spindler", "Frank M. Johannes"], "year": 2007, "MAG papers": [{"PaperId": 2099184857, "PaperTitle": "fast and accurate routing demand estimation for efficient routability driven placement", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 78, "Affiliations": ["technische universitat munchen", null]}], "source": "ES"}, {"DBLP title": "Yield-aware placement optimization.", "DBLP authors": ["Paolo Azzoni", "Massimo Bertoletti", "Nicola Dragone", "Franco Fummi", "Carlo Guardiani", "W. Vendraminetto"], "year": 2007, "MAG papers": [{"PaperId": 2103005858, "PaperTitle": "yield aware placement optimization", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of verona", "university of verona", "university of verona", "university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Microarchitecture floorplanning for sub-threshold leakage reduction.", "DBLP authors": ["Hushrav Mogal", "Kia Bazargan"], "year": 2007, "MAG papers": [{"PaperId": 2110094997, "PaperTitle": "microarchitecture floorplanning for sub threshold leakage reduction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Compact hardware design of Whirlpool hashing core.", "DBLP authors": ["Timo Alho", "Panu H\u00e4m\u00e4l\u00e4inen", "Marko H\u00e4nnik\u00e4inen", "Timo D. H\u00e4m\u00e4l\u00e4inen"], "year": 2007, "MAG papers": [{"PaperId": 2124095839, "PaperTitle": "compact hardware design of whirlpool hashing core", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["nokia", "nokia", "tampere university of technology", "tampere university of technology"]}], "source": "ES"}, {"DBLP title": "Flexible hardware reduction for elliptic curve cryptography in GF(2m).", "DBLP authors": ["Steffen Peter", "Peter Langend\u00f6rfer", "Krzysztof Piotrowski"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Overcoming glitches and dissipation timing skews in design of DPA-resistant cryptographic hardware.", "DBLP authors": ["Kuan Jen Lin", "Shan Chien Fang", "Shih Hsien Yang", "Cheng Chia Lo"], "year": 2007, "MAG papers": [{"PaperId": 2133450310, "PaperTitle": "overcoming glitches and dissipation timing skews in design of dpa resistant cryptographic hardware", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["fu jen catholic university", "fu jen catholic university", "fu jen catholic university", "fu jen catholic university"]}], "source": "ES"}, {"DBLP title": "Dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ICs.", "DBLP authors": ["Jos\u00e9 Luis Rossell\u00f3", "Carol de Benito", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2007, "MAG papers": [{"PaperId": 2124692568, "PaperTitle": "dynamic critical resistance a timing based critical resistance model for statistical delay testing of nanometer ics", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Sensitivity analysis for fault-analysis and tolerance in RF front-end circuitry.", "DBLP authors": ["Tejasvi Das", "P. R. Mukund"], "year": 2007, "MAG papers": [{"PaperId": 2107835174, "PaperTitle": "sensitivity analysis for fault analysis and tolerance in rf front end circuitry", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["rochester institute of technology", "rochester institute of technology"]}], "source": "ES"}, {"DBLP title": "A two-tone test method for continuous-time adaptive equalizers.", "DBLP authors": ["Dongwoo Hong", "Shadi Saberi", "Kwang-Ting Cheng", "C. Patrick Yue"], "year": 2007, "MAG papers": [{"PaperId": 2118919342, "PaperTitle": "a two tone test method for continuous time adaptive equalizers", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california"]}], "source": "ES"}, {"DBLP title": "Worst-case design and margin for embedded SRAM.", "DBLP authors": ["Robert C. Aitken", "Sachin Idgunji"], "year": 2007, "MAG papers": [{"PaperId": 2145345888, "PaperTitle": "worst case design and margin for embedded sram", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Pulse propagation for the detection of small delay defects.", "DBLP authors": ["Michele Favalli", "Cecilia Metra"], "year": 2007, "MAG papers": [{"PaperId": 2055601259, "PaperTitle": "interactive presentation pulse propagation for the detection of small delay defects", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of bologna", "university of ferrara"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits.", "DBLP authors": ["Amir Zjajo", "Manuel J. Barragan Asian", "Jos\u00e9 Pineda de Gyvez"], "year": 2007, "MAG papers": [{"PaperId": 2058060992, "PaperTitle": "interactive presentation bist method for die level process parameter variation monitoring in analog mixed signal integrated circuits", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["philips", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "A new hybrid solution to boost SAT solver performance.", "DBLP authors": ["Lei Fang", "Michael S. Hsiao"], "year": 2007, "MAG papers": [{"PaperId": 2131367934, "PaperTitle": "a new hybrid solution to boost sat solver performance", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "QuteSAT: a robust circuit-based SAT solver for complex circuit structure.", "DBLP authors": ["Chi-An Wu", "Ting-Hao Lin", "Chih-Chun Lee", "Chung-Yang Huang"], "year": 2007, "MAG papers": [{"PaperId": 2101347856, "PaperTitle": "qutesat a robust circuit based sat solver for complex circuit structure", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Boosting the role of inductive invariants in model checking.", "DBLP authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"], "year": 2007, "MAG papers": [{"PaperId": 2168305340, "PaperTitle": "boosting the role of inductive invariants in model checking", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Image computation and predicate refinement for RTL verilog using word level proofs.", "DBLP authors": ["Daniel Kroening", "Natasha Sharygina"], "year": 2007, "MAG papers": [{"PaperId": 1988475842, "PaperTitle": "interactive presentation image computation and predicate refinement for rtl verilog using word level proofs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["eth zurich", "university of lugano"]}], "source": "ES"}, {"DBLP title": "Polynomial-time subgraph enumeration for automated instruction set extension.", "DBLP authors": ["Paolo Bonzini", "Laura Pozzi"], "year": 2007, "MAG papers": [{"PaperId": 2164826555, "PaperTitle": "polynomial time subgraph enumeration for automated instruction set extension", "Year": 2007, "CitationCount": 53, "EstimatedCitation": 78, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Interrupt and low-level programming support for expanding the application domain of statically-scheduled horizontal-microcoded architectures in embedded systems.", "DBLP authors": ["Mehrdad Reshadi", "Daniel Gajski"], "year": 2007, "MAG papers": [{"PaperId": 2107325488, "PaperTitle": "interrupt and low level programming support for expanding the application domain of statically scheduled horizontal microcoded architectures in embedded systems", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems.", "DBLP authors": ["Zhiguo Ge", "Weng-Fai Wong", "Hock-Beng Lim"], "year": 2007, "MAG papers": [{"PaperId": 2133121403, "PaperTitle": "drim a low power dynamically reconfigurable instruction memory hierarchy for embedded systems", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national university of singapore", "national university of singapore", null]}], "source": "ES"}, {"DBLP title": "Interactive presentation: SoftSIMD - exploiting subword parallelism using source code transformations.", "DBLP authors": ["Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2007, "MAG papers": [{"PaperId": 2062353831, "PaperTitle": "interactive presentation softsimd exploiting subword parallelism using source code transformations", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: A process splitting transformation for Kahn process networks.", "DBLP authors": ["Sjoerd Meijer", "Bart Kienhuis", "Alexandru Turjan", "Erwin A. de Kock"], "year": 2007, "MAG papers": [{"PaperId": 1968829229, "PaperTitle": "interactive presentation a process splitting transformation for kahn process networks", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nxp semiconductors", "nxp semiconductors", null, null]}], "source": "ES"}, {"DBLP title": "Computing synchronizer failure probabilities.", "DBLP authors": ["Suwen Yang", "Mark R. Greenstreet"], "year": 2007, "MAG papers": [{"PaperId": 2117345564, "PaperTitle": "computing synchronizer failure probabilities", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Layout-aware gate duplication and buffer insertion.", "DBLP authors": ["David Ba\u00f1eres", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2007, "MAG papers": [{"PaperId": 2117346871, "PaperTitle": "layout aware gate duplication and buffer insertion", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "intel"]}], "source": "ES"}, {"DBLP title": "Self-heating-aware optimal wire sizing under Elmore delay model.", "DBLP authors": ["Min Ni", "Seda Ogrenci Memik"], "year": 2007, "MAG papers": [{"PaperId": 2127263579, "PaperTitle": "self heating aware optimal wire sizing under elmore delay model", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application.", "DBLP authors": ["Amith Singhee", "Rob A. Rutenbar"], "year": 2007, "MAG papers": [{"PaperId": 2103793078, "PaperTitle": "statistical blockade a novel method for very fast monte carlo simulation of rare circuit events and its application", "Year": 2007, "CitationCount": 95, "EstimatedCitation": 126, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Clock domain crossing fault model and coverage metric for validation of SoC design.", "DBLP authors": ["Yi Feng", "Zheng Zhou", "Dong Tong", "Xu Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2159367027, "PaperTitle": "clock domain crossing fault model and coverage metric for validation of soc design", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "Fast statistical circuit analysis with finite-point based transistor model.", "DBLP authors": ["Min Chen", "Wei Zhao", "Frank Liu", "Yu Cao"], "year": 2007, "MAG papers": [{"PaperId": 2120385825, "PaperTitle": "fast statistical circuit analysis with finite point based transistor model", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "ibm"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Statistical simulation of high-frequency bipolar circuits.", "DBLP authors": ["Wolfgang Schneider", "Michael Schr\u00f6ter", "W. Kraus", "Holger Wittkopf"], "year": 2007, "MAG papers": [{"PaperId": 2014796223, "PaperTitle": "interactive presentation statistical simulation of high frequency bipolar circuits", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "university of california san diego", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Low power design on algorithmic and architectural level: a case study of an HSDPA baseband digital signal processing system.", "DBLP authors": ["Marcus Sch\u00e4mann", "Sebastian Hessel", "Ulrich Langmann", "Martin B\u00fccker"], "year": 2007, "MAG papers": [{"PaperId": 2157915010, "PaperTitle": "low power design on algorithmic and architectural level a case study of an hsdpa baseband digital signal processing system", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nokia", "ruhr university bochum", "ruhr university bochum", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "Mapping the physical layer of radio standards to multiprocessor architectures.", "DBLP authors": ["Cyprian Grassmann", "Mathias Richter", "Mirko Sauermann"], "year": 2007, "MAG papers": [{"PaperId": 2099684797, "PaperTitle": "mapping the physical layer of radio standards to multiprocessor architectures", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["siemens", "infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Development of an ASIP enabling flows in ethernet access using a retargetable compilation flow.", "DBLP authors": ["Koen Van Renterghem", "Pieter Demuytere", "Dieter Verhulst", "Jan Vandewege", "Xing-Zhi Qiu"], "year": 2007, "MAG papers": [{"PaperId": 2168414063, "PaperTitle": "development of an asip enabling flows in ethernet access using a retargetable compilation flow", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ghent university", "ghent university", "ghent university", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "An effective AMS top-down methodology applied to the design of a mixed-signal UWB system-on-chip.", "DBLP authors": ["Marco Crepaldi", "Mario R. Casu", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2007, "MAG papers": [{"PaperId": 2170953264, "PaperTitle": "an effective ams top down methodology applied to the design of a mixed signal uwb system on chip", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Behavioral modeling of delay-locked loops and its application to jitter optimization in ultra wide-band impulse radio systems.", "DBLP authors": ["Enrique Barajas", "R. Cosculluela", "D. Coutinho", "Diego Mateo", "Jos\u00e9 Luis Gonz\u00e1lez", "I. Cair\u00f2", "S. Banda", "M. Ikeda"], "year": 2007, "MAG papers": [{"PaperId": 2030085980, "PaperTitle": "interactive presentation behavioral modeling of delay locked loops and its application to jitter optimization in ultra wide band impulse radio systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of catalonia", null, "polytechnic university of catalonia", "polytechnic university of catalonia", "epson", null, "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Soft error rate analysis for sequential circuits.", "DBLP authors": ["Natasa Miskov-Zivanov", "Diana Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 2122526433, "PaperTitle": "soft error rate analysis for sequential circuits", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 57, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Verification-guided soft error resilience.", "DBLP authors": ["Sanjit A. Seshia", "Wenchao Li", "Subhasish Mitra"], "year": 2007, "MAG papers": [{"PaperId": 2115908980, "PaperTitle": "verification guided soft error resilience", "Year": 2007, "CitationCount": 87, "EstimatedCitation": 134, "Affiliations": ["stanford university", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "A low-SER efficient core processor architecture for future technologies.", "DBLP authors": ["Eduardo Luis Rhod", "Carlos Arthur Lang Lisb\u00f4a", "Luigi Carro"], "year": 2007, "MAG papers": [{"PaperId": 2140124126, "PaperTitle": "a low ser efficient core processor architecture for future technologies", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Accurate and scalable reliability analysis of logic circuits.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2007, "MAG papers": [{"PaperId": 2148237560, "PaperTitle": "accurate and scalable reliability analysis of logic circuits", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 63, "Affiliations": ["rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA.", "DBLP authors": ["Balkaran S. Gill", "Christos A. Papachristou", "Francis G. Wolff"], "year": 2007, "MAG papers": [{"PaperId": 2067217074, "PaperTitle": "interactive presentation a new asymmetric sram cell to reduce soft errors and leakage power in fpga", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["case western reserve university", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "Instruction-set customization for real-time embedded systems.", "DBLP authors": ["Huynh Phung Huynh", "Tulika Mitra"], "year": 2007, "MAG papers": [{"PaperId": 2164419874, "PaperTitle": "instruction set customization for real time embedded systems", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "A novel technique to use scratch-pad memory for stack management.", "DBLP authors": ["Soyoung Park", "Hae-woo Park", "Soonhoi Ha"], "year": 2007, "MAG papers": [{"PaperId": 2122068621, "PaperTitle": "a novel technique to use scratch pad memory for stack management", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison.", "DBLP authors": ["Isabelle Puaut", "Christophe Pais"], "year": 2007, "MAG papers": [{"PaperId": 2150400228, "PaperTitle": "scratchpad memories vs locked caches in hard real time systems a quantitative comparison", "Year": 2007, "CitationCount": 108, "EstimatedCitation": 147, "Affiliations": ["university of rennes", "university of rennes"]}], "source": "ES"}, {"DBLP title": "Task scheduling for reliable cache architectures of multiprocessor systems.", "DBLP authors": ["Makoto Sugihara", "Tohru Ishihara", "Kazuaki Murakami"], "year": 2007, "MAG papers": [{"PaperId": 2103125856, "PaperTitle": "task scheduling for reliable cache architectures of multiprocessor systems", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["kyushu university", "kyushu university", null]}], "source": "ES"}, {"DBLP title": "Fast positive-real balanced truncation of symmetric systems using cross Riccati equations.", "DBLP authors": ["Ngai Wong"], "year": 2007, "MAG papers": [{"PaperId": 2097685694, "PaperTitle": "fast positive real balanced truncation of symmetric systems using cross riccati equations", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of hong kong"]}], "source": "ES"}, {"DBLP title": "Random sampling of moment graph: a stochastic Krylov-reduction algorithm.", "DBLP authors": ["Zhenhai Zhu", "Joel R. Phillips"], "year": 2007, "MAG papers": [{"PaperId": 2160764151, "PaperTitle": "random sampling of moment graph a stochastic krylov reduction algorithm", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["lawrence berkeley national laboratory", "lawrence berkeley national laboratory"]}], "source": "ES"}, {"DBLP title": "Statistical model order reduction for interconnect circuits considering spatial correlations.", "DBLP authors": ["Jeffrey Fan", "Ning Mi", "Sheldon X.-D. Tan", "Yici Cai", "Xianlong Hong"], "year": 2007, "MAG papers": [{"PaperId": 2134071734, "PaperTitle": "statistical model order reduction for interconnect circuits considering spatial correlations", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california riverside", "university of california riverside", "tsinghua university", "university of california riverside", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology.", "DBLP authors": ["Hengliang Zhu", "Xuan Zeng", "Wei Cai", "Jintao Xue", "Dian Zhou"], "year": 2007, "MAG papers": [{"PaperId": 2161288243, "PaperTitle": "a sparse grid based spectral stochastic collocation method for variations aware capacitance extraction of interconnects under nanometer process technology", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 57, "Affiliations": ["fudan university", "university of texas at dallas", "fudan university", "fudan university", "university of north carolina at charlotte"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Simulation methodology and experimental verification for the analysis of substrate noise on LC-VCO's.", "DBLP authors": ["Stephane Bronckers", "Charlotte Soens", "Geert Van der Plas", "Gerd Vandersteen", "Yves Rolain"], "year": 2007, "MAG papers": [{"PaperId": 2065929785, "PaperTitle": "interactive presentation simulation methodology and experimental verification for the analysis of substrate noise on lc vco s", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vrije universiteit brussel", "vrije universiteit brussel", "vrije universiteit brussel", "imec", "imec"]}], "source": "ES"}, {"DBLP title": "Accurate temperature-dependent integrated circuit leakage power estimation is easy.", "DBLP authors": ["Yongpan Liu", "Robert P. Dick", "Li Shang", "Huazhong Yang"], "year": 2007, "MAG papers": [{"PaperId": 2096554329, "PaperTitle": "accurate temperature dependent integrated circuit leakage power estimation is easy", "Year": 2007, "CitationCount": 176, "EstimatedCitation": 252, "Affiliations": ["queen s university", "tsinghua university", "tsinghua university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling.", "DBLP authors": ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2130771695, "PaperTitle": "low overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "case western reserve university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Maximum circuit activity estimation using pseudo-boolean satisfiability.", "DBLP authors": ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Farid N. Najm", "Magdy S. Abadir"], "year": 2007, "MAG papers": [{"PaperId": 2146192086, "PaperTitle": "maximum circuit activity estimation using pseudo boolean satisfiability", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of toronto", "university of toronto", "university of toronto", "freescale semiconductor", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Andrea Calimera", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2007, "MAG papers": [{"PaperId": 2045884553, "PaperTitle": "interactive presentation efficient computation of discharge current upper bounds for clustered sleep transistor sizing", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Interactive presentation: Process tolerant beta-ratio modulation for ultra-dynamic voltage scaling.", "DBLP authors": ["Myeong-Eun Hwang", "Tamer Cakici", "Kaushik Roy"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A tiny and efficient wireless ad-hoc protocol for low-cost sensor networks.", "DBLP authors": ["Pawel Gburzynski", "Bozena Kaminska", "Wladek Olesinski"], "year": 2007, "MAG papers": [{"PaperId": 2103245512, "PaperTitle": "a tiny and efficient wireless ad hoc protocol for low cost sensor networks", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, null, "simon fraser university"]}], "source": "ES"}, {"DBLP title": "Scalable reconfigurable channel decoder architecture for future wireless handsets.", "DBLP authors": ["Gummidipudi Krishnaiah", "Nur Engin", "Sergei Sawitzki"], "year": 2007, "MAG papers": [{"PaperId": 2169809097, "PaperTitle": "scalable reconfigurable channel decoder architecture for future wireless handsets", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["indian institutes of technology", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "A new pipelined implementation for minimum norm sorting used in square root algorithm for MIMO-VBLAST systems.", "DBLP authors": ["Zahid Khan", "Tughrul Arslan", "John S. Thompson", "Ahmet T. Erdogan"], "year": 2007, "MAG papers": [{"PaperId": 2124713440, "PaperTitle": "a new pipelined implementation for minimum norm sorting used in square root algorithm for mimo vblast systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Optimization of the \"FOCUS\" Inband-FEC architecture for 10-Gbps SDH/SONET optical communication channels.", "DBLP authors": ["Afxendios Tychopoulos", "Odysseas G. Koufopavlou"], "year": 2007, "MAG papers": [{"PaperId": 2106079653, "PaperTitle": "optimization of the focus inband fec architecture for 10 gbps sdh sonet optical communication channels", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A framework for system reliability analysis considering both system error tolerance and component test quality.", "DBLP authors": ["Sung-Jui (Song-Ra) Pan", "Kwang-Ting Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2145227850, "PaperTitle": "a framework for system reliability analysis considering both system error tolerance and component test quality", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Experimental evaluation of protections against laser-induced faults and consequences on fault modeling.", "DBLP authors": ["R\u00e9gis Leveugle", "Abdelaziz Ammari", "V. Maingot", "E. Teyssou", "Pascal Moitrel", "Christophe Mourtel", "Nathalie Feyt", "Jean-Baptiste Rigaud", "Assia Tria"], "year": 2007, "MAG papers": [{"PaperId": 2111222718, "PaperTitle": "experimental evaluation of protections against laser induced faults and consequences on fault modeling", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["gemalto", "gemalto", null, null, null, "thales communications", "sesam", "gemalto", null]}], "source": "ES"}, {"DBLP title": "Evaluation of design for reliability techniques in embedded flash memories.", "DBLP authors": ["Beno\u00eet Godard", "Jean Michel Daga", "Lionel Torres", "Gilles Sassatelli"], "year": 2007, "MAG papers": [{"PaperId": 2156795772, "PaperTitle": "evaluation of design for reliability techniques in embedded flash memories", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of montpellier", "university of montpellier", "university of montpellier", null]}], "source": "ES"}, {"DBLP title": "Reduction of detected acceptable faults for yield improvement via error-tolerance.", "DBLP authors": ["Tong-Yu Hsieh", "Kuen-Jong Lee", "Melvin A. Breuer"], "year": 2007, "MAG papers": [{"PaperId": 2161891759, "PaperTitle": "reduction of detected acceptable faults for yield improvement via error tolerance", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of southern california", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Use of statistical timing analysis on real designs.", "DBLP authors": ["A. Nardi", "Emre Tuncer", "S. Naidu", "A. Antonau", "S. Gradinaru", "Tao Lin", "J. Song"], "year": 2007, "MAG papers": [{"PaperId": 2107963089, "PaperTitle": "use of statistical timing analysis on real designs", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["magma design automation", "magma design automation", "magma design automation", "magma design automation", "magma design automation", "magma design automation", "magma design automation"]}], "source": "ES"}, {"DBLP title": "A novel criticality computation method in statistical timing analysis.", "DBLP authors": ["Feng Wang", "Yuan Xie", "Hai Ju"], "year": 2007, "MAG papers": [{"PaperId": 2159132926, "PaperTitle": "a novel criticality computation method in statistical timing analysis", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Efficient computation of the worst-delay corner.", "DBLP authors": ["Lu\u00eds Guerra e Silva", "Lu\u00eds Miguel Silveira", "Joel R. Phillips"], "year": 2007, "MAG papers": [{"PaperId": 2148507902, "PaperTitle": "efficient computation of the worst delay corner", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["inesc id", "inesc id", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "Accounting for cache-related preemption delay in dynamic priority schedulability analysis.", "DBLP authors": ["Lei Ju", "Samarjit Chakraborty", "Abhik Roychoudhury"], "year": 2007, "MAG papers": [{"PaperId": 2153953574, "PaperTitle": "accounting for cache related preemption delay in dynamic priority schedulability analysis", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": ["national university of singapore", "national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Energy-efficient real-time task scheduling with task rejection.", "DBLP authors": ["Jian-Jia Chen", "Tei-Wei Kuo", "Chia-Lin Yang", "Ku-Jei King"], "year": 2007, "MAG papers": [{"PaperId": 2119160094, "PaperTitle": "energy efficient real time task scheduling with task rejection", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["ibm", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Feasibility intervals for multiprocessor fixed-priority scheduling of arbitrary deadline periodic systems.", "DBLP authors": ["Liliana Cucu", "Jo\u00ebl Goossens"], "year": 2007, "MAG papers": [{"PaperId": 2117815131, "PaperTitle": "feasibility intervals for multiprocessor fixed priority scheduling of arbitrary deadline periodic systems", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["universite libre de bruxelles", "universite libre de bruxelles"]}], "source": "ES"}, {"DBLP title": "Energy minimization with soft real-time and DVS for uniprocessor and multiprocessor embedded systems.", "DBLP authors": ["Meikang Qiu", "Chun Xue", "Zili Shao", "Edwin Hsing-Mean Sha"], "year": 2007, "MAG papers": [{"PaperId": 2155066400, "PaperTitle": "energy minimization with soft real time and dvs for uniprocessor and multiprocessor embedded systems", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": [null, "hong kong polytechnic university", "university of texas at dallas", null]}], "source": "ES"}, {"DBLP title": "Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks.", "DBLP authors": ["Alireza Ejlali", "Bashir M. Al-Hashimi", "Paul M. Rosinger", "Seyed Ghassem Miremadi"], "year": 2007, "MAG papers": [{"PaperId": 2103080754, "PaperTitle": "joint consideration of fault tolerance energy efficiency and performance in on chip networks", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 76, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Impact of process variations on multicore performance symmetry.", "DBLP authors": ["Eric Humenay", "David Tarjan", "Kevin Skadron"], "year": 2007, "MAG papers": [{"PaperId": 2101554015, "PaperTitle": "impact of process variations on multicore performance symmetry", "Year": 2007, "CitationCount": 128, "EstimatedCitation": 199, "Affiliations": ["university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Temperature aware task scheduling in MPSoCs.", "DBLP authors": ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Keith Whisnant"], "year": 2007, "MAG papers": [{"PaperId": 2099237366, "PaperTitle": "temperature aware task scheduling in mpsocs", "Year": 2007, "CitationCount": 192, "EstimatedCitation": 264, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Architectural leakage-aware management of partitioned scratchpad memories.", "DBLP authors": ["Olga Golubeva", "Mirko Loghi", "Massimo Poncino", "Enrico Macii"], "year": 2007, "MAG papers": [{"PaperId": 2109562402, "PaperTitle": "architectural leakage aware management of partitioned scratchpad memories", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Memory bank aware dynamic loop scheduling.", "DBLP authors": ["Mahmut T. Kandemir", "Taylan Yemliha", "Seung Woo Son", "Ozcan Ozturk"], "year": 2007, "MAG papers": [{"PaperId": 2145710861, "PaperTitle": "memory bank aware dynamic loop scheduling", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "System level clock tree synthesis for power optimization.", "DBLP authors": ["Saif Ali Butt", "Stefan Schmermbeck", "Jurij Rosenthal", "Alexander Pratsch", "Eike Schmidt"], "year": 2007, "MAG papers": [{"PaperId": 2111864032, "PaperTitle": "system level clock tree synthesis for power optimization", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null, null]}], "source": "ES"}]