Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Jul 22 16:51:35 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   button_IBUF
   peri1/Mram_RX_buffer1_RAMD_D1_O
   peri1/Mram_TX_buffer1_RAMD_D1_O


