#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri May 11 17:07:44 2018
# Process ID: 9109
# Current directory: /home/ftezca/Soc_Project
# Command line: vivado
# Log file: /home/ftezca/Soc_Project/vivado.log
# Journal file: /home/ftezca/Soc_Project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ftezca/Soc_Project/Vivado/SocDesign/SocDesign.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ftezca/Soc_Project/Ips/zedboard_audio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ftezca/Soc_Project/Vivado/SocDesign/SocDesign.srcs/sources_1/bd/SocDesign/SocDesign.bd] -no_script -reset -force -quiet
remove_files  /home/ftezca/Soc_Project/Vivado/SocDesign/SocDesign.srcs/sources_1/bd/SocDesign/SocDesign.bd
open_bd_design {/home/ftezca/Soc_Project/Vivado/SocDesign/SocDesign.srcs/sources_1/bd/SocProject/SocProject.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ttu.ee:user:zed_audio:1.0 - zed_audio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
Successfully read diagram <SocProject> from BD file </home/ftezca/Soc_Project/Vivado/SocDesign/SocDesign.srcs/sources_1/bd/SocProject/SocProject.bd>
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_l_valid
/zed_audio_0/hphone_r
/zed_audio_0/hphone_r_valid_dummy

exit
INFO: [Common 17-206] Exiting Vivado at Fri May 11 17:10:23 2018...
