
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001102    0.000551    0.000551 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080386    0.130595    0.258048    0.258598 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130596    0.000658    0.259256 v sign (out)
                                              0.259256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.259256   data arrival time
---------------------------------------------------------------------------------------------
                                              0.109256   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001102    0.000551    0.000551 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080386    0.130595    0.258048    0.258598 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130595    0.000377    0.258975 v _127_/A (sg13g2_inv_8)
     1    0.055800    0.052681    0.064308    0.323283 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.052716    0.001104    0.324387 ^ signB (out)
                                              0.324387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174387   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001127    0.000563    0.000563 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006676    0.030771    0.159748    0.160311 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030771    0.000005    0.160316 v fanout76/A (sg13g2_buf_4)
     8    0.036559    0.041427    0.092885    0.253200 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.041427    0.000185    0.253385 v _192_/A (sg13g2_xnor2_1)
     1    0.001537    0.026571    0.059188    0.312573 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026571    0.000000    0.312574 v _294_/D (sg13g2_dfrbpq_1)
                                              0.312574   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001129    0.000565    0.000565 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150565   clock uncertainty
                                  0.000000    0.150565   clock reconvergence pessimism
                                 -0.040400    0.110164   library hold time
                                              0.110164   data required time
---------------------------------------------------------------------------------------------
                                              0.110164   data required time
                                             -0.312574   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202409   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000666    0.000333    0.000333 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004950    0.031270    0.159148    0.159481 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031270    0.000017    0.159498 ^ fanout63/A (sg13g2_buf_4)
     5    0.026619    0.042309    0.098434    0.257933 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.042314    0.000459    0.258392 ^ _275_/A (sg13g2_nor2_2)
     1    0.052743    0.091660    0.097663    0.356055 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.091662    0.000505    0.356560 v sine_out[3] (out)
                                              0.356560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.356560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206560   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000666    0.000333    0.000333 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004950    0.031270    0.159148    0.159481 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031270    0.000017    0.159498 ^ fanout63/A (sg13g2_buf_4)
     5    0.026619    0.042309    0.098434    0.257933 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.042314    0.000450    0.258383 ^ _212_/A (sg13g2_nor2_2)
     2    0.058966    0.101063    0.104806    0.363189 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.101068    0.000592    0.363782 v sine_out[2] (out)
                                              0.363782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.363782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213782   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001127    0.000563    0.000563 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006676    0.030771    0.159748    0.160311 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030771    0.000005    0.160316 v fanout76/A (sg13g2_buf_4)
     8    0.036559    0.041427    0.092885    0.253200 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.041427    0.000172    0.253373 v _128_/A (sg13g2_inv_2)
     5    0.021879    0.053782    0.056274    0.309647 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053782    0.000004    0.309651 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.309651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001127    0.000563    0.000563 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150563   clock uncertainty
                                  0.000000    0.150563   clock reconvergence pessimism
                                 -0.070157    0.080406   library hold time
                                              0.080406   data required time
---------------------------------------------------------------------------------------------
                                              0.080406   data required time
                                             -0.309651   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229245   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001102    0.000551    0.000551 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080386    0.130595    0.258048    0.258598 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130595    0.000373    0.258972 v _214_/A (sg13g2_xnor2_1)
     1    0.001521    0.026894    0.087945    0.346916 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026894    0.000000    0.346917 v _300_/D (sg13g2_dfrbpq_2)
                                              0.346917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001102    0.000551    0.000551 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150551   clock uncertainty
                                  0.000000    0.150551   clock reconvergence pessimism
                                 -0.040551    0.110000   library hold time
                                              0.110000   data required time
---------------------------------------------------------------------------------------------
                                              0.110000   data required time
                                             -0.346917   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236917   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003168    0.020228    0.150931    0.151253 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020228    0.000006    0.151259 v fanout58/A (sg13g2_buf_2)
     4    0.017423    0.038428    0.083858    0.235116 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.038428    0.000016    0.235132 v _210_/B (sg13g2_xnor2_1)
     1    0.005252    0.045937    0.066892    0.302024 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.045937    0.000003    0.302028 v _211_/B (sg13g2_xnor2_1)
     1    0.001670    0.026407    0.053729    0.355756 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.026407    0.000001    0.355758 v _299_/D (sg13g2_dfrbpq_1)
                                              0.355758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150322   clock uncertainty
                                  0.000000    0.150322   clock reconvergence pessimism
                                 -0.040450    0.109872   library hold time
                                              0.109872   data required time
---------------------------------------------------------------------------------------------
                                              0.109872   data required time
                                             -0.355758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245885   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007869    0.033090    0.162637    0.163180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033090    0.000018    0.163198 v fanout53/A (sg13g2_buf_4)
     8    0.034382    0.039868    0.092489    0.255687 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.039868    0.000236    0.255923 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003436    0.045053    0.091782    0.347705 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.045053    0.000006    0.347711 ^ _219_/A (sg13g2_inv_1)
     1    0.002040    0.018080    0.029432    0.377143 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018080    0.000004    0.377147 v _301_/D (sg13g2_dfrbpq_1)
                                              0.377147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150543   clock uncertainty
                                  0.000000    0.150543   clock reconvergence pessimism
                                 -0.037723    0.112820   library hold time
                                              0.112820   data required time
---------------------------------------------------------------------------------------------
                                              0.112820   data required time
                                             -0.377147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264326   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001075    0.000538    0.000538 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003634    0.022051    0.152279    0.152817 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022051    0.000001    0.152818 v fanout72/A (sg13g2_buf_4)
     8    0.040957    0.044565    0.091659    0.244477 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.044565    0.000081    0.244557 v _195_/A (sg13g2_xor2_1)
     2    0.008278    0.043042    0.085595    0.330152 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043042    0.000002    0.330154 v _196_/B (sg13g2_xor2_1)
     1    0.001696    0.024437    0.051323    0.381477 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024437    0.000002    0.381479 v _295_/D (sg13g2_dfrbpq_1)
                                              0.381479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001075    0.000538    0.000538 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150538   clock uncertainty
                                  0.000000    0.150538   clock reconvergence pessimism
                                 -0.039736    0.110801   library hold time
                                              0.110801   data required time
---------------------------------------------------------------------------------------------
                                              0.110801   data required time
                                             -0.381479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270677   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007869    0.033090    0.162637    0.163180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033090    0.000019    0.163199 v fanout54/A (sg13g2_buf_4)
     5    0.024564    0.032753    0.085706    0.248905 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.032753    0.000090    0.248995 v _199_/B (sg13g2_xnor2_1)
     2    0.008760    0.064614    0.080102    0.329097 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.064614    0.000011    0.329108 v _200_/B (sg13g2_xor2_1)
     1    0.001832    0.024547    0.060176    0.389284 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024547    0.000002    0.389287 v _296_/D (sg13g2_dfrbpq_1)
                                              0.389287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000958    0.000479    0.000479 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150479   clock uncertainty
                                  0.000000    0.150479   clock reconvergence pessimism
                                 -0.039796    0.110683   library hold time
                                              0.110683   data required time
---------------------------------------------------------------------------------------------
                                              0.110683   data required time
                                             -0.389287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278604   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007869    0.033090    0.162637    0.163180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033090    0.000018    0.163198 v fanout53/A (sg13g2_buf_4)
     8    0.034382    0.039868    0.092489    0.255687 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.039868    0.000077    0.255764 v _202_/B (sg13g2_xor2_1)
     2    0.009201    0.045634    0.083129    0.338893 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045634    0.000009    0.338903 v _204_/A (sg13g2_xor2_1)
     1    0.001691    0.024199    0.057331    0.396233 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024199    0.000001    0.396235 v _297_/D (sg13g2_dfrbpq_1)
                                              0.396235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000818    0.000409    0.000409 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150409   clock uncertainty
                                  0.000000    0.150409   clock reconvergence pessimism
                                 -0.039715    0.110694   library hold time
                                              0.110694   data required time
---------------------------------------------------------------------------------------------
                                              0.110694   data required time
                                             -0.396235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285540   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007869    0.033090    0.162637    0.163180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033090    0.000019    0.163199 v fanout54/A (sg13g2_buf_4)
     5    0.024564    0.032753    0.085706    0.248905 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.032754    0.000197    0.249102 v _206_/B (sg13g2_xnor2_1)
     2    0.009546    0.068893    0.083515    0.332617 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.068893    0.000017    0.332635 v _208_/A (sg13g2_xor2_1)
     1    0.001562    0.023886    0.065498    0.398132 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.023886    0.000000    0.398133 v _298_/D (sg13g2_dfrbpq_1)
                                              0.398133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000666    0.000333    0.000333 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150333   clock uncertainty
                                  0.000000    0.150333   clock reconvergence pessimism
                                 -0.039647    0.110686   library hold time
                                              0.110686   data required time
---------------------------------------------------------------------------------------------
                                              0.110686   data required time
                                             -0.398133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287448   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000039    0.240009 ^ fanout55/A (sg13g2_buf_4)
     8    0.034057    0.049689    0.112936    0.352945 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.049689    0.000122    0.353067 ^ _281_/A (sg13g2_nor2_2)
     1    0.055049    0.091890    0.104475    0.457542 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.091904    0.000980    0.458522 v sine_out[8] (out)
                                              0.458522   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.458522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308522   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000261    0.361290 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.053286    0.091400    0.104215    0.465505 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.091431    0.000604    0.466109 v sine_out[16] (out)
                                              0.466109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316109   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000149    0.361178 ^ _162_/B1 (sg13g2_a21oi_2)
     1    0.053516    0.091750    0.104442    0.465620 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.091782    0.000662    0.466282 v sine_out[20] (out)
                                              0.466282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466282   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316282   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000069    0.361099 ^ _157_/B1 (sg13g2_a21oi_2)
     1    0.054923    0.093899    0.105885    0.466984 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.093912    0.000936    0.467920 v sine_out[18] (out)
                                              0.467920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.467920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317920   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000264    0.361293 ^ _167_/A (sg13g2_nor2_2)
     1    0.053348    0.094937    0.108290    0.469583 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.094940    0.000620    0.470203 v sine_out[23] (out)
                                              0.470203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.470203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320202   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000296    0.361325 ^ _160_/A (sg13g2_nor2_2)
     1    0.054251    0.093606    0.109239    0.470563 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.093640    0.000793    0.471356 v sine_out[19] (out)
                                              0.471356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321356   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000958    0.000479    0.000479 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007349    0.031607    0.161295    0.161774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.031607    0.000034    0.161808 v fanout69/A (sg13g2_buf_4)
     8    0.028686    0.035672    0.087802    0.249610 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.035674    0.000313    0.249924 v _215_/B (sg13g2_nand3_1)
     2    0.007897    0.047077    0.056189    0.306113 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.047077    0.000029    0.306142 ^ _284_/B (sg13g2_and2_2)
     1    0.053356    0.118993    0.185602    0.491745 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.118995    0.000631    0.492375 ^ sine_out[12] (out)
                                              0.492375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.492375   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342375   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000958    0.000479    0.000479 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007349    0.031607    0.161295    0.161774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.031607    0.000034    0.161808 v fanout70/A (sg13g2_buf_1)
     4    0.017236    0.061598    0.098300    0.260109 v fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.061598    0.000084    0.260193 v _173_/B1 (sg13g2_o21ai_1)
     2    0.007506    0.053314    0.065000    0.325193 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.053314    0.000028    0.325221 ^ _174_/B (sg13g2_nand2_1)
     1    0.005810    0.048199    0.067188    0.392409 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.048199    0.000007    0.392416 v _175_/B (sg13g2_nand2_2)
     1    0.053560    0.116836    0.115830    0.508246 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.116841    0.000655    0.508902 ^ sine_out[26] (out)
                                              0.508902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.508902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358902   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000270    0.361299 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.052704    0.170297    0.166647    0.527946 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.170299    0.000494    0.528440 v sine_out[17] (out)
                                              0.528440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.528440   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378440   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001127    0.000563    0.000563 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007078    0.040485    0.165563    0.166127 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.040485    0.000005    0.166132 ^ fanout76/A (sg13g2_buf_4)
     8    0.037789    0.052981    0.112627    0.278759 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.052981    0.000178    0.278937 ^ _128_/A (sg13g2_inv_2)
     5    0.021677    0.044312    0.054938    0.333875 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044312    0.000148    0.334024 v _138_/A (sg13g2_nor2_2)
     2    0.012835    0.069620    0.083647    0.417670 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.069620    0.000038    0.417708 ^ _279_/B (sg13g2_nor2_2)
     1    0.053485    0.094073    0.111119    0.528827 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.094077    0.000658    0.529485 v sine_out[7] (out)
                                              0.529485   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529485   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379485   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000818    0.000409    0.000409 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002482    0.018751    0.149338    0.149747 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018751    0.000002    0.149749 v fanout68/A (sg13g2_buf_1)
     5    0.021925    0.075766    0.104121    0.253871 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.075766    0.000279    0.254150 v _178_/A1 (sg13g2_a21oi_1)
     1    0.006481    0.057759    0.099226    0.353376 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.057759    0.000012    0.353388 ^ _179_/B (sg13g2_nand2_2)
     2    0.011277    0.048775    0.069337    0.422725 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.048775    0.000012    0.422737 v _180_/B (sg13g2_nand2_2)
     1    0.052494    0.114713    0.114769    0.537506 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.114716    0.000457    0.537963 ^ sine_out[28] (out)
                                              0.537963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.537963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387963   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001075    0.000538    0.000538 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003948    0.028472    0.156440    0.156977 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028472    0.000001    0.156979 ^ fanout72/A (sg13g2_buf_4)
     8    0.042646    0.057301    0.110053    0.267032 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.057301    0.000246    0.267278 ^ _140_/B (sg13g2_nor2_2)
     5    0.022837    0.049105    0.066166    0.333445 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049105    0.000085    0.333529 v _169_/A (sg13g2_nand2_1)
     1    0.006443    0.041873    0.048570    0.382099 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.041873    0.000011    0.382111 ^ _170_/B (sg13g2_nand2_2)
     1    0.052336    0.161387    0.155733    0.537844 v _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.161388    0.000423    0.538267 v sine_out[24] (out)
                                              0.538267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.538267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388267   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003168    0.020228    0.150931    0.151253 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020228    0.000006    0.151259 v fanout58/A (sg13g2_buf_2)
     4    0.017423    0.038428    0.083858    0.235116 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.038428    0.000030    0.235146 v fanout57/A (sg13g2_buf_4)
     8    0.042589    0.046148    0.100769    0.335915 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046148    0.000146    0.336061 v fanout56/A (sg13g2_buf_4)
     8    0.040884    0.044980    0.103426    0.439488 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.044980    0.000069    0.439556 v _172_/A (sg13g2_nand2_2)
     1    0.052516    0.114757    0.108860    0.548416 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.114760    0.000458    0.548875 ^ sine_out[25] (out)
                                              0.548875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.548875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398875   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001075    0.000538    0.000538 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003948    0.028472    0.156440    0.156977 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028472    0.000001    0.156979 ^ fanout72/A (sg13g2_buf_4)
     8    0.042646    0.057301    0.110053    0.267032 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.057301    0.000246    0.267278 ^ _140_/B (sg13g2_nor2_2)
     5    0.022837    0.049105    0.066166    0.333445 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049105    0.000081    0.333526 v _144_/A (sg13g2_nand2_1)
     2    0.012580    0.064403    0.068466    0.401992 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064403    0.000027    0.402019 ^ _145_/B (sg13g2_nand2_2)
     1    0.053460    0.165524    0.168693    0.570712 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.165527    0.000653    0.571365 v sine_out[14] (out)
                                              0.571365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.571365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.421365   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001127    0.000563    0.000563 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006676    0.030771    0.159748    0.160311 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030771    0.000005    0.160316 v fanout76/A (sg13g2_buf_4)
     8    0.036559    0.041427    0.092885    0.253200 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.041427    0.000172    0.253373 v _128_/A (sg13g2_inv_2)
     5    0.021879    0.053782    0.056274    0.309647 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053782    0.000149    0.309795 ^ _138_/A (sg13g2_nor2_2)
     2    0.012359    0.035427    0.052431    0.362227 v _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.035427    0.000036    0.362263 v _139_/A2 (sg13g2_a21oi_2)
     1    0.052594    0.176980    0.209335    0.571598 ^ _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.176981    0.000477    0.572075 ^ sine_out[13] (out)
                                              0.572075   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.572075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422076   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000039    0.240009 ^ fanout55/A (sg13g2_buf_4)
     8    0.034057    0.049689    0.112936    0.352945 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.049692    0.000441    0.353386 ^ _130_/B (sg13g2_nor2_1)
     2    0.008484    0.038945    0.051019    0.404405 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038945    0.000009    0.404414 v _136_/B (sg13g2_nand2b_2)
     4    0.024774    0.061067    0.062669    0.467084 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061067    0.000066    0.467150 ^ _276_/A (sg13g2_nor2_2)
     1    0.053151    0.095144    0.109388    0.576538 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.095177    0.000590    0.577128 v sine_out[4] (out)
                                              0.577128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.577128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427128   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000039    0.240009 ^ fanout55/A (sg13g2_buf_4)
     8    0.034057    0.049689    0.112936    0.352945 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.049692    0.000441    0.353386 ^ _130_/B (sg13g2_nor2_1)
     2    0.008484    0.038945    0.051019    0.404405 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038945    0.000009    0.404414 v _136_/B (sg13g2_nand2b_2)
     4    0.024774    0.061067    0.062669    0.467084 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061068    0.000100    0.467184 ^ _278_/A (sg13g2_nor2_2)
     1    0.053293    0.095384    0.109536    0.576720 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.095390    0.000618    0.577338 v sine_out[6] (out)
                                              0.577338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.577338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427338   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000039    0.240009 ^ fanout55/A (sg13g2_buf_4)
     8    0.034057    0.049689    0.112936    0.352945 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.049692    0.000441    0.353386 ^ _130_/B (sg13g2_nor2_1)
     2    0.008484    0.038945    0.051019    0.404405 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.038945    0.000009    0.404414 v _136_/B (sg13g2_nand2b_2)
     4    0.024774    0.061067    0.062669    0.467084 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061068    0.000121    0.467204 ^ _277_/A (sg13g2_nor2_2)
     1    0.054012    0.096466    0.110287    0.577492 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.096474    0.000766    0.578258 v sine_out[5] (out)
                                              0.578258   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.578258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428258   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000151    0.361180 ^ fanout56/A (sg13g2_buf_4)
     8    0.042488    0.057877    0.126522    0.487702 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.057877    0.000023    0.487725 ^ _165_/B1 (sg13g2_a21oi_2)
     1    0.053162    0.091068    0.103475    0.591200 v _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.091098    0.000589    0.591789 v sine_out[22] (out)
                                              0.591789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.591789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.441789   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000151    0.361180 ^ fanout56/A (sg13g2_buf_4)
     8    0.042488    0.057877    0.126522    0.487702 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.057877    0.000006    0.487707 ^ _164_/B1 (sg13g2_a21oi_2)
     1    0.053479    0.091549    0.103797    0.591505 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.091581    0.000654    0.592158 v sine_out[21] (out)
                                              0.592158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.592158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442158   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000666    0.000333    0.000333 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004950    0.031270    0.159148    0.159481 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031270    0.000017    0.159498 ^ fanout63/A (sg13g2_buf_4)
     5    0.026619    0.042309    0.098434    0.257933 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.042313    0.000425    0.258358 ^ _270_/B1 (sg13g2_a21oi_1)
     1    0.003491    0.023327    0.034876    0.293234 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.023327    0.000005    0.293239 v _273_/A (sg13g2_nor2_1)
     1    0.003463    0.047469    0.057833    0.351072 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.047469    0.000004    0.351076 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.053900    0.310186    0.269868    0.620944 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.310188    0.000724    0.621668 v sine_out[1] (out)
                                              0.621668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.621668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.471668   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000039    0.240009 ^ fanout55/A (sg13g2_buf_4)
     8    0.034057    0.049689    0.112936    0.352945 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.049691    0.000396    0.353341 ^ _143_/A (sg13g2_nor2_1)
     2    0.006163    0.035631    0.049365    0.402706 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035631    0.000008    0.402714 v _147_/A (sg13g2_nand2_1)
     2    0.012240    0.061672    0.061860    0.464574 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061672    0.000021    0.464595 ^ _149_/B (sg13g2_nand2_2)
     1    0.053517    0.165586    0.167506    0.632101 v _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.165590    0.000665    0.632766 v sine_out[15] (out)
                                              0.632766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.632766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482766   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001075    0.000538    0.000538 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003948    0.028472    0.156440    0.156977 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028472    0.000001    0.156979 ^ fanout72/A (sg13g2_buf_4)
     8    0.042646    0.057301    0.110053    0.267032 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.057301    0.000246    0.267278 ^ _140_/B (sg13g2_nor2_2)
     5    0.022837    0.049105    0.066166    0.333445 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049105    0.000087    0.333531 v _152_/B (sg13g2_nor2_2)
     4    0.023321    0.110535    0.112327    0.445858 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.110535    0.000049    0.445907 ^ _283_/A2 (sg13g2_a21oi_2)
     1    0.053174    0.111223    0.194030    0.639937 v _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.111224    0.000594    0.640531 v sine_out[11] (out)
                                              0.640531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.640531   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490531   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000045    0.240015 ^ _239_/A (sg13g2_and3_1)
     1    0.005208    0.039336    0.115652    0.355667 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.039336    0.000033    0.355700 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.055663    0.319854    0.285066    0.640765 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.319859    0.001092    0.641858 v sine_out[0] (out)
                                              0.641858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.641858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491858   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003168    0.020228    0.150931    0.151253 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020228    0.000006    0.151259 v fanout58/A (sg13g2_buf_2)
     4    0.017423    0.038428    0.083858    0.235116 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.038428    0.000030    0.235146 v fanout57/A (sg13g2_buf_4)
     8    0.042589    0.046148    0.100769    0.335915 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046148    0.000142    0.336057 v _183_/B (sg13g2_and2_2)
     2    0.012037    0.034333    0.104160    0.440216 v _183_/X (sg13g2_and2_2)
                                                         _021_ (net)
                      0.034333    0.000005    0.440221 v _186_/A1 (sg13g2_a21oi_2)
     1    0.052769    0.171141    0.202022    0.642243 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.171143    0.000509    0.642752 ^ sine_out[30] (out)
                                              0.642752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.642752   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492752   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003256    0.025231    0.154219    0.154540 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.025231    0.000006    0.154547 ^ fanout58/A (sg13g2_buf_2)
     4    0.018079    0.046866    0.085422    0.239969 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.046866    0.000031    0.240001 ^ fanout57/A (sg13g2_buf_4)
     8    0.043841    0.058895    0.121028    0.361029 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.058895    0.000146    0.361175 ^ _183_/B (sg13g2_and2_2)
     2    0.012109    0.043780    0.122710    0.483886 ^ _183_/X (sg13g2_and2_2)
                                                         _021_ (net)
                      0.043780    0.000004    0.483890 ^ _184_/A2 (sg13g2_a21oi_2)
     1    0.052516    0.090138    0.161459    0.645349 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.090166    0.000458    0.645807 v sine_out[29] (out)
                                              0.645807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.645807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495807   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000958    0.000479    0.000479 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007722    0.041446    0.167337    0.167816 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.041446    0.000036    0.167851 ^ fanout69/A (sg13g2_buf_4)
     8    0.029423    0.045196    0.106275    0.274126 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.045196    0.000149    0.274275 ^ _125_/A (sg13g2_inv_1)
     3    0.010087    0.041520    0.051419    0.325694 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.041520    0.000014    0.325708 v fanout52/A (sg13g2_buf_4)
     8    0.036377    0.041576    0.097905    0.423613 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.041577    0.000219    0.423832 v _161_/A (sg13g2_nand2_2)
     3    0.020280    0.052848    0.056753    0.480585 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.052848    0.000004    0.480588 ^ _280_/A2 (sg13g2_a21oi_2)
     1    0.053586    0.111843    0.167877    0.648465 v _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.111845    0.000678    0.649144 v sine_out[9] (out)
                                              0.649144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.649144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499144   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000644    0.000322    0.000322 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003168    0.020228    0.150931    0.151253 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020228    0.000006    0.151259 v fanout58/A (sg13g2_buf_2)
     4    0.017423    0.038428    0.083858    0.235116 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.038428    0.000030    0.235146 v fanout57/A (sg13g2_buf_4)
     8    0.042589    0.046148    0.100769    0.335915 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046148    0.000146    0.336061 v fanout56/A (sg13g2_buf_4)
     8    0.040884    0.044980    0.103426    0.439488 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.044980    0.000069    0.439556 v _176_/B1 (sg13g2_o21ai_1)
     1    0.053201    0.263432    0.218364    0.657921 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.263434    0.000585    0.658505 ^ sine_out[27] (out)
                                              0.658505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508505   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000818    0.000409    0.000409 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002482    0.018751    0.149338    0.149747 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018751    0.000002    0.149749 v fanout68/A (sg13g2_buf_1)
     5    0.021925    0.075766    0.104121    0.253871 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.075766    0.000196    0.254066 v fanout66/A (sg13g2_buf_4)
     8    0.032403    0.039484    0.111770    0.365836 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.039485    0.000303    0.366140 v fanout64/A (sg13g2_buf_4)
     8    0.036634    0.041668    0.097201    0.463341 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.041668    0.000065    0.463405 v _282_/A1 (sg13g2_a21oi_2)
     1    0.052271    0.176032    0.203695    0.667100 ^ _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.176034    0.000412    0.667513 ^ sine_out[10] (out)
                                              0.667513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.667513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517513   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001075    0.000538    0.000538 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003948    0.028472    0.156440    0.156977 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028472    0.000001    0.156979 ^ fanout72/A (sg13g2_buf_4)
     8    0.042646    0.057301    0.110053    0.267032 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.057301    0.000238    0.267270 ^ fanout71/A (sg13g2_buf_4)
     8    0.030743    0.046918    0.115972    0.383241 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.046918    0.000149    0.383390 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.054969    0.318017    0.284436    0.667826 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.318021    0.000953    0.668780 v sine_out[31] (out)
                                              0.668780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518780   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000818    0.000409    0.000409 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002541    0.023073    0.152226    0.152636 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023073    0.000002    0.152638 ^ fanout68/A (sg13g2_buf_1)
     5    0.022659    0.099085    0.114906    0.267543 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.099085    0.000306    0.267849 ^ fanout67/A (sg13g2_buf_4)
     8    0.033620    0.050827    0.140538    0.408387 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050827    0.000035    0.408422 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.053435    0.309404    0.280105    0.688527 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.309406    0.000641    0.689169 v sine_out[32] (out)
                                              0.689169   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539169   slack (MET)



