----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 03/03/2019 03:30:07 PM
-- Design Name: 
-- Module Name: MPG - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity MPG is
    Port ( btn : in STD_LOGIC;
        clk : in STD_LOGIC;
        en : out STD_LOGIC);     
end MPG;

architecture Behavioral of MPG is
Signal count_int:STD_LOGIC_VECTOR(15 downto 0):=x"0000";
signal enable_reg:STD_LOGIC;
Signal Q1:STD_LOGIC;
Signal Q2:STD_LOGIC;
Signal Q3:STD_LOGIC;

begin
  
  process(clk)
  begin
  if rising_edge(clk) then
    count_int<=count_int+1;
  end if;
  end process;
  
  process(clk)
  begin
  if rising_edge(clk) then
    if count_int=x"FFFF" then
        enable_reg<='1';
    else
        enable_reg<='0';
    end if;
  end if;
  end process;
  
  process(clk)
  begin
    if rising_edge(clk) and enable_reg='1' then
        Q1<=btn;
    end if;
  end process;
  
  process(clk)
  begin
  if rising_edge(clk) then
    Q2<=Q1;
    Q3<=Q2;
  end if;
  end process;
  
  en<=not Q3 and Q2;

end Behavioral;
