# Makefile for school executable

# Compiler
CC = gcc

# Source files
SRC = main.c school.c

# Object files
OBJ = $(SRC:.c=.o)

# Executable name
NAME = school

# Rules
all: $(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

# Compile source files to object files
%.o: %.c
	$(CC) -c $< -o $@

# Clean rule
clean:
	rm -f $(OBJ) $(NAME)
