{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630763451722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630763451722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 04 23:50:51 2021 " "Processing started: Sat Sep 04 23:50:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630763451722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763451722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763451722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630763451971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630763451971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457684 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763457684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_timing-display_size " "Found design unit 1: vga_timing-display_size" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457685 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763457685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763457686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457687 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763457687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversion-arch " "Found design unit 1: conversion-arch" {  } { { "Binary_To_Integer.vhd" "" { Text "E:/GitHub Docs/VGAOSST/Binary_To_Integer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457688 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversion " "Found entity 1: conversion" {  } { { "Binary_To_Integer.vhd" "" { Text "E:/GitHub Docs/VGAOSST/Binary_To_Integer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763457688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630763457689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763457689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_CONTROLLER " "Elaborating entity \"VGA_CONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630763457717 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "1 " "Pin \"1\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 424 504 680 440 "1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457724 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "2 " "Pin \"2\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 440 504 680 456 "2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457724 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "3 " "Pin \"3\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 456 504 680 472 "3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457724 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "4 " "Pin \"4\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 472 504 680 488 "4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457724 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "5 " "Pin \"5\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 488 504 680 504 "5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "6 " "Pin \"6\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 504 504 680 520 "6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "7 " "Pin \"7\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 520 504 680 536 "7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "8 " "Pin \"8\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 536 504 680 552 "8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "9 " "Pin \"9\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 552 504 680 568 "9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "10 " "Pin \"10\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 568 504 680 584 "10" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "11 " "Pin \"11\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 584 504 680 600 "11" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "12 " "Pin \"12\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 600 504 680 616 "12" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "13 " "Pin \"13\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 616 504 680 632 "13" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "14 " "Pin \"14\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 632 504 680 648 "14" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "15 " "Pin \"15\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 648 504 680 664 "15" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "16 " "Pin \"16\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 664 504 680 680 "16" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "17 " "Pin \"17\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 680 504 680 696 "17" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "18 " "Pin \"18\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 696 504 680 712 "18" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "19 " "Pin \"19\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 712 504 680 728 "19" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "20 " "Pin \"20\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 728 504 680 744 "20" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "21 " "Pin \"21\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 744 504 680 760 "21" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "22 " "Pin \"22\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 760 504 680 776 "22" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "23 " "Pin \"23\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 776 504 680 792 "23" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "24 " "Pin \"24\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 792 504 680 808 "24" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "25 " "Pin \"25\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 808 504 680 824 "25" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "26 " "Pin \"26\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 824 504 680 840 "26" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "27 " "Pin \"27\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 840 504 680 856 "27" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "28 " "Pin \"28\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 856 504 680 872 "28" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "29 " "Pin \"29\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 504 680 888 "29" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "30 " "Pin \"30\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 888 504 680 904 "30" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "31 " "Pin \"31\" is missing source" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 904 504 680 920 "31" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1630763457725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversion conversion:inst " "Elaborating entity \"conversion\" for hierarchy \"conversion:inst\"" {  } { { "VGA_CONTROLLER.bdf" "inst" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 384 224 432 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630763457733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "1 GND " "Pin \"1\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 424 504 680 440 "1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|1"} { "Warning" "WMLS_MLS_STUCK_PIN" "2 GND " "Pin \"2\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 440 504 680 456 "2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|2"} { "Warning" "WMLS_MLS_STUCK_PIN" "3 GND " "Pin \"3\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 456 504 680 472 "3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|3"} { "Warning" "WMLS_MLS_STUCK_PIN" "4 GND " "Pin \"4\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 472 504 680 488 "4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|4"} { "Warning" "WMLS_MLS_STUCK_PIN" "5 GND " "Pin \"5\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 488 504 680 504 "5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|5"} { "Warning" "WMLS_MLS_STUCK_PIN" "6 GND " "Pin \"6\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 504 504 680 520 "6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|6"} { "Warning" "WMLS_MLS_STUCK_PIN" "7 GND " "Pin \"7\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 520 504 680 536 "7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|7"} { "Warning" "WMLS_MLS_STUCK_PIN" "8 GND " "Pin \"8\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 536 504 680 552 "8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|8"} { "Warning" "WMLS_MLS_STUCK_PIN" "9 GND " "Pin \"9\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 552 504 680 568 "9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|9"} { "Warning" "WMLS_MLS_STUCK_PIN" "10 GND " "Pin \"10\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 568 504 680 584 "10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|10"} { "Warning" "WMLS_MLS_STUCK_PIN" "11 GND " "Pin \"11\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 584 504 680 600 "11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|11"} { "Warning" "WMLS_MLS_STUCK_PIN" "12 GND " "Pin \"12\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 600 504 680 616 "12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|12"} { "Warning" "WMLS_MLS_STUCK_PIN" "13 GND " "Pin \"13\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 616 504 680 632 "13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|13"} { "Warning" "WMLS_MLS_STUCK_PIN" "14 GND " "Pin \"14\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 632 504 680 648 "14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|14"} { "Warning" "WMLS_MLS_STUCK_PIN" "15 GND " "Pin \"15\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 648 504 680 664 "15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|15"} { "Warning" "WMLS_MLS_STUCK_PIN" "16 GND " "Pin \"16\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 664 504 680 680 "16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|16"} { "Warning" "WMLS_MLS_STUCK_PIN" "17 GND " "Pin \"17\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 680 504 680 696 "17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|17"} { "Warning" "WMLS_MLS_STUCK_PIN" "18 GND " "Pin \"18\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 696 504 680 712 "18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|18"} { "Warning" "WMLS_MLS_STUCK_PIN" "19 GND " "Pin \"19\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 712 504 680 728 "19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|19"} { "Warning" "WMLS_MLS_STUCK_PIN" "20 GND " "Pin \"20\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 728 504 680 744 "20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|20"} { "Warning" "WMLS_MLS_STUCK_PIN" "21 GND " "Pin \"21\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 744 504 680 760 "21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|21"} { "Warning" "WMLS_MLS_STUCK_PIN" "22 GND " "Pin \"22\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 760 504 680 776 "22" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|22"} { "Warning" "WMLS_MLS_STUCK_PIN" "23 GND " "Pin \"23\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 776 504 680 792 "23" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|23"} { "Warning" "WMLS_MLS_STUCK_PIN" "24 GND " "Pin \"24\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 792 504 680 808 "24" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|24"} { "Warning" "WMLS_MLS_STUCK_PIN" "25 GND " "Pin \"25\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 808 504 680 824 "25" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|25"} { "Warning" "WMLS_MLS_STUCK_PIN" "26 GND " "Pin \"26\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 824 504 680 840 "26" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|26"} { "Warning" "WMLS_MLS_STUCK_PIN" "27 GND " "Pin \"27\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 840 504 680 856 "27" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|27"} { "Warning" "WMLS_MLS_STUCK_PIN" "28 GND " "Pin \"28\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 856 504 680 872 "28" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|28"} { "Warning" "WMLS_MLS_STUCK_PIN" "29 GND " "Pin \"29\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 872 504 680 888 "29" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|29"} { "Warning" "WMLS_MLS_STUCK_PIN" "30 GND " "Pin \"30\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 888 504 680 904 "30" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|30"} { "Warning" "WMLS_MLS_STUCK_PIN" "31 GND " "Pin \"31\" is stuck at GND" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 904 504 680 920 "31" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630763458133 "|VGA_CONTROLLER|31"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630763458133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630763458395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630763458395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1 " "No output dependent on input pin \"IN1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 280 -16 152 296 "IN1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630763458521 "|VGA_CONTROLLER|IN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2 " "No output dependent on input pin \"IN2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 296 -16 152 312 "IN2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630763458521 "|VGA_CONTROLLER|IN2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN3 " "No output dependent on input pin \"IN3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 312 -16 152 328 "IN3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630763458521 "|VGA_CONTROLLER|IN3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN4 " "No output dependent on input pin \"IN4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 328 -16 152 344 "IN4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630763458521 "|VGA_CONTROLLER|IN4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN5 " "No output dependent on input pin \"IN5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 344 -16 152 360 "IN5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630763458521 "|VGA_CONTROLLER|IN5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN6 " "No output dependent on input pin \"IN6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 360 -16 152 376 "IN6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630763458521 "|VGA_CONTROLLER|IN6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN7 " "No output dependent on input pin \"IN7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 376 -24 144 392 "IN7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630763458521 "|VGA_CONTROLLER|IN7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN8 " "No output dependent on input pin \"IN8\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 392 -16 152 408 "IN8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630763458521 "|VGA_CONTROLLER|IN8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630763458521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630763458522 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630763458522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630763458522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630763458534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 04 23:50:58 2021 " "Processing ended: Sat Sep 04 23:50:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630763458534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630763458534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630763458534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630763458534 ""}
