#ifndef XFI_ANA_PXP_HAL_REG
#define XFI_ANA_PXP_HAL_REG

typedef struct {
uint32 rg_pxp_cmn_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cmn_mpxseltop_dc :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cmn_vrefsel :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cmn_trim :5;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CMN_EN, *pHAL_RG_PXP_CMN_EN;

typedef struct {
uint32 rg_pxp_jcpll_ib_ext_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_lpf_shck_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_chp_ibias :6;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_chp_iofst :6;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_IB_EXT_EN, *pHAL_RG_PXP_JCPLL_IB_EXT_EN;

typedef struct {
uint32 rg_pxp_jcpll_lpf_br :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_lpf_bc :5;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_lpf_bp :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_lpf_bwr :5;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_LPF_BR, *pHAL_RG_PXP_JCPLL_LPF_BR;

typedef struct {
uint32 rg_pxp_jcpll_lpf_bwc :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_kband_option :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_kband_code :8;
uint32 rg_pxp_jcpll_kband_div :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_LPF_BWC, *pHAL_RG_PXP_JCPLL_LPF_BWC;

typedef struct {
uint32 rg_pxp_jcpll_kband_kfc :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_kband_kf :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_kband_ks :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_postdiv_en :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_KBAND_KFC, *pHAL_RG_PXP_JCPLL_KBAND_KFC;

typedef struct {
uint32 rg_pxp_jcpll_mmd_prediv_mode :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_mmd_dl_code :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_postdiv_d2 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_postdiv_d5 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_MMD_PREDIV_MODE, *pHAL_RG_PXP_JCPLL_MMD_PREDIV_MODE;

typedef struct {
uint32 rg_pxp_jcpll_monck_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_monck_sel :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_refin_internal :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_refin_div :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_MONCK_EN, *pHAL_RG_PXP_JCPLL_MONCK_EN;

typedef struct {
uint32 rg_pxp_jcpll_rst_dly :3;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_pll_rstb :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_sdm_di_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_sdm_di_ls :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_RST_DLY, *pHAL_RG_PXP_JCPLL_RST_DLY;

typedef struct {
uint32 rg_pxp_jcpll_sdm_ifm :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_sdm_mode :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_sdm_ord :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_sdm_out :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_SDM_IFM, *pHAL_RG_PXP_JCPLL_SDM_IFM;

typedef struct {
uint32 rg_pxp_jcpll_sdm_hren :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_tcl_amp_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_tcl_amp_gain :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_tcl_amp_vref :5;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_SDM_HREN, *pHAL_RG_PXP_JCPLL_SDM_HREN;

typedef struct {
uint32 rg_pxp_jcpll_tcl_cmp_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_tcl_cmp_vth :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_tcl_lpf_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_tcl_lpf_bw :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_TCL_CMP_EN, *pHAL_RG_PXP_JCPLL_TCL_CMP_EN;

typedef struct {
uint32 rg_pxp_jcpll_vcodiv :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_vco_cfix :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_vco_halflsb_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_vco_scapwr :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_VCODIV, *pHAL_RG_PXP_JCPLL_VCODIV;

typedef struct {
uint32 rg_pxp_jcpll_vco_tclvar :3;
uint32 rg_pxp_jcpll_vco_vcovar_bias_h :3;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_vco_vcovar_bias_l :3;
uint32 rg_pxp_jcpll_vco_var_ibias_en :1;
uint32 rg_pxp_jcpll_vco_tclvar_vbias_en :1;
uint32 rg_pxp_jcpll_vco_vcovar_vbias_en :1;
uint32 rg_pxp_jcpll_vco_tclvar_vbias_sel :1;
uint32 rg_pxp_jcpll_vco_vcovar_vbias_sel :1;
uint32 rg_pxp_jcpll_ssc_en :1;
uint32 rg_pxp_jcpll_ssc_phase_ini :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_VCO_TCLVAR, *pHAL_RG_PXP_JCPLL_VCO_TCLVAR;

typedef struct {
uint32 rg_pxp_jcpll_ssc_tri_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_ssc_delta1 :16;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_SSC_TRI_EN, *pHAL_RG_PXP_JCPLL_SSC_TRI_EN;

typedef struct {
uint32 rg_pxp_jcpll_ssc_delta :16;
uint32 rg_pxp_jcpll_ssc_period :16;
}HAL_RG_PXP_JCPLL_SSC_DELTA, *pHAL_RG_PXP_JCPLL_SSC_DELTA;

typedef struct {
uint32 rg_pxp_jcpll_ldo_out :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_ldo_vco_out :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_vtp_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_vtp :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_LDO_OUT, *pHAL_RG_PXP_JCPLL_LDO_OUT;

typedef struct {
uint32 rg_pxp_jcpll_ldo_vco_vtp_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_ldo_vco_vtp :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_vco_vtp_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_vco_vtp :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_LDO_VCO_VTP_EN, *pHAL_RG_PXP_JCPLL_LDO_VCO_VTP_EN;

typedef struct {
uint32 rg_pxp_jcpll_ldo_vtp_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_ldo_vtp :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_jcpll_tcl_vtp_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_tcl_vtp :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_LDO_VTP_EN, *pHAL_RG_PXP_JCPLL_LDO_VTP_EN;

typedef struct {
uint32 rg_pxp_jcpll_spare_h :8;
uint32 rg_pxp_jcpll_spare_l :8;
uint32 rg_pxp_jcpll_tcl_kband_vref :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_jcpll_vref_sel :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_SPARE_H, *pHAL_RG_PXP_JCPLL_SPARE_H;

typedef struct {
uint32 rg_pxp_jcpll_freq_meas_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_jcpll_vco_kband_meas_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_750m_sys_ck_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_ib_ext_en :1;
uint32 rg_pxp_txpll_lpf_shck_en :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_JCPLL_FREQ_MEAS_EN, *pHAL_RG_PXP_JCPLL_FREQ_MEAS_EN;

typedef struct {
uint32 rg_pxp_txpll_chp_ibias :6;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_chp_iofst :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_lpf_br :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_lpf_bc :5;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_CHP_IBIAS, *pHAL_RG_PXP_TXPLL_CHP_IBIAS;

typedef struct {
uint32 rg_pxp_txpll_lpf_bp :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_lpf_bwr :5;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_lpf_bwc :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_kband_option :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_LPF_BP, *pHAL_RG_PXP_TXPLL_LPF_BP;

typedef struct {
uint32 rg_pxp_txpll_kband_code :8;
uint32 rg_pxp_txpll_kband_div :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_kband_kfc :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_kband_kf :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_KBAND_CODE, *pHAL_RG_PXP_TXPLL_KBAND_CODE;

typedef struct {
uint32 rg_pxp_txpll_kband_ks :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_postdiv_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_mmd_prediv_mode :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_mmd_dl_code :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_KBAND_KS, *pHAL_RG_PXP_TXPLL_KBAND_KS;

typedef struct {
uint32 rg_pxp_txpll_phy_ck1_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_phy_ck2_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_monck_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_monck_sel :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_PHY_CK1_EN, *pHAL_RG_PXP_TXPLL_PHY_CK1_EN;

typedef struct {
uint32 rg_pxp_txpll_refin_internal :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_refin_div :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_rst_dly :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_pll_rstb :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_REFIN_INTERNAL, *pHAL_RG_PXP_TXPLL_REFIN_INTERNAL;

typedef struct {
uint32 rg_pxp_txpll_sdm_di_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_sdm_di_ls :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_sdm_ifm :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_sdm_mode :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_SDM_DI_EN, *pHAL_RG_PXP_TXPLL_SDM_DI_EN;

typedef struct {
uint32 rg_pxp_txpll_sdm_ord :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_sdm_out :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_sdm_hren :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_tcl_amp_en :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_SDM_ORD, *pHAL_RG_PXP_TXPLL_SDM_ORD;

typedef struct {
uint32 rg_pxp_txpll_tcl_amp_gain :3;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_tcl_amp_vref :5;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_tcl_cmp_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_tcl_cmp_vth :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_TCL_AMP_GAIN, *pHAL_RG_PXP_TXPLL_TCL_AMP_GAIN;

typedef struct {
uint32 rg_pxp_txpll_tcl_lpf_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_tcl_lpf_bw :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_vcodiv :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_vco_cfix :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_TCL_LPF_EN, *pHAL_RG_PXP_TXPLL_TCL_LPF_EN;

typedef struct {
uint32 rg_pxp_txpll_vco_halflsb_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_vco_scapwr :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_vco_tclvar :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_vco_vcovar_bias_h :3;
uint32 rg_pxp_txpll_vco_vcovar_bias_l :3;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_VCO_HALFLSB_EN, *pHAL_RG_PXP_TXPLL_VCO_HALFLSB_EN;

typedef struct {
uint32 rg_pxp_txpll_ssc_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_ssc_phase_ini :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_ssc_tri_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_SSC_EN, *pHAL_RG_PXP_TXPLL_SSC_EN;

typedef struct {
uint32 rg_pxp_txpll_ssc_delta1 :16;
uint32 rg_pxp_txpll_ssc_delta :16;
}HAL_RG_PXP_TXPLL_SSC_DELTA1, *pHAL_RG_PXP_TXPLL_SSC_DELTA1;

typedef struct {
uint32 rg_pxp_txpll_ssc_period :16;
uint32 rg_pxp_txpll_ldo_out :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_ldo_vco_out :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_SSC_PERIOD, *pHAL_RG_PXP_TXPLL_SSC_PERIOD;

typedef struct {
uint32 rg_pxp_txpll_vtp_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_vtp :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_ldo_vco_vtp_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_ldo_vco_vtp :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_VTP_EN, *pHAL_RG_PXP_TXPLL_VTP_EN;

typedef struct {
uint32 rg_pxp_txpll_vco_vtp_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_vco_vtp :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_ldo_vtp_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_ldo_vtp :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_VCO_VTP_EN, *pHAL_RG_PXP_TXPLL_VCO_VTP_EN;

typedef struct {
uint32 rg_pxp_txpll_tcl_vtp_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_tcl_vtp :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_spare_h :8;
uint32 rg_pxp_txpll_spare_l :8;
}HAL_RG_PXP_TXPLL_TCL_VTP_EN, *pHAL_RG_PXP_TXPLL_TCL_VTP_EN;

typedef struct {
uint32 rg_pxp_txpll_tcl_kband_vref :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_txpll_vref_sel :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_txpll_freq_meas_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_txpll_vco_kband_meas_en :1;
uint32 rg_pxp_txpll_postdiv_d256_en :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TXPLL_TCL_KBAND_VREF, *pHAL_RG_PXP_TXPLL_TCL_KBAND_VREF;

typedef struct {
uint32 rg_pcie_clktx0_amp :3;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pcie_clktx0_offset :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pcie_clktx0_sr :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pcie_clktx0_force_out1 :2;
uint32 rg_pxp_pcie_clktx0_hz :1;
uint32 rg_pxp_pcie_clktx0_imp_sel :5;
}HAL_RG_PCIE_CLKTX0_AMP, *pHAL_RG_PCIE_CLKTX0_AMP;

typedef struct {
uint32 rg_pcie_clktx1_amp :3;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pcie_clktx1_offset :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pcie_clktx1_sr :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pcie_clktx1_force_out1 :2;
uint32 rg_pxp_pcie_clktx1_hz :1;
uint32 rg_pxp_pcie_clktx1_imp_sel :5;
}HAL_RG_PCIE_CLKTX1_AMP, *pHAL_RG_PCIE_CLKTX1_AMP;

typedef struct {
uint32 rg_pxp_pll_monclk_sel :2;
uint32 rg_pxp_pll_vtp :2;
uint32 rg_pxp_pll_vtp_en :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_pll_cmn_reserve0 :8;
uint32 rg_pxp_pll_cmn_reserve1 :8;
uint32 rg_pxp_tdc_autoen :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_PLL_MONCLK_SEL, *pHAL_RG_PXP_PLL_MONCLK_SEL;

typedef struct {
uint32 rg_pxp_tdc_txck_sel :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_tdc_rxck_sel :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_tdc_ft_ck_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_tdc_mon_ck_en :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TDC_TXCK_SEL, *pHAL_RG_PXP_TDC_TXCK_SEL;

typedef struct {
uint32 rg_pxp_tdc_sync_ck_sel :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TDC_SYNC_CK_SEL, *pHAL_RG_PXP_TDC_SYNC_CK_SEL;

typedef struct {
uint32 rgs_pxp_jcpll_kband_code :8;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RGS_PXP_JCPLL_KBAND_CODE, *pHAL_RGS_PXP_JCPLL_KBAND_CODE;

typedef struct {
uint32 rgs_pxp_txpll_kband_code :8;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RGS_PXP_TXPLL_KBAND_CODE, *pHAL_RGS_PXP_TXPLL_KBAND_CODE;

typedef struct {
uint32 rg_pxp_tx_ser_loadsel :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_tx_digff_ck_inv :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_tx_sr_reduction :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_tx_ckmon_en :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TX_SER_LOADSEL, *pHAL_RG_PXP_TX_SER_LOADSEL;

typedef struct {
uint32 rg_pxp_tx_ckmon_sel :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_tx_lsdata_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_tx_lsdata :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_tx_fir_chgplr_cn1 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TX_CKMON_SEL, *pHAL_RG_PXP_TX_CKMON_SEL;

typedef struct {
uint32 rg_pxp_tx_fir_chgplr_c1 :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_tx_fir_chgplr_c2 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_tx_vmon_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_tx_vmon_sel :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TX_FIR_CHGPLR_C1, *pHAL_RG_PXP_TX_FIR_CHGPLR_C1;

typedef struct {
uint32 rg_pxp_tx_txlbrx_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_tx_int_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_tx_termcal_vref_h :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_tx_termcal_vref_l :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TX_TXLBRX_EN, *pHAL_RG_PXP_TX_TXLBRX_EN;

typedef struct {
uint32 rg_pxp_tx_ckldo_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_tx_ckldo_lvr :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_tx_rxdet_method :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_tx_dmedgegen_en :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_TX_CKLDO_EN, *pHAL_RG_PXP_TX_CKLDO_EN;

typedef struct {
uint32 rg_pxp_tx_multlane_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_tx_termcal_selpn :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_tx_tdc_ck_sel :2;
uint32 rg_pxp_tx_autozero_en :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_tx_reserved :8;
}HAL_RG_PXP_TX_MULTLANE_EN, *pHAL_RG_PXP_TX_MULTLANE_EN;

typedef struct {
uint32 rg_pxp_rx_busbit_sel :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_busbit_sel_force :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_phy_ck_sel :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_phy_ck_sel_force :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_BUSBIT_SEL, *pHAL_RG_PXP_RX_BUSBIT_SEL;

typedef struct {
uint32 rg_pxp_rx_mpxsel :8;
uint32 rg_pxp_rx_dbgsel :8;
uint32 rg_pxp_rx_sync_inv :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_MPXSEL, *pHAL_RG_PXP_RX_MPXSEL;

typedef struct {
uint32 rg_pxp_rx_rev_0 :16;
uint32 rg_pxp_rx_rev_1 :16;
}HAL_RG_PXP_RX_REV_0, *pHAL_RG_PXP_RX_REV_0;

typedef struct {
uint32 rg_pxp_rx_phyck_div :8;
uint32 rg_pxp_rx_phyck_sel :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_phyck_rstb :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_tdc_ck_sel :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_PHYCK_DIV, *pHAL_RG_PXP_RX_PHYCK_DIV;

typedef struct {
uint32 rg_pxp_cdr_pd_pical_ckd8_inv :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_pd_edge_dis :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_PD_PICAL_CKD8_INV, *pHAL_RG_PXP_CDR_PD_PICAL_CKD8_INV;

typedef struct {
uint32 rg_pxp_cdr_lpf_bot_lim :19;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_lpf_ki_gain :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_LPF_BOT_LIM, *pHAL_RG_PXP_CDR_LPF_BOT_LIM;

typedef struct {
uint32 rg_pxp_cdr_lpf_kp_gain :3;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_lpf_lin_lim :5;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cdr_lpf_mjv_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_lpf_mjv_lim :5;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_LPF_KP_GAIN, *pHAL_RG_PXP_CDR_LPF_KP_GAIN;

typedef struct {
uint32 rg_pxp_cdr_lpf_ratio :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_lpf_top_lim :19;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_LPF_RATIO, *pHAL_RG_PXP_CDR_LPF_RATIO;

typedef struct {
uint32 rg_pxp_cdr_lpf_snapshot :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_lpf_set :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_LPF_SNAPSHOT, *pHAL_RG_PXP_CDR_LPF_SNAPSHOT;

typedef struct {
uint32 rg_pxp_cdr_lpf_setvalue :19;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_lpf_pistep_ctrl :8;
}HAL_RG_PXP_CDR_LPF_SETVALUE, *pHAL_RG_PXP_CDR_LPF_SETVALUE;

typedef struct {
uint32 rg_pxp_cdr_pr_inj_mode :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_pr_input_mode :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cdr_pr_inj_force_on :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_pr_inj_force_off :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_PR_INJ_MODE, *pHAL_RG_PXP_CDR_PR_INJ_MODE;

typedef struct {
uint32 rg_pxp_cdr_pr_beta_dac :7;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_pr_vcoadc_os :4;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cdr_pr_beta_sel :4;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_pr_kband_div :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_PR_BETA_DAC, *pHAL_RG_PXP_CDR_PR_BETA_DAC;

typedef struct {
uint32 rg_pxp_cdr_pr_vreg_iband_val :3;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_pr_vreg_ckbuf_val :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cdr_pr_dac_band :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_pr_fbksel :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_PR_VREG_IBAND_VAL, *pHAL_RG_PXP_CDR_PR_VREG_IBAND_VAL;

typedef struct {
uint32 rg_pxp_cdr_pr_ckref_div :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_pr_rst_dly :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cdr_pr_rstb_bypass :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_pr_monmuxvc :8;
}HAL_RG_PXP_CDR_PR_CKREF_DIV, *pHAL_RG_PXP_CDR_PR_CKREF_DIV;

typedef struct {
uint32 rg_pxp_cdr_pr_monck_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_pr_monck_mux :4;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cdr_pr_reserve0 :4;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_pr_reserve1 :4;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_PR_MONCK_EN, *pHAL_RG_PXP_CDR_PR_MONCK_EN;

typedef struct {
uint32 rg_pxp_cdr_pr_tdc_ref_sel :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_pr_cor_hbw_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cdr_pr_ldo_force_on :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_cdr_pr_ckref_div1 :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_PR_TDC_REF_SEL, *pHAL_RG_PXP_CDR_PR_TDC_REF_SEL;

typedef struct {
uint32 rg_pxp_cdr_pr_monpr_en :1;
uint32 rg_pxp_cdr_pr_monpi_en :1;
uint32 rg_pxp_cdr_pr_xfick_en :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_cdr_pr_vreg_pi_val :3;
uint32 rg_pxp_cdr_pi_ldo_en :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_cdr_pr_buf_in_sr :3;
uint32 rg_pxp_cdr_pr_cap_en :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_dac_mon :5;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_CDR_PR_MONPR_EN, *pHAL_RG_PXP_CDR_PR_MONPR_EN;

typedef struct {
uint32 rg_pxp_rx_dac_range :2;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_dac_range_eye :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_sigdet_dctest_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_sigdet_lpf_ctrl :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_DAC_RANGE, *pHAL_RG_PXP_RX_DAC_RANGE;

typedef struct {
uint32 rg_pxp_rx_sigdet_novth :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_sigdet_peak :2;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_sigdet_vth_sel :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_fe_50ohms_sel :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_SIGDET_NOVTH, *pHAL_RG_PXP_RX_SIGDET_NOVTH;

typedef struct {
uint32 rg_pxp_rx_fe_eq_hzen :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_fe_vb_eq1_en :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_fe_vb_eq2_en :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_fe_vb_eq3_en :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_FE_EQ_HZEN, *pHAL_RG_PXP_RX_FE_EQ_HZEN;

typedef struct {
uint32 rg_pxp_rx_fe_vcm_gen_pwdb :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_fe_vcm_sel :3;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_oscal_ck_inv :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_oscal_wait_wndw :3;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_FE_VCM_GEN_PWDB, *pHAL_RG_PXP_RX_FE_VCM_GEN_PWDB;

typedef struct {
uint32 rg_pxp_rx_oscal_watch_wndw :4;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_oscal_force :10;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_oscal_compos :6;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_OSCAL_WATCH_WNDW, *pHAL_RG_PXP_RX_OSCAL_WATCH_WNDW;

typedef struct {
uint32 rg_pxp_rx_oscal_option :16;
uint32 rg_pxp_rx_oscal_lvshos :6;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_oscal_ctle1ios :6;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_OSCAL_OPTION, *pHAL_RG_PXP_RX_OSCAL_OPTION;

typedef struct {
uint32 rg_pxp_rx_oscal_ctle2ios :6;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_oscal_ctle2vos :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_oscal_vga1ios :6;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_oscal_vga1vos :6;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_OSCAL_CTLE2IOS, *pHAL_RG_PXP_RX_OSCAL_CTLE2IOS;

typedef struct {
uint32 rg_pxp_rx_oscal_vga2ios :6;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_oscal_vga2vos :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_aeq_ck_inv :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_aeq_wait_wndw :4;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_OSCAL_VGA2IOS, *pHAL_RG_PXP_RX_OSCAL_VGA2IOS;

typedef struct {
uint32 rg_pxp_aeq_watch_wndw :4;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_aeq_fr2hr_mode :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_aeq_flag_dfe_tune_rdy :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_aeq_flag_txfir_cp1_back :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_AEQ_WATCH_WNDW, *pHAL_RG_PXP_AEQ_WATCH_WNDW;

typedef struct {
uint32 rg_pxp_aeq_flag_txfir_req_rdy :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_aeq_flag_txfir_req_update :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_aeq_flag_txfir_tune_rdy :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_aeq_state :8;
}HAL_RG_PXP_AEQ_FLAG_TXFIR_REQ_RDY, *pHAL_RG_PXP_AEQ_FLAG_TXFIR_REQ_RDY;

typedef struct {
uint32 rg_pxp_aeq_option :16;
uint32 rg_pxp_aeq_option2 :8;
uint32 rg_pxp_aeq_option3 :8;
}HAL_RG_PXP_AEQ_OPTION, *pHAL_RG_PXP_AEQ_OPTION;

typedef struct {
uint32 rg_pxp_aeq_cforce :4;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_aeq_oforce :12;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_aeq_ctle_err_type :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_AEQ_CFORCE, *pHAL_RG_PXP_AEQ_CFORCE;

typedef struct {
uint32 rg_pxp_aeq_ctle_max :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_aeq_ctle_sttl :8;
uint32 rg_pxp_aeq_ctle_th :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_aeq_ctle_wndw :4;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_AEQ_CTLE_MAX, *pHAL_RG_PXP_AEQ_CTLE_MAX;

typedef struct {
uint32 rg_pxp_rx_fe_peaking_ctrl_msb :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_fe_peaking_ctrl_lsb :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_aeq_saos_th :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_dac_d0_bypass_aeq :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_FE_PEAKING_CTRL_MSB, *pHAL_RG_PXP_RX_FE_PEAKING_CTRL_MSB;

typedef struct {
uint32 rg_pxp_rx_dac_d1_bypass_aeq :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_dac_e0_bypass_aeq :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_dac_e1_bypass_aeq :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_dac_eye_bypass_aeq :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_DAC_D1_BYPASS_AEQ, *pHAL_RG_PXP_RX_DAC_D1_BYPASS_AEQ;

typedef struct {
uint32 rg_pxp_rx_dac_err0_bypass_aeq :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_rx_dac_err1_bypass_aeq :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_rx_dac_err0 :7;
uint32 rsv_23 :1;
uint32 rg_pxp_rx_dac_err1 :7;
uint32 rsv_31 :1;
}HAL_RG_PXP_RX_DAC_ERR0_BYPASS_AEQ, *pHAL_RG_PXP_RX_DAC_ERR0_BYPASS_AEQ;

typedef struct {
uint32 rg_pxp_aeq_cm1_wndw :4;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_aeq_cp1_wndw :4;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_aeq_vga_wndw :4;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_aeq_dfetp1_wndw :4;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_AEQ_CM1_WNDW, *pHAL_RG_PXP_AEQ_CM1_WNDW;

typedef struct {
uint32 rg_pxp_aeq_dfetp2_wndw :4;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_aeq_dfetp3_wndw :4;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_aeq_dfetp4_wndw :4;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_pxp_aeq_dfetp5_wndw :4;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_AEQ_DFETP2_WNDW, *pHAL_RG_PXP_AEQ_DFETP2_WNDW;

typedef struct {
uint32 rg_pxp_aeq_dfetp6_wndw :4;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_pxp_aeq_dfetp7_wndw :4;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_pxp_aeq_trn_dfenum :3;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RG_PXP_AEQ_DFETP6_WNDW, *pHAL_RG_PXP_AEQ_DFETP6_WNDW;

typedef struct {
uint32 rgs_pxp_rx_oscal_fe_vos :6;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rgs_pxp_rx_oscal_compos :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rgs_pxp_rx_oscal_lvshos :6;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rgs_pxp_rx_oscal_ctle1ios :6;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RGS_PXP_RX_OSCAL_FE_VOS, *pHAL_RGS_PXP_RX_OSCAL_FE_VOS;

typedef struct {
uint32 rgs_pxp_rx_oscal_ctle2ios :6;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rgs_pxp_rx_oscal_ctle2vos :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rgs_pxp_rx_oscal_vga1ios :6;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rgs_pxp_rx_oscal_vga1vos :6;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RGS_PXP_RX_OSCAL_CTLE2IOS, *pHAL_RGS_PXP_RX_OSCAL_CTLE2IOS;

typedef struct {
uint32 rgs_pxp_rx_oscal_vga2ios :6;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rgs_pxp_rx_oscal_vga2vos :6;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RGS_PXP_RX_OSCAL_VGA2IOS, *pHAL_RGS_PXP_RX_OSCAL_VGA2IOS;

typedef struct {
uint32 rgs_pxp_aeq_ctle :5;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_RGS_PXP_AEQ_CTLE, *pHAL_RGS_PXP_AEQ_CTLE;

typedef struct {
uint32 rgs_pxp_aeq_saosc_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rgs_pxp_aeq_d0_os :7;
uint32 rsv_15 :1;
uint32 rgs_pxp_aeq_d1_os :7;
uint32 rsv_23 :1;
uint32 rgs_pxp_aeq_e0_os :7;
uint32 rsv_31 :1;
}HAL_RGS_PXP_AEQ_SAOSC_EN, *pHAL_RGS_PXP_AEQ_SAOSC_EN;

typedef struct {
uint32 rgs_pxp_aeq_e1_os :7;
uint32 rsv_7 :1;
uint32 rgs_pxp_aeq_eye_os :7;
uint32 rsv_15 :1;
uint32 rgs_pxp_aeq_err0_os :7;
uint32 rsv_23 :1;
uint32 rgs_pxp_aeq_err1_os :7;
uint32 rsv_31 :1;
}HAL_RGS_PXP_AEQ_E1_OS, *pHAL_RGS_PXP_AEQ_E1_OS;

#endif