
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ICer/.synopsys_dv_prefs.tcl
################################# Define Top Module #################################
set design arbiter_fsm
arbiter_fsm
################################# Set Search Path ###################################
set_app_var search_path /home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm
/home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm
# /home/ICer/Desktop/AUC_ASIC_Final/lib
set_app_var target_library	"saed32hvt_ff0p95v125c.db" # "saed90nm_max_lth.db"
saed32hvt_ff0p95v125c.db
set_app_var link_library	"* $target_library"
* saed32hvt_ff0p95v125c.db
################################# Create Work Directory #############################
sh rm -rf work
sh mkdir -p work
define_design_lib work -path ./work
1
################################# Read Files ######################
################################# Packages ########################
analyze -library WORK -format sverilog ../../../Arbiter/Package/Tx_Arbiter_Package.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Package/Tx_Arbiter_Package.sv
Presto compilation completed successfully.
Loading db file '/home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95v125c.db'
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Package/axi_slave_package.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Package/axi_slave_package.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Data_Fragmentation/package/Fragmentation_Package.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/package/Fragmentation_Package.sv
Presto compilation completed successfully.
1
################################# AXI ########################
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/Request_Recorder_if.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Internal_Response/Slave_Internal_Response_if.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_if.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_FIFOs/Sync_FIFO_Interface.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter_Interface.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Pop_FSM/Master_Interface.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/Request_Recorder.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_slave_fsm_wr.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_slave_fsm_rd.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_FIFOs/Sync_FIFO.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Pop_Fsms/fifo_pop_wr.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Pop_Fsms/fifo_pop_rd.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/A2P_Mapper/wr_atop.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/A2P_Mapper/rd_atop.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Response_Push_FSM.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Pop_FSM/Response_Pop_FSM.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/P2A_Mapper/P2A_Interface.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/P2A_Mapper/P2A.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/wr_interface_mux.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Internal_Response/slave_internal_response_rd_mux.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Internal_Response/slave_internal_response_wr_mux.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Top/Slave_Top.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_slave_fsm_tb.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter_tb.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter_Top.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/dual_port_ram_tb.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Package/axi_slave_package.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Top/TestBench/Slave_tb.sv
################################# Arbiter ########################
analyze -library WORK -format sverilog ../../../Arbiter/Sequence_recorder/Tx_Arbiter_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Sequence_recorder/Tx_Arbiter_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Flow_Control/Tx_FC_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Flow_Control/Tx_FC_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Ordering/ordering_if.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Ordering/ordering_if.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Data_Fragmentation/buffer/buffer_frag_interface.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/buffer/buffer_frag_interface.sv
Presto compilation completed successfully.
1
# analyze -library WORK -format sverilog ../../../Arbiter/Sequence_recorder/Tx_Arbiter.sv
# analyze -library WORK -format sverilog ../../../Arbiter/Flow_Control/Tx_FC.sv
# analyze -library WORK -format sverilog ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv
# analyze -library WORK -format sverilog ../../../Arbiter/Ordering/ordering.sv
analyze -library WORK -format sverilog ../../../Arbiter/Controller/arbiter_fsm.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Controller/arbiter_fsm.sv
Presto compilation completed successfully.
1
# analyze -library WORK -format sverilog ../../../Arbiter/Intgerated/arbiter_Top.sv
################################# Fragmentation ########################
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Controller/Fragmentation_Interface.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/buffer/buffer_frag.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/ECRC/ECRC.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Controller/Frag.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Integrated/data_frag_top.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/buffer/buffer_frag_tb.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Controller/Fragmentation.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Controller/Fragmentation_Top.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/ECRC/ecrc_if.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Fragmentation_Top.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/package/Fragmentation_Package.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/TLP_Buffer/buffer_frag.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/TLP_Buffer/buffer_frag_interface.sv
# analyze -library WORK -format sverilog ../../../pcie_tl.sv
# analyze -library WORK -format sverilog ../../../tb.sv
# analyze -library WORK -format sverilog ../../../TX_Top/tl_tx.sv
# analyze -library WORK -format sverilog ../../../TX_Top/tl_tx_tb.sv
################################# Top Design ########################
# analyze -library WORK -format sverilog ../../../TX_Top/tl_tx.sv
################################# Analyze and Elaborate Design ######################
# read_file -format verilog regfile.v
# analyze -library work -format verilog ../../../rtl/${design}.v
elaborate $design -library work
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ff0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:1822: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:1846: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:1873: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:2070: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:2094: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:2121: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 213 in file
	'../../../Arbiter/Controller/arbiter_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           228            |     no/auto      |
|           241            |     no/auto      |
|           243            |     no/auto      |
|           274            |     no/auto      |
|           309            |     no/auto      |
|           342            |     no/auto      |
|           399            |    auto/auto     |
|           431            |     no/auto      |
|           476            |    auto/auto     |
===============================================
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:110: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 509 in file
	'../../../Arbiter/Controller/arbiter_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           545            |     no/auto      |
|           571            |    auto/auto     |
|           580            |     no/auto      |
|           628            |     no/auto      |
|           676            |     no/auto      |
|           721            |     no/auto      |
|           761            |     no/auto      |
|           817            |    auto/auto     |
|           1223           |    auto/auto     |
|           1282           |    auto/auto     |
|           1285           |     no/auto      |
|           1294           |    auto/auto     |
|           1317           |    auto/auto     |
|           1355           |    auto/auto     |
|           1411           |     no/auto      |
|           1420           |    auto/auto     |
|           1443           |    auto/auto     |
|           1481           |    auto/auto     |
|           1537           |     no/auto      |
|           1546           |    auto/auto     |
|           1569           |    auto/auto     |
|           1607           |    auto/auto     |
|           1651           |     no/auto      |
|           1660           |    auto/auto     |
|           1683           |    auto/auto     |
|           1721           |    auto/auto     |
|           1815           |    auto/auto     |
|           1822           |    auto/auto     |
|           1846           |    auto/auto     |
|           1873           |    auto/auto     |
|           1922           |     no/auto      |
|           1931           |    auto/auto     |
|           1954           |    auto/auto     |
|           1992           |    auto/auto     |
|           2064           |    auto/auto     |
|           2070           |    auto/auto     |
|           2094           |    auto/auto     |
|           2121           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine arbiter_fsm line 213 in file
		'../../../Arbiter/Controller/arbiter_fsm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   count_tlp2_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  No_rd_loc_seq_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| registered_data_reg | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|    source_1_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    source_2_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| two_req_on_pipe_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| tlp2_no_cycles_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| tlp1_no_cycles_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   count_tlp1_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'arbiter_fsm'.
1
################################# Check Design #####################################
current_design $design
Current design is 'arbiter_fsm'.
{arbiter_fsm}
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP1
Date:        Tue May 21 07:59:24 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     44
    Unconnected ports (LINT-28)                                    32
    Shorted outputs (LINT-31)                                      11
    Constant outputs (LINT-52)                                      1

Cells                                                              76
    Cells do not drive (LINT-1)                                    76
--------------------------------------------------------------------------------

Warning: In design 'arbiter_fsm', cell 'C82043' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82055' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82072' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82084' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82110' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82122' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82139' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82151' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82176' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82186' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82189' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82223' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82238' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82254' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82264' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82267' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82281' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82283' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82285' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82287' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82294' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82296' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82298' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82300' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82303' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82306' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82501' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82513' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82536' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82565' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82575' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82624' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82636' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82659' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82688' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82698' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82748' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82760' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82783' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82812' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82822' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82863' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82875' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82898' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82927' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C82937' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83006' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83051' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83098' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83145' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83185' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83198' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83221' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83250' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83260' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83322' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83367' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83414' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83459' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83479' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83482' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83484' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83486' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83489' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83491' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83497' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83500' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83502' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83504' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83507' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83509' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83520' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83530' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83533' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83535' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', cell 'C83543' does not drive any nets. (LINT-1)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][29]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][28]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][27]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][26]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][25]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][24]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][23]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][22]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][21]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][20]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][19]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][18]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][17]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][16]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][15]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][14]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][13]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][12]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][11]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][10]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][9]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][8]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][7]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][6]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][5]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][4]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][3]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][2]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][1]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[Lower_Address][0]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[PH][1]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', port 'axi_rdreq_hdr[PH][0]' is not connected to any nets. (LINT-28)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[260]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[261]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[390]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[391]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[520]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[521]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[650]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[651]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[780]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[781]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'buffer_if.data_in[911]' is connected directly to output port 'buffer_if.data_in[910]'. (LINT-31)
Warning: In design 'arbiter_fsm', output port 'recorder_if.wr_mode[2]' is connected directly to 'logic 0'. (LINT-52)
1
################################# Read Cons File ###################################
# source  -echo -verbose /home/ICer/Desktop/AUC_ASIC_Final/syn/Syn_Cons.tcl
################################## Link Design ######################################
link

  Linking design 'arbiter_fsm'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  arbiter_fsm                 /mnt/hgfs/Tx/Scripts/DC/syn/arbiter_fsm.db
  saed32hvt_ff0p95v125c (library)
                              /home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95v125c.db

1
################################## multi driven ports ###############################
# set_fix_multiple_port_nets -all
################################## Compile ##########################################
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 120 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'arbiter_fsm'
Information: The register 'tlp1_no_cycles_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp1_no_cycles_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp1_no_cycles_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp1_no_cycles_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp1_no_cycles_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp1_no_cycles_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'source_2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'source_2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'source_2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'two_req_on_pipe_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'source_1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'source_1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'source_1_reg[2]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'arbiter_fsm' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
Information: The register 'registered_data_reg[0]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[1]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[2]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[3]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[4]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[5]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[6]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[7]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[8]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[9]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[10]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[11]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[12]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[13]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[14]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[15]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[16]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[17]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[18]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[19]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[20]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[21]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[22]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[23]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[24]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[25]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[26]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[27]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[28]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[29]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[30]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[31]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[32]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[33]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[34]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[35]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[36]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[37]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[38]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[39]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[40]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[41]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[42]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[43]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[44]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[45]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[46]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[47]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[48]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[49]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[50]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[51]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[52]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[53]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[54]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[55]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[56]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[57]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[58]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[59]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[60]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[61]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[62]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[63]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[64]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[65]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[66]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[67]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[68]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[69]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[70]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[71]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[72]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[73]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[74]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[75]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[76]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[77]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[78]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[79]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[80]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[81]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[82]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[83]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[84]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[85]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[86]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[87]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[88]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[89]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[90]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[91]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[92]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[93]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[94]' will be removed. (OPT-1207)
Information: The register 'registered_data_reg[95]' will be removed. (OPT-1207)
  Processing 'arbiter_fsm_DW01_addsub_0'
  Processing 'arbiter_fsm_DW01_cmp6_0'
  Processing 'arbiter_fsm_DW01_dec_0'
  Processing 'arbiter_fsm_DW01_dec_1'
  Processing 'arbiter_fsm_DW01_sub_0'
  Processing 'arbiter_fsm_DW01_incdec_0'
  Processing 'arbiter_fsm_DW01_incdec_1'
  Processing 'arbiter_fsm_DW01_inc_0'
  Processing 'arbiter_fsm_DW01_cmp6_1'
  Processing 'arbiter_fsm_DW01_sub_1'
  Processing 'arbiter_fsm_DW01_cmp6_2'
  Processing 'arbiter_fsm_DW01_incdec_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'arbiter_fsm'
  Mapping 'arbiter_fsm'
Information: The register 'tlp2_no_cycles_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp2_no_cycles_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp2_no_cycles_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp2_no_cycles_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp2_no_cycles_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tlp2_no_cycles_reg[5]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27    6216.6      0.00       0.0     231.3                          
    0:01:27    6216.6      0.00       0.0     231.3                          
    0:01:27    6216.6      0.00       0.0     231.3                          
    0:01:27    6216.6      0.00       0.0     231.3                          
    0:01:27    6216.6      0.00       0.0     231.3                          
    0:01:28    5863.4      0.00       0.0     231.3                          
    0:01:28    5863.4      0.00       0.0     231.3                          
    0:01:28    5863.4      0.00       0.0     231.3                          
    0:01:28    5863.4      0.00       0.0     231.3                          
    0:01:28    5863.4      0.00       0.0     231.3                          
    0:01:28    5864.6      0.00       0.0     219.8                          
    0:01:28    5865.1      0.00       0.0     217.6                          
    0:01:28    5865.6      0.00       0.0     216.9                          
    0:01:28    5866.2      0.00       0.0     216.2                          
    0:01:28    5866.2      0.00       0.0     216.2                          
    0:01:28    5866.2      0.00       0.0     216.2                          
    0:01:28    5866.2      0.00       0.0     216.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28    5866.2      0.00       0.0     216.2                          
    0:01:28    5866.2      0.00       0.0     216.2                          
    0:01:28    5866.2      0.00       0.0     216.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28    5866.2      0.00       0.0     216.2                          
    0:01:29    5906.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29    5906.8      0.00       0.0       0.0                          
    0:01:29    5906.8      0.00       0.0       0.0                          
    0:01:29    5878.1      0.00       0.0       0.0                          
    0:01:29    5867.9      0.00       0.0       0.0                          
    0:01:29    5862.8      0.00       0.0       0.0                          
    0:01:29    5858.3      0.00       0.0       0.0                          
    0:01:29    5854.5      0.00       0.0       0.0                          
    0:01:30    5850.6      0.00       0.0       0.0                          
    0:01:30    5846.8      0.00       0.0       0.0                          
    0:01:31    5843.0      0.00       0.0       0.0                          
    0:01:31    5839.2      0.00       0.0       0.0                          
    0:01:32    5835.4      0.00       0.0       0.0                          
    0:01:32    5835.4      0.00       0.0       0.0                          
    0:01:32    5835.4      0.00       0.0       0.0                          
    0:01:32    5835.4      0.00       0.0       0.0                          
    0:01:32    5835.4      0.00       0.0       0.0                          
    0:01:32    5835.4      0.00       0.0       0.0                          
    0:01:32    5835.4      0.00       0.0       0.0                          
    0:01:32    5835.4      0.00       0.0       0.0                          
Loading db file '/home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################## Reports ##########################################
sh rm -rf report
sh mkdir -p report
report_area 			> ./report/synth_area.rpt
report_cell 			> ./report/synth_cells.rpt
report_qor  			> ./report/synth_qor.rpt
report_resources 		> ./report/synth_resources.rpt
report_timing -max_paths 10 	> ./report/synth_timing_setup.rpt 
# report_timing -min_paths 10 	> ./report/synth_timing_hold.rpt 
################################## Write SDC File ####################################
sh rm -rf output
sh mkdir -p output 
write_sdc  output/${design}.sdc 
1
define_name_rules  no_case -case_insensitive
1
change_names -rule no_case -hierarchy
Warning: In the design arbiter_fsm, net 'buffer_if.data_in[911]' is connecting multiple ports. (UCN-1)
Warning: In the design arbiter_fsm_DW01_incdec_1, net 'SUM[7]' is connecting multiple ports. (UCN-1)
1
change_names -rule verilog -hierarchy
Warning: In the design arbiter_fsm, net 'buffer_if.data_in[911]' is connecting multiple ports. (UCN-1)
Warning: In the design arbiter_fsm_DW01_incdec_1, net 'SUM[7]' is connecting multiple ports. (UCN-1)
1
set verilogout_no_tri	 true
true
set verilogout_equation  false
false
################################## Write Netlist #####################################
write -hierarchy -format verilog -output output/${design}.v 
Writing verilog file '/mnt/hgfs/Tx/Scripts/DC/syn/output/arbiter_fsm.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -f ddc -hierarchy -output output/${design}.ddc  
Writing ddc file 'output/arbiter_fsm.ddc'.
1
# start_gui
# exit
dc_shell> 