module module_0 (
    output id_1,
    input logic [id_1 : id_1] id_2,
    input logic id_3,
    input logic [id_2 : id_1] id_4,
    input logic [id_1 : id_2] id_5,
    output logic id_6,
    output id_7,
    input logic [id_5 : 1] id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    input logic [id_8 : (  id_10  )] id_12,
    output id_13,
    input logic id_14,
    output logic id_15,
    input logic id_16,
    id_17,
    output id_18,
    input [(  1  ) : id_4] id_19,
    input id_20,
    inout logic id_21
);
  assign id_2[id_1] = id_17;
endmodule
