Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Sep 11 10:57:19 2023
| Host         : LAPTOP-DG1UIM4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Microblaze_xz_wrapper_timing_summary_routed.rpt -pb Microblaze_xz_wrapper_timing_summary_routed.pb -rpx Microblaze_xz_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Microblaze_xz_wrapper
| Device       : 7vx690t-ffg1927
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.878        0.000                      0                 6736        0.073        0.000                      0                 6736        3.250        0.000                       0                  2524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk_in1                                             {0.000 6.250}      12.500          80.000          
  clk_out1_clk_wiz_0                                {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                                {0.000 6.250}      12.500          80.000          
dco_ad9649                                          {0.000 8.065}      16.129          62.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.849        0.000                      0                  222        0.073        0.000                      0                  222       16.116        0.000                       0                   233  
U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.290        0.000                      0                   46        0.659        0.000                      0                   46       16.266        0.000                       0                    39  
clk_in1                                                                                                                                                                                               3.250        0.000                       0                     1  
  clk_out1_clk_wiz_0                                      4.878        0.000                      0                 6064        0.077        0.000                      0                 6064        4.326        0.000                       0                  2248  
  clkfbout_clk_wiz_0                                                                                                                                                                                 11.151        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        6.604        0.000                      0                  404        0.798        0.000                      0                  404  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.849ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.302ns (19.540%)  route 1.244ns (80.460%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 19.163 - 16.667 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314     1.314    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.394 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.494     2.888    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X20Y337        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y337        FDCE (Prop_fdce_C_Q)         0.216     3.104 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.739     3.843    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][7]
    SLICE_X19Y337        LUT6 (Prop_lut6_I3_O)        0.043     3.886 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.337     4.223    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X19Y337        LUT5 (Prop_lut5_I0_O)        0.043     4.266 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.168     4.433    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    17.797    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.869 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.294    19.163    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.342    19.505    
                         clock uncertainty           -0.035    19.470    
    SLICE_X17Y337        FDRE (Setup_fdre_C_CE)      -0.188    19.282    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.282    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                 14.849    

Slack (MET) :             15.106ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.508ns  (logic 0.309ns (20.485%)  route 1.199ns (79.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 35.831 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.356    20.134    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y337        LUT6 (Prop_lut6_I0_O)        0.043    20.177 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.844    21.021    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y333        LUT4 (Prop_lut4_I0_O)        0.043    21.064 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.064    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X15Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.295    35.831    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.342    36.173    
                         clock uncertainty           -0.035    36.137    
    SLICE_X15Y333        FDCE (Setup_fdce_C_D)        0.032    36.169    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.169    
                         arrival time                         -21.064    
  -------------------------------------------------------------------
                         slack                                 15.106    

Slack (MET) :             15.121ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.513ns  (logic 0.314ns (20.748%)  route 1.199ns (79.252%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 35.831 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.356    20.134    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y337        LUT6 (Prop_lut6_I0_O)        0.043    20.177 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.844    21.021    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y333        LUT5 (Prop_lut5_I0_O)        0.048    21.069 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.069    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X15Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.295    35.831    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.342    36.173    
                         clock uncertainty           -0.035    36.137    
    SLICE_X15Y333        FDCE (Setup_fdce_C_D)        0.052    36.189    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.189    
                         arrival time                         -21.069    
  -------------------------------------------------------------------
                         slack                                 15.121    

Slack (MET) :             15.327ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.310ns  (logic 0.309ns (23.580%)  route 1.001ns (76.420%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 35.827 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.356    20.134    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y337        LUT6 (Prop_lut6_I0_O)        0.043    20.177 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.646    20.823    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y333        LUT2 (Prop_lut2_I0_O)        0.043    20.866 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    20.866    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.291    35.827    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.369    36.196    
                         clock uncertainty           -0.035    36.160    
    SLICE_X16Y333        FDCE (Setup_fdce_C_D)        0.032    36.192    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.192    
                         arrival time                         -20.866    
  -------------------------------------------------------------------
                         slack                                 15.327    

Slack (MET) :             15.332ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.304ns  (logic 0.309ns (23.690%)  route 0.995ns (76.310%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 35.827 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.356    20.134    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y337        LUT6 (Prop_lut6_I0_O)        0.043    20.177 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.640    20.817    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y333        LUT4 (Prop_lut4_I0_O)        0.043    20.860 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    20.860    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.291    35.827    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.369    36.196    
                         clock uncertainty           -0.035    36.160    
    SLICE_X16Y333        FDCE (Setup_fdce_C_D)        0.031    36.191    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.191    
                         arrival time                         -20.860    
  -------------------------------------------------------------------
                         slack                                 15.332    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.315ns  (logic 0.314ns (23.870%)  route 1.001ns (76.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 35.827 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.356    20.134    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y337        LUT6 (Prop_lut6_I0_O)        0.043    20.177 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.646    20.823    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y333        LUT3 (Prop_lut3_I0_O)        0.048    20.871 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    20.871    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.291    35.827    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.369    36.196    
                         clock uncertainty           -0.035    36.160    
    SLICE_X16Y333        FDCE (Setup_fdce_C_D)        0.052    36.212    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.212    
                         arrival time                         -20.871    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.343ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.314ns  (logic 0.319ns (24.270%)  route 0.995ns (75.730%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 35.827 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.356    20.134    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y337        LUT6 (Prop_lut6_I0_O)        0.043    20.177 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.640    20.817    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y333        LUT5 (Prop_lut5_I0_O)        0.053    20.870 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    20.870    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.291    35.827    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.369    36.196    
                         clock uncertainty           -0.035    36.160    
    SLICE_X16Y333        FDCE (Setup_fdce_C_D)        0.052    36.212    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.212    
                         arrival time                         -20.870    
  -------------------------------------------------------------------
                         slack                                 15.343    

Slack (MET) :             15.420ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.219ns  (logic 0.309ns (25.356%)  route 0.910ns (74.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 35.827 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.356    20.134    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y337        LUT6 (Prop_lut6_I0_O)        0.043    20.177 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.554    20.731    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y333        LUT6 (Prop_lut6_I0_O)        0.043    20.774 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    20.774    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.291    35.827    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.369    36.196    
                         clock uncertainty           -0.035    36.160    
    SLICE_X16Y333        FDCE (Setup_fdce_C_D)        0.033    36.193    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.193    
                         arrival time                         -20.774    
  -------------------------------------------------------------------
                         slack                                 15.420    

Slack (MET) :             15.527ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.111ns  (logic 0.309ns (27.820%)  route 0.802ns (72.180%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 35.827 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.356    20.134    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y337        LUT6 (Prop_lut6_I0_O)        0.043    20.177 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.446    20.623    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y333        LUT3 (Prop_lut3_I0_O)        0.043    20.666 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    20.666    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.291    35.827    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y333        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.369    36.196    
                         clock uncertainty           -0.035    36.160    
    SLICE_X16Y333        FDCE (Setup_fdce_C_D)        0.033    36.193    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.193    
                         arrival time                         -20.666    
  -------------------------------------------------------------------
                         slack                                 15.527    

Slack (MET) :             15.638ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.001ns  (logic 0.309ns (30.858%)  route 0.692ns (69.141%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 35.830 - 33.333 ) 
    Source Clock Delay      (SCD):    2.889ns = ( 19.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    18.060 f  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.495    19.555    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y337        FDRE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y337        FDRE (Prop_fdre_C_Q)         0.223    19.778 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.265    20.043    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X17Y337        LUT6 (Prop_lut6_I4_O)        0.043    20.086 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.428    20.513    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X17Y338        LUT6 (Prop_lut6_I1_O)        0.043    20.556 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    20.556    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X17Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.536 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.294    35.830    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.369    36.199    
                         clock uncertainty           -0.035    36.163    
    SLICE_X17Y338        FDCE (Setup_fdce_C_D)        0.031    36.194    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.194    
                         arrival time                         -20.556    
  -------------------------------------------------------------------
                         slack                                 15.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.751     1.483    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X25Y345        FDPE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y345        FDPE (Prop_fdpe_C_Q)         0.100     1.583 r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.089     1.672    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X24Y344        SRL16E                                       r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.980     1.835    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X24Y344        SRL16E                                       r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.338     1.497    
    SLICE_X24Y344        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.599    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.753     1.485    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X23Y344        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y344        FDCE (Prop_fdce_C_Q)         0.100     1.585 r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.054     1.639    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X22Y344        FDPE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.982     1.837    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X22Y344        FDPE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.341     1.496    
    SLICE_X22Y344        FDPE (Hold_fdpe_C_D)         0.059     1.555    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.753     1.485    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X23Y344        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y344        FDCE (Prop_fdce_C_Q)         0.100     1.585 r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.639    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X23Y344        FDPE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.982     1.837    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X23Y344        FDPE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.352     1.485    
    SLICE_X23Y344        FDPE (Hold_fdpe_C_D)         0.047     1.532    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.868%)  route 0.097ns (43.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.756     1.488    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y339        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y339        FDCE (Prop_fdce_C_Q)         0.100     1.588 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/Q
                         net (fo=7, routed)           0.097     1.685    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]_0[0]
    SLICE_X14Y339        LUT4 (Prop_lut4_I1_O)        0.028     1.713 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.713    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[2]
    SLICE_X14Y339        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.985     1.840    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X14Y339        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
                         clock pessimism             -0.341     1.499    
    SLICE_X14Y339        FDCE (Hold_fdce_C_D)         0.087     1.586    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.356%)  route 0.055ns (31.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.757     1.489    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y311        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y311        FDCE (Prop_fdce_C_Q)         0.118     1.607 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.055     1.661    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X13Y311        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.986     1.841    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y311        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.341     1.500    
    SLICE_X13Y311        FDCE (Hold_fdce_C_D)         0.033     1.533    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.367%)  route 0.099ns (43.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.756     1.488    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y339        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y339        FDCE (Prop_fdce_C_Q)         0.100     1.588 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/Q
                         net (fo=7, routed)           0.099     1.687    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]_0[0]
    SLICE_X14Y339        LUT3 (Prop_lut3_I0_O)        0.028     1.715 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.715    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[1]
    SLICE_X14Y339        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.985     1.840    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X14Y339        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                         clock pessimism             -0.341     1.499    
    SLICE_X14Y339        FDCE (Hold_fdce_C_D)         0.087     1.586    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.091ns (58.980%)  route 0.063ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.752     1.484    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y338        FDCE (Prop_fdce_C_Q)         0.091     1.575 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/Q
                         net (fo=3, routed)           0.063     1.638    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X16Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.982     1.837    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X16Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
                         clock pessimism             -0.342     1.495    
    SLICE_X16Y338        FDCE (Hold_fdce_C_D)         0.011     1.506    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.118ns (48.045%)  route 0.128ns (51.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.751     1.483    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X24Y343        FDPE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y343        FDPE (Prop_fdpe_C_Q)         0.118     1.601 r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.128     1.728    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X24Y344        SRL16E                                       r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.980     1.835    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X24Y344        SRL16E                                       r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.338     1.497    
    SLICE_X24Y344        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.596    U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.076%)  route 0.092ns (47.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.756     1.488    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y312         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y312         FDCE (Prop_fdce_C_Q)         0.100     1.588 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.092     1.680    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X9Y311         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.987     1.842    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y311         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.339     1.503    
    SLICE_X9Y311         FDCE (Hold_fdce_C_D)         0.044     1.547    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.732 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.757     1.489    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y310         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y310         FDCE (Prop_fdce_C_Q)         0.100     1.589 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.089     1.678    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X9Y311         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.855 r  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.987     1.842    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y311         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.339     1.503    
    SLICE_X9Y311         FDCE (Hold_fdce_C_D)         0.040     1.543    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.349         33.333      31.984     BUFGCTRL_X0Y0  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X16Y339  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X15Y338  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X16Y343  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X16Y338  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X17Y338  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X19Y339  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X20Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X20Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X20Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y332  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y331  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y331  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y332  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y332  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y331  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y332  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y332  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X18Y332  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X14Y320  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X14Y320  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X12Y324  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X12Y325  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X18Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X18Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X18Y337  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.252ns  (logic 0.480ns (14.762%)  route 2.772ns (85.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.436ns = ( 36.769 - 33.333 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 21.422 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.756    21.422    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y336        FDCE (Prop_fdce_C_Q)         0.162    21.584 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.624    22.208    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X17Y336        LUT3 (Prop_lut3_I2_O)        0.048    22.256 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=5, routed)           0.559    22.815    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y334        LUT4 (Prop_lut4_I1_O)        0.139    22.954 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.337    23.291    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X14Y334        LUT5 (Prop_lut5_I3_O)        0.131    23.422 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.252    24.674    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y311         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.436    36.769    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y311         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.468    37.237    
                         clock uncertainty           -0.035    37.201    
    SLICE_X4Y311         FDCE (Setup_fdce_C_CE)      -0.237    36.964    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -24.674    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             12.444ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.829ns  (logic 0.480ns (16.964%)  route 2.349ns (83.036%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 21.422 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.756    21.422    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y336        FDCE (Prop_fdce_C_Q)         0.162    21.584 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.624    22.208    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X17Y336        LUT3 (Prop_lut3_I2_O)        0.048    22.256 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=5, routed)           0.559    22.815    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y334        LUT4 (Prop_lut4_I1_O)        0.139    22.954 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.337    23.291    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X14Y334        LUT5 (Prop_lut5_I3_O)        0.131    23.422 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.829    24.252    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X10Y310        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.165    36.498    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X10Y310        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.468    36.966    
                         clock uncertainty           -0.035    36.931    
    SLICE_X10Y310        FDCE (Setup_fdce_C_CE)      -0.235    36.696    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.696    
                         arrival time                         -24.252    
  -------------------------------------------------------------------
                         slack                                 12.444    

Slack (MET) :             12.444ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.829ns  (logic 0.480ns (16.964%)  route 2.349ns (83.036%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 21.422 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.756    21.422    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y336        FDCE (Prop_fdce_C_Q)         0.162    21.584 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.624    22.208    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X17Y336        LUT3 (Prop_lut3_I2_O)        0.048    22.256 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=5, routed)           0.559    22.815    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y334        LUT4 (Prop_lut4_I1_O)        0.139    22.954 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.337    23.291    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X14Y334        LUT5 (Prop_lut5_I3_O)        0.131    23.422 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.829    24.252    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X10Y310        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.165    36.498    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X10Y310        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.468    36.966    
                         clock uncertainty           -0.035    36.931    
    SLICE_X10Y310        FDCE (Setup_fdce_C_CE)      -0.235    36.696    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.696    
                         arrival time                         -24.252    
  -------------------------------------------------------------------
                         slack                                 12.444    

Slack (MET) :             12.671ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.148ns  (logic 0.480ns (15.250%)  route 2.668ns (84.750%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 37.045 - 33.333 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 21.422 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.756    21.422    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y336        FDCE (Prop_fdce_C_Q)         0.162    21.584 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.624    22.208    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X17Y336        LUT3 (Prop_lut3_I2_O)        0.048    22.256 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=5, routed)           0.559    22.815    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y334        LUT4 (Prop_lut4_I1_O)        0.139    22.954 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.337    23.291    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X14Y334        LUT5 (Prop_lut5_I3_O)        0.131    23.422 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.148    24.570    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X5Y313         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.712    37.045    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y313         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.468    37.513    
                         clock uncertainty           -0.035    37.478    
    SLICE_X5Y313         FDCE (Setup_fdce_C_CE)      -0.237    37.241    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                         -24.570    
  -------------------------------------------------------------------
                         slack                                 12.671    

Slack (MET) :             12.682ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.074ns  (logic 0.480ns (15.617%)  route 2.594ns (84.383%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 36.982 - 33.333 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 21.422 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.756    21.422    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y336        FDCE (Prop_fdce_C_Q)         0.162    21.584 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.624    22.208    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X17Y336        LUT3 (Prop_lut3_I2_O)        0.048    22.256 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=5, routed)           0.559    22.815    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y334        LUT4 (Prop_lut4_I1_O)        0.139    22.954 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.337    23.291    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X14Y334        LUT5 (Prop_lut5_I3_O)        0.131    23.422 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.074    24.496    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y312         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.649    36.982    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y312         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.468    37.450    
                         clock uncertainty           -0.035    37.415    
    SLICE_X4Y312         FDCE (Setup_fdce_C_CE)      -0.237    37.178    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.178    
                         arrival time                         -24.496    
  -------------------------------------------------------------------
                         slack                                 12.682    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.599ns  (logic 0.480ns (18.469%)  route 2.119ns (81.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.680 - 33.333 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 21.422 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.756    21.422    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y336        FDCE (Prop_fdce_C_Q)         0.162    21.584 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.624    22.208    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X17Y336        LUT3 (Prop_lut3_I2_O)        0.048    22.256 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=5, routed)           0.559    22.815    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y334        LUT4 (Prop_lut4_I1_O)        0.139    22.954 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.337    23.291    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X14Y334        LUT5 (Prop_lut5_I3_O)        0.131    23.422 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.599    24.021    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y316        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.347    36.680    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y316        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.505    37.185    
                         clock uncertainty           -0.035    37.149    
    SLICE_X12Y316        FDCE (Setup_fdce_C_CE)      -0.235    36.914    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                         -24.021    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.599ns  (logic 0.480ns (18.469%)  route 2.119ns (81.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.680 - 33.333 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 21.422 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.756    21.422    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y336        FDCE (Prop_fdce_C_Q)         0.162    21.584 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.624    22.208    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X17Y336        LUT3 (Prop_lut3_I2_O)        0.048    22.256 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=5, routed)           0.559    22.815    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y334        LUT4 (Prop_lut4_I1_O)        0.139    22.954 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.337    23.291    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X14Y334        LUT5 (Prop_lut5_I3_O)        0.131    23.422 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.599    24.021    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y316        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.347    36.680    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y316        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.505    37.185    
                         clock uncertainty           -0.035    37.149    
    SLICE_X12Y316        FDCE (Setup_fdce_C_CE)      -0.235    36.914    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                         -24.021    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             13.837ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.516ns  (logic 0.480ns (19.081%)  route 2.036ns (80.919%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.130ns = ( 37.463 - 33.333 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 21.422 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.756    21.422    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y336        FDCE (Prop_fdce_C_Q)         0.162    21.584 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.624    22.208    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X17Y336        LUT3 (Prop_lut3_I2_O)        0.048    22.256 f  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=5, routed)           0.559    22.815    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y334        LUT4 (Prop_lut4_I1_O)        0.139    22.954 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.337    23.291    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X14Y334        LUT5 (Prop_lut5_I3_O)        0.131    23.422 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.516    23.938    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y330         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.130    37.463    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y330         FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.582    38.045    
                         clock uncertainty           -0.035    38.009    
    SLICE_X6Y330         FDCE (Setup_fdce_C_CE)      -0.235    37.774    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.774    
                         arrival time                         -23.938    
  -------------------------------------------------------------------
                         slack                                 13.837    

Slack (MET) :             13.873ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.125ns  (logic 0.383ns (18.021%)  route 1.742ns (81.979%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 37.179 - 33.333 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 21.490 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.823    21.490    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y337        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y337        FDCE (Prop_fdce_C_Q)         0.162    21.652 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.415    22.067    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y336        LUT3 (Prop_lut3_I1_O)        0.049    22.116 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.632    22.748    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X15Y334        LUT3 (Prop_lut3_I2_O)        0.129    22.877 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=3, routed)           0.425    23.303    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]_0
    SLICE_X15Y333        LUT6 (Prop_lut6_I0_O)        0.043    23.346 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.270    23.615    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0
    SLICE_X15Y331        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.846    37.179    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y331        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.582    37.761    
                         clock uncertainty           -0.035    37.725    
    SLICE_X15Y331        FDCE (Setup_fdce_C_CE)      -0.237    37.488    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.488    
                         arrival time                         -23.615    
  -------------------------------------------------------------------
                         slack                                 13.873    

Slack (MET) :             13.873ns  (required time - arrival time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.125ns  (logic 0.383ns (18.021%)  route 1.742ns (81.979%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 37.179 - 33.333 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 21.490 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.823    21.490    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y337        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y337        FDCE (Prop_fdce_C_Q)         0.162    21.652 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.415    22.067    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y336        LUT3 (Prop_lut3_I1_O)        0.049    22.116 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           0.632    22.748    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X15Y334        LUT3 (Prop_lut3_I2_O)        0.129    22.877 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=3, routed)           0.425    23.303    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]_0
    SLICE_X15Y333        LUT6 (Prop_lut6_I0_O)        0.043    23.346 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.270    23.615    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0
    SLICE_X15Y331        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.846    37.179    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y331        FDCE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.582    37.761    
                         clock uncertainty           -0.035    37.725    
    SLICE_X15Y331        FDCE (Setup_fdce_C_CE)      -0.237    37.488    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.488    
                         arrival time                         -23.615    
  -------------------------------------------------------------------
                         slack                                 13.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.139ns (19.620%)  route 0.569ns (80.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.953     2.953    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y336        FDCE (Prop_fdce_C_Q)         0.070     3.023 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.569     3.592    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X21Y336        LUT3 (Prop_lut3_I2_O)        0.069     3.661 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     3.661    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.397     3.397    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.444     2.953    
    SLICE_X21Y336        FDCE (Hold_fdce_C_D)         0.049     3.002    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.107ns (15.398%)  route 0.588ns (84.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.953     2.953    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y336        FDCE (Prop_fdce_C_Q)         0.079     3.032 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.588     3.619    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X21Y336        LUT3 (Prop_lut3_I2_O)        0.028     3.647 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.647    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.397     3.397    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.444     2.953    
    SLICE_X21Y336        FDCE (Hold_fdce_C_D)         0.034     2.987    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.107ns (15.067%)  route 0.603ns (84.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.953     2.953    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y336        FDCE (Prop_fdce_C_Q)         0.079     3.032 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.603     3.635    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X21Y336        LUT3 (Prop_lut3_I2_O)        0.028     3.663 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.663    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.397     3.397    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.444     2.953    
    SLICE_X21Y336        FDCE (Hold_fdce_C_D)         0.034     2.987    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.727ns  (logic 0.107ns (14.708%)  route 0.620ns (85.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 20.011 - 16.667 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 19.639 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.972    19.639    U3/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y338        FDCE (Prop_fdce_C_Q)         0.079    19.718 f  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.272    19.990    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X19Y338        LUT5 (Prop_lut5_I3_O)        0.028    20.018 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    20.366    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X18Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.345    20.011    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.415    19.596    
    SLICE_X18Y336        FDCE (Hold_fdce_C_CE)       -0.014    19.582    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.582    
                         arrival time                          20.366    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.727ns  (logic 0.107ns (14.708%)  route 0.620ns (85.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 20.011 - 16.667 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 19.639 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.972    19.639    U3/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y338        FDCE (Prop_fdce_C_Q)         0.079    19.718 f  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.272    19.990    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X19Y338        LUT5 (Prop_lut5_I3_O)        0.028    20.018 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    20.366    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X18Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.345    20.011    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.415    19.596    
    SLICE_X18Y336        FDCE (Hold_fdce_C_CE)       -0.014    19.582    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.582    
                         arrival time                          20.366    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.727ns  (logic 0.107ns (14.708%)  route 0.620ns (85.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 20.011 - 16.667 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 19.639 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.972    19.639    U3/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y338        FDCE (Prop_fdce_C_Q)         0.079    19.718 f  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.272    19.990    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X19Y338        LUT5 (Prop_lut5_I3_O)        0.028    20.018 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    20.366    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X18Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.345    20.011    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.415    19.596    
    SLICE_X18Y336        FDCE (Hold_fdce_C_CE)       -0.014    19.582    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.582    
                         arrival time                          20.366    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.727ns  (logic 0.107ns (14.708%)  route 0.620ns (85.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 20.011 - 16.667 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 19.639 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.972    19.639    U3/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y338        FDCE (Prop_fdce_C_Q)         0.079    19.718 f  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.272    19.990    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X19Y338        LUT5 (Prop_lut5_I3_O)        0.028    20.018 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.348    20.366    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X18Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.345    20.011    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.415    19.596    
    SLICE_X18Y336        FDCE (Hold_fdce_C_CE)       -0.014    19.582    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.582    
                         arrival time                          20.366    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.779ns  (logic 0.107ns (13.736%)  route 0.672ns (86.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 20.011 - 16.667 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 19.639 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.972    19.639    U3/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y338        FDCE (Prop_fdce_C_Q)         0.079    19.718 f  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.272    19.990    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X19Y338        LUT5 (Prop_lut5_I3_O)        0.028    20.018 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.400    20.418    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.345    20.011    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.415    19.596    
    SLICE_X19Y336        FDCE (Hold_fdce_C_CE)       -0.016    19.580    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.580    
                         arrival time                          20.418    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.779ns  (logic 0.107ns (13.736%)  route 0.672ns (86.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 20.011 - 16.667 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 19.639 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.972    19.639    U3/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y338        FDCE (Prop_fdce_C_Q)         0.079    19.718 f  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.272    19.990    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X19Y338        LUT5 (Prop_lut5_I3_O)        0.028    20.018 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.400    20.418    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.345    20.011    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.415    19.596    
    SLICE_X19Y336        FDCE (Hold_fdce_C_CE)       -0.016    19.580    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.580    
                         arrival time                          20.418    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.779ns  (logic 0.107ns (13.736%)  route 0.672ns (86.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 20.011 - 16.667 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 19.639 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.972    19.639    U3/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y338        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y338        FDCE (Prop_fdce_C_Q)         0.079    19.718 f  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.272    19.990    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X19Y338        LUT5 (Prop_lut5_I3_O)        0.028    20.018 r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.400    20.418    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.345    20.011    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y336        FDCE                                         r  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.415    19.596    
    SLICE_X19Y336        FDCE (Hold_fdce_C_CE)       -0.016    19.580    U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.580    
                         arrival time                          20.418    
  -------------------------------------------------------------------
                         slack                                  0.837    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U3/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X21Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X19Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X19Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X18Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X19Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X19Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X21Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X20Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X21Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X19Y338  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X19Y338  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X20Y338  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X20Y338  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X20Y338  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X20Y338  U3/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X4Y312   U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X19Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X19Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X18Y336  U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         12.500      11.563     MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.383ns (8.102%)  route 4.344ns (91.898%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.491    -1.957    U3/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X22Y336        FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y336        FDRE (Prop_fdre_C_Q)         0.254    -1.703 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.144     0.440    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X2Y323         LUT6 (Prop_lut6_I3_O)        0.043     0.483 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.511     0.995    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/out
    SLICE_X5Y320         LUT6 (Prop_lut6_I5_O)        0.043     1.038 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=20, routed)          1.318     2.356    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X23Y308        LUT6 (Prop_lut6_I3_O)        0.043     2.399 r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_31_LOPT_REMAP/O
                         net (fo=1, routed)           0.371     2.770    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_16
    RAMB36_X2Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.317     8.552    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.019    
                         clock uncertainty           -0.077     7.943    
    RAMB36_X2Y61         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.295     7.648    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.887ns (19.915%)  route 3.567ns (80.085%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.489    -1.959    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y327         FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y327         FDRE (Prop_fdre_C_Q)         0.198    -1.761 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/Q
                         net (fo=1, routed)           0.590    -1.171    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][20]
    SLICE_X3Y323         LUT6 (Prop_lut6_I2_O)        0.121    -1.050 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__3/i_/O
                         net (fo=1, routed)           0.000    -1.050    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X3Y323         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    -0.793 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.793    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X3Y324         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    -0.744 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.007    -0.738    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X3Y325         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127    -0.611 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.058     0.448    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X8Y321         LUT3 (Prop_lut3_I1_O)        0.135     0.583 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=17, routed)          1.912     2.495    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y62         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.314     8.549    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y62         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.016    
                         clock uncertainty           -0.077     7.940    
    RAMB36_X2Y62         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.464     7.476    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.831ns (18.990%)  route 3.545ns (81.009%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.961ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.487    -1.961    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X16Y317        FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y317        FDRE (Prop_fdre_C_Q)         0.216    -1.745 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=4, routed)           0.866    -0.879    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X11Y321        LUT6 (Prop_lut6_I0_O)        0.043    -0.836 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.836    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X11Y321        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    -0.585 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.585    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X11Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    -0.536 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.536    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X11Y323        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    -0.383 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=18, routed)          0.839     0.456    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][8]
    SLICE_X8Y321         LUT3 (Prop_lut3_I0_O)        0.119     0.575 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          1.839     2.415    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.317     8.552    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.019    
                         clock uncertainty           -0.077     7.943    
    RAMB36_X2Y61         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.459     7.484    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.887ns (20.347%)  route 3.472ns (79.653%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.489    -1.959    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X5Y327         FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y327         FDRE (Prop_fdre_C_Q)         0.198    -1.761 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/Q
                         net (fo=1, routed)           0.590    -1.171    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][20]
    SLICE_X3Y323         LUT6 (Prop_lut6_I2_O)        0.121    -1.050 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__3/i_/O
                         net (fo=1, routed)           0.000    -1.050    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X3Y323         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    -0.793 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.793    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X3Y324         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    -0.744 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.007    -0.738    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X3Y325         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127    -0.611 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.058     0.448    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X8Y321         LUT3 (Prop_lut3_I1_O)        0.135     0.583 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=17, routed)          1.817     2.400    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.317     8.552    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.019    
                         clock uncertainty           -0.077     7.943    
    RAMB36_X2Y61         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.464     7.479    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.383ns (8.527%)  route 4.109ns (91.473%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.491    -1.957    U3/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X22Y336        FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y336        FDRE (Prop_fdre_C_Q)         0.254    -1.703 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.144     0.440    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X2Y323         LUT6 (Prop_lut6_I3_O)        0.043     0.483 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.511     0.995    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/out
    SLICE_X5Y320         LUT6 (Prop_lut6_I5_O)        0.043     1.038 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=20, routed)          1.005     2.042    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X23Y319        LUT6 (Prop_lut6_I3_O)        0.043     2.085 r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_29_LOPT_REMAP/O
                         net (fo=1, routed)           0.449     2.534    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_15
    RAMB36_X2Y65         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.304     8.539    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y65         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.006    
                         clock uncertainty           -0.077     7.930    
    RAMB36_X2Y65         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.295     7.635    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.383ns (8.532%)  route 4.106ns (91.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.491    -1.957    U3/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X22Y336        FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y336        FDRE (Prop_fdre_C_Q)         0.254    -1.703 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.144     0.440    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X2Y323         LUT6 (Prop_lut6_I3_O)        0.043     0.483 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.511     0.995    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/out
    SLICE_X5Y320         LUT6 (Prop_lut6_I5_O)        0.043     1.038 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=20, routed)          1.016     2.054    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X23Y312        LUT6 (Prop_lut6_I3_O)        0.043     2.097 r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.435     2.532    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X2Y62         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.314     8.549    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y62         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.016    
                         clock uncertainty           -0.077     7.940    
    RAMB36_X2Y62         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.295     7.645    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.383ns (8.551%)  route 4.096ns (91.449%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.491    -1.957    U3/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X22Y336        FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y336        FDRE (Prop_fdre_C_Q)         0.254    -1.703 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=681, routed)         2.144     0.440    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X2Y323         LUT6 (Prop_lut6_I3_O)        0.043     0.483 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.511     0.995    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/out
    SLICE_X5Y320         LUT6 (Prop_lut6_I5_O)        0.043     1.038 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=20, routed)          1.130     2.168    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X16Y308        LUT6 (Prop_lut6_I3_O)        0.043     2.211 r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           0.311     2.522    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_12
    RAMB36_X1Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.326     8.561    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.028    
                         clock uncertainty           -0.077     7.952    
    RAMB36_X1Y61         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.295     7.657    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.831ns (19.344%)  route 3.465ns (80.656%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.961ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.487    -1.961    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X16Y317        FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y317        FDRE (Prop_fdre_C_Q)         0.216    -1.745 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=4, routed)           0.866    -0.879    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X11Y321        LUT6 (Prop_lut6_I0_O)        0.043    -0.836 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.836    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X11Y321        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    -0.585 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.585    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X11Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    -0.536 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.536    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X11Y323        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    -0.383 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=18, routed)          0.839     0.456    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][8]
    SLICE_X8Y321         LUT3 (Prop_lut3_I0_O)        0.119     0.575 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          1.759     2.335    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y64         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.306     8.541    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y64         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.008    
                         clock uncertainty           -0.077     7.932    
    RAMB36_X2Y64         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.459     7.473    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.878ns (19.662%)  route 3.587ns (80.338%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.961ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.487    -1.961    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X2Y326         FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y326         FDRE (Prop_fdre_C_Q)         0.254    -1.707 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=13, routed)          0.701    -1.006    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X5Y319         LUT3 (Prop_lut3_I0_O)        0.043    -0.963 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.215    -0.748    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Performance_Debug_Control.dbg_stop_if_delay_i_reg
    SLICE_X5Y318         LUT5 (Prop_lut5_I0_O)        0.043    -0.705 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__35/O
                         net (fo=5, routed)           0.295    -0.410    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_0
    SLICE_X3Y318         LUT3 (Prop_lut3_I2_O)        0.043    -0.367 f  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__116/O
                         net (fo=1, routed)           0.361    -0.005    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X3Y315         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.452     0.447 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.710     1.156    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X10Y331        LUT2 (Prop_lut2_I1_O)        0.043     1.199 r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=16, routed)          1.305     2.504    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.316     8.551    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y61         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.533     8.018    
                         clock uncertainty           -0.077     7.942    
    RAMB36_X2Y61         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.295     7.647    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.740ns (17.279%)  route 3.543ns (82.721%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.961ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.487    -1.961    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X16Y317        FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y317        FDRE (Prop_fdre_C_Q)         0.216    -1.745 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=4, routed)           0.866    -0.879    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X11Y321        LUT6 (Prop_lut6_I0_O)        0.043    -0.836 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.836    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X11Y321        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    -0.585 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.585    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X11Y322        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    -0.478 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=18, routed)          0.737     0.259    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][5]
    SLICE_X6Y322         LUT3 (Prop_lut3_I0_O)        0.123     0.382 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          1.939     2.321    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y63         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.311     8.546    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y63         RAMB36E1                                     r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.533     8.013    
                         clock uncertainty           -0.077     7.937    
    RAMB36_X2Y63         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.464     7.473    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  5.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.888%)  route 0.105ns (51.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.750    -0.568    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X13Y318        FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y318        FDRE (Prop_fdre_C_Q)         0.100    -0.468 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/Q
                         net (fo=4, routed)           0.105    -0.364    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Q[1]
    SLICE_X14Y317        SRL16E                                       r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.977    -0.489    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X14Y317        SRL16E                                       r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/CLK
                         clock pessimism             -0.045    -0.534    
    SLICE_X14Y317        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.440    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.139%)  route 0.057ns (30.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.713    -0.605    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y334        FDRE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y334        FDRE (Prop_fdre_C_Q)         0.100    -0.505 r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[14]/Q
                         net (fo=2, routed)           0.057    -0.448    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4[14]
    SLICE_X32Y334        LUT5 (Prop_lut5_I0_O)        0.028    -0.420 r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X32Y334        FDRE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.939    -0.527    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y334        FDRE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.067    -0.594    
    SLICE_X32Y334        FDRE (Hold_fdre_C_D)         0.087    -0.507    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.888%)  route 0.058ns (31.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.713    -0.605    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y337        FDRE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y337        FDRE (Prop_fdre_C_Q)         0.100    -0.505 r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           0.058    -0.447    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/slv_reg4_reg[7][3]
    SLICE_X36Y337        LUT6 (Prop_lut6_I1_O)        0.028    -0.419 r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.419    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X36Y337        FDRE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.940    -0.526    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y337        FDRE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.068    -0.594    
    SLICE_X36Y337        FDRE (Hold_fdre_C_D)         0.087    -0.507    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.036%)  route 0.100ns (49.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.751    -0.567    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/clkb
    SLICE_X7Y319         FDRE                                         r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y319         FDRE (Prop_fdre_C_Q)         0.100    -0.467 r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.100    -0.367    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X6Y321         SRL16E                                       r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.976    -0.490    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/clkb
    SLICE_X6Y321         SRL16E                                       r  U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.067    -0.557    
    SLICE_X6Y321         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.455    U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.879%)  route 0.109ns (48.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.750    -0.568    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X12Y318        FDSE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y318        FDSE (Prop_fdse_C_Q)         0.118    -0.450 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[25]/Q
                         net (fo=4, routed)           0.109    -0.341    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S27_in
    SLICE_X14Y317        SRL16E                                       r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.977    -0.489    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X14Y317        SRL16E                                       r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4/CLK
                         clock pessimism             -0.045    -0.534    
    SLICE_X14Y317        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.436    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.743%)  route 0.106ns (47.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.750    -0.568    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X12Y318        FDSE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y318        FDSE (Prop_fdse_C_Q)         0.118    -0.450 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.106    -0.345    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S32_in
    SLICE_X14Y317        SRL16E                                       r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.977    -0.489    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X14Y317        SRL16E                                       r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4/CLK
                         clock pessimism             -0.045    -0.534    
    SLICE_X14Y317        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.442    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.715    -0.603    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y339        FDCE (Prop_fdce_C_Q)         0.100    -0.503 r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[31]/Q
                         net (fo=2, routed)           0.055    -0.449    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0[31]
    SLICE_X33Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.943    -0.523    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff1_reg[31]/C
                         clock pessimism             -0.080    -0.603    
    SLICE_X33Y339        FDCE (Hold_fdce_C_D)         0.047    -0.556    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.714    -0.604    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y339        FDCE (Prop_fdce_C_Q)         0.100    -0.504 r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[7]/Q
                         net (fo=2, routed)           0.055    -0.450    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0[7]
    SLICE_X35Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.943    -0.523    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff1_reg[7]/C
                         clock pessimism             -0.081    -0.604    
    SLICE_X35Y339        FDCE (Hold_fdce_C_D)         0.047    -0.557    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.756    -0.562    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X3Y312         FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y312         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.408    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X3Y312         FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.985    -0.481    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X3Y312         FDRE                                         r  U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism             -0.081    -0.562    
    SLICE_X3Y312         FDRE (Hold_fdre_C_D)         0.047    -0.515    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.100ns (54.761%)  route 0.083ns (45.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.706    -0.612    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y328        FDRE                                         r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y328        FDRE (Prop_fdre_C_Q)         0.100    -0.512 r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=2, routed)           0.083    -0.430    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X36Y328        FDCE                                         r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.932    -0.534    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y328        FDCE                                         r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[13]/C
                         clock pessimism             -0.067    -0.601    
    SLICE_X36Y328        FDCE (Hold_fdce_C_D)         0.063    -0.538    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/wr_cmd_ff0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y63     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y63     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X2Y62     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X2Y62     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X2Y63     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X2Y63     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y61     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y61     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y62     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y62     U3/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X14Y325    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X14Y325    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X14Y325    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X14Y325    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y321    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y319    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y319    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y319    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X12Y319    U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         12.500      11.151     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         12.500      11.563     MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         12.500      11.563     MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y5  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.297ns (9.670%)  route 2.774ns (90.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.183     1.115    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y343        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.238     8.474    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y343        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[12]/C
                         clock pessimism             -0.533     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X42Y343        FDCE (Recov_fdce_C_CLR)     -0.145     7.719    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.297ns (9.670%)  route 2.774ns (90.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.183     1.115    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y343        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.238     8.474    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y343        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[13]/C
                         clock pessimism             -0.533     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X42Y343        FDCE (Recov_fdce_C_CLR)     -0.145     7.719    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.297ns (9.670%)  route 2.774ns (90.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.183     1.115    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y343        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.238     8.474    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y343        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[14]/C
                         clock pessimism             -0.533     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X42Y343        FDCE (Recov_fdce_C_CLR)     -0.145     7.719    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.297ns (9.670%)  route 2.774ns (90.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.183     1.115    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y343        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.238     8.474    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y343        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[15]/C
                         clock pessimism             -0.533     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X42Y343        FDCE (Recov_fdce_C_CLR)     -0.145     7.719    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.297ns (9.829%)  route 2.725ns (90.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.133     1.065    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y341        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.237     8.473    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y341        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[4]/C
                         clock pessimism             -0.533     7.940    
                         clock uncertainty           -0.077     7.863    
    SLICE_X42Y341        FDCE (Recov_fdce_C_CLR)     -0.145     7.718    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.297ns (9.829%)  route 2.725ns (90.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.133     1.065    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y341        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.237     8.473    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y341        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[5]/C
                         clock pessimism             -0.533     7.940    
                         clock uncertainty           -0.077     7.863    
    SLICE_X42Y341        FDCE (Recov_fdce_C_CLR)     -0.145     7.718    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.297ns (9.829%)  route 2.725ns (90.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.133     1.065    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y341        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.237     8.473    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y341        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[6]/C
                         clock pessimism             -0.533     7.940    
                         clock uncertainty           -0.077     7.863    
    SLICE_X42Y341        FDCE (Recov_fdce_C_CLR)     -0.145     7.718    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.297ns (9.829%)  route 2.725ns (90.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.133     1.065    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y341        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.237     8.473    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y341        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[7]/C
                         clock pessimism             -0.533     7.940    
                         clock uncertainty           -0.077     7.863    
    SLICE_X42Y341        FDCE (Recov_fdce_C_CLR)     -0.145     7.718    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.297ns (9.931%)  route 2.694ns (90.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.102     1.034    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y342        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.238     8.474    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y342        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[10]/C
                         clock pessimism             -0.533     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X42Y342        FDCE (Recov_fdce_C_CLR)     -0.145     7.719    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.297ns (9.931%)  route 2.694ns (90.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.656     0.656 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.618    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.486    -4.868 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -3.528    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080    -3.448 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.492    -1.956    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.254    -1.702 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.592    -1.111    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.043    -1.068 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         2.102     1.034    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0
    SLICE_X42Y342        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AV23                                              0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.541    10.541 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895    11.436    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.532     5.904 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.260     7.164    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.236 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        1.238     8.474    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aclk
    SLICE_X42Y342        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[11]/C
                         clock pessimism             -0.533     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X42Y342        FDCE (Recov_fdce_C_CLR)     -0.145     7.719    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/baud_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  6.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.243%)  route 0.613ns (80.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.324    -0.130    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X24Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.102 f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.289     0.187    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X29Y333        FDCE                                         f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.970    -0.496    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y333        FDCE                                         r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[19]/C
                         clock pessimism             -0.045    -0.541    
    SLICE_X29Y333        FDCE (Remov_fdce_C_CLR)     -0.069    -0.610    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[19]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.243%)  route 0.613ns (80.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.324    -0.130    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X24Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.102 f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.289     0.187    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X29Y333        FDCE                                         f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.970    -0.496    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y333        FDCE                                         r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[20]/C
                         clock pessimism             -0.045    -0.541    
    SLICE_X29Y333        FDCE (Remov_fdce_C_CLR)     -0.069    -0.610    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[20]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.243%)  route 0.613ns (80.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.324    -0.130    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X24Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.102 f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.289     0.187    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X29Y333        FDCE                                         f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.970    -0.496    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y333        FDCE                                         r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[21]/C
                         clock pessimism             -0.045    -0.541    
    SLICE_X29Y333        FDCE (Remov_fdce_C_CLR)     -0.069    -0.610    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.243%)  route 0.613ns (80.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.324    -0.130    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X24Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.102 f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.289     0.187    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X29Y333        FDCE                                         f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.970    -0.496    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y333        FDCE                                         r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[22]/C
                         clock pessimism             -0.045    -0.541    
    SLICE_X29Y333        FDCE (Remov_fdce_C_CLR)     -0.069    -0.610    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[22]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.146ns (19.243%)  route 0.613ns (80.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.324    -0.130    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/s00_axi_aresetn
    SLICE_X24Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.102 f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_i_2/O
                         net (fo=414, routed)         0.289     0.187    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst_n_1
    SLICE_X29Y333        FDCE                                         f  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.970    -0.496    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y333        FDCE                                         r  U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[23]/C
                         clock pessimism             -0.045    -0.541    
    SLICE_X29Y333        FDCE (Remov_fdce_C_CLR)     -0.069    -0.610    U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.146ns (18.722%)  route 0.634ns (81.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.319    -0.135    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.107 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         0.315     0.209    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst_n_1
    SLICE_X27Y339        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.976    -0.490    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[20]/C
                         clock pessimism             -0.067    -0.557    
    SLICE_X27Y339        FDCE (Remov_fdce_C_CLR)     -0.069    -0.626    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[20]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.146ns (18.722%)  route 0.634ns (81.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.319    -0.135    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.107 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         0.315     0.209    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst_n_1
    SLICE_X27Y339        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.976    -0.490    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[23]/C
                         clock pessimism             -0.067    -0.557    
    SLICE_X27Y339        FDCE (Remov_fdce_C_CLR)     -0.069    -0.626    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.146ns (18.722%)  route 0.634ns (81.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.319    -0.135    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.107 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         0.315     0.209    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst_n_1
    SLICE_X27Y339        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.976    -0.490    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[20]/C
                         clock pessimism             -0.067    -0.557    
    SLICE_X27Y339        FDCE (Remov_fdce_C_CLR)     -0.069    -0.626    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.146ns (18.722%)  route 0.634ns (81.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.319    -0.135    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.107 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         0.315     0.209    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst_n_1
    SLICE_X27Y339        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.976    -0.490    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[22]/C
                         clock pessimism             -0.067    -0.557    
    SLICE_X27Y339        FDCE (Remov_fdce_C_CLR)     -0.069    -0.626    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.146ns (18.722%)  route 0.634ns (81.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.194     0.194 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.697    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.591    -1.894 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.344    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.318 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.747    -0.571    U3/rst_Clk_100M/U0/slowest_sync_clk
    SLICE_X24Y339        FDRE                                         r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y339        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  U3/rst_Clk_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.319    -0.135    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/s00_axi_aresetn
    SLICE_X25Y335        LUT1 (Prop_lut1_I0_O)        0.028    -0.107 f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_i_2/O
                         net (fo=398, routed)         0.315     0.209    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst_n_1
    SLICE_X27Y339        FDCE                                         f  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AV23                                              0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    AV23                 IBUF (Prop_ibuf_I_O)         0.361     0.361 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.914    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.024    -2.110 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.496    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.466 r  U1/inst/clkout1_buf/O
                         net (fo=2246, routed)        0.976    -0.490    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y339        FDCE                                         r  U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[23]/C
                         clock pessimism             -0.067    -0.557    
    SLICE_X27Y339        FDCE (Remov_fdce_C_CLR)     -0.069    -0.626    U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/rd_cmd_ff1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.835    





