<profile>

<section name = "Vivado HLS Report for 'to_double'" level="0">
<item name = "Date">Fri Nov 10 12:19:00 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">astroSim</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffve1924-3-e-es2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 0.00, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, 0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="p_x_V_0">out, 27, ap_vld, p_x_V_0, pointer</column>
<column name="p_x_V_0_ap_vld">out, 1, ap_vld, p_x_V_0, pointer</column>
<column name="p_y_V_0">out, 27, ap_vld, p_y_V_0, pointer</column>
<column name="p_y_V_0_ap_vld">out, 1, ap_vld, p_y_V_0, pointer</column>
<column name="p_z_V_0">out, 27, ap_vld, p_z_V_0, pointer</column>
<column name="p_z_V_0_ap_vld">out, 1, ap_vld, p_z_V_0, pointer</column>
<column name="p_vx_V_0">out, 27, ap_vld, p_vx_V_0, pointer</column>
<column name="p_vx_V_0_ap_vld">out, 1, ap_vld, p_vx_V_0, pointer</column>
<column name="p_vy_V_0">out, 27, ap_vld, p_vy_V_0, pointer</column>
<column name="p_vy_V_0_ap_vld">out, 1, ap_vld, p_vy_V_0, pointer</column>
<column name="p_vz_V_0">out, 27, ap_vld, p_vz_V_0, pointer</column>
<column name="p_vz_V_0_ap_vld">out, 1, ap_vld, p_vz_V_0, pointer</column>
<column name="p_x_V_1">out, 27, ap_vld, p_x_V_1, pointer</column>
<column name="p_x_V_1_ap_vld">out, 1, ap_vld, p_x_V_1, pointer</column>
<column name="p_y_V_1">out, 27, ap_vld, p_y_V_1, pointer</column>
<column name="p_y_V_1_ap_vld">out, 1, ap_vld, p_y_V_1, pointer</column>
<column name="p_z_V_1">out, 27, ap_vld, p_z_V_1, pointer</column>
<column name="p_z_V_1_ap_vld">out, 1, ap_vld, p_z_V_1, pointer</column>
<column name="p_vx_V_1">out, 27, ap_vld, p_vx_V_1, pointer</column>
<column name="p_vx_V_1_ap_vld">out, 1, ap_vld, p_vx_V_1, pointer</column>
<column name="p_vy_V_1">out, 27, ap_vld, p_vy_V_1, pointer</column>
<column name="p_vy_V_1_ap_vld">out, 1, ap_vld, p_vy_V_1, pointer</column>
<column name="p_vz_V_1">out, 27, ap_vld, p_vz_V_1, pointer</column>
<column name="p_vz_V_1_ap_vld">out, 1, ap_vld, p_vz_V_1, pointer</column>
<column name="p_x_V_2">out, 27, ap_vld, p_x_V_2, pointer</column>
<column name="p_x_V_2_ap_vld">out, 1, ap_vld, p_x_V_2, pointer</column>
<column name="p_y_V_2">out, 27, ap_vld, p_y_V_2, pointer</column>
<column name="p_y_V_2_ap_vld">out, 1, ap_vld, p_y_V_2, pointer</column>
<column name="p_z_V_2">out, 27, ap_vld, p_z_V_2, pointer</column>
<column name="p_z_V_2_ap_vld">out, 1, ap_vld, p_z_V_2, pointer</column>
<column name="p_vx_V_2">out, 27, ap_vld, p_vx_V_2, pointer</column>
<column name="p_vx_V_2_ap_vld">out, 1, ap_vld, p_vx_V_2, pointer</column>
<column name="p_vy_V_2">out, 27, ap_vld, p_vy_V_2, pointer</column>
<column name="p_vy_V_2_ap_vld">out, 1, ap_vld, p_vy_V_2, pointer</column>
<column name="p_vz_V_2">out, 27, ap_vld, p_vz_V_2, pointer</column>
<column name="p_vz_V_2_ap_vld">out, 1, ap_vld, p_vz_V_2, pointer</column>
<column name="p_x_V_3">out, 27, ap_vld, p_x_V_3, pointer</column>
<column name="p_x_V_3_ap_vld">out, 1, ap_vld, p_x_V_3, pointer</column>
<column name="p_y_V_3">out, 27, ap_vld, p_y_V_3, pointer</column>
<column name="p_y_V_3_ap_vld">out, 1, ap_vld, p_y_V_3, pointer</column>
<column name="p_z_V_3">out, 27, ap_vld, p_z_V_3, pointer</column>
<column name="p_z_V_3_ap_vld">out, 1, ap_vld, p_z_V_3, pointer</column>
<column name="p_vx_V_3">out, 27, ap_vld, p_vx_V_3, pointer</column>
<column name="p_vx_V_3_ap_vld">out, 1, ap_vld, p_vx_V_3, pointer</column>
<column name="p_vy_V_3">out, 27, ap_vld, p_vy_V_3, pointer</column>
<column name="p_vy_V_3_ap_vld">out, 1, ap_vld, p_vy_V_3, pointer</column>
<column name="p_vz_V_3">out, 27, ap_vld, p_vz_V_3, pointer</column>
<column name="p_vz_V_3_ap_vld">out, 1, ap_vld, p_vz_V_3, pointer</column>
<column name="p_x_V_4">out, 27, ap_vld, p_x_V_4, pointer</column>
<column name="p_x_V_4_ap_vld">out, 1, ap_vld, p_x_V_4, pointer</column>
<column name="p_y_V_4">out, 27, ap_vld, p_y_V_4, pointer</column>
<column name="p_y_V_4_ap_vld">out, 1, ap_vld, p_y_V_4, pointer</column>
<column name="p_z_V_4">out, 27, ap_vld, p_z_V_4, pointer</column>
<column name="p_z_V_4_ap_vld">out, 1, ap_vld, p_z_V_4, pointer</column>
<column name="p_vx_V_4">out, 27, ap_vld, p_vx_V_4, pointer</column>
<column name="p_vx_V_4_ap_vld">out, 1, ap_vld, p_vx_V_4, pointer</column>
<column name="p_vy_V_4">out, 27, ap_vld, p_vy_V_4, pointer</column>
<column name="p_vy_V_4_ap_vld">out, 1, ap_vld, p_vy_V_4, pointer</column>
<column name="p_vz_V_4">out, 27, ap_vld, p_vz_V_4, pointer</column>
<column name="p_vz_V_4_ap_vld">out, 1, ap_vld, p_vz_V_4, pointer</column>
<column name="p_x_V_5">out, 27, ap_vld, p_x_V_5, pointer</column>
<column name="p_x_V_5_ap_vld">out, 1, ap_vld, p_x_V_5, pointer</column>
<column name="p_y_V_5">out, 27, ap_vld, p_y_V_5, pointer</column>
<column name="p_y_V_5_ap_vld">out, 1, ap_vld, p_y_V_5, pointer</column>
<column name="p_z_V_5">out, 27, ap_vld, p_z_V_5, pointer</column>
<column name="p_z_V_5_ap_vld">out, 1, ap_vld, p_z_V_5, pointer</column>
<column name="p_vx_V_5">out, 27, ap_vld, p_vx_V_5, pointer</column>
<column name="p_vx_V_5_ap_vld">out, 1, ap_vld, p_vx_V_5, pointer</column>
<column name="p_vy_V_5">out, 27, ap_vld, p_vy_V_5, pointer</column>
<column name="p_vy_V_5_ap_vld">out, 1, ap_vld, p_vy_V_5, pointer</column>
<column name="p_vz_V_5">out, 27, ap_vld, p_vz_V_5, pointer</column>
<column name="p_vz_V_5_ap_vld">out, 1, ap_vld, p_vz_V_5, pointer</column>
<column name="p_x_V_6">out, 27, ap_vld, p_x_V_6, pointer</column>
<column name="p_x_V_6_ap_vld">out, 1, ap_vld, p_x_V_6, pointer</column>
<column name="p_y_V_6">out, 27, ap_vld, p_y_V_6, pointer</column>
<column name="p_y_V_6_ap_vld">out, 1, ap_vld, p_y_V_6, pointer</column>
<column name="p_z_V_6">out, 27, ap_vld, p_z_V_6, pointer</column>
<column name="p_z_V_6_ap_vld">out, 1, ap_vld, p_z_V_6, pointer</column>
<column name="p_vx_V_6">out, 27, ap_vld, p_vx_V_6, pointer</column>
<column name="p_vx_V_6_ap_vld">out, 1, ap_vld, p_vx_V_6, pointer</column>
<column name="p_vy_V_6">out, 27, ap_vld, p_vy_V_6, pointer</column>
<column name="p_vy_V_6_ap_vld">out, 1, ap_vld, p_vy_V_6, pointer</column>
<column name="p_vz_V_6">out, 27, ap_vld, p_vz_V_6, pointer</column>
<column name="p_vz_V_6_ap_vld">out, 1, ap_vld, p_vz_V_6, pointer</column>
<column name="p_x_V_7">out, 27, ap_vld, p_x_V_7, pointer</column>
<column name="p_x_V_7_ap_vld">out, 1, ap_vld, p_x_V_7, pointer</column>
<column name="p_y_V_7">out, 27, ap_vld, p_y_V_7, pointer</column>
<column name="p_y_V_7_ap_vld">out, 1, ap_vld, p_y_V_7, pointer</column>
<column name="p_z_V_7">out, 27, ap_vld, p_z_V_7, pointer</column>
<column name="p_z_V_7_ap_vld">out, 1, ap_vld, p_z_V_7, pointer</column>
<column name="p_vx_V_7">out, 27, ap_vld, p_vx_V_7, pointer</column>
<column name="p_vx_V_7_ap_vld">out, 1, ap_vld, p_vx_V_7, pointer</column>
<column name="p_vy_V_7">out, 27, ap_vld, p_vy_V_7, pointer</column>
<column name="p_vy_V_7_ap_vld">out, 1, ap_vld, p_vy_V_7, pointer</column>
<column name="p_vz_V_7">out, 27, ap_vld, p_vz_V_7, pointer</column>
<column name="p_vz_V_7_ap_vld">out, 1, ap_vld, p_vz_V_7, pointer</column>
<column name="p_x_V_8">out, 27, ap_vld, p_x_V_8, pointer</column>
<column name="p_x_V_8_ap_vld">out, 1, ap_vld, p_x_V_8, pointer</column>
<column name="p_y_V_8">out, 27, ap_vld, p_y_V_8, pointer</column>
<column name="p_y_V_8_ap_vld">out, 1, ap_vld, p_y_V_8, pointer</column>
<column name="p_z_V_8">out, 27, ap_vld, p_z_V_8, pointer</column>
<column name="p_z_V_8_ap_vld">out, 1, ap_vld, p_z_V_8, pointer</column>
<column name="p_vx_V_8">out, 27, ap_vld, p_vx_V_8, pointer</column>
<column name="p_vx_V_8_ap_vld">out, 1, ap_vld, p_vx_V_8, pointer</column>
<column name="p_vy_V_8">out, 27, ap_vld, p_vy_V_8, pointer</column>
<column name="p_vy_V_8_ap_vld">out, 1, ap_vld, p_vy_V_8, pointer</column>
<column name="p_vz_V_8">out, 27, ap_vld, p_vz_V_8, pointer</column>
<column name="p_vz_V_8_ap_vld">out, 1, ap_vld, p_vz_V_8, pointer</column>
</table>
</item>
</section>
</profile>
