$date
	Sat Dec 19 09:46:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_fa $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module f1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
1"
0!
$end
#5
0"
1!
0%
1$
0#
#10
0!
1"
1#
#110
