{"vcs1":{"timestamp_begin":1731925582.617644084, "rt":2.94, "ut":1.02, "st":0.31}}
{"vcselab":{"timestamp_begin":1731925585.635644337, "rt":1.64, "ut":0.34, "st":0.15}}
{"link":{"timestamp_begin":1731925587.352405366, "rt":0.53, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731925581.979299836}
{"VCS_COMP_START_TIME": 1731925581.979299836}
{"VCS_COMP_END_TIME": 1731925634.041007810}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 336524}}
{"stitch_vcselab": {"peak_mem": 231576}}
