#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 13 19:54:08 2020
# Process ID: 23127
# Current directory: /home/gsaied/Desktop/old_rtl/conv1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/conv1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/conv1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top conv1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.000 ; gain = 29.000 ; free physical = 4211 ; free virtual = 5845
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv1' [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:11]
	Parameter WOUT bound to: 128 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter W_IN bound to: 258 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 3 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:39]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'conv_mac' [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'conv_mac' (1#1) [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:197]
INFO: [Synth 8-6157] synthesizing module 'biasing_rom' [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_rom' (2#1) [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:204]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:206]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (3#1) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_image' [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:12]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:18]
INFO: [Synth 8-3876] $readmem data file 'first_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:21]
INFO: [Synth 8-3876] $readmem data file 'second_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:22]
INFO: [Synth 8-3876] $readmem data file 'third_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:23]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:28]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:29]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_image' (4#1) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'conv1' (5#1) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.820 ; gain = 201.820 ; free physical = 4107 ; free virtual = 5750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.820 ; gain = 201.820 ; free physical = 4113 ; free virtual = 5756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.820 ; gain = 201.820 ; free physical = 4113 ; free virtual = 5756
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.047 ; gain = 0.000 ; free physical = 3639 ; free virtual = 5283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2094.047 ; gain = 0.000 ; free physical = 3638 ; free virtual = 5282
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2094.047 ; gain = 0.000 ; free physical = 3638 ; free virtual = 5282
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2094.047 ; gain = 697.047 ; free physical = 3751 ; free virtual = 5391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2094.047 ; gain = 697.047 ; free physical = 3751 ; free virtual = 5391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2094.047 ; gain = 697.047 ; free physical = 3750 ; free virtual = 5393
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "first_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "second_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "third_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:116]
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2110.062 ; gain = 713.062 ; free physical = 3689 ; free virtual = 5334
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 64    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 199   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 193   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wrapper_image 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                2 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv_mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out1 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out1 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out1 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out1 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out1 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out1 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out1 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out1 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out1 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out1 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out1 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out1 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out1 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out1 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out1 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out1 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out1 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out1 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out1 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out1 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out1 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out1 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out1 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out1 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out1 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out1 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out1 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out1 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out1 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out1 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out1 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out1 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out1 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out1 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out1 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out1 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out1 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out1 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out1 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out1 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out1 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out1 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out1 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out1 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out1 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out1 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out1 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out1 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out1 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out1 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out1 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out1 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out1 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out1 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out1 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out1 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out1 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out1 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out1 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out1 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out1 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out1 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out1 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A2*B)'.
DSP Report: register img_rom_wire_2_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out1 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__0' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__1' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__2' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__3' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__4' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__5' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__6' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__7' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__8' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__9' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__10' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__11' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__12' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__13' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\ref_address_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2142.086 ; gain = 745.086 ; free physical = 3640 ; free virtual = 5306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|wrapper_image     | o1_reg     | 131072x16     | Block RAM      | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A2*B)'   | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2178.086 ; gain = 781.086 ; free physical = 3373 ; free virtual = 5045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3326 ; free virtual = 4997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_1/o1_reg_mux_sel__14' (FD) to 'u_1/address_reg_reg[0]'
INFO: [Synth 8-6837] The timing for the instance u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3391 ; free virtual = 5065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net img_rom_wire[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3380 ; free virtual = 5062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3380 ; free virtual = 5062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3381 ; free virtual = 5063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3381 ; free virtual = 5063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3380 ; free virtual = 5063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3378 ; free virtual = 5061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   538|
|2     |DSP48E1     |    64|
|3     |LUT1        |   492|
|4     |LUT2        |    81|
|5     |LUT3        |    89|
|6     |LUT4        |    17|
|7     |LUT5        |  1007|
|8     |LUT6        |    13|
|9     |RAMB36E1    |     1|
|10    |RAMB36E1_1  |     1|
|11    |RAMB36E1_10 |     1|
|12    |RAMB36E1_11 |     1|
|13    |RAMB36E1_12 |     1|
|14    |RAMB36E1_13 |     1|
|15    |RAMB36E1_14 |     1|
|16    |RAMB36E1_15 |     1|
|17    |RAMB36E1_16 |     1|
|18    |RAMB36E1_17 |     1|
|19    |RAMB36E1_18 |     1|
|20    |RAMB36E1_19 |     1|
|21    |RAMB36E1_2  |     1|
|22    |RAMB36E1_20 |     7|
|23    |RAMB36E1_21 |     7|
|24    |RAMB36E1_22 |     1|
|25    |RAMB36E1_23 |     1|
|26    |RAMB36E1_24 |     1|
|27    |RAMB36E1_25 |     1|
|28    |RAMB36E1_26 |     1|
|29    |RAMB36E1_27 |     1|
|30    |RAMB36E1_28 |     1|
|31    |RAMB36E1_29 |     1|
|32    |RAMB36E1_3  |     1|
|33    |RAMB36E1_30 |     1|
|34    |RAMB36E1_31 |     1|
|35    |RAMB36E1_32 |     1|
|36    |RAMB36E1_33 |     1|
|37    |RAMB36E1_34 |     1|
|38    |RAMB36E1_35 |     1|
|39    |RAMB36E1_36 |     1|
|40    |RAMB36E1_37 |     1|
|41    |RAMB36E1_38 |     1|
|42    |RAMB36E1_39 |     1|
|43    |RAMB36E1_4  |     1|
|44    |RAMB36E1_40 |     7|
|45    |RAMB36E1_41 |     7|
|46    |RAMB36E1_42 |     1|
|47    |RAMB36E1_43 |     1|
|48    |RAMB36E1_44 |     1|
|49    |RAMB36E1_45 |     1|
|50    |RAMB36E1_46 |     1|
|51    |RAMB36E1_47 |     1|
|52    |RAMB36E1_48 |     1|
|53    |RAMB36E1_49 |     1|
|54    |RAMB36E1_5  |     1|
|55    |RAMB36E1_50 |     1|
|56    |RAMB36E1_51 |     1|
|57    |RAMB36E1_52 |     1|
|58    |RAMB36E1_53 |     1|
|59    |RAMB36E1_54 |     1|
|60    |RAMB36E1_55 |     1|
|61    |RAMB36E1_56 |     1|
|62    |RAMB36E1_57 |     1|
|63    |RAMB36E1_58 |     1|
|64    |RAMB36E1_59 |     1|
|65    |RAMB36E1_6  |     1|
|66    |RAMB36E1_60 |     7|
|67    |RAMB36E1_61 |     7|
|68    |RAMB36E1_7  |     1|
|69    |RAMB36E1_8  |     1|
|70    |RAMB36E1_9  |     1|
|71    |FDRE        |  3278|
|72    |FDSE        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |  5678|
|2     |  \genblk1[0].mac_i   |conv_mac      |    14|
|3     |  \genblk1[10].mac_i  |conv_mac_0    |    15|
|4     |  \genblk1[11].mac_i  |conv_mac_1    |    14|
|5     |  \genblk1[12].mac_i  |conv_mac_2    |    16|
|6     |  \genblk1[13].mac_i  |conv_mac_3    |    14|
|7     |  \genblk1[14].mac_i  |conv_mac_4    |    36|
|8     |  \genblk1[15].mac_i  |conv_mac_5    |    16|
|9     |  \genblk1[16].mac_i  |conv_mac_6    |    16|
|10    |  \genblk1[17].mac_i  |conv_mac_7    |    13|
|11    |  \genblk1[18].mac_i  |conv_mac_8    |    16|
|12    |  \genblk1[19].mac_i  |conv_mac_9    |    17|
|13    |  \genblk1[1].mac_i   |conv_mac_10   |    14|
|14    |  \genblk1[20].mac_i  |conv_mac_11   |    17|
|15    |  \genblk1[21].mac_i  |conv_mac_12   |    17|
|16    |  \genblk1[22].mac_i  |conv_mac_13   |    15|
|17    |  \genblk1[23].mac_i  |conv_mac_14   |    17|
|18    |  \genblk1[24].mac_i  |conv_mac_15   |    12|
|19    |  \genblk1[25].mac_i  |conv_mac_16   |    13|
|20    |  \genblk1[26].mac_i  |conv_mac_17   |    15|
|21    |  \genblk1[27].mac_i  |conv_mac_18   |    15|
|22    |  \genblk1[28].mac_i  |conv_mac_19   |    16|
|23    |  \genblk1[29].mac_i  |conv_mac_20   |    15|
|24    |  \genblk1[2].mac_i   |conv_mac_21   |    17|
|25    |  \genblk1[30].mac_i  |conv_mac_22   |    17|
|26    |  \genblk1[31].mac_i  |conv_mac_23   |    15|
|27    |  \genblk1[32].mac_i  |conv_mac_24   |    16|
|28    |  \genblk1[33].mac_i  |conv_mac_25   |    12|
|29    |  \genblk1[34].mac_i  |conv_mac_26   |    38|
|30    |  \genblk1[35].mac_i  |conv_mac_27   |    16|
|31    |  \genblk1[36].mac_i  |conv_mac_28   |    16|
|32    |  \genblk1[37].mac_i  |conv_mac_29   |    13|
|33    |  \genblk1[38].mac_i  |conv_mac_30   |    16|
|34    |  \genblk1[39].mac_i  |conv_mac_31   |    39|
|35    |  \genblk1[3].mac_i   |conv_mac_32   |    14|
|36    |  \genblk1[40].mac_i  |conv_mac_33   |    16|
|37    |  \genblk1[41].mac_i  |conv_mac_34   |    15|
|38    |  \genblk1[42].mac_i  |conv_mac_35   |    17|
|39    |  \genblk1[43].mac_i  |conv_mac_36   |    14|
|40    |  \genblk1[44].mac_i  |conv_mac_37   |    15|
|41    |  \genblk1[45].mac_i  |conv_mac_38   |    16|
|42    |  \genblk1[46].mac_i  |conv_mac_39   |    15|
|43    |  \genblk1[47].mac_i  |conv_mac_40   |    15|
|44    |  \genblk1[48].mac_i  |conv_mac_41   |    10|
|45    |  \genblk1[49].mac_i  |conv_mac_42   |    35|
|46    |  \genblk1[4].mac_i   |conv_mac_43   |    12|
|47    |  \genblk1[50].mac_i  |conv_mac_44   |    15|
|48    |  \genblk1[51].mac_i  |conv_mac_45   |    10|
|49    |  \genblk1[52].mac_i  |conv_mac_46   |    16|
|50    |  \genblk1[53].mac_i  |conv_mac_47   |    16|
|51    |  \genblk1[54].mac_i  |conv_mac_48   |    38|
|52    |  \genblk1[55].mac_i  |conv_mac_49   |    15|
|53    |  \genblk1[56].mac_i  |conv_mac_50   |    16|
|54    |  \genblk1[57].mac_i  |conv_mac_51   |    15|
|55    |  \genblk1[58].mac_i  |conv_mac_52   |    17|
|56    |  \genblk1[59].mac_i  |conv_mac_53   |    12|
|57    |  \genblk1[5].mac_i   |conv_mac_54   |    17|
|58    |  \genblk1[60].mac_i  |conv_mac_55   |    39|
|59    |  \genblk1[61].mac_i  |conv_mac_56   |    14|
|60    |  \genblk1[62].mac_i  |conv_mac_57   |    13|
|61    |  \genblk1[63].mac_i  |conv_mac_58   |    14|
|62    |  \genblk1[6].mac_i   |conv_mac_59   |    15|
|63    |  \genblk1[7].mac_i   |conv_mac_60   |    37|
|64    |  \genblk1[8].mac_i   |conv_mac_61   |    16|
|65    |  \genblk1[9].mac_i   |conv_mac_62   |    12|
|66    |  u_1                 |wrapper_image |   279|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 2247.883 ; gain = 850.883 ; free physical = 3378 ; free virtual = 5061
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 2247.883 ; gain = 355.656 ; free physical = 3446 ; free virtual = 5129
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 2247.891 ; gain = 850.883 ; free physical = 3453 ; free virtual = 5135
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.891 ; gain = 0.000 ; free physical = 3441 ; free virtual = 5107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
287 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 2247.891 ; gain = 858.887 ; free physical = 3579 ; free virtual = 5244
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2629.699 ; gain = 381.809 ; free physical = 3035 ; free virtual = 4726
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# #phys_opt_design -directive AggressiveExplore
# }
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.699 ; gain = 0.000 ; free physical = 3036 ; free virtual = 4726
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.902 ; gain = 0.000 ; free physical = 3010 ; free virtual = 4721
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/conv1/post_synth.dcp' has been generated.
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.410 ; gain = 0.000 ; free physical = 3021 ; free virtual = 4714
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f5f7587c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2685.410 ; gain = 0.000 ; free physical = 3021 ; free virtual = 4714
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.410 ; gain = 0.000 ; free physical = 3033 ; free virtual = 4726

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 51b27c57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2693.410 ; gain = 8.000 ; free physical = 3008 ; free virtual = 4701

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a985aba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2701.043 ; gain = 15.633 ; free physical = 2987 ; free virtual = 4683

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a985aba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2701.043 ; gain = 15.633 ; free physical = 2983 ; free virtual = 4683
Phase 1 Placer Initialization | Checksum: 13a985aba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2701.043 ; gain = 15.633 ; free physical = 2983 ; free virtual = 4683

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 106a1f2c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2701.043 ; gain = 15.633 ; free physical = 2973 ; free virtual = 4666
Phase 2 Global Placement | Checksum: 1944ddb51

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2709.047 ; gain = 23.637 ; free physical = 2940 ; free virtual = 4638

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1944ddb51

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 2709.047 ; gain = 23.637 ; free physical = 2934 ; free virtual = 4637

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12ca2994f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 2709.047 ; gain = 23.637 ; free physical = 2929 ; free virtual = 4631

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: df42b784

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 2709.047 ; gain = 23.637 ; free physical = 2923 ; free virtual = 4626

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 130d65865

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 2709.047 ; gain = 23.637 ; free physical = 2924 ; free virtual = 4627

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11891dabf

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2709.047 ; gain = 23.637 ; free physical = 2920 ; free virtual = 4622

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e6632726

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2721.152 ; gain = 35.742 ; free physical = 2906 ; free virtual = 4608

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1041d26c3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2721.152 ; gain = 35.742 ; free physical = 2900 ; free virtual = 4606

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18eef840b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2721.152 ; gain = 35.742 ; free physical = 2902 ; free virtual = 4606

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 164e42b36

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2721.152 ; gain = 35.742 ; free physical = 2900 ; free virtual = 4605
Phase 3 Detail Placement | Checksum: 164e42b36

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2721.152 ; gain = 35.742 ; free physical = 2899 ; free virtual = 4604

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a91bb977

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a91bb977

Time (s): cpu = 00:01:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2765.156 ; gain = 79.746 ; free physical = 2905 ; free virtual = 4609
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.423. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 108f62b2b

Time (s): cpu = 00:02:52 ; elapsed = 00:02:20 . Memory (MB): peak = 2765.156 ; gain = 79.746 ; free physical = 2904 ; free virtual = 4622
Phase 4.1 Post Commit Optimization | Checksum: 108f62b2b

Time (s): cpu = 00:02:52 ; elapsed = 00:02:20 . Memory (MB): peak = 2765.156 ; gain = 79.746 ; free physical = 2902 ; free virtual = 4620
Post Placement Optimization Initialization | Checksum: 1146ca38d
INFO: [Place 46-33] Processed net clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.462. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 196bb30c1

Time (s): cpu = 00:05:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2785.266 ; gain = 99.855 ; free physical = 2825 ; free virtual = 4538

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 196bb30c1

Time (s): cpu = 00:05:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2785.266 ; gain = 99.855 ; free physical = 2826 ; free virtual = 4538

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.266 ; gain = 0.000 ; free physical = 2826 ; free virtual = 4538
Phase 4.4 Final Placement Cleanup | Checksum: 140efaec4

Time (s): cpu = 00:05:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2785.266 ; gain = 99.855 ; free physical = 2827 ; free virtual = 4539
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 140efaec4

Time (s): cpu = 00:05:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2785.266 ; gain = 99.855 ; free physical = 2827 ; free virtual = 4539
Ending Placer Task | Checksum: c2441de8

Time (s): cpu = 00:05:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2785.266 ; gain = 99.855 ; free physical = 2898 ; free virtual = 4610
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:36 ; elapsed = 00:05:01 . Memory (MB): peak = 2785.266 ; gain = 110.402 ; free physical = 2898 ; free virtual = 4610
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bc5ef4fb ConstDB: 0 ShapeSum: 5e528ed RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "conv1_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv1_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 64a27c02

Time (s): cpu = 00:02:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3216.090 ; gain = 430.820 ; free physical = 2491 ; free virtual = 4187
Post Restoration Checksum: NetGraph: 38148891 NumContArr: 2c8df371 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 64a27c02

Time (s): cpu = 00:02:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3229.086 ; gain = 443.816 ; free physical = 2459 ; free virtual = 4159

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 64a27c02

Time (s): cpu = 00:02:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3258.336 ; gain = 473.066 ; free physical = 2427 ; free virtual = 4127

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 64a27c02

Time (s): cpu = 00:02:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3258.336 ; gain = 473.066 ; free physical = 2427 ; free virtual = 4127
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14be76fcb

Time (s): cpu = 00:02:31 ; elapsed = 00:01:32 . Memory (MB): peak = 3305.914 ; gain = 520.645 ; free physical = 2401 ; free virtual = 4098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.462 | TNS=-13.269| WHS=0.039  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 190550f88

Time (s): cpu = 00:02:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3305.914 ; gain = 520.645 ; free physical = 2379 ; free virtual = 4091

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 116543696

Time (s): cpu = 00:02:54 ; elapsed = 00:01:46 . Memory (MB): peak = 3322.148 ; gain = 536.879 ; free physical = 2332 ; free virtual = 4028

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-15.077| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d049d175

Time (s): cpu = 00:03:03 ; elapsed = 00:01:52 . Memory (MB): peak = 3322.148 ; gain = 536.879 ; free physical = 2330 ; free virtual = 4035

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.386 | TNS=-14.593| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 169f22cc6

Time (s): cpu = 00:03:03 ; elapsed = 00:01:52 . Memory (MB): peak = 3322.148 ; gain = 536.879 ; free physical = 2331 ; free virtual = 4035
Phase 4 Rip-up And Reroute | Checksum: 169f22cc6

Time (s): cpu = 00:03:03 ; elapsed = 00:01:52 . Memory (MB): peak = 3322.148 ; gain = 536.879 ; free physical = 2331 ; free virtual = 4035

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1bd93298c

Time (s): cpu = 00:03:04 ; elapsed = 00:01:52 . Memory (MB): peak = 3322.148 ; gain = 536.879 ; free physical = 2330 ; free virtual = 4035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-15.075| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 2dfaec1f9

Time (s): cpu = 00:05:50 ; elapsed = 00:02:47 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2278 ; free virtual = 3991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.972| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 1d03beb84

Time (s): cpu = 00:05:50 ; elapsed = 00:02:48 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.969| WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 1c9d6f2bf

Time (s): cpu = 00:05:50 ; elapsed = 00:02:48 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3991
Phase 5.1 TNS Cleanup | Checksum: 1c9d6f2bf

Time (s): cpu = 00:05:50 ; elapsed = 00:02:48 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3991

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c9d6f2bf

Time (s): cpu = 00:05:50 ; elapsed = 00:02:48 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3991
Phase 5 Delay and Skew Optimization | Checksum: 1c9d6f2bf

Time (s): cpu = 00:05:50 ; elapsed = 00:02:48 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3991

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fec0fea9

Time (s): cpu = 00:05:51 ; elapsed = 00:02:49 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.969| WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fec0fea9

Time (s): cpu = 00:05:52 ; elapsed = 00:02:49 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2273 ; free virtual = 3991
Phase 6 Post Hold Fix | Checksum: 1fec0fea9

Time (s): cpu = 00:05:52 ; elapsed = 00:02:49 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2273 ; free virtual = 3991

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1b353353a

Time (s): cpu = 00:05:54 ; elapsed = 00:02:50 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.969| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1b353353a

Time (s): cpu = 00:05:54 ; elapsed = 00:02:50 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3991

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.231717 %
  Global Horizontal Routing Utilization  = 0.273465 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1b353353a

Time (s): cpu = 00:05:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2269 ; free virtual = 3986

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b353353a

Time (s): cpu = 00:05:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2269 ; free virtual = 3986

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18982905a

Time (s): cpu = 00:05:56 ; elapsed = 00:02:52 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2274 ; free virtual = 3985

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3443.148 ; gain = 0.000 ; free physical = 2346 ; free virtual = 4058
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.362. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: ac3d12c3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3443.148 ; gain = 0.000 ; free physical = 2401 ; free virtual = 4123
Phase 11 Incr Placement Change | Checksum: 18982905a

Time (s): cpu = 00:06:25 ; elapsed = 00:03:19 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2401 ; free virtual = 4123

Phase 12 Build RT Design
WARNING: [Route 35-198] Port "conv1_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv1_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: fa55f913

Time (s): cpu = 00:06:56 ; elapsed = 00:03:50 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2247 ; free virtual = 3955
Post Restoration Checksum: NetGraph: 1bb9335c NumContArr: a1f68397 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: bdafb6f3

Time (s): cpu = 00:06:57 ; elapsed = 00:03:50 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2210 ; free virtual = 3926

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: bdafb6f3

Time (s): cpu = 00:06:57 ; elapsed = 00:03:51 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2175 ; free virtual = 3892

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: bdafb6f3

Time (s): cpu = 00:06:57 ; elapsed = 00:03:51 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2175 ; free virtual = 3892

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: 18cc246b3

Time (s): cpu = 00:07:03 ; elapsed = 00:03:54 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2165 ; free virtual = 3874
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.362 | TNS=-12.903| WHS=0.101  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: 18cc246b3

Time (s): cpu = 00:07:03 ; elapsed = 00:03:55 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2162 ; free virtual = 3874
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 166884a3b

Time (s): cpu = 00:07:09 ; elapsed = 00:03:57 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2164 ; free virtual = 3875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.364 | TNS=-13.015| WHS=0.039  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 121724d24

Time (s): cpu = 00:07:11 ; elapsed = 00:03:58 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2155 ; free virtual = 3868

Phase 14 Initial Routing
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: 121724d24

Time (s): cpu = 00:07:16 ; elapsed = 00:04:01 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2148 ; free virtual = 3860

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.969| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1feff3380

Time (s): cpu = 00:07:18 ; elapsed = 00:04:03 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2143 ; free virtual = 3855

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.375 | TNS=-12.957| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1e0356b7e

Time (s): cpu = 00:07:19 ; elapsed = 00:04:04 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2144 ; free virtual = 3856
Phase 15 Rip-up And Reroute | Checksum: 1e0356b7e

Time (s): cpu = 00:07:19 ; elapsed = 00:04:04 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2144 ; free virtual = 3856

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 1e0356b7e

Time (s): cpu = 00:07:20 ; elapsed = 00:04:04 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2144 ; free virtual = 3856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.969| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: a2ea6e62

Time (s): cpu = 00:08:10 ; elapsed = 00:04:23 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2105 ; free virtual = 3818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.573| WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: b2ded43a

Time (s): cpu = 00:08:10 ; elapsed = 00:04:23 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2105 ; free virtual = 3818
Phase 16.1 TNS Cleanup | Checksum: b2ded43a

Time (s): cpu = 00:08:10 ; elapsed = 00:04:23 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2105 ; free virtual = 3818

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: b2ded43a

Time (s): cpu = 00:08:10 ; elapsed = 00:04:23 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2105 ; free virtual = 3818
Phase 16 Delay and Skew Optimization | Checksum: b2ded43a

Time (s): cpu = 00:08:10 ; elapsed = 00:04:23 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2105 ; free virtual = 3818

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: e28ff6a9

Time (s): cpu = 00:08:11 ; elapsed = 00:04:24 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2106 ; free virtual = 3818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.573| WHS=0.100  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: e28ff6a9

Time (s): cpu = 00:08:11 ; elapsed = 00:04:24 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2106 ; free virtual = 3818
Phase 17 Post Hold Fix | Checksum: e28ff6a9

Time (s): cpu = 00:08:11 ; elapsed = 00:04:24 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2106 ; free virtual = 3818

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 9c2b043c

Time (s): cpu = 00:08:12 ; elapsed = 00:04:24 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2108 ; free virtual = 3821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-12.573| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 9c2b043c

Time (s): cpu = 00:08:12 ; elapsed = 00:04:24 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2109 ; free virtual = 3821

Phase 19 Reset Design
INFO: [Route 35-307] 6330 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 9e079b54 NumContArr: a1f68397 Constraints: 0 Timing: 7c8fa94e
Phase 19 Reset Design | Checksum: 1bc8dc839

Time (s): cpu = 00:08:14 ; elapsed = 00:04:25 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2146 ; free virtual = 3859

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.362 | TNS=-12.903| WHS=0.101  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 2090ad750

Time (s): cpu = 00:08:18 ; elapsed = 00:04:27 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2181 ; free virtual = 3894
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:18 ; elapsed = 00:04:27 . Memory (MB): peak = 3443.148 ; gain = 657.879 ; free physical = 2472 ; free virtual = 4185

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:23 ; elapsed = 00:04:31 . Memory (MB): peak = 3443.148 ; gain = 657.883 ; free physical = 2472 ; free virtual = 4185
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 13 20:05:35 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : conv1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 ker_pl_reg[28][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[28].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.232ns (19.187%)  route 0.977ns (80.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3440, unset)         0.508     0.508    clk
    SLICE_X72Y263        FDRE                                         r  ker_pl_reg[28][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y263        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  ker_pl_reg[28][15]/Q
                         net (fo=3, routed)           0.977     1.717    genblk1[28].mac_i/out[15]
    DSP48_X6Y97          DSP48E1                                      r  genblk1[28].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=3440, unset)         0.483     3.683    genblk1[28].mac_i/clk
    DSP48_X6Y97          DSP48E1                                      r  genblk1[28].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X6Y97          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -2.292     1.355    genblk1[28].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          1.355    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 -0.362    




exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 13 20:08:12 2020...
