// Seed: 3416581234
module module_0 ();
  id_1 :
  assert property (@(posedge -1) 1)
  else begin : LABEL_0
    id_1 <= -1 == (-1'b0);
  end
endmodule
module module_1 #(
    parameter id_7 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  input wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire _id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  final $signed(6);
  ;
  logic ['b0 : id_7] id_9;
endmodule
