$date
	Sat Nov 23 09:56:38 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_counter8b_updown $end
$var wire 8 ! p_count [7:0] $end
$var reg 1 " p_clk $end
$var reg 1 # p_dir $end
$var reg 1 $ p_reset $end
$scope module counter $end
$var wire 1 " clk $end
$var wire 1 # dir $end
$var wire 1 $ reset $end
$var reg 8 % count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
1#
0"
b0 !
$end
#50
b1 !
b1 %
0$
1"
#100
0"
#150
b10 !
b10 %
1"
#200
0"
#250
b11 !
b11 %
1"
#300
0"
#350
b100 !
b100 %
1"
#400
0"
#450
b101 !
b101 %
1"
#500
0"
#550
b110 !
b110 %
1"
#600
0"
#650
b111 !
b111 %
1"
#700
0"
#750
b1000 !
b1000 %
1"
#800
0"
0#
#850
b111 !
b111 %
1"
#900
0"
#950
b110 !
b110 %
1"
#1000
0"
#1050
b101 !
b101 %
1"
#1100
0"
#1150
b100 !
b100 %
1"
#1200
0"
1#
#1250
b101 !
b101 %
1"
#1300
0"
#1350
b110 !
b110 %
1"
#1400
0"
#1450
b111 !
b111 %
1"
#1500
0"
#1550
b1000 !
b1000 %
1"
#1600
0"
#1650
b1001 !
b1001 %
1"
#1700
0"
#1750
b1010 !
b1010 %
1"
#1800
0"
#1850
b1011 !
b1011 %
1"
#1900
0"
#1950
b1100 !
b1100 %
1"
#2000
0"
#2050
b1101 !
b1101 %
1"
#2100
0"
#2150
b1110 !
b1110 %
1"
#2200
0"
#2250
b1111 !
b1111 %
1"
#2300
0"
#2350
b10000 !
b10000 %
1"
#2400
0"
#2450
b10001 !
b10001 %
1"
#2500
0"
#2550
b10010 !
b10010 %
1"
#2600
0"
#2650
b10011 !
b10011 %
1"
#2700
0"
#2750
b10100 !
b10100 %
1"
#2800
0"
#2850
b10101 !
b10101 %
1"
#2900
0"
#2950
b10110 !
b10110 %
1"
#3000
0"
#3050
b10111 !
b10111 %
1"
#3100
0"
#3150
b11000 !
b11000 %
1"
#3200
0"
#3250
b11001 !
b11001 %
1"
#3300
0"
#3350
b11010 !
b11010 %
1"
#3400
0"
#3450
b11011 !
b11011 %
1"
#3500
0"
#3550
b11100 !
b11100 %
1"
#3600
0"
#3650
b11101 !
b11101 %
1"
#3700
0"
#3750
b11110 !
b11110 %
1"
#3800
0"
#3850
b11111 !
b11111 %
1"
#3900
0"
#3950
b100000 !
b100000 %
1"
#4000
0"
#4050
b100001 !
b100001 %
1"
