// Seed: 18759585
module module_0 ();
  tri0 id_2 = 1 && 1 && id_1;
  wire id_3;
  assign module_1.type_4 = 0;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1
);
  timeprecision 1ps;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_4;
  module_0 modCall_1 ();
  id_5 :
  assert property (@(posedge 1'b0) !id_2)
  else $display(1);
  assign id_2 = 1 == id_4;
endmodule
