      jr      $ra
      sll     $v0, $a0, 2 ; branch delay slot
