// Seed: 3978635412
module module_0 (
    id_1
);
  output wire id_1;
  logic [-1 : 1] id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  inout reg id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7[id_4] = 1;
  always if (1) id_6 = #id_8 -1;
  localparam integer id_9 = 1;
  logic [1 : ~  (  1  )] id_10;
  module_0 modCall_1 (id_5);
  parameter id_11 = 1 - 1;
endmodule
