5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (bassign1.vcd) 2 -o (bassign1.cdd) 2 -v (bassign1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 bassign1.v 1 25 1
2 1 1 5 a000a 2 100c 0 0 1 1 a
2 2 1b 5 90009 2 100c 1 0 1 18 0 1 1 1 0 0
2 3 1 5 50005 0 1410 0 0 1 1 d
2 4 36 5 5000a 3 e 2 3
2 5 1 7 90009 2 100c 0 0 1 1 c
2 6 29 7 90009 5 100a 5 0 1 18 0 1 0 0 0 0
2 7 3d 8 20006 2 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070006 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070009 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 3 7000c 1 0 0 0 1 17 0 1 0 0 1 0
1 d 4 5 60005 1 0 0 0 1 17 1 1 0 0 1 0
4 4 5 5 f 4 4 4
4 6 7 9 1 7 0 6
4 7 8 2 6 6 0 6
3 1 main.$u0 "main.$u0" 0 bassign1.v 0 11 1
2 8 1 9 80008 2 100c 0 0 1 1 c
2 9 1b 9 70007 2 100c 8 0 1 18 0 1 1 1 0 0
2 10 1 9 30003 0 1410 0 0 1 1 b
2 11 37 9 30008 2 1e 9 10
2 12 1 10 70007 2 100c 0 0 1 1 b
2 13 1 10 30003 0 1410 0 0 1 1 a
2 14 37 10 30007 2 1e 12 13
4 11 9 3 11 14 14 11
4 14 10 3 0 0 0 11
3 1 main.$u1 "main.$u1" 0 bassign1.v 0 23 1
