<stg><name>DNN_Pipeline_VITIS_LOOP_78_1</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %p

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit:0 %p_1 = load i5 %p

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit:2 %icmp_ln78 = icmp_eq  i5 %p_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit:4 %add_ln78 = add i5 %p_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit:5 %br_ln78 = br i1 %icmp_ln78, void %.split24, void %_Z11maxPooling2PA2_A2_fPA1_A1_f.exit.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split24:1 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
.split24:2 %zext_ln81 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:3 %conv2_output_addr = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="conv2_output_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split24:4 %or_ln84_6 = or i7 %tmp_s, i7 1

]]></Node>
<StgValue><ssdm name="or_ln84_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split24:5 %tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:6 %conv2_output_addr_1 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv2_output_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split24:7 %or_ln84_7 = or i7 %tmp_s, i7 2

]]></Node>
<StgValue><ssdm name="or_ln84_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split24:9 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:10 %conv2_output_addr_2 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="conv2_output_addr_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split24:11 %or_ln84_8 = or i7 %tmp_s, i7 3

]]></Node>
<StgValue><ssdm name="or_ln84_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split24:13 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:14 %conv2_output_addr_3 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="conv2_output_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>6 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
.split24:16 %max_value = load i6 %conv2_output_addr

]]></Node>
<StgValue><ssdm name="max_value"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>5 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
.split24:17 %conv2_output_load = load i6 %conv2_output_addr_1

]]></Node>
<StgValue><ssdm name="conv2_output_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
.split24:39 %conv2_output_load_1 = load i6 %conv2_output_addr_2

]]></Node>
<StgValue><ssdm name="conv2_output_load_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
.split24:59 %conv2_output_load_2 = load i6 %conv2_output_addr_3

]]></Node>
<StgValue><ssdm name="conv2_output_load_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24:81 %store_ln78 = store i5 %add_ln78, i5 %p

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>6 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
.split24:16 %max_value = load i6 %conv2_output_addr

]]></Node>
<StgValue><ssdm name="max_value"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>5 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
.split24:17 %conv2_output_load = load i6 %conv2_output_addr_1

]]></Node>
<StgValue><ssdm name="conv2_output_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
.split24:18 %bitcast_ln84 = bitcast i32 %conv2_output_load

]]></Node>
<StgValue><ssdm name="bitcast_ln84"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split24:19 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="32">
<![CDATA[
.split24:20 %trunc_ln84_2 = trunc i32 %bitcast_ln84

]]></Node>
<StgValue><ssdm name="trunc_ln84_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
.split24:21 %bitcast_ln84_1 = bitcast i32 %max_value

]]></Node>
<StgValue><ssdm name="bitcast_ln84_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split24:22 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="23" op_0_bw="32">
<![CDATA[
.split24:23 %trunc_ln84_3 = trunc i32 %bitcast_ln84_1

]]></Node>
<StgValue><ssdm name="trunc_ln84_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:24 %icmp_ln84 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split24:25 %icmp_ln84_1 = icmp_eq  i23 %trunc_ln84_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln84_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:27 %icmp_ln84_2 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln84_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split24:28 %icmp_ln84_3 = icmp_eq  i23 %trunc_ln84_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln84_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24:31 %tmp_6 = fcmp_ogt  i32 %conv2_output_load, i32 %max_value

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
.split24:39 %conv2_output_load_1 = load i6 %conv2_output_addr_2

]]></Node>
<StgValue><ssdm name="conv2_output_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
.split24:59 %conv2_output_load_2 = load i6 %conv2_output_addr_3

]]></Node>
<StgValue><ssdm name="conv2_output_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:26 %or_ln84 = or i1 %icmp_ln84_1, i1 %icmp_ln84

]]></Node>
<StgValue><ssdm name="or_ln84"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:29 %or_ln84_1 = or i1 %icmp_ln84_3, i1 %icmp_ln84_2

]]></Node>
<StgValue><ssdm name="or_ln84_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:30 %and_ln84 = and i1 %or_ln84, i1 %or_ln84_1

]]></Node>
<StgValue><ssdm name="and_ln84"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24:31 %tmp_6 = fcmp_ogt  i32 %conv2_output_load, i32 %max_value

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:32 %and_ln84_1 = and i1 %and_ln84, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln84_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="1" op_3_bw="1">
<![CDATA[
.split24:34 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i1.i1, i5 %p_1, i1 0, i1 %and_ln84_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="7">
<![CDATA[
.split24:35 %zext_ln84 = zext i7 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:37 %conv2_output_addr_4 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="conv2_output_addr_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
.split24:38 %conv2_output_load_4 = load i6 %conv2_output_addr_4

]]></Node>
<StgValue><ssdm name="conv2_output_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
.split24:38 %conv2_output_load_4 = load i6 %conv2_output_addr_4

]]></Node>
<StgValue><ssdm name="conv2_output_load_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
.split24:40 %bitcast_ln84_2 = bitcast i32 %conv2_output_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln84_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split24:41 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="32">
<![CDATA[
.split24:42 %trunc_ln84_5 = trunc i32 %bitcast_ln84_2

]]></Node>
<StgValue><ssdm name="trunc_ln84_5"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split24:43 %bitcast_ln84_3 = bitcast i32 %conv2_output_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln84_3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split24:44 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="23" op_0_bw="32">
<![CDATA[
.split24:45 %trunc_ln84_6 = trunc i32 %bitcast_ln84_3

]]></Node>
<StgValue><ssdm name="trunc_ln84_6"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:46 %icmp_ln84_4 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln84_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split24:47 %icmp_ln84_5 = icmp_eq  i23 %trunc_ln84_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln84_5"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:49 %icmp_ln84_6 = icmp_ne  i8 %tmp_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln84_6"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split24:50 %icmp_ln84_7 = icmp_eq  i23 %trunc_ln84_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln84_7"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24:53 %tmp_10 = fcmp_ogt  i32 %conv2_output_load_1, i32 %conv2_output_load_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="7">
<![CDATA[
.split24:8 %trunc_ln84 = trunc i7 %or_ln84_7

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="5">
<![CDATA[
.split24:33 %trunc_ln84_4 = trunc i5 %p_1

]]></Node>
<StgValue><ssdm name="trunc_ln84_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="1" op_3_bw="1">
<![CDATA[
.split24:36 %tmp_67_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1, i4 %trunc_ln84_4, i1 0, i1 %and_ln84_1

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:48 %or_ln84_2 = or i1 %icmp_ln84_5, i1 %icmp_ln84_4

]]></Node>
<StgValue><ssdm name="or_ln84_2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:51 %or_ln84_3 = or i1 %icmp_ln84_7, i1 %icmp_ln84_6

]]></Node>
<StgValue><ssdm name="or_ln84_3"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:52 %and_ln84_2 = and i1 %or_ln84_2, i1 %or_ln84_3

]]></Node>
<StgValue><ssdm name="and_ln84_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24:53 %tmp_10 = fcmp_ogt  i32 %conv2_output_load_1, i32 %conv2_output_load_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:54 %and_ln84_3 = and i1 %and_ln84_2, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln84_3"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split24:55 %select_ln84 = select i1 %and_ln84_3, i6 %trunc_ln84, i6 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="select_ln84"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
.split24:56 %zext_ln84_1 = zext i6 %select_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:57 %conv2_output_addr_5 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="conv2_output_addr_5"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.split24:58 %conv2_output_load_5 = load i6 %conv2_output_addr_5

]]></Node>
<StgValue><ssdm name="conv2_output_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.split24:58 %conv2_output_load_5 = load i6 %conv2_output_addr_5

]]></Node>
<StgValue><ssdm name="conv2_output_load_5"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
.split24:60 %bitcast_ln84_4 = bitcast i32 %conv2_output_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln84_4"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split24:61 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="32">
<![CDATA[
.split24:62 %trunc_ln84_7 = trunc i32 %bitcast_ln84_4

]]></Node>
<StgValue><ssdm name="trunc_ln84_7"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.split24:63 %bitcast_ln84_5 = bitcast i32 %conv2_output_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln84_5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split24:64 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="23" op_0_bw="32">
<![CDATA[
.split24:65 %trunc_ln84_8 = trunc i32 %bitcast_ln84_5

]]></Node>
<StgValue><ssdm name="trunc_ln84_8"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:66 %icmp_ln84_8 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln84_8"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split24:67 %icmp_ln84_9 = icmp_eq  i23 %trunc_ln84_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln84_9"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:69 %icmp_ln84_10 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln84_10"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split24:70 %icmp_ln84_11 = icmp_eq  i23 %trunc_ln84_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln84_11"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24:73 %tmp_13 = fcmp_ogt  i32 %conv2_output_load_2, i32 %conv2_output_load_5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="7">
<![CDATA[
.split24:12 %trunc_ln84_1 = trunc i7 %or_ln84_8

]]></Node>
<StgValue><ssdm name="trunc_ln84_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:68 %or_ln84_4 = or i1 %icmp_ln84_9, i1 %icmp_ln84_8

]]></Node>
<StgValue><ssdm name="or_ln84_4"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:71 %or_ln84_5 = or i1 %icmp_ln84_11, i1 %icmp_ln84_10

]]></Node>
<StgValue><ssdm name="or_ln84_5"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:72 %and_ln84_4 = and i1 %or_ln84_4, i1 %or_ln84_5

]]></Node>
<StgValue><ssdm name="and_ln84_4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split24:73 %tmp_13 = fcmp_ogt  i32 %conv2_output_load_2, i32 %conv2_output_load_5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split24:74 %and_ln84_5 = and i1 %and_ln84_4, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln84_5"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split24:75 %select_ln84_1 = select i1 %and_ln84_5, i6 %trunc_ln84_1, i6 %select_ln84

]]></Node>
<StgValue><ssdm name="select_ln84_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
.split24:76 %zext_ln84_2 = zext i6 %select_ln84_1

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:77 %conv2_output_addr_6 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="conv2_output_addr_6"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
.split24:78 %conv2_output_load_6 = load i6 %conv2_output_addr_6

]]></Node>
<StgValue><ssdm name="conv2_output_load_6"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
_Z11maxPooling2PA2_A2_fPA1_A1_f.exit.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
.split24:0 %p_1_cast = zext i5 %p_1

]]></Node>
<StgValue><ssdm name="p_1_cast"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:15 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
.split24:78 %conv2_output_load_6 = load i6 %conv2_output_addr_6

]]></Node>
<StgValue><ssdm name="conv2_output_load_6"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:79 %pool2_output_0_0_addr = getelementptr i32 %pool2_output_0_0, i64 0, i64 %p_1_cast

]]></Node>
<StgValue><ssdm name="pool2_output_0_0_addr"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split24:80 %store_ln90 = store i32 %conv2_output_load_6, i4 %pool2_output_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.split24:82 %br_ln0 = br void %_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="135" name="conv2_output" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="conv2_output"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="pool2_output_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="pool2_output_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="138" from="StgValue_137" to="p" fromId="137" toId="11">
</dataflow>
<dataflow id="140" from="StgValue_139" to="store_ln0" fromId="139" toId="12">
</dataflow>
<dataflow id="141" from="p" to="store_ln0" fromId="11" toId="12">
</dataflow>
<dataflow id="142" from="p" to="p_1" fromId="11" toId="14">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="143" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specpipeline_ln0" fromId="145" toId="15">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specpipeline_ln0" fromId="147" toId="15">
</dataflow>
<dataflow id="149" from="StgValue_137" to="specpipeline_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="150" from="StgValue_147" to="specpipeline_ln0" fromId="147" toId="15">
</dataflow>
<dataflow id="152" from="p_str" to="specpipeline_ln0" fromId="151" toId="15">
</dataflow>
<dataflow id="153" from="p_1" to="icmp_ln78" fromId="14" toId="16">
</dataflow>
<dataflow id="155" from="StgValue_154" to="icmp_ln78" fromId="154" toId="16">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="156" toId="17">
</dataflow>
<dataflow id="159" from="StgValue_158" to="empty" fromId="158" toId="17">
</dataflow>
<dataflow id="160" from="StgValue_158" to="empty" fromId="158" toId="17">
</dataflow>
<dataflow id="161" from="StgValue_158" to="empty" fromId="158" toId="17">
</dataflow>
<dataflow id="162" from="p_1" to="add_ln78" fromId="14" toId="18">
</dataflow>
<dataflow id="164" from="StgValue_163" to="add_ln78" fromId="163" toId="18">
</dataflow>
<dataflow id="165" from="icmp_ln78" to="br_ln78" fromId="16" toId="19">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_s" fromId="166" toId="20">
</dataflow>
<dataflow id="168" from="p_1" to="tmp_s" fromId="14" toId="20">
</dataflow>
<dataflow id="170" from="StgValue_169" to="tmp_s" fromId="169" toId="20">
</dataflow>
<dataflow id="171" from="tmp_s" to="zext_ln81" fromId="20" toId="21">
</dataflow>
<dataflow id="172" from="conv2_output" to="conv2_output_addr" fromId="135" toId="22">
</dataflow>
<dataflow id="174" from="StgValue_173" to="conv2_output_addr" fromId="173" toId="22">
</dataflow>
<dataflow id="175" from="zext_ln81" to="conv2_output_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="176" from="tmp_s" to="or_ln84_6" fromId="20" toId="23">
</dataflow>
<dataflow id="178" from="StgValue_177" to="or_ln84_6" fromId="177" toId="23">
</dataflow>
<dataflow id="180" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_1" fromId="179" toId="24">
</dataflow>
<dataflow id="182" from="StgValue_181" to="tmp_1" fromId="181" toId="24">
</dataflow>
<dataflow id="183" from="or_ln84_6" to="tmp_1" fromId="23" toId="24">
</dataflow>
<dataflow id="184" from="conv2_output" to="conv2_output_addr_1" fromId="135" toId="25">
</dataflow>
<dataflow id="185" from="StgValue_173" to="conv2_output_addr_1" fromId="173" toId="25">
</dataflow>
<dataflow id="186" from="tmp_1" to="conv2_output_addr_1" fromId="24" toId="25">
</dataflow>
<dataflow id="187" from="tmp_s" to="or_ln84_7" fromId="20" toId="26">
</dataflow>
<dataflow id="189" from="StgValue_188" to="or_ln84_7" fromId="188" toId="26">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_2" fromId="179" toId="27">
</dataflow>
<dataflow id="191" from="StgValue_181" to="tmp_2" fromId="181" toId="27">
</dataflow>
<dataflow id="192" from="or_ln84_7" to="tmp_2" fromId="26" toId="27">
</dataflow>
<dataflow id="193" from="conv2_output" to="conv2_output_addr_2" fromId="135" toId="28">
</dataflow>
<dataflow id="194" from="StgValue_173" to="conv2_output_addr_2" fromId="173" toId="28">
</dataflow>
<dataflow id="195" from="tmp_2" to="conv2_output_addr_2" fromId="27" toId="28">
</dataflow>
<dataflow id="196" from="tmp_s" to="or_ln84_8" fromId="20" toId="29">
</dataflow>
<dataflow id="198" from="StgValue_197" to="or_ln84_8" fromId="197" toId="29">
</dataflow>
<dataflow id="199" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_3" fromId="179" toId="30">
</dataflow>
<dataflow id="200" from="StgValue_181" to="tmp_3" fromId="181" toId="30">
</dataflow>
<dataflow id="201" from="or_ln84_8" to="tmp_3" fromId="29" toId="30">
</dataflow>
<dataflow id="202" from="conv2_output" to="conv2_output_addr_3" fromId="135" toId="31">
</dataflow>
<dataflow id="203" from="StgValue_173" to="conv2_output_addr_3" fromId="173" toId="31">
</dataflow>
<dataflow id="204" from="tmp_3" to="conv2_output_addr_3" fromId="30" toId="31">
</dataflow>
<dataflow id="205" from="conv2_output_addr" to="max_value" fromId="22" toId="32">
</dataflow>
<dataflow id="206" from="conv2_output_addr_1" to="conv2_output_load" fromId="25" toId="33">
</dataflow>
<dataflow id="207" from="conv2_output_addr_2" to="conv2_output_load_1" fromId="28" toId="34">
</dataflow>
<dataflow id="208" from="conv2_output_addr_3" to="conv2_output_load_2" fromId="31" toId="35">
</dataflow>
<dataflow id="209" from="add_ln78" to="store_ln78" fromId="18" toId="36">
</dataflow>
<dataflow id="210" from="p" to="store_ln78" fromId="11" toId="36">
</dataflow>
<dataflow id="211" from="conv2_output_addr" to="max_value" fromId="22" toId="37">
</dataflow>
<dataflow id="212" from="conv2_output_addr_1" to="conv2_output_load" fromId="25" toId="38">
</dataflow>
<dataflow id="213" from="conv2_output_load" to="bitcast_ln84" fromId="38" toId="39">
</dataflow>
<dataflow id="215" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_4" fromId="214" toId="40">
</dataflow>
<dataflow id="216" from="bitcast_ln84" to="tmp_4" fromId="39" toId="40">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp_4" fromId="217" toId="40">
</dataflow>
<dataflow id="220" from="StgValue_219" to="tmp_4" fromId="219" toId="40">
</dataflow>
<dataflow id="221" from="bitcast_ln84" to="trunc_ln84_2" fromId="39" toId="41">
</dataflow>
<dataflow id="222" from="max_value" to="bitcast_ln84_1" fromId="37" toId="42">
</dataflow>
<dataflow id="223" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_5" fromId="214" toId="43">
</dataflow>
<dataflow id="224" from="bitcast_ln84_1" to="tmp_5" fromId="42" toId="43">
</dataflow>
<dataflow id="225" from="StgValue_217" to="tmp_5" fromId="217" toId="43">
</dataflow>
<dataflow id="226" from="StgValue_219" to="tmp_5" fromId="219" toId="43">
</dataflow>
<dataflow id="227" from="bitcast_ln84_1" to="trunc_ln84_3" fromId="42" toId="44">
</dataflow>
<dataflow id="228" from="tmp_4" to="icmp_ln84" fromId="40" toId="45">
</dataflow>
<dataflow id="230" from="StgValue_229" to="icmp_ln84" fromId="229" toId="45">
</dataflow>
<dataflow id="231" from="trunc_ln84_2" to="icmp_ln84_1" fromId="41" toId="46">
</dataflow>
<dataflow id="233" from="StgValue_232" to="icmp_ln84_1" fromId="232" toId="46">
</dataflow>
<dataflow id="234" from="tmp_5" to="icmp_ln84_2" fromId="43" toId="47">
</dataflow>
<dataflow id="235" from="StgValue_229" to="icmp_ln84_2" fromId="229" toId="47">
</dataflow>
<dataflow id="236" from="trunc_ln84_3" to="icmp_ln84_3" fromId="44" toId="48">
</dataflow>
<dataflow id="237" from="StgValue_232" to="icmp_ln84_3" fromId="232" toId="48">
</dataflow>
<dataflow id="238" from="conv2_output_load" to="tmp_6" fromId="38" toId="49">
</dataflow>
<dataflow id="239" from="max_value" to="tmp_6" fromId="37" toId="49">
</dataflow>
<dataflow id="240" from="conv2_output_addr_2" to="conv2_output_load_1" fromId="28" toId="50">
</dataflow>
<dataflow id="241" from="conv2_output_addr_3" to="conv2_output_load_2" fromId="31" toId="51">
</dataflow>
<dataflow id="242" from="icmp_ln84_1" to="or_ln84" fromId="46" toId="52">
</dataflow>
<dataflow id="243" from="icmp_ln84" to="or_ln84" fromId="45" toId="52">
</dataflow>
<dataflow id="244" from="icmp_ln84_3" to="or_ln84_1" fromId="48" toId="53">
</dataflow>
<dataflow id="245" from="icmp_ln84_2" to="or_ln84_1" fromId="47" toId="53">
</dataflow>
<dataflow id="246" from="or_ln84" to="and_ln84" fromId="52" toId="54">
</dataflow>
<dataflow id="247" from="or_ln84_1" to="and_ln84" fromId="53" toId="54">
</dataflow>
<dataflow id="248" from="conv2_output_load" to="tmp_6" fromId="38" toId="55">
</dataflow>
<dataflow id="249" from="max_value" to="tmp_6" fromId="37" toId="55">
</dataflow>
<dataflow id="250" from="and_ln84" to="and_ln84_1" fromId="54" toId="56">
</dataflow>
<dataflow id="251" from="tmp_6" to="and_ln84_1" fromId="55" toId="56">
</dataflow>
<dataflow id="253" from="_ssdm_op_BitConcatenate.i7.i5.i1.i1" to="tmp_7" fromId="252" toId="57">
</dataflow>
<dataflow id="254" from="p_1" to="tmp_7" fromId="14" toId="57">
</dataflow>
<dataflow id="256" from="StgValue_255" to="tmp_7" fromId="255" toId="57">
</dataflow>
<dataflow id="257" from="and_ln84_1" to="tmp_7" fromId="56" toId="57">
</dataflow>
<dataflow id="258" from="tmp_7" to="zext_ln84" fromId="57" toId="58">
</dataflow>
<dataflow id="259" from="conv2_output" to="conv2_output_addr_4" fromId="135" toId="59">
</dataflow>
<dataflow id="260" from="StgValue_173" to="conv2_output_addr_4" fromId="173" toId="59">
</dataflow>
<dataflow id="261" from="zext_ln84" to="conv2_output_addr_4" fromId="58" toId="59">
</dataflow>
<dataflow id="262" from="conv2_output_addr_4" to="conv2_output_load_4" fromId="59" toId="60">
</dataflow>
<dataflow id="263" from="conv2_output_addr_4" to="conv2_output_load_4" fromId="59" toId="61">
</dataflow>
<dataflow id="264" from="conv2_output_load_1" to="bitcast_ln84_2" fromId="50" toId="62">
</dataflow>
<dataflow id="265" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_8" fromId="214" toId="63">
</dataflow>
<dataflow id="266" from="bitcast_ln84_2" to="tmp_8" fromId="62" toId="63">
</dataflow>
<dataflow id="267" from="StgValue_217" to="tmp_8" fromId="217" toId="63">
</dataflow>
<dataflow id="268" from="StgValue_219" to="tmp_8" fromId="219" toId="63">
</dataflow>
<dataflow id="269" from="bitcast_ln84_2" to="trunc_ln84_5" fromId="62" toId="64">
</dataflow>
<dataflow id="270" from="conv2_output_load_4" to="bitcast_ln84_3" fromId="61" toId="65">
</dataflow>
<dataflow id="271" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_9" fromId="214" toId="66">
</dataflow>
<dataflow id="272" from="bitcast_ln84_3" to="tmp_9" fromId="65" toId="66">
</dataflow>
<dataflow id="273" from="StgValue_217" to="tmp_9" fromId="217" toId="66">
</dataflow>
<dataflow id="274" from="StgValue_219" to="tmp_9" fromId="219" toId="66">
</dataflow>
<dataflow id="275" from="bitcast_ln84_3" to="trunc_ln84_6" fromId="65" toId="67">
</dataflow>
<dataflow id="276" from="tmp_8" to="icmp_ln84_4" fromId="63" toId="68">
</dataflow>
<dataflow id="277" from="StgValue_229" to="icmp_ln84_4" fromId="229" toId="68">
</dataflow>
<dataflow id="278" from="trunc_ln84_5" to="icmp_ln84_5" fromId="64" toId="69">
</dataflow>
<dataflow id="279" from="StgValue_232" to="icmp_ln84_5" fromId="232" toId="69">
</dataflow>
<dataflow id="280" from="tmp_9" to="icmp_ln84_6" fromId="66" toId="70">
</dataflow>
<dataflow id="281" from="StgValue_229" to="icmp_ln84_6" fromId="229" toId="70">
</dataflow>
<dataflow id="282" from="trunc_ln84_6" to="icmp_ln84_7" fromId="67" toId="71">
</dataflow>
<dataflow id="283" from="StgValue_232" to="icmp_ln84_7" fromId="232" toId="71">
</dataflow>
<dataflow id="284" from="conv2_output_load_1" to="tmp_10" fromId="50" toId="72">
</dataflow>
<dataflow id="285" from="conv2_output_load_4" to="tmp_10" fromId="61" toId="72">
</dataflow>
<dataflow id="286" from="or_ln84_7" to="trunc_ln84" fromId="26" toId="73">
</dataflow>
<dataflow id="287" from="p_1" to="trunc_ln84_4" fromId="14" toId="74">
</dataflow>
<dataflow id="289" from="_ssdm_op_BitConcatenate.i6.i4.i1.i1" to="tmp_67_cast" fromId="288" toId="75">
</dataflow>
<dataflow id="290" from="trunc_ln84_4" to="tmp_67_cast" fromId="74" toId="75">
</dataflow>
<dataflow id="291" from="StgValue_255" to="tmp_67_cast" fromId="255" toId="75">
</dataflow>
<dataflow id="292" from="and_ln84_1" to="tmp_67_cast" fromId="56" toId="75">
</dataflow>
<dataflow id="293" from="icmp_ln84_5" to="or_ln84_2" fromId="69" toId="76">
</dataflow>
<dataflow id="294" from="icmp_ln84_4" to="or_ln84_2" fromId="68" toId="76">
</dataflow>
<dataflow id="295" from="icmp_ln84_7" to="or_ln84_3" fromId="71" toId="77">
</dataflow>
<dataflow id="296" from="icmp_ln84_6" to="or_ln84_3" fromId="70" toId="77">
</dataflow>
<dataflow id="297" from="or_ln84_2" to="and_ln84_2" fromId="76" toId="78">
</dataflow>
<dataflow id="298" from="or_ln84_3" to="and_ln84_2" fromId="77" toId="78">
</dataflow>
<dataflow id="299" from="conv2_output_load_1" to="tmp_10" fromId="50" toId="79">
</dataflow>
<dataflow id="300" from="conv2_output_load_4" to="tmp_10" fromId="61" toId="79">
</dataflow>
<dataflow id="301" from="and_ln84_2" to="and_ln84_3" fromId="78" toId="80">
</dataflow>
<dataflow id="302" from="tmp_10" to="and_ln84_3" fromId="79" toId="80">
</dataflow>
<dataflow id="303" from="and_ln84_3" to="select_ln84" fromId="80" toId="81">
</dataflow>
<dataflow id="304" from="trunc_ln84" to="select_ln84" fromId="73" toId="81">
</dataflow>
<dataflow id="305" from="tmp_67_cast" to="select_ln84" fromId="75" toId="81">
</dataflow>
<dataflow id="306" from="select_ln84" to="zext_ln84_1" fromId="81" toId="82">
</dataflow>
<dataflow id="307" from="conv2_output" to="conv2_output_addr_5" fromId="135" toId="83">
</dataflow>
<dataflow id="308" from="StgValue_173" to="conv2_output_addr_5" fromId="173" toId="83">
</dataflow>
<dataflow id="309" from="zext_ln84_1" to="conv2_output_addr_5" fromId="82" toId="83">
</dataflow>
<dataflow id="310" from="conv2_output_addr_5" to="conv2_output_load_5" fromId="83" toId="84">
</dataflow>
<dataflow id="311" from="conv2_output_addr_5" to="conv2_output_load_5" fromId="83" toId="85">
</dataflow>
<dataflow id="312" from="conv2_output_load_2" to="bitcast_ln84_4" fromId="51" toId="86">
</dataflow>
<dataflow id="313" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_11" fromId="214" toId="87">
</dataflow>
<dataflow id="314" from="bitcast_ln84_4" to="tmp_11" fromId="86" toId="87">
</dataflow>
<dataflow id="315" from="StgValue_217" to="tmp_11" fromId="217" toId="87">
</dataflow>
<dataflow id="316" from="StgValue_219" to="tmp_11" fromId="219" toId="87">
</dataflow>
<dataflow id="317" from="bitcast_ln84_4" to="trunc_ln84_7" fromId="86" toId="88">
</dataflow>
<dataflow id="318" from="conv2_output_load_5" to="bitcast_ln84_5" fromId="85" toId="89">
</dataflow>
<dataflow id="319" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_12" fromId="214" toId="90">
</dataflow>
<dataflow id="320" from="bitcast_ln84_5" to="tmp_12" fromId="89" toId="90">
</dataflow>
<dataflow id="321" from="StgValue_217" to="tmp_12" fromId="217" toId="90">
</dataflow>
<dataflow id="322" from="StgValue_219" to="tmp_12" fromId="219" toId="90">
</dataflow>
<dataflow id="323" from="bitcast_ln84_5" to="trunc_ln84_8" fromId="89" toId="91">
</dataflow>
<dataflow id="324" from="tmp_11" to="icmp_ln84_8" fromId="87" toId="92">
</dataflow>
<dataflow id="325" from="StgValue_229" to="icmp_ln84_8" fromId="229" toId="92">
</dataflow>
<dataflow id="326" from="trunc_ln84_7" to="icmp_ln84_9" fromId="88" toId="93">
</dataflow>
<dataflow id="327" from="StgValue_232" to="icmp_ln84_9" fromId="232" toId="93">
</dataflow>
<dataflow id="328" from="tmp_12" to="icmp_ln84_10" fromId="90" toId="94">
</dataflow>
<dataflow id="329" from="StgValue_229" to="icmp_ln84_10" fromId="229" toId="94">
</dataflow>
<dataflow id="330" from="trunc_ln84_8" to="icmp_ln84_11" fromId="91" toId="95">
</dataflow>
<dataflow id="331" from="StgValue_232" to="icmp_ln84_11" fromId="232" toId="95">
</dataflow>
<dataflow id="332" from="conv2_output_load_2" to="tmp_13" fromId="51" toId="96">
</dataflow>
<dataflow id="333" from="conv2_output_load_5" to="tmp_13" fromId="85" toId="96">
</dataflow>
<dataflow id="334" from="or_ln84_8" to="trunc_ln84_1" fromId="29" toId="97">
</dataflow>
<dataflow id="335" from="icmp_ln84_9" to="or_ln84_4" fromId="93" toId="98">
</dataflow>
<dataflow id="336" from="icmp_ln84_8" to="or_ln84_4" fromId="92" toId="98">
</dataflow>
<dataflow id="337" from="icmp_ln84_11" to="or_ln84_5" fromId="95" toId="99">
</dataflow>
<dataflow id="338" from="icmp_ln84_10" to="or_ln84_5" fromId="94" toId="99">
</dataflow>
<dataflow id="339" from="or_ln84_4" to="and_ln84_4" fromId="98" toId="100">
</dataflow>
<dataflow id="340" from="or_ln84_5" to="and_ln84_4" fromId="99" toId="100">
</dataflow>
<dataflow id="341" from="conv2_output_load_2" to="tmp_13" fromId="51" toId="101">
</dataflow>
<dataflow id="342" from="conv2_output_load_5" to="tmp_13" fromId="85" toId="101">
</dataflow>
<dataflow id="343" from="and_ln84_4" to="and_ln84_5" fromId="100" toId="102">
</dataflow>
<dataflow id="344" from="tmp_13" to="and_ln84_5" fromId="101" toId="102">
</dataflow>
<dataflow id="345" from="and_ln84_5" to="select_ln84_1" fromId="102" toId="103">
</dataflow>
<dataflow id="346" from="trunc_ln84_1" to="select_ln84_1" fromId="97" toId="103">
</dataflow>
<dataflow id="347" from="select_ln84" to="select_ln84_1" fromId="81" toId="103">
</dataflow>
<dataflow id="348" from="select_ln84_1" to="zext_ln84_2" fromId="103" toId="104">
</dataflow>
<dataflow id="349" from="conv2_output" to="conv2_output_addr_6" fromId="135" toId="105">
</dataflow>
<dataflow id="350" from="StgValue_173" to="conv2_output_addr_6" fromId="173" toId="105">
</dataflow>
<dataflow id="351" from="zext_ln84_2" to="conv2_output_addr_6" fromId="104" toId="105">
</dataflow>
<dataflow id="352" from="conv2_output_addr_6" to="conv2_output_load_6" fromId="105" toId="106">
</dataflow>
<dataflow id="353" from="p_1" to="p_1_cast" fromId="14" toId="107">
</dataflow>
<dataflow id="355" from="_ssdm_op_SpecLoopName" to="specloopname_ln76" fromId="354" toId="108">
</dataflow>
<dataflow id="357" from="empty" to="specloopname_ln76" fromId="356" toId="108">
</dataflow>
<dataflow id="358" from="conv2_output_addr_6" to="conv2_output_load_6" fromId="105" toId="109">
</dataflow>
<dataflow id="359" from="pool2_output_0_0" to="pool2_output_0_0_addr" fromId="136" toId="110">
</dataflow>
<dataflow id="360" from="StgValue_173" to="pool2_output_0_0_addr" fromId="173" toId="110">
</dataflow>
<dataflow id="361" from="p_1_cast" to="pool2_output_0_0_addr" fromId="107" toId="110">
</dataflow>
<dataflow id="362" from="conv2_output_load_6" to="store_ln90" fromId="109" toId="111">
</dataflow>
<dataflow id="363" from="pool2_output_0_0_addr" to="store_ln90" fromId="110" toId="111">
</dataflow>
<dataflow id="364" from="icmp_ln78" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="365" from="icmp_ln78" to="StgValue_8" fromId="16" toId="8">
</dataflow>
</dataflows>


</stg>
