{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 14:41:36 2016 " "Info: Processing started: Sat Jan 30 14:41:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD -c LCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD -c LCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_25mhz " "Info: Assuming node \"clk_25mhz\" is an undefined clock" {  } { { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_25mhz register LCD_Display:inst\|lcd_e register LCD_Display:inst\|data_to_lcd_VALUE\[2\] 154.49 MHz 6.473 ns Internal " "Info: Clock \"clk_25mhz\" has Internal fmax of 154.49 MHz between source register \"LCD_Display:inst\|lcd_e\" and destination register \"LCD_Display:inst\|data_to_lcd_VALUE\[2\]\" (period= 6.473 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.189 ns + Longest register register " "Info: + Longest register to register delay is 6.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst\|lcd_e 1 REG LCFF_X2_Y8_N9 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y8_N9; Fanout = 28; REG Node = 'LCD_Display:inst\|lcd_e'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst|lcd_e } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.789 ns) + CELL(0.366 ns) 3.155 ns LCD_Display:inst\|Selector6~147 2 COMB LCCOMB_X21_Y14_N8 1 " "Info: 2: + IC(2.789 ns) + CELL(0.366 ns) = 3.155 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 1; COMB Node = 'LCD_Display:inst\|Selector6~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { LCD_Display:inst|lcd_e LCD_Display:inst|Selector6~147 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.206 ns) 6.081 ns LCD_Display:inst\|Selector6~149 3 COMB LCCOMB_X3_Y9_N24 1 " "Info: 3: + IC(2.720 ns) + CELL(0.206 ns) = 6.081 ns; Loc. = LCCOMB_X3_Y9_N24; Fanout = 1; COMB Node = 'LCD_Display:inst\|Selector6~149'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { LCD_Display:inst|Selector6~147 LCD_Display:inst|Selector6~149 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.189 ns LCD_Display:inst\|data_to_lcd_VALUE\[2\] 4 REG LCFF_X3_Y9_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 6.189 ns; Loc. = LCFF_X3_Y9_N25; Fanout = 2; REG Node = 'LCD_Display:inst\|data_to_lcd_VALUE\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LCD_Display:inst|Selector6~149 LCD_Display:inst|data_to_lcd_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 10.99 % ) " "Info: Total cell delay = 0.680 ns ( 10.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.509 ns ( 89.01 % ) " "Info: Total interconnect delay = 5.509 ns ( 89.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.189 ns" { LCD_Display:inst|lcd_e LCD_Display:inst|Selector6~147 LCD_Display:inst|Selector6~149 LCD_Display:inst|data_to_lcd_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.189 ns" { LCD_Display:inst|lcd_e {} LCD_Display:inst|Selector6~147 {} LCD_Display:inst|Selector6~149 {} LCD_Display:inst|data_to_lcd_VALUE[2] {} } { 0.000ns 2.789ns 2.720ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz destination 2.755 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_25mhz\" to destination register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_25mhz 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk_25mhz~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'clk_25mhz~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk_25mhz clk_25mhz~clkctrl } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 2.755 ns LCD_Display:inst\|data_to_lcd_VALUE\[2\] 3 REG LCFF_X3_Y9_N25 2 " "Info: 3: + IC(0.870 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X3_Y9_N25; Fanout = 2; REG Node = 'LCD_Display:inst\|data_to_lcd_VALUE\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 63.38 % ) " "Info: Total cell delay = 1.746 ns ( 63.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 36.62 % ) " "Info: Total interconnect delay = 1.009 ns ( 36.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|data_to_lcd_VALUE[2] {} } { 0.000ns 0.000ns 0.139ns 0.870ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz source 2.775 ns - Longest register " "Info: - Longest clock path from clock \"clk_25mhz\" to source register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_25mhz 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk_25mhz~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'clk_25mhz~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk_25mhz clk_25mhz~clkctrl } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.775 ns LCD_Display:inst\|lcd_e 3 REG LCFF_X2_Y8_N9 28 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X2_Y8_N9; Fanout = 28; REG Node = 'LCD_Display:inst\|lcd_e'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk_25mhz~clkctrl LCD_Display:inst|lcd_e } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.92 % ) " "Info: Total cell delay = 1.746 ns ( 62.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 37.08 % ) " "Info: Total interconnect delay = 1.029 ns ( 37.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|lcd_e } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|lcd_e {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|data_to_lcd_VALUE[2] {} } { 0.000ns 0.000ns 0.139ns 0.870ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|lcd_e } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|lcd_e {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.189 ns" { LCD_Display:inst|lcd_e LCD_Display:inst|Selector6~147 LCD_Display:inst|Selector6~149 LCD_Display:inst|data_to_lcd_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.189 ns" { LCD_Display:inst|lcd_e {} LCD_Display:inst|Selector6~147 {} LCD_Display:inst|Selector6~149 {} LCD_Display:inst|data_to_lcd_VALUE[2] {} } { 0.000ns 2.789ns 2.720ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|data_to_lcd_VALUE[2] {} } { 0.000ns 0.000ns 0.139ns 0.870ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|lcd_e } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|lcd_e {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25mhz lcd_d\[0\] LCD_Display:inst\|data_to_lcd_VALUE\[0\] 10.517 ns register " "Info: tco from clock \"clk_25mhz\" to destination pin \"lcd_d\[0\]\" through register \"LCD_Display:inst\|data_to_lcd_VALUE\[0\]\" is 10.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz source 2.755 ns + Longest register " "Info: + Longest clock path from clock \"clk_25mhz\" to source register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_25mhz 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk_25mhz~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'clk_25mhz~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk_25mhz clk_25mhz~clkctrl } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 2.755 ns LCD_Display:inst\|data_to_lcd_VALUE\[0\] 3 REG LCFF_X3_Y9_N5 2 " "Info: 3: + IC(0.870 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X3_Y9_N5; Fanout = 2; REG Node = 'LCD_Display:inst\|data_to_lcd_VALUE\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 63.38 % ) " "Info: Total cell delay = 1.746 ns ( 63.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 36.62 % ) " "Info: Total interconnect delay = 1.009 ns ( 36.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|data_to_lcd_VALUE[0] {} } { 0.000ns 0.000ns 0.139ns 0.870ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.458 ns + Longest register pin " "Info: + Longest register to pin delay is 7.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst\|data_to_lcd_VALUE\[0\] 1 REG LCFF_X3_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N5; Fanout = 2; REG Node = 'LCD_Display:inst\|data_to_lcd_VALUE\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst|data_to_lcd_VALUE[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.262 ns) + CELL(3.196 ns) 7.458 ns lcd_d\[0\] 2 PIN PIN_N11 0 " "Info: 2: + IC(4.262 ns) + CELL(3.196 ns) = 7.458 ns; Loc. = PIN_N11; Fanout = 0; PIN Node = 'lcd_d\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.458 ns" { LCD_Display:inst|data_to_lcd_VALUE[0] lcd_d[0] } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 224 512 688 240 "lcd_d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 42.85 % ) " "Info: Total cell delay = 3.196 ns ( 42.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.262 ns ( 57.15 % ) " "Info: Total interconnect delay = 4.262 ns ( 57.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.458 ns" { LCD_Display:inst|data_to_lcd_VALUE[0] lcd_d[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.458 ns" { LCD_Display:inst|data_to_lcd_VALUE[0] {} lcd_d[0] {} } { 0.000ns 4.262ns } { 0.000ns 3.196ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|data_to_lcd_VALUE[0] {} } { 0.000ns 0.000ns 0.139ns 0.870ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.458 ns" { LCD_Display:inst|data_to_lcd_VALUE[0] lcd_d[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.458 ns" { LCD_Display:inst|data_to_lcd_VALUE[0] {} lcd_d[0] {} } { 0.000ns 4.262ns } { 0.000ns 3.196ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 30 14:41:37 2016 " "Info: Processing ended: Sat Jan 30 14:41:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
