#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x578c4d6c85a0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x578c4d6de260 .param/l "TEST_DURATION" 0 2 4, +C4<00000000000011110100001001000000>;
v0x578c4d72daf0_0 .net *"_ivl_0", 7 0, L_0x578c4d73e8e0;  1 drivers
v0x578c4d72dbd0_0 .net *"_ivl_2", 9 0, L_0x578c4d73ea00;  1 drivers
L_0x7c7a50929060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x578c4d72dcb0_0 .net *"_ivl_5", 1 0, L_0x7c7a50929060;  1 drivers
L_0x7c7a509290a8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578c4d72dd70_0 .net *"_ivl_9", 247 0, L_0x7c7a509290a8;  1 drivers
v0x578c4d72de50_0 .var "a", 3 0;
v0x578c4d72df60_0 .var "clk50M", 0 0;
v0x578c4d72e000_0 .var "d", 3 0;
v0x578c4d72e0d0_0 .net "dout", 0 255, L_0x578c4d73eb70;  1 drivers
v0x578c4d72e190_0 .var "gate", 0 0;
v0x578c4d72e260_0 .var "key0", 0 0;
v0x578c4d72e330_0 .var "log_reg", 7 0;
v0x578c4d72e3d0 .array "lookup_table", 255 0, 7 0;
v0x578c4d72e490_0 .var "r", 3 0;
v0x578c4d72e580_0 .net "rst", 0 0, v0x578c4d72d930_0;  1 drivers
v0x578c4d72e620_0 .var "s", 3 0;
v0x578c4d72e6c0_0 .net "signal_out_2", 0 0, L_0x578c4d7084f0;  1 drivers
v0x578c4d72e7b0_0 .net "signal_out_3", 23 0, L_0x578c4d6c7790;  1 drivers
L_0x578c4d73e8e0 .array/port v0x578c4d72e3d0, L_0x578c4d73ea00;
L_0x578c4d73ea00 .concat [ 8 2 0 0], v0x578c4d72e330_0, L_0x7c7a50929060;
L_0x578c4d73eb70 .concat [ 8 248 0 0], L_0x578c4d73e8e0, L_0x7c7a509290a8;
S_0x578c4d6ffb80 .scope module, "adsr_1" "adsr" 2 57, 3 24 0, S_0x578c4d6c85a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "low_clk";
    .port_info 3 /INPUT 1 "gate";
    .port_info 4 /INPUT 4 "a";
    .port_info 5 /INPUT 4 "d";
    .port_info 6 /INPUT 4 "s";
    .port_info 7 /INPUT 4 "r";
    .port_info 8 /OUTPUT 24 "signal_out";
P_0x578c4d697490 .param/l "ACCUMULATOR_BITS" 0 3 29, +C4<00000000000000000000000000011000>;
P_0x578c4d6974d0 .param/l "ACCUMULATOR_MAX" 1 3 48, +C4<000000000111111111111111111111111>;
P_0x578c4d697510 .param/l "ACCUMULATOR_SIZE" 1 3 47, +C4<00000001000000000000000000000000>;
P_0x578c4d697550 .param/l "ATTACK" 1 3 53, C4<001>;
P_0x578c4d697590 .param/l "CTRL_WIDTH" 0 3 28, +C4<00000000000000000000000000000100>;
P_0x578c4d6975d0 .param/l "DECAY" 1 3 54, C4<010>;
P_0x578c4d697610 .param/l "MASTER_CLK_FREQ" 0 3 26, +C4<00000010111110101111000010000000>;
P_0x578c4d697650 .param/l "OFF" 1 3 52, C4<000>;
P_0x578c4d697690 .param/l "RELEASE" 1 3 56, C4<100>;
P_0x578c4d6976d0 .param/l "SAMPLE_CLK_FREQ" 0 3 25, +C4<00000000000000001011101110000000>;
P_0x578c4d697710 .param/l "SUSTAIN" 1 3 55, C4<011>;
P_0x578c4d697750 .param/l "WIDTH" 0 3 27, +C4<00000000000000000000000000001000>;
L_0x578c4d6c7790 .functor BUFZ 24, v0x578c4d72bbb0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x578c4d72b700_0 .net *"_ivl_12", 3 0, L_0x578c4d73f1a0;  1 drivers
L_0x7c7a50929138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578c4d72b800_0 .net *"_ivl_14", 19 0, L_0x7c7a50929138;  1 drivers
v0x578c4d72b8e0_0 .net *"_ivl_6", 23 0, L_0x578c4d73f030;  1 drivers
L_0x7c7a509290f0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578c4d72b9a0_0 .net *"_ivl_9", 19 0, L_0x7c7a509290f0;  1 drivers
v0x578c4d72ba80_0 .net "a", 3 0, v0x578c4d72de50_0;  1 drivers
v0x578c4d72bbb0_0 .var "accumulator", 23 0;
v0x578c4d72bc90_0 .var "attack_step", 23 0;
v0x578c4d72bd70_0 .net "clk", 0 0, v0x578c4d72df60_0;  1 drivers
v0x578c4d72be30_0 .net "d", 3 0, v0x578c4d72e000_0;  1 drivers
v0x578c4d72bf10_0 .var "decay_step", 23 0;
v0x578c4d72bff0_0 .net "gate", 0 0, v0x578c4d72e190_0;  1 drivers
v0x578c4d72c0b0_0 .net "low_clk", 0 0, L_0x578c4d7084f0;  alias, 1 drivers
v0x578c4d72c170_0 .net "next_acc_dec", 23 0, L_0x578c4d73ef30;  1 drivers
v0x578c4d72c250_0 .net "next_acc_inc", 23 0, L_0x578c4d73ee10;  1 drivers
v0x578c4d72c330_0 .net "overflow_max", 0 0, L_0x578c4d73f450;  1 drivers
v0x578c4d72c3f0_0 .net "overflow_min", 0 0, L_0x578c4d73f530;  1 drivers
v0x578c4d72c4b0_0 .net "r", 3 0, v0x578c4d72e490_0;  1 drivers
v0x578c4d72c590_0 .var "release_inc", 23 0;
v0x578c4d72c670_0 .net "rst", 0 0, v0x578c4d72d930_0;  alias, 1 drivers
v0x578c4d72c730_0 .net "s", 3 0, v0x578c4d72e620_0;  1 drivers
v0x578c4d72c810_0 .net "signal_out", 23 0, L_0x578c4d6c7790;  alias, 1 drivers
v0x578c4d72c8f0_0 .var "state", 2 0;
v0x578c4d72c9d0_0 .net "sustain_volume", 23 0, L_0x578c4d73f310;  1 drivers
v0x578c4d72cab0_0 .net "upderflow_sust", 0 0, L_0x578c4d73f620;  1 drivers
E_0x578c4d6f1350 .event posedge, v0x578c4d72bd70_0;
E_0x578c4d6f20b0 .event anyedge, v0x578c4d72c4b0_0;
E_0x578c4d6e2260 .event anyedge, v0x578c4d72be30_0;
E_0x578c4d6e8290 .event anyedge, v0x578c4d72ba80_0;
L_0x578c4d73ee10 .arith/sum 24, v0x578c4d72bbb0_0, v0x578c4d72bc90_0;
L_0x578c4d73ef30 .arith/sub 24, v0x578c4d72bbb0_0, v0x578c4d72bf10_0;
L_0x578c4d73f030 .concat [ 4 20 0 0], v0x578c4d72e620_0, L_0x7c7a509290f0;
L_0x578c4d73f1a0 .part L_0x578c4d73f030, 0, 4;
L_0x578c4d73f310 .concat [ 20 4 0 0], L_0x7c7a50929138, L_0x578c4d73f1a0;
L_0x578c4d73f450 .cmp/gt 24, v0x578c4d72bbb0_0, L_0x578c4d73ee10;
L_0x578c4d73f530 .cmp/gt 24, L_0x578c4d73ef30, v0x578c4d72bbb0_0;
L_0x578c4d73f620 .cmp/gt 24, L_0x578c4d73f310, v0x578c4d72bbb0_0;
S_0x578c4d6ffd60 .scope function.vec4.s24, "attack_table" "attack_table" 3 68, 3 68 0, S_0x578c4d6ffb80;
 .timescale -9 -12;
; Variable attack_table is vec4 return value of scope S_0x578c4d6ffd60
v0x578c4d6c7930_0 .var "param", 3 0;
TD_testbench.adsr_1.attack_table ;
    %load/vec4 v0x578c4d6c7930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 65535, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 174762, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 43690, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 21845, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 14563, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 9198, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 6241, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 5140, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 4369, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 3495, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 1398, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 699, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 436, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 349, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 116, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 69, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 43, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to attack_table (store_vec4_to_lval)
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %end;
S_0x578c4d72b3e0 .scope function.vec4.s24, "decay_release_table" "decay_release_table" 3 93, 3 93 0, S_0x578c4d6ffb80;
 .timescale -9 -12;
; Variable decay_release_table is vec4 return value of scope S_0x578c4d72b3e0
v0x578c4d72b620_0 .var "param", 3 0;
TD_testbench.adsr_1.decay_release_table ;
    %load/vec4 v0x578c4d72b620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %pushi/vec4 65535, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.18 ;
    %pushi/vec4 58254, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.19 ;
    %pushi/vec4 14563, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.20 ;
    %pushi/vec4 7281, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.21 ;
    %pushi/vec4 4854, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.22 ;
    %pushi/vec4 3066, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.23 ;
    %pushi/vec4 2080, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.24 ;
    %pushi/vec4 1713, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.25 ;
    %pushi/vec4 1456, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.26 ;
    %pushi/vec4 1165, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.27 ;
    %pushi/vec4 466, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.28 ;
    %pushi/vec4 233, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.29 ;
    %pushi/vec4 145, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.30 ;
    %pushi/vec4 116, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.31 ;
    %pushi/vec4 38, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.32 ;
    %pushi/vec4 23, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.33 ;
    %pushi/vec4 14, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to decay_release_table (store_vec4_to_lval)
    %jmp T_1.35;
T_1.35 ;
    %pop/vec4 1;
    %end;
S_0x578c4d72cc90 .scope module, "frqdivmod_48000" "frqdivmod" 2 18, 4 1 0, S_0x578c4d6c85a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal_out";
P_0x578c4d707860 .param/l "DIV" 0 4 2, +C4<00000000000000000000010000010010>;
P_0x578c4d7078a0 .param/l "WITH" 0 4 4, +C4<00000000000000000000000000001011>;
L_0x578c4d7084f0 .functor BUFZ 1, v0x578c4d72d040_0, C4<0>, C4<0>, C4<0>;
v0x578c4d72cf80_0 .net "clk", 0 0, v0x578c4d72df60_0;  alias, 1 drivers
v0x578c4d72d040_0 .var "clk_n", 0 0;
L_0x7c7a50929018 .functor BUFT 1, C4<10000010010>, C4<0>, C4<0>, C4<0>;
v0x578c4d72d0e0_0 .net "div_value", 10 0, L_0x7c7a50929018;  1 drivers
v0x578c4d72d1a0_0 .var "neg_cnt", 10 0;
v0x578c4d72d280_0 .var "pos_cnt", 10 0;
v0x578c4d72d3b0_0 .net "signal_out", 0 0, L_0x578c4d7084f0;  alias, 1 drivers
E_0x578c4d70cb40 .event anyedge, v0x578c4d72d1a0_0, v0x578c4d72d280_0, v0x578c4d72bd70_0;
E_0x578c4d72cf20 .event negedge, v0x578c4d72bd70_0;
S_0x578c4d72d490 .scope module, "res_gen" "powerup_reset" 2 24, 5 1 0, S_0x578c4d6c85a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "key";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "rst";
P_0x578c4d72d670 .param/l "TICK" 0 5 2, C4<1111>;
v0x578c4d72d760_0 .net "clk", 0 0, v0x578c4d72df60_0;  alias, 1 drivers
v0x578c4d72d870_0 .net "key", 0 0, v0x578c4d72e260_0;  1 drivers
v0x578c4d72d930_0 .var "rst", 0 0;
v0x578c4d72d9d0_0 .var "tick_timer", 3 0;
    .scope S_0x578c4d72cc90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72d040_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x578c4d72d280_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x578c4d72d1a0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x578c4d72cc90;
T_3 ;
    %wait E_0x578c4d6f1350;
    %load/vec4 v0x578c4d72d280_0;
    %addi 1, 0, 11;
    %load/vec4 v0x578c4d72d0e0_0;
    %mod;
    %assign/vec4 v0x578c4d72d280_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x578c4d72cc90;
T_4 ;
    %wait E_0x578c4d72cf20;
    %load/vec4 v0x578c4d72d1a0_0;
    %addi 1, 0, 11;
    %load/vec4 v0x578c4d72d0e0_0;
    %mod;
    %assign/vec4 v0x578c4d72d1a0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x578c4d72cc90;
T_5 ;
    %wait E_0x578c4d70cb40;
    %load/vec4 v0x578c4d72d280_0;
    %pad/u 32;
    %cmpi/u 521, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x578c4d72d040_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x578c4d72d490;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72d930_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x578c4d72d9d0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x578c4d72d490;
T_7 ;
    %wait E_0x578c4d6f1350;
    %load/vec4 v0x578c4d72d870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x578c4d72d9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72d930_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x578c4d72d9d0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72d930_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x578c4d72d9d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x578c4d72d9d0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x578c4d6ffb80;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x578c4d72bbb0_0, 0, 24;
    %end;
    .thread T_8;
    .scope S_0x578c4d6ffb80;
T_9 ;
    %wait E_0x578c4d6e8290;
    %load/vec4 v0x578c4d72ba80_0;
    %store/vec4 v0x578c4d6c7930_0, 0, 4;
    %callf/vec4 TD_testbench.adsr_1.attack_table, S_0x578c4d6ffd60;
    %assign/vec4 v0x578c4d72bc90_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x578c4d6ffb80;
T_10 ;
    %wait E_0x578c4d6e2260;
    %load/vec4 v0x578c4d72be30_0;
    %store/vec4 v0x578c4d72b620_0, 0, 4;
    %callf/vec4 TD_testbench.adsr_1.decay_release_table, S_0x578c4d72b3e0;
    %assign/vec4 v0x578c4d72bf10_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x578c4d6ffb80;
T_11 ;
    %wait E_0x578c4d6f20b0;
    %load/vec4 v0x578c4d72c4b0_0;
    %store/vec4 v0x578c4d72b620_0, 0, 4;
    %callf/vec4 TD_testbench.adsr_1.decay_release_table, S_0x578c4d72b3e0;
    %assign/vec4 v0x578c4d72c590_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x578c4d6ffb80;
T_12 ;
    %wait E_0x578c4d6f1350;
    %load/vec4 v0x578c4d72c8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v0x578c4d72bff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x578c4d72c330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %load/vec4 v0x578c4d72c250_0;
    %assign/vec4 v0x578c4d72bbb0_0, 0;
T_12.9 ;
T_12.7 ;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0x578c4d72bff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x578c4d72c330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x578c4d72c250_0;
    %assign/vec4 v0x578c4d72bbb0_0, 0;
T_12.13 ;
T_12.11 ;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0x578c4d72bff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x578c4d72cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x578c4d72c170_0;
    %assign/vec4 v0x578c4d72bbb0_0, 0;
T_12.17 ;
T_12.15 ;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0x578c4d72bff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
T_12.18 ;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x578c4d72bff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.20, 4;
    %load/vec4 v0x578c4d72c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x578c4d72bbb0_0, 0;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v0x578c4d72c170_0;
    %assign/vec4 v0x578c4d72bbb0_0, 0;
T_12.23 ;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x578c4d72c8f0_0, 0;
T_12.21 ;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x578c4d6c85a0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72e260_0, 0;
    %end;
    .thread T_13;
    .scope S_0x578c4d6c85a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72df60_0, 0;
    %end;
    .thread T_14;
    .scope S_0x578c4d6c85a0;
T_15 ;
    %delay 10000, 0;
    %load/vec4 v0x578c4d72df60_0;
    %inv;
    %assign/vec4 v0x578c4d72df60_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x578c4d6c85a0;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x578c4d72e330_0, 0;
    %end;
    .thread T_16;
    .scope S_0x578c4d6c85a0;
T_17 ;
    %vpi_call 2 35 "$readmemh", "../exp.rom", v0x578c4d72e3d0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x578c4d6c85a0;
T_18 ;
    %wait E_0x578c4d6f1350;
    %load/vec4 v0x578c4d72e330_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x578c4d72e330_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x578c4d6c85a0;
T_19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %end;
    .thread T_19;
    .scope S_0x578c4d6c85a0;
T_20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %end;
    .thread T_20;
    .scope S_0x578c4d6c85a0;
T_21 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x578c4d72e620_0, 0;
    %end;
    .thread T_21;
    .scope S_0x578c4d6c85a0;
T_22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c4d72e490_0, 0;
    %end;
    .thread T_22;
    .scope S_0x578c4d6c85a0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %end;
    .thread T_23;
    .scope S_0x578c4d6c85a0;
T_24 ;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 1500000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 3000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 1200000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578c4d72e190_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %delay 5000000, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x578c4d72de50_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x578c4d72e000_0, 0;
    %end;
    .thread T_24;
    .scope S_0x578c4d6c85a0;
T_25 ;
    %vpi_call 2 108 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 109 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x578c4d6c85a0 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 112 "$display", "test completed." {0 0 0};
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../adsr.v";
    "../../common/frqdivmod.v";
    "../../common/powerup_reset.v";
