module partsel_00641(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [31:6] x4;
  wire [25:6] x5;
  wire signed [0:25] x6;
  wire signed [26:5] x7;
  wire signed [27:3] x8;
  wire signed [30:7] x9;
  wire signed [6:27] x10;
  wire [2:30] x11;
  wire signed [31:0] x12;
  wire [5:27] x13;
  wire signed [3:29] x14;
  wire [5:26] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [5:27] p0 = 978501168;
  localparam signed [29:4] p1 = 847000276;
  localparam signed [26:1] p2 = 452759460;
  localparam [5:24] p3 = 106131413;
  assign x4 = ((ctrl[0] && !ctrl[0] && ctrl[3] ? x3[18 + s2] : p1) - x2);
  assign x5 = p3[13 +: 4];
  assign x6 = (((ctrl[3] || ctrl[2] || ctrl[0] ? ((p3[2 + s0 +: 7] ^ x2) & {2{(p3[1 + s3 -: 3] + x5[12 -: 2])}}) : x1) + (!ctrl[0] || !ctrl[1] || !ctrl[3] ? p2 : x5)) & (x2[16 +: 4] - x1[8 + s1 +: 8]));
  assign x7 = ((ctrl[0] || !ctrl[3] || ctrl[2] ? {2{x3}} : ({2{p1[27 + s2 +: 2]}} | {{x6, x3}, x1[8 + s0 -: 1]})) & (x3 + p3));
  assign x8 = p1;
  assign x9 = x2;
  assign x10 = (((ctrl[2] || !ctrl[1] || !ctrl[1] ? ({(p2[20 -: 2] & p3[12 + s1 +: 1]), p3} - p0[7 + s0]) : p2[14 + s0]) & {((p3 - p2[9 + s2]) + {(p3[21] + p2[11 + s1 -: 3]), p0}), (p0[20 -: 1] + {2{x6[12 -: 2]}})}) ^ p2);
  assign x11 = ((p3 ^ (p2[10 +: 3] ^ (x9[23 -: 4] & {x4, p1}))) ^ x6);
  assign x12 = {{x3[7 + s3], p3}, x4[9 +: 2]};
  assign x13 = ((x12 | {p3[14 +: 1], x5[5 + s3]}) - {(!ctrl[1] || ctrl[3] || ctrl[3] ? x2[19 + s1 +: 6] : (p0 + x11[18 +: 2])), p0});
  assign x14 = p1;
  assign x15 = p3;
  assign y0 = p1[17 +: 4];
  assign y1 = {x0[10 +: 1], x15};
  assign y2 = x10;
  assign y3 = ((x11[12 +: 1] + x6[12 +: 2]) - p1[15]);
endmodule
