Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_mcu_pipeline_behav xil_defaultlib.otter_mcu_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_result' [Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-3823] variable 'id_ex_struct' might have multiple concurrent drivers [Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline.sv:237]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
