

================================================================
== Vitis HLS Report for 'partition'
================================================================
* Date:           Sun Dec 11 15:17:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |partition_Loop_VITIS_LOOP_71_1_proc2761_U0  |partition_Loop_VITIS_LOOP_71_1_proc2761  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +--------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|      614|      161|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        9|     -|
|Register             |        -|      -|        1|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      615|      170|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |partition_Loop_VITIS_LOOP_71_1_proc2761_U0  |partition_Loop_VITIS_LOOP_71_1_proc2761  |        0|   0|  614|  161|    0|
    +--------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                         |        0|   0|  614|  161|    0|
    +--------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_start                        |   in|    1|  ap_ctrl_hs|                partition|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|                partition|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|                partition|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|                partition|  return value|
|ap_clk                          |   in|    1|  ap_ctrl_hs|                partition|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|                partition|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|                partition|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|                partition|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|                partition|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|                partition|  return value|
|ComputeWordCnt_loc_dout         |   in|   32|     ap_fifo|       ComputeWordCnt_loc|       pointer|
|ComputeWordCnt_loc_empty_n      |   in|    1|     ap_fifo|       ComputeWordCnt_loc|       pointer|
|ComputeWordCnt_loc_read         |  out|    1|     ap_fifo|       ComputeWordCnt_loc|       pointer|
|ComputeWordCnt_loc_out_din      |  out|   32|     ap_fifo|   ComputeWordCnt_loc_out|       pointer|
|ComputeWordCnt_loc_out_full_n   |   in|    1|     ap_fifo|   ComputeWordCnt_loc_out|       pointer|
|ComputeWordCnt_loc_out_write    |  out|    1|     ap_fifo|   ComputeWordCnt_loc_out|       pointer|
|ComputeWordCnt_loc_out1_din     |  out|   32|     ap_fifo|  ComputeWordCnt_loc_out1|       pointer|
|ComputeWordCnt_loc_out1_full_n  |   in|    1|     ap_fifo|  ComputeWordCnt_loc_out1|       pointer|
|ComputeWordCnt_loc_out1_write   |  out|    1|     ap_fifo|  ComputeWordCnt_loc_out1|       pointer|
|s_data_net_out_dout             |   in|  512|     ap_fifo|           s_data_net_out|       pointer|
|s_data_net_out_empty_n          |   in|    1|     ap_fifo|           s_data_net_out|       pointer|
|s_data_net_out_read             |  out|    1|     ap_fifo|           s_data_net_out|       pointer|
|s_data_cal_din                  |  out|  512|     ap_fifo|               s_data_cal|       pointer|
|s_data_cal_full_n               |   in|    1|     ap_fifo|               s_data_cal|       pointer|
|s_data_cal_write                |  out|    1|     ap_fifo|               s_data_cal|       pointer|
|s_data_out_din                  |  out|  512|     ap_fifo|               s_data_out|       pointer|
|s_data_out_full_n               |   in|    1|     ap_fifo|               s_data_out|       pointer|
|s_data_out_write                |  out|    1|     ap_fifo|               s_data_out|       pointer|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

