verilog xil_defaultlib --include "../../../../final_002.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/sources_1/ip/clk_wiz_0" --include "../../../../final_002.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final_002.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../final_002.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_top_0_0/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_top_0_0/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../bd/design_1/ipshared/accf/sources_1/new/ReadMic.v" \
"../../../bd/design_1/ipshared/accf/sources_1/new/top.v" \
"../../../bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
