and r0, r1, r0, lsl #31 
orr r2, r0, r2 
add r0, r2, r2 
mvn r2, r0 
