{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670538769944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670538769951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 16:32:49 2022 " "Processing started: Thu Dec  8 16:32:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670538769951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670538769951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off itemprice -c itemprice " "Command: quartus_map --read_settings_files=on --write_settings_files=off itemprice -c itemprice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670538769951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670538770349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670538770349 ""}
{ "Warning" "WSGN_SEARCH_FILE" "itemprice.bdf 1 1 " "Using design file itemprice.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 itemprice " "Found entity 1: itemprice" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670538774708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670538774708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "itemprice " "Elaborating entity \"itemprice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670538774709 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W2 " "Found inconsistent dimensions for element \"W2\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 1248 1680 1697 1440 "W2\[3\]" "" } { 1256 1872 1889 1440 "W2\[2\]" "" } { 1248 2088 2105 1440 "W2\[1\]" "" } { 1264 2336 2353 1440 "W2\[0\]" "" } { 3648 2496 2536 3665 "W2\[3..0\]" "" } { 3680 896 1064 3696 "W2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538774769 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W1 " "Found inconsistent dimensions for element \"W1\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 840 2328 2345 1016 "W1\[0\]" "" } { 824 2080 2097 1016 "W1\[1\]" "" } { 832 1864 1881 1016 "W1\[2\]" "" } { 824 1672 1689 1016 "W1\[3\]" "" } { 3632 2504 2544 3649 "W1\[3..0\]" "" } { 3696 896 1064 3712 "W1" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538774769 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W0 " "Found inconsistent dimensions for element \"W0\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 288 2352 2369 464 "W0\[0\]" "" } { 272 1696 1713 464 "W0\[3\]" "" } { 280 1888 1905 464 "W0\[2\]" "" } { 272 2104 2121 464 "W0\[1\]" "" } { 3616 2512 2552 3633 "W0\[3..0\]" "" } { 3712 896 1064 3728 "W0" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538774769 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W0 " "Converted elements in bus name \"W0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[0\] W00 " "Converted element name(s) from \"W0\[0\]\" to \"W00\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 288 2352 2369 464 "W0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[3\] W03 " "Converted element name(s) from \"W0\[3\]\" to \"W03\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 272 1696 1713 464 "W0\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[2\] W02 " "Converted element name(s) from \"W0\[2\]\" to \"W02\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 280 1888 1905 464 "W0\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[1\] W01 " "Converted element name(s) from \"W0\[1\]\" to \"W01\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 272 2104 2121 464 "W0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[3..0\] W03..0 " "Converted element name(s) from \"W0\[3..0\]\" to \"W03..0\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3616 2512 2552 3633 "W0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""}  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 288 2352 2369 464 "W0\[0\]" "" } { 272 1696 1713 464 "W0\[3\]" "" } { 280 1888 1905 464 "W0\[2\]" "" } { 272 2104 2121 464 "W0\[1\]" "" } { 3616 2512 2552 3633 "W0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670538774771 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W1 " "Converted elements in bus name \"W1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[0\] W10 " "Converted element name(s) from \"W1\[0\]\" to \"W10\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 840 2328 2345 1016 "W1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[1\] W11 " "Converted element name(s) from \"W1\[1\]\" to \"W11\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 824 2080 2097 1016 "W1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[2\] W12 " "Converted element name(s) from \"W1\[2\]\" to \"W12\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 832 1864 1881 1016 "W1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[3\] W13 " "Converted element name(s) from \"W1\[3\]\" to \"W13\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 824 1672 1689 1016 "W1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[3..0\] W13..0 " "Converted element name(s) from \"W1\[3..0\]\" to \"W13..0\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3632 2504 2544 3649 "W1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774771 ""}  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 840 2328 2345 1016 "W1\[0\]" "" } { 824 2080 2097 1016 "W1\[1\]" "" } { 832 1864 1881 1016 "W1\[2\]" "" } { 824 1672 1689 1016 "W1\[3\]" "" } { 3632 2504 2544 3649 "W1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670538774771 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W2 " "Converted elements in bus name \"W2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[3\] W23 " "Converted element name(s) from \"W2\[3\]\" to \"W23\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 1248 1680 1697 1440 "W2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774773 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[2\] W22 " "Converted element name(s) from \"W2\[2\]\" to \"W22\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 1256 1872 1889 1440 "W2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774773 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[1\] W21 " "Converted element name(s) from \"W2\[1\]\" to \"W21\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 1248 2088 2105 1440 "W2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774773 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[0\] W20 " "Converted element name(s) from \"W2\[0\]\" to \"W20\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 1264 2336 2353 1440 "W2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774773 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[3..0\] W23..0 " "Converted element name(s) from \"W2\[3..0\]\" to \"W23..0\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3648 2496 2536 3665 "W2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538774773 ""}  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 1248 1680 1697 1440 "W2\[3\]" "" } { 1256 1872 1889 1440 "W2\[2\]" "" } { 1248 2088 2105 1440 "W2\[1\]" "" } { 1264 2336 2353 1440 "W2\[0\]" "" } { 3648 2496 2536 3665 "W2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670538774773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_8b.v 1 1 " "Using design file mux8_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_8b " "Found entity 1: Mux8_8b" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670538774983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670538774983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_8b Mux8_8b:inst1 " "Elaborating entity \"Mux8_8b\" for hierarchy \"Mux8_8b:inst1\"" {  } { { "itemprice.bdf" "inst1" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3552 2528 2688 3792 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538774985 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W0 mux8_8b.v(9) " "Verilog HDL Always Construct warning at mux8_8b.v(9): variable \"W0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670538775025 "|itemprice|Mux8_8b:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W1 mux8_8b.v(10) " "Verilog HDL Always Construct warning at mux8_8b.v(10): variable \"W1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670538775025 "|itemprice|Mux8_8b:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W2 mux8_8b.v(11) " "Verilog HDL Always Construct warning at mux8_8b.v(11): variable \"W2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670538775025 "|itemprice|Mux8_8b:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W3 mux8_8b.v(12) " "Verilog HDL Always Construct warning at mux8_8b.v(12): variable \"W3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670538775025 "|itemprice|Mux8_8b:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W4 mux8_8b.v(13) " "Verilog HDL Always Construct warning at mux8_8b.v(13): variable \"W4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670538775025 "|itemprice|Mux8_8b:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W5 mux8_8b.v(14) " "Verilog HDL Always Construct warning at mux8_8b.v(14): variable \"W5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670538775025 "|itemprice|Mux8_8b:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W6 mux8_8b.v(15) " "Verilog HDL Always Construct warning at mux8_8b.v(15): variable \"W6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670538775025 "|itemprice|Mux8_8b:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W7 mux8_8b.v(16) " "Verilog HDL Always Construct warning at mux8_8b.v(16): variable \"W7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/mux8_8b.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670538775027 "|itemprice|Mux8_8b:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670538775102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670538775102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:41 " "Elaborating entity \"register\" for hierarchy \"register:41\"" {  } { { "itemprice.bdf" "41" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 240 1568 1680 368 "41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775102 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT " "Pin \"OUT\" is missing source" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/register.bdf" { { 144 960 1136 160 "OUT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1670538775148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 register:41\|DFF2:inst " "Elaborating entity \"DFF2\" for hierarchy \"register:41\|DFF2:inst\"" {  } { { "register.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/itemprice/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:41\|DFF2:inst " "Elaborated megafunction instantiation \"register:41\|DFF2:inst\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX register:41\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"register:41\|BUSMUX:inst1\"" {  } { { "register.bdf" "inst1" { Schematic "U:/CPRE281/zFinalProj/itemprice/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:41\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"register:41\|BUSMUX:inst1\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:41\|BUSMUX:inst1 " "Instantiated megafunction \"register:41\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670538775322 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670538775322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux register:41\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"register:41\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775355 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "register:41\|BUSMUX:inst1\|lpm_mux:\$00000 register:41\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"register:41\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"register:41\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/zFinalProj/itemprice/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670538775479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670538775479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc register:41\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"register:41\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775480 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPRE281/zFinalProj/itemprice/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670538775644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670538775644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst113 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst113\"" {  } { { "itemprice.bdf" "inst113" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3640 1064 1192 3816 "inst113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538775644 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3576 2688 2864 3592 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670538776841 "|itemprice|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3576 2688 2864 3592 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670538776841 "|itemprice|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3576 2688 2864 3592 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670538776841 "|itemprice|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3576 2688 2864 3592 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670538776841 "|itemprice|OUT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670538776841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670538777390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670538777390 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W2 " "No output dependent on input pin \"W2\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3680 896 1064 3696 "W2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670538777664 "|itemprice|W2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W1 " "No output dependent on input pin \"W1\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3696 896 1064 3712 "W1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670538777664 "|itemprice|W1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W0 " "No output dependent on input pin \"W0\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3712 896 1064 3728 "W0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670538777664 "|itemprice|W0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 176 1024 1192 192 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670538777664 "|itemprice|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 200 1048 1216 216 "RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670538777664 "|itemprice|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2 " "No output dependent on input pin \"R2\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3576 2136 2304 3592 "R2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670538777664 "|itemprice|R2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1 " "No output dependent on input pin \"R1\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3592 2136 2304 3608 "R1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670538777664 "|itemprice|R1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0 " "No output dependent on input pin \"R0\"" {  } { { "itemprice.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemprice/itemprice.bdf" { { 3608 2136 2304 3624 "R0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670538777664 "|itemprice|R0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670538777664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670538777666 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670538777666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670538777666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670538777772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 16:32:57 2022 " "Processing ended: Thu Dec  8 16:32:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670538777772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670538777772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670538777772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670538777772 ""}
