// Seed: 794695685
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  logic   id_3;
  supply1 id_4;
  logic   id_5;
  assign id_3 = (1);
  assign id_2[1] = 1;
  assign id_4[1] = ~1;
endmodule
