

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Tue Nov 25 19:16:13 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  28.252 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     3690|     3690|  0.111 ms|  0.111 ms|  3691|  3691|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_nn_inference_Pipeline_1_fu_696       |nn_inference_Pipeline_1       |       34|       34|  1.020 us|  1.020 us|    34|    34|       no|
        |grp_nn_inference_Pipeline_2_fu_702       |nn_inference_Pipeline_2       |       18|       18|  0.540 us|  0.540 us|    18|    18|       no|
        |grp_nn_inference_Pipeline_3_fu_708       |nn_inference_Pipeline_3       |       12|       12|  0.360 us|  0.360 us|    12|    12|       no|
        |grp_hwmm_layer1_fu_714                   |hwmm_layer1                   |     3424|     3424|  0.103 ms|  0.103 ms|  3424|  3424|       no|
        |grp_nn_inference_Pipeline_loop1_fu_785   |nn_inference_Pipeline_loop1   |       35|       35|  1.050 us|  1.050 us|    35|    35|       no|
        |grp_nn_inference_Pipeline_col_fu_790     |nn_inference_Pipeline_col     |       83|       83|  2.490 us|  2.490 us|    83|    83|       no|
        |grp_nn_inference_Pipeline_loop11_fu_893  |nn_inference_Pipeline_loop11  |       18|       18|  0.540 us|  0.540 us|    18|    18|       no|
        |grp_nn_inference_Pipeline_col2_fu_898    |nn_inference_Pipeline_col2    |       45|       45|  1.350 us|  1.350 us|    45|    45|       no|
        |grp_nn_inference_Pipeline_loop13_fu_953  |nn_inference_Pipeline_loop13  |       12|       12|  0.360 us|  0.360 us|    12|    12|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       32|  165|   19824|  29680|    -|
|Memory           |        2|    -|     128|     13|    0|
|Multiplexer      |        -|    -|       -|   2413|    -|
|Register         |        -|    -|    1585|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       34|  165|   21537|  32108|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|   75|      20|     60|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_2_full_dsp_1_U372      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U373      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U374      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U375      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U376      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U377      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U378      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U379      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U380      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U381      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U382      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U383      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U384      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U385      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U386      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U387      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U388      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U389      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U390      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U391      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U392      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U393      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U394      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U395      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U396      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U397      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U398      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U399      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U400      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U401      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U402      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U403      |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|   177|   385|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U404       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U405       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U406       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U407       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U408       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U409       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U410       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U411       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U412       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U413       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U414       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U415       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U416       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U417       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U418       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U419       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U420       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U421       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U422       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U423       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U424       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U425       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U426       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U427       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U428       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U429       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U430       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U431       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U432       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U433       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U434       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U435       |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |grp_hwmm_layer1_fu_714                   |hwmm_layer1                     |       32|   5|  5042|  6064|    0|
    |grp_nn_inference_Pipeline_1_fu_696       |nn_inference_Pipeline_1         |        0|   0|     8|    51|    0|
    |grp_nn_inference_Pipeline_2_fu_702       |nn_inference_Pipeline_2         |        0|   0|     7|    50|    0|
    |grp_nn_inference_Pipeline_3_fu_708       |nn_inference_Pipeline_3         |        0|   0|     6|    49|    0|
    |grp_nn_inference_Pipeline_col_fu_790     |nn_inference_Pipeline_col       |        0|   0|  3247|   349|    0|
    |grp_nn_inference_Pipeline_col2_fu_898    |nn_inference_Pipeline_col2      |        0|   0|  1645|   172|    0|
    |grp_nn_inference_Pipeline_loop1_fu_785   |nn_inference_Pipeline_loop1     |        0|   0|    22|    92|    0|
    |grp_nn_inference_Pipeline_loop11_fu_893  |nn_inference_Pipeline_loop11    |        0|   0|    12|    91|    0|
    |grp_nn_inference_Pipeline_loop13_fu_953  |nn_inference_Pipeline_loop13    |        0|   0|    75|   202|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                    |                                |       32| 165| 19824| 29680|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |temp_output2_0_U  |temp_output2_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |temp_output3_0_U  |temp_output3_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |temp_output_0_U   |temp_output_0   |        2|   0|   0|    0|    32|   32|     1|         1024|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                |        2| 128|  13|    0|    58|   96|     3|         1856|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  181|         41|    1|         41|
    |grp_fu_1448_ce           |   14|          3|    1|          3|
    |grp_fu_1448_p0           |   14|          3|   32|         96|
    |grp_fu_1448_p1           |   14|          3|   32|         96|
    |grp_fu_1452_ce           |   14|          3|    1|          3|
    |grp_fu_1452_p0           |   14|          3|   32|         96|
    |grp_fu_1452_p1           |   14|          3|   32|         96|
    |grp_fu_1456_ce           |   14|          3|    1|          3|
    |grp_fu_1456_p0           |   14|          3|   32|         96|
    |grp_fu_1456_p1           |   14|          3|   32|         96|
    |grp_fu_1460_ce           |   14|          3|    1|          3|
    |grp_fu_1460_p0           |   14|          3|   32|         96|
    |grp_fu_1460_p1           |   14|          3|   32|         96|
    |grp_fu_1464_ce           |   14|          3|    1|          3|
    |grp_fu_1464_p0           |   14|          3|   32|         96|
    |grp_fu_1464_p1           |   14|          3|   32|         96|
    |grp_fu_1468_ce           |   14|          3|    1|          3|
    |grp_fu_1468_p0           |   14|          3|   32|         96|
    |grp_fu_1468_p1           |   14|          3|   32|         96|
    |grp_fu_1472_ce           |   14|          3|    1|          3|
    |grp_fu_1472_p0           |   14|          3|   32|         96|
    |grp_fu_1472_p1           |   14|          3|   32|         96|
    |grp_fu_1476_ce           |   14|          3|    1|          3|
    |grp_fu_1476_p0           |   14|          3|   32|         96|
    |grp_fu_1476_p1           |   14|          3|   32|         96|
    |grp_fu_1480_ce           |   14|          3|    1|          3|
    |grp_fu_1480_p0           |   14|          3|   32|         96|
    |grp_fu_1480_p1           |   14|          3|   32|         96|
    |grp_fu_1484_ce           |   14|          3|    1|          3|
    |grp_fu_1484_p0           |   14|          3|   32|         96|
    |grp_fu_1484_p1           |   14|          3|   32|         96|
    |grp_fu_1488_ce           |   14|          3|    1|          3|
    |grp_fu_1488_p0           |   14|          3|   32|         96|
    |grp_fu_1488_p1           |   14|          3|   32|         96|
    |grp_fu_1492_ce           |   14|          3|    1|          3|
    |grp_fu_1492_p0           |   14|          3|   32|         96|
    |grp_fu_1492_p1           |   14|          3|   32|         96|
    |grp_fu_1496_ce           |   14|          3|    1|          3|
    |grp_fu_1496_p0           |   14|          3|   32|         96|
    |grp_fu_1496_p1           |   14|          3|   32|         96|
    |grp_fu_1500_ce           |   14|          3|    1|          3|
    |grp_fu_1500_p0           |   14|          3|   32|         96|
    |grp_fu_1500_p1           |   14|          3|   32|         96|
    |grp_fu_1504_ce           |   14|          3|    1|          3|
    |grp_fu_1504_p0           |   14|          3|   32|         96|
    |grp_fu_1504_p1           |   14|          3|   32|         96|
    |grp_fu_1508_ce           |   14|          3|    1|          3|
    |grp_fu_1508_p0           |   14|          3|   32|         96|
    |grp_fu_1508_p1           |   14|          3|   32|         96|
    |grp_fu_1512_ce           |    9|          2|    1|          2|
    |grp_fu_1516_ce           |    9|          2|    1|          2|
    |grp_fu_1520_ce           |    9|          2|    1|          2|
    |grp_fu_1524_ce           |    9|          2|    1|          2|
    |grp_fu_1528_ce           |    9|          2|    1|          2|
    |grp_fu_1532_ce           |    9|          2|    1|          2|
    |grp_fu_1536_ce           |    9|          2|    1|          2|
    |grp_fu_1540_ce           |    9|          2|    1|          2|
    |grp_fu_1544_ce           |    9|          2|    1|          2|
    |grp_fu_1548_ce           |    9|          2|    1|          2|
    |grp_fu_1552_ce           |    9|          2|    1|          2|
    |grp_fu_1556_ce           |    9|          2|    1|          2|
    |grp_fu_1560_ce           |    9|          2|    1|          2|
    |grp_fu_1564_ce           |    9|          2|    1|          2|
    |grp_fu_1568_ce           |    9|          2|    1|          2|
    |grp_fu_1572_ce           |    9|          2|    1|          2|
    |grp_fu_1576_ce           |   14|          3|    1|          3|
    |grp_fu_1576_p0           |   14|          3|   32|         96|
    |grp_fu_1576_p1           |   14|          3|   32|         96|
    |grp_fu_1580_ce           |   14|          3|    1|          3|
    |grp_fu_1580_p0           |   14|          3|   32|         96|
    |grp_fu_1580_p1           |   14|          3|   32|         96|
    |grp_fu_1584_ce           |   14|          3|    1|          3|
    |grp_fu_1584_p0           |   14|          3|   32|         96|
    |grp_fu_1584_p1           |   14|          3|   32|         96|
    |grp_fu_1588_ce           |   14|          3|    1|          3|
    |grp_fu_1588_p0           |   14|          3|   32|         96|
    |grp_fu_1588_p1           |   14|          3|   32|         96|
    |grp_fu_1592_ce           |   14|          3|    1|          3|
    |grp_fu_1592_p0           |   14|          3|   32|         96|
    |grp_fu_1592_p1           |   14|          3|   32|         96|
    |grp_fu_1596_ce           |   14|          3|    1|          3|
    |grp_fu_1596_p0           |   14|          3|   32|         96|
    |grp_fu_1596_p1           |   14|          3|   32|         96|
    |grp_fu_1600_ce           |   14|          3|    1|          3|
    |grp_fu_1600_p0           |   14|          3|   32|         96|
    |grp_fu_1600_p1           |   14|          3|   32|         96|
    |grp_fu_1604_ce           |   14|          3|    1|          3|
    |grp_fu_1604_p0           |   14|          3|   32|         96|
    |grp_fu_1604_p1           |   14|          3|   32|         96|
    |grp_fu_1608_ce           |   14|          3|    1|          3|
    |grp_fu_1608_p0           |   14|          3|   32|         96|
    |grp_fu_1608_p1           |   14|          3|   32|         96|
    |grp_fu_1612_ce           |   14|          3|    1|          3|
    |grp_fu_1612_p0           |   14|          3|   32|         96|
    |grp_fu_1612_p1           |   14|          3|   32|         96|
    |grp_fu_1616_ce           |   14|          3|    1|          3|
    |grp_fu_1616_p0           |   14|          3|   32|         96|
    |grp_fu_1616_p1           |   14|          3|   32|         96|
    |grp_fu_1620_ce           |   14|          3|    1|          3|
    |grp_fu_1620_p0           |   14|          3|   32|         96|
    |grp_fu_1620_p1           |   14|          3|   32|         96|
    |grp_fu_1624_ce           |   14|          3|    1|          3|
    |grp_fu_1624_p0           |   14|          3|   32|         96|
    |grp_fu_1624_p1           |   14|          3|   32|         96|
    |grp_fu_1628_ce           |   14|          3|    1|          3|
    |grp_fu_1628_p0           |   14|          3|   32|         96|
    |grp_fu_1628_p1           |   14|          3|   32|         96|
    |grp_fu_1632_ce           |   14|          3|    1|          3|
    |grp_fu_1632_p0           |   14|          3|   32|         96|
    |grp_fu_1632_p1           |   14|          3|   32|         96|
    |grp_fu_1636_ce           |   14|          3|    1|          3|
    |grp_fu_1636_p0           |   14|          3|   32|         96|
    |grp_fu_1636_p1           |   14|          3|   32|         96|
    |grp_fu_1640_ce           |    9|          2|    1|          2|
    |grp_fu_1644_ce           |    9|          2|    1|          2|
    |grp_fu_1648_ce           |    9|          2|    1|          2|
    |grp_fu_1652_ce           |    9|          2|    1|          2|
    |grp_fu_1656_ce           |    9|          2|    1|          2|
    |grp_fu_1660_ce           |    9|          2|    1|          2|
    |grp_fu_1664_ce           |    9|          2|    1|          2|
    |grp_fu_1668_ce           |    9|          2|    1|          2|
    |grp_fu_1672_ce           |    9|          2|    1|          2|
    |grp_fu_1676_ce           |    9|          2|    1|          2|
    |grp_fu_1680_ce           |    9|          2|    1|          2|
    |grp_fu_1684_ce           |    9|          2|    1|          2|
    |grp_fu_1688_ce           |    9|          2|    1|          2|
    |grp_fu_1692_ce           |    9|          2|    1|          2|
    |grp_fu_1696_ce           |    9|          2|    1|          2|
    |grp_fu_1700_ce           |    9|          2|    1|          2|
    |temp_output2_0_address0  |   65|         13|    4|         52|
    |temp_output2_0_address1  |   53|         10|    4|         40|
    |temp_output2_0_ce0       |   25|          5|    1|          5|
    |temp_output2_0_ce1       |   14|          3|    1|          3|
    |temp_output2_0_d0        |   25|          5|   32|        160|
    |temp_output2_0_we0       |   25|          5|    1|          5|
    |temp_output3_0_address0  |   25|          5|    4|         20|
    |temp_output3_0_ce0       |   25|          5|    1|          5|
    |temp_output3_0_d0        |   20|          4|   32|        128|
    |temp_output3_0_we0       |   20|          4|    1|          4|
    |temp_output_0_address0   |  106|         21|    5|        105|
    |temp_output_0_address1   |   93|         19|    5|         95|
    |temp_output_0_ce0        |   25|          5|    1|          5|
    |temp_output_0_ce1        |   20|          4|    1|          4|
    |temp_output_0_d0         |   25|          5|   32|        160|
    |temp_output_0_we0        |   25|          5|    1|          5|
    |temp_output_0_we1        |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 2413|        513| 2240|       7143|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  40|   0|   40|          0|
    |grp_hwmm_layer1_fu_714_ap_start_reg                   |   1|   0|    1|          0|
    |grp_nn_inference_Pipeline_1_fu_696_ap_start_reg       |   1|   0|    1|          0|
    |grp_nn_inference_Pipeline_2_fu_702_ap_start_reg       |   1|   0|    1|          0|
    |grp_nn_inference_Pipeline_3_fu_708_ap_start_reg       |   1|   0|    1|          0|
    |grp_nn_inference_Pipeline_col2_fu_898_ap_start_reg    |   1|   0|    1|          0|
    |grp_nn_inference_Pipeline_col_fu_790_ap_start_reg     |   1|   0|    1|          0|
    |grp_nn_inference_Pipeline_loop11_fu_893_ap_start_reg  |   1|   0|    1|          0|
    |grp_nn_inference_Pipeline_loop13_fu_953_ap_start_reg  |   1|   0|    1|          0|
    |grp_nn_inference_Pipeline_loop1_fu_785_ap_start_reg   |   1|   0|    1|          0|
    |temp_output2_0_load_10_reg_1398                       |  32|   0|   32|          0|
    |temp_output2_0_load_11_reg_1403                       |  32|   0|   32|          0|
    |temp_output2_0_load_12_reg_1418                       |  32|   0|   32|          0|
    |temp_output2_0_load_13_reg_1423                       |  32|   0|   32|          0|
    |temp_output2_0_load_14_reg_1438                       |  32|   0|   32|          0|
    |temp_output2_0_load_15_reg_1443                       |  32|   0|   32|          0|
    |temp_output2_0_load_1_reg_1303                        |  32|   0|   32|          0|
    |temp_output2_0_load_2_reg_1318                        |  32|   0|   32|          0|
    |temp_output2_0_load_3_reg_1323                        |  32|   0|   32|          0|
    |temp_output2_0_load_4_reg_1338                        |  32|   0|   32|          0|
    |temp_output2_0_load_5_reg_1343                        |  32|   0|   32|          0|
    |temp_output2_0_load_6_reg_1358                        |  32|   0|   32|          0|
    |temp_output2_0_load_7_reg_1363                        |  32|   0|   32|          0|
    |temp_output2_0_load_8_reg_1378                        |  32|   0|   32|          0|
    |temp_output2_0_load_9_reg_1383                        |  32|   0|   32|          0|
    |temp_output2_0_load_reg_1298                          |  32|   0|   32|          0|
    |temp_output_0_load_10_reg_1078                        |  32|   0|   32|          0|
    |temp_output_0_load_11_reg_1083                        |  32|   0|   32|          0|
    |temp_output_0_load_12_reg_1098                        |  32|   0|   32|          0|
    |temp_output_0_load_13_reg_1103                        |  32|   0|   32|          0|
    |temp_output_0_load_14_reg_1118                        |  32|   0|   32|          0|
    |temp_output_0_load_15_reg_1123                        |  32|   0|   32|          0|
    |temp_output_0_load_16_reg_1138                        |  32|   0|   32|          0|
    |temp_output_0_load_17_reg_1143                        |  32|   0|   32|          0|
    |temp_output_0_load_18_reg_1158                        |  32|   0|   32|          0|
    |temp_output_0_load_19_reg_1163                        |  32|   0|   32|          0|
    |temp_output_0_load_1_reg_983                          |  32|   0|   32|          0|
    |temp_output_0_load_20_reg_1178                        |  32|   0|   32|          0|
    |temp_output_0_load_21_reg_1183                        |  32|   0|   32|          0|
    |temp_output_0_load_22_reg_1198                        |  32|   0|   32|          0|
    |temp_output_0_load_23_reg_1203                        |  32|   0|   32|          0|
    |temp_output_0_load_24_reg_1218                        |  32|   0|   32|          0|
    |temp_output_0_load_25_reg_1223                        |  32|   0|   32|          0|
    |temp_output_0_load_26_reg_1238                        |  32|   0|   32|          0|
    |temp_output_0_load_27_reg_1243                        |  32|   0|   32|          0|
    |temp_output_0_load_28_reg_1263                        |  32|   0|   32|          0|
    |temp_output_0_load_29_reg_1268                        |  32|   0|   32|          0|
    |temp_output_0_load_2_reg_998                          |  32|   0|   32|          0|
    |temp_output_0_load_30_reg_1283                        |  32|   0|   32|          0|
    |temp_output_0_load_31_reg_1288                        |  32|   0|   32|          0|
    |temp_output_0_load_3_reg_1003                         |  32|   0|   32|          0|
    |temp_output_0_load_4_reg_1018                         |  32|   0|   32|          0|
    |temp_output_0_load_5_reg_1023                         |  32|   0|   32|          0|
    |temp_output_0_load_6_reg_1038                         |  32|   0|   32|          0|
    |temp_output_0_load_7_reg_1043                         |  32|   0|   32|          0|
    |temp_output_0_load_8_reg_1058                         |  32|   0|   32|          0|
    |temp_output_0_load_9_reg_1063                         |  32|   0|   32|          0|
    |temp_output_0_load_reg_978                            |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |1585|   0| 1585|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_return           |  out|   32|  ap_ctrl_hs|  nn_inference|  return value|
|input_img_address0  |  out|    7|   ap_memory|     input_img|         array|
|input_img_ce0       |  out|    1|   ap_memory|     input_img|         array|
|input_img_q0        |   in|   32|   ap_memory|     input_img|         array|
+--------------------+-----+-----+------------+--------------+--------------+

