$date
	Mon May  1 00:53:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Not16_tb $end
$var wire 16 ! out [15:0] $end
$var reg 16 " in [15:0] $end
$scope module u_Not16 $end
$var wire 16 # in_i [15:0] $end
$var wire 16 $ out_o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111 $
b0 #
b0 "
b1111111111111111 !
$end
#10000
b0 !
b0 $
b1111111111111111 "
b1111111111111111 #
#20000
b101010101010101 !
b101010101010101 $
b1010101010101010 "
b1010101010101010 #
#30000
b1010101010101010 !
b1010101010101010 $
b101010101010101 "
b101010101010101 #
#40000
b1100010000001110 !
b1100010000001110 $
b11101111110001 "
b11101111110001 #
#1040000
