
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000538c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08005528  08005528  00015528  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005728  08005728  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005728  08005728  00015728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005730  08005730  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005730  08005730  00015730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005734  08005734  00015734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  2000000c  08005744  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  08005744  00020394  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120dc  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029b9  00000000  00000000  00032118  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001168  00000000  00000000  00034ad8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001020  00000000  00000000  00035c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000197f2  00000000  00000000  00036c60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fb50  00000000  00000000  00050452  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097b18  00000000  00000000  0005ffa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f7aba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c4c  00000000  00000000  000f7b38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800550c 	.word	0x0800550c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	0800550c 	.word	0x0800550c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b972 	b.w	8000e10 <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9e08      	ldr	r6, [sp, #32]
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	4688      	mov	r8, r1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d14b      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b52:	428a      	cmp	r2, r1
 8000b54:	4615      	mov	r5, r2
 8000b56:	d967      	bls.n	8000c28 <__udivmoddi4+0xe4>
 8000b58:	fab2 f282 	clz	r2, r2
 8000b5c:	b14a      	cbz	r2, 8000b72 <__udivmoddi4+0x2e>
 8000b5e:	f1c2 0720 	rsb	r7, r2, #32
 8000b62:	fa01 f302 	lsl.w	r3, r1, r2
 8000b66:	fa20 f707 	lsr.w	r7, r0, r7
 8000b6a:	4095      	lsls	r5, r2
 8000b6c:	ea47 0803 	orr.w	r8, r7, r3
 8000b70:	4094      	lsls	r4, r2
 8000b72:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b76:	0c23      	lsrs	r3, r4, #16
 8000b78:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b7c:	fa1f fc85 	uxth.w	ip, r5
 8000b80:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b88:	fb07 f10c 	mul.w	r1, r7, ip
 8000b8c:	4299      	cmp	r1, r3
 8000b8e:	d909      	bls.n	8000ba4 <__udivmoddi4+0x60>
 8000b90:	18eb      	adds	r3, r5, r3
 8000b92:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b96:	f080 811b 	bcs.w	8000dd0 <__udivmoddi4+0x28c>
 8000b9a:	4299      	cmp	r1, r3
 8000b9c:	f240 8118 	bls.w	8000dd0 <__udivmoddi4+0x28c>
 8000ba0:	3f02      	subs	r7, #2
 8000ba2:	442b      	add	r3, r5
 8000ba4:	1a5b      	subs	r3, r3, r1
 8000ba6:	b2a4      	uxth	r4, r4
 8000ba8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb8:	45a4      	cmp	ip, r4
 8000bba:	d909      	bls.n	8000bd0 <__udivmoddi4+0x8c>
 8000bbc:	192c      	adds	r4, r5, r4
 8000bbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc2:	f080 8107 	bcs.w	8000dd4 <__udivmoddi4+0x290>
 8000bc6:	45a4      	cmp	ip, r4
 8000bc8:	f240 8104 	bls.w	8000dd4 <__udivmoddi4+0x290>
 8000bcc:	3802      	subs	r0, #2
 8000bce:	442c      	add	r4, r5
 8000bd0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd4:	eba4 040c 	sub.w	r4, r4, ip
 8000bd8:	2700      	movs	r7, #0
 8000bda:	b11e      	cbz	r6, 8000be4 <__udivmoddi4+0xa0>
 8000bdc:	40d4      	lsrs	r4, r2
 8000bde:	2300      	movs	r3, #0
 8000be0:	e9c6 4300 	strd	r4, r3, [r6]
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0xbe>
 8000bee:	2e00      	cmp	r6, #0
 8000bf0:	f000 80eb 	beq.w	8000dca <__udivmoddi4+0x286>
 8000bf4:	2700      	movs	r7, #0
 8000bf6:	e9c6 0100 	strd	r0, r1, [r6]
 8000bfa:	4638      	mov	r0, r7
 8000bfc:	4639      	mov	r1, r7
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	fab3 f783 	clz	r7, r3
 8000c06:	2f00      	cmp	r7, #0
 8000c08:	d147      	bne.n	8000c9a <__udivmoddi4+0x156>
 8000c0a:	428b      	cmp	r3, r1
 8000c0c:	d302      	bcc.n	8000c14 <__udivmoddi4+0xd0>
 8000c0e:	4282      	cmp	r2, r0
 8000c10:	f200 80fa 	bhi.w	8000e08 <__udivmoddi4+0x2c4>
 8000c14:	1a84      	subs	r4, r0, r2
 8000c16:	eb61 0303 	sbc.w	r3, r1, r3
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	4698      	mov	r8, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d0e0      	beq.n	8000be4 <__udivmoddi4+0xa0>
 8000c22:	e9c6 4800 	strd	r4, r8, [r6]
 8000c26:	e7dd      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000c28:	b902      	cbnz	r2, 8000c2c <__udivmoddi4+0xe8>
 8000c2a:	deff      	udf	#255	; 0xff
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	f040 808f 	bne.w	8000d54 <__udivmoddi4+0x210>
 8000c36:	1b49      	subs	r1, r1, r5
 8000c38:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3c:	fa1f f885 	uxth.w	r8, r5
 8000c40:	2701      	movs	r7, #1
 8000c42:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c46:	0c23      	lsrs	r3, r4, #16
 8000c48:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c50:	fb08 f10c 	mul.w	r1, r8, ip
 8000c54:	4299      	cmp	r1, r3
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x124>
 8000c58:	18eb      	adds	r3, r5, r3
 8000c5a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x122>
 8000c60:	4299      	cmp	r1, r3
 8000c62:	f200 80cd 	bhi.w	8000e00 <__udivmoddi4+0x2bc>
 8000c66:	4684      	mov	ip, r0
 8000c68:	1a59      	subs	r1, r3, r1
 8000c6a:	b2a3      	uxth	r3, r4
 8000c6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c70:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c74:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c78:	fb08 f800 	mul.w	r8, r8, r0
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x14c>
 8000c80:	192c      	adds	r4, r5, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x14a>
 8000c88:	45a0      	cmp	r8, r4
 8000c8a:	f200 80b6 	bhi.w	8000dfa <__udivmoddi4+0x2b6>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	eba4 0408 	sub.w	r4, r4, r8
 8000c94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c98:	e79f      	b.n	8000bda <__udivmoddi4+0x96>
 8000c9a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c9e:	40bb      	lsls	r3, r7
 8000ca0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca8:	fa01 f407 	lsl.w	r4, r1, r7
 8000cac:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cb0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb8:	4325      	orrs	r5, r4
 8000cba:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cbe:	0c2c      	lsrs	r4, r5, #16
 8000cc0:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc4:	fa1f fa8e 	uxth.w	sl, lr
 8000cc8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ccc:	fb09 f40a 	mul.w	r4, r9, sl
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	fa02 f207 	lsl.w	r2, r2, r7
 8000cd6:	fa00 f107 	lsl.w	r1, r0, r7
 8000cda:	d90b      	bls.n	8000cf4 <__udivmoddi4+0x1b0>
 8000cdc:	eb1e 0303 	adds.w	r3, lr, r3
 8000ce0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce4:	f080 8087 	bcs.w	8000df6 <__udivmoddi4+0x2b2>
 8000ce8:	429c      	cmp	r4, r3
 8000cea:	f240 8084 	bls.w	8000df6 <__udivmoddi4+0x2b2>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	4473      	add	r3, lr
 8000cf4:	1b1b      	subs	r3, r3, r4
 8000cf6:	b2ad      	uxth	r5, r5
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000d00:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d04:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d08:	45a2      	cmp	sl, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x1da>
 8000d0c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d10:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d14:	d26b      	bcs.n	8000dee <__udivmoddi4+0x2aa>
 8000d16:	45a2      	cmp	sl, r4
 8000d18:	d969      	bls.n	8000dee <__udivmoddi4+0x2aa>
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	4474      	add	r4, lr
 8000d1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d22:	fba0 8902 	umull	r8, r9, r0, r2
 8000d26:	eba4 040a 	sub.w	r4, r4, sl
 8000d2a:	454c      	cmp	r4, r9
 8000d2c:	46c2      	mov	sl, r8
 8000d2e:	464b      	mov	r3, r9
 8000d30:	d354      	bcc.n	8000ddc <__udivmoddi4+0x298>
 8000d32:	d051      	beq.n	8000dd8 <__udivmoddi4+0x294>
 8000d34:	2e00      	cmp	r6, #0
 8000d36:	d069      	beq.n	8000e0c <__udivmoddi4+0x2c8>
 8000d38:	ebb1 050a 	subs.w	r5, r1, sl
 8000d3c:	eb64 0403 	sbc.w	r4, r4, r3
 8000d40:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d44:	40fd      	lsrs	r5, r7
 8000d46:	40fc      	lsrs	r4, r7
 8000d48:	ea4c 0505 	orr.w	r5, ip, r5
 8000d4c:	e9c6 5400 	strd	r5, r4, [r6]
 8000d50:	2700      	movs	r7, #0
 8000d52:	e747      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000d54:	f1c2 0320 	rsb	r3, r2, #32
 8000d58:	fa20 f703 	lsr.w	r7, r0, r3
 8000d5c:	4095      	lsls	r5, r2
 8000d5e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d62:	fa21 f303 	lsr.w	r3, r1, r3
 8000d66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d6a:	4338      	orrs	r0, r7
 8000d6c:	0c01      	lsrs	r1, r0, #16
 8000d6e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d72:	fa1f f885 	uxth.w	r8, r5
 8000d76:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7e:	fb07 f308 	mul.w	r3, r7, r8
 8000d82:	428b      	cmp	r3, r1
 8000d84:	fa04 f402 	lsl.w	r4, r4, r2
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x256>
 8000d8a:	1869      	adds	r1, r5, r1
 8000d8c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d90:	d22f      	bcs.n	8000df2 <__udivmoddi4+0x2ae>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d92d      	bls.n	8000df2 <__udivmoddi4+0x2ae>
 8000d96:	3f02      	subs	r7, #2
 8000d98:	4429      	add	r1, r5
 8000d9a:	1acb      	subs	r3, r1, r3
 8000d9c:	b281      	uxth	r1, r0
 8000d9e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000da2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000daa:	fb00 f308 	mul.w	r3, r0, r8
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d907      	bls.n	8000dc2 <__udivmoddi4+0x27e>
 8000db2:	1869      	adds	r1, r5, r1
 8000db4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db8:	d217      	bcs.n	8000dea <__udivmoddi4+0x2a6>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d915      	bls.n	8000dea <__udivmoddi4+0x2a6>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4429      	add	r1, r5
 8000dc2:	1ac9      	subs	r1, r1, r3
 8000dc4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc8:	e73b      	b.n	8000c42 <__udivmoddi4+0xfe>
 8000dca:	4637      	mov	r7, r6
 8000dcc:	4630      	mov	r0, r6
 8000dce:	e709      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000dd0:	4607      	mov	r7, r0
 8000dd2:	e6e7      	b.n	8000ba4 <__udivmoddi4+0x60>
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	e6fb      	b.n	8000bd0 <__udivmoddi4+0x8c>
 8000dd8:	4541      	cmp	r1, r8
 8000dda:	d2ab      	bcs.n	8000d34 <__udivmoddi4+0x1f0>
 8000ddc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000de0:	eb69 020e 	sbc.w	r2, r9, lr
 8000de4:	3801      	subs	r0, #1
 8000de6:	4613      	mov	r3, r2
 8000de8:	e7a4      	b.n	8000d34 <__udivmoddi4+0x1f0>
 8000dea:	4660      	mov	r0, ip
 8000dec:	e7e9      	b.n	8000dc2 <__udivmoddi4+0x27e>
 8000dee:	4618      	mov	r0, r3
 8000df0:	e795      	b.n	8000d1e <__udivmoddi4+0x1da>
 8000df2:	4667      	mov	r7, ip
 8000df4:	e7d1      	b.n	8000d9a <__udivmoddi4+0x256>
 8000df6:	4681      	mov	r9, r0
 8000df8:	e77c      	b.n	8000cf4 <__udivmoddi4+0x1b0>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	442c      	add	r4, r5
 8000dfe:	e747      	b.n	8000c90 <__udivmoddi4+0x14c>
 8000e00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e04:	442b      	add	r3, r5
 8000e06:	e72f      	b.n	8000c68 <__udivmoddi4+0x124>
 8000e08:	4638      	mov	r0, r7
 8000e0a:	e708      	b.n	8000c1e <__udivmoddi4+0xda>
 8000e0c:	4637      	mov	r7, r6
 8000e0e:	e6e9      	b.n	8000be4 <__udivmoddi4+0xa0>

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <delay_us>:
#include "delay.h"
#include "tim.h"
void delay_us(uint32_t us) {
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	uint16_t counter = us & 0xffff;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	81fb      	strh	r3, [r7, #14]

	HAL_TIM_Base_Start(&htim3);
 8000e20:	480a      	ldr	r0, [pc, #40]	; (8000e4c <delay_us+0x38>)
 8000e22:	f002 fa06 	bl	8003232 <HAL_TIM_Base_Start>
	__HAL_TIM_SetCounter(&htim3,counter);
 8000e26:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <delay_us+0x38>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	89fa      	ldrh	r2, [r7, #14]
 8000e2c:	625a      	str	r2, [r3, #36]	; 0x24

	while (counter > 1) {
 8000e2e:	e003      	b.n	8000e38 <delay_us+0x24>
		counter = __HAL_TIM_GetCounter(&htim3);
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <delay_us+0x38>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e36:	81fb      	strh	r3, [r7, #14]
	while (counter > 1) {
 8000e38:	89fb      	ldrh	r3, [r7, #14]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d8f8      	bhi.n	8000e30 <delay_us+0x1c>
	}

	HAL_TIM_Base_Stop(&htim3);
 8000e3e:	4803      	ldr	r0, [pc, #12]	; (8000e4c <delay_us+0x38>)
 8000e40:	f002 fa1b 	bl	800327a <HAL_TIM_Base_Stop>
}
 8000e44:	bf00      	nop
 8000e46:	3710      	adds	r7, #16
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20000350 	.word	0x20000350

08000e50 <delay_ms>:
void delay_ms(uint32_t us) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 1000; i++) {
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	e005      	b.n	8000e6a <delay_ms+0x1a>
		delay_us(us);
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff ffd8 	bl	8000e14 <delay_us>
	for (int i = 0; i < 1000; i++) {
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	3301      	adds	r3, #1
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e70:	dbf5      	blt.n	8000e5e <delay_ms+0xe>
	}
}
 8000e72:	bf00      	nop
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	; 0x28
 8000e80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	f107 0314 	add.w	r3, r7, #20
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e92:	2300      	movs	r3, #0
 8000e94:	613b      	str	r3, [r7, #16]
 8000e96:	4b41      	ldr	r3, [pc, #260]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	4a40      	ldr	r2, [pc, #256]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000e9c:	f043 0304 	orr.w	r3, r3, #4
 8000ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea2:	4b3e      	ldr	r3, [pc, #248]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	f003 0304 	and.w	r3, r3, #4
 8000eaa:	613b      	str	r3, [r7, #16]
 8000eac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	4b3a      	ldr	r3, [pc, #232]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb6:	4a39      	ldr	r2, [pc, #228]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ebe:	4b37      	ldr	r3, [pc, #220]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ec6:	60fb      	str	r3, [r7, #12]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	4a32      	ldr	r2, [pc, #200]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eda:	4b30      	ldr	r3, [pc, #192]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	60bb      	str	r3, [r7, #8]
 8000ee4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	607b      	str	r3, [r7, #4]
 8000eea:	4b2c      	ldr	r3, [pc, #176]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	4a2b      	ldr	r2, [pc, #172]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000ef0:	f043 0302 	orr.w	r3, r3, #2
 8000ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef6:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <MX_GPIO_Init+0x120>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	607b      	str	r3, [r7, #4]
 8000f00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f08:	4825      	ldr	r0, [pc, #148]	; (8000fa0 <MX_GPIO_Init+0x124>)
 8000f0a:	f001 f981 	bl	8002210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	211c      	movs	r1, #28
 8000f12:	4824      	ldr	r0, [pc, #144]	; (8000fa4 <MX_GPIO_Init+0x128>)
 8000f14:	f001 f97c 	bl	8002210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000f1e:	4822      	ldr	r0, [pc, #136]	; (8000fa8 <MX_GPIO_Init+0x12c>)
 8000f20:	f001 f976 	bl	8002210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4818      	ldr	r0, [pc, #96]	; (8000fa0 <MX_GPIO_Init+0x124>)
 8000f3e:	f000 ffe5 	bl	8001f0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f42:	2301      	movs	r3, #1
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	4813      	ldr	r0, [pc, #76]	; (8000fa4 <MX_GPIO_Init+0x128>)
 8000f56:	f000 ffd9 	bl	8001f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000f5a:	231c      	movs	r3, #28
 8000f5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	4619      	mov	r1, r3
 8000f70:	480c      	ldr	r0, [pc, #48]	; (8000fa4 <MX_GPIO_Init+0x128>)
 8000f72:	f000 ffcb 	bl	8001f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000f76:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000f7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f84:	2300      	movs	r3, #0
 8000f86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4806      	ldr	r0, [pc, #24]	; (8000fa8 <MX_GPIO_Init+0x12c>)
 8000f90:	f000 ffbc 	bl	8001f0c <HAL_GPIO_Init>

}
 8000f94:	bf00      	nop
 8000f96:	3728      	adds	r7, #40	; 0x28
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40020800 	.word	0x40020800
 8000fa4:	40020000 	.word	0x40020000
 8000fa8:	40020400 	.word	0x40020400

08000fac <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fb2:	4a13      	ldr	r2, [pc, #76]	; (8001000 <MX_I2C1_Init+0x54>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fb6:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fb8:	4a12      	ldr	r2, [pc, #72]	; (8001004 <MX_I2C1_Init+0x58>)
 8000fba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fdc:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fe8:	4804      	ldr	r0, [pc, #16]	; (8000ffc <MX_I2C1_Init+0x50>)
 8000fea:	f001 f92b 	bl	8002244 <HAL_I2C_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ff4:	f000 fad2 	bl	800159c <Error_Handler>
  }

}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	2000024c 	.word	0x2000024c
 8001000:	40005400 	.word	0x40005400
 8001004:	000186a0 	.word	0x000186a0

08001008 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	; 0x28
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a19      	ldr	r2, [pc, #100]	; (800108c <HAL_I2C_MspInit+0x84>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d12b      	bne.n	8001082 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b18      	ldr	r3, [pc, #96]	; (8001090 <HAL_I2C_MspInit+0x88>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	4a17      	ldr	r2, [pc, #92]	; (8001090 <HAL_I2C_MspInit+0x88>)
 8001034:	f043 0302 	orr.w	r3, r3, #2
 8001038:	6313      	str	r3, [r2, #48]	; 0x30
 800103a:	4b15      	ldr	r3, [pc, #84]	; (8001090 <HAL_I2C_MspInit+0x88>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0302 	and.w	r3, r3, #2
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001046:	23c0      	movs	r3, #192	; 0xc0
 8001048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800104a:	2312      	movs	r3, #18
 800104c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800104e:	2301      	movs	r3, #1
 8001050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001052:	2303      	movs	r3, #3
 8001054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001056:	2304      	movs	r3, #4
 8001058:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	4619      	mov	r1, r3
 8001060:	480c      	ldr	r0, [pc, #48]	; (8001094 <HAL_I2C_MspInit+0x8c>)
 8001062:	f000 ff53 	bl	8001f0c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <HAL_I2C_MspInit+0x88>)
 800106c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106e:	4a08      	ldr	r2, [pc, #32]	; (8001090 <HAL_I2C_MspInit+0x88>)
 8001070:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001074:	6413      	str	r3, [r2, #64]	; 0x40
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <HAL_I2C_MspInit+0x88>)
 8001078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001082:	bf00      	nop
 8001084:	3728      	adds	r7, #40	; 0x28
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40005400 	.word	0x40005400
 8001090:	40023800 	.word	0x40023800
 8001094:	40020400 	.word	0x40020400

08001098 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0320 	and.w	r3, r3, #32
 80010a8:	2b20      	cmp	r3, #32
 80010aa:	bf0c      	ite	eq
 80010ac:	2301      	moveq	r3, #1
 80010ae:	2300      	movne	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80010be:	b480      	push	{r7}
 80010c0:	b083      	sub	sp, #12
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	f043 0220 	orr.w	r2, r3, #32
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	60da      	str	r2, [r3, #12]
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <LL_USART_EnableIT_PE>:
  * @rmtoll CR1          PEIE          LL_USART_EnableIT_PE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)
{
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_PEIE);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60da      	str	r2, [r3, #12]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	b2db      	uxtb	r3, r3
}
 800110c:	4618      	mov	r0, r3
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	460b      	mov	r3, r1
 8001122:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001124:	78fa      	ldrb	r2, [r7, #3]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	605a      	str	r2, [r3, #4]
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	683a      	ldr	r2, [r7, #0]
 8001144:	619a      	str	r2, [r3, #24]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001152:	b480      	push	{r7}
 8001154:	b083      	sub	sp, #12
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	041a      	lsls	r2, r3, #16
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	619a      	str	r2, [r3, #24]
}
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001172:	b08b      	sub	sp, #44	; 0x2c
 8001174:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */

	//short read;
	uint8_t startIndex[] = "startlds$";
 8001176:	4a86      	ldr	r2, [pc, #536]	; (8001390 <main+0x220>)
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	ca07      	ldmia	r2, {r0, r1, r2}
 800117c:	c303      	stmia	r3!, {r0, r1}
 800117e:	801a      	strh	r2, [r3, #0]
	uint16_t angle = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	837b      	strh	r3, [r7, #26]
	uint8_t x = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	767b      	strb	r3, [r7, #25]
	uint8_t y = 0;
 8001188:	2300      	movs	r3, #0
 800118a:	763b      	strb	r3, [r7, #24]
	uint16_t distance1 = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	82fb      	strh	r3, [r7, #22]
	uint16_t distance2 = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	82bb      	strh	r3, [r7, #20]
	uint16_t distance3 = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	827b      	strh	r3, [r7, #18]
	uint16_t distance4 = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	823b      	strh	r3, [r7, #16]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800119c:	f000 fd3c 	bl	8001c18 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011a0:	f000 f908 	bl	80013b4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011a4:	f7ff fe6a 	bl	8000e7c <MX_GPIO_Init>
	MX_SPI1_Init();
 80011a8:	f000 fa00 	bl	80015ac <MX_SPI1_Init>
	MX_TIM3_Init();
 80011ac:	f000 fb5c 	bl	8001868 <MX_TIM3_Init>
	MX_SPI2_Init();
 80011b0:	f000 fa32 	bl	8001618 <MX_SPI2_Init>
	MX_USART1_UART_Init();
 80011b4:	f000 fca6 	bl	8001b04 <MX_USART1_UART_Init>
	MX_I2C1_Init();
 80011b8:	f7ff fef8 	bl	8000fac <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	OLED_Init();
 80011bc:	f003 f8a4 	bl	8004308 <OLED_Init>
//	HAL_UART_Transmit(&huart1, data, 9, 100);
//	HAL_UART_Receive_IT(&huart1, buf, 22);
	HAL_Delay(1000);
 80011c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011c4:	f000 fd9a 	bl	8001cfc <HAL_Delay>
	LL_USART_EnableIT_RXNE(USART1);
 80011c8:	4872      	ldr	r0, [pc, #456]	; (8001394 <main+0x224>)
 80011ca:	f7ff ff78 	bl	80010be <LL_USART_EnableIT_RXNE>
	LL_USART_EnableIT_PE(USART1);
 80011ce:	4871      	ldr	r0, [pc, #452]	; (8001394 <main+0x224>)
 80011d0:	f7ff ff85 	bl	80010de <LL_USART_EnableIT_PE>
	HAL_Delay(1000);
 80011d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011d8:	f000 fd90 	bl	8001cfc <HAL_Delay>
	for (int i = 0; i < 9; i++) {
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]
 80011e0:	e00d      	b.n	80011fe <main+0x8e>
		LL_USART_TransmitData8(USART1, startIndex[i]);
 80011e2:	1d3a      	adds	r2, r7, #4
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	4413      	add	r3, r2
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	4619      	mov	r1, r3
 80011ec:	4869      	ldr	r0, [pc, #420]	; (8001394 <main+0x224>)
 80011ee:	f7ff ff93 	bl	8001118 <LL_USART_TransmitData8>
		HAL_Delay(10);
 80011f2:	200a      	movs	r0, #10
 80011f4:	f000 fd82 	bl	8001cfc <HAL_Delay>
	for (int i = 0; i < 9; i++) {
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	3301      	adds	r3, #1
 80011fc:	61fb      	str	r3, [r7, #28]
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	2b08      	cmp	r3, #8
 8001202:	ddee      	ble.n	80011e2 <main+0x72>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		while (1) {
			LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8001204:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001208:	4863      	ldr	r0, [pc, #396]	; (8001398 <main+0x228>)
 800120a:	f7ff ff94 	bl	8001136 <LL_GPIO_SetOutputPin>
			//OLED_DrawBMP(0, 0, 64, 8, BMP0);
			angle = data[0];
 800120e:	4b63      	ldr	r3, [pc, #396]	; (800139c <main+0x22c>)
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	837b      	strh	r3, [r7, #26]
			distance1 = data[1] / 65536.0 * 32;
 8001214:	4b61      	ldr	r3, [pc, #388]	; (800139c <main+0x22c>)
 8001216:	885b      	ldrh	r3, [r3, #2]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff f92f 	bl	800047c <__aeabi_i2d>
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	4b5f      	ldr	r3, [pc, #380]	; (80013a0 <main+0x230>)
 8001224:	f7ff fabe 	bl	80007a4 <__aeabi_ddiv>
 8001228:	4603      	mov	r3, r0
 800122a:	460c      	mov	r4, r1
 800122c:	4618      	mov	r0, r3
 800122e:	4621      	mov	r1, r4
 8001230:	f04f 0200 	mov.w	r2, #0
 8001234:	4b5b      	ldr	r3, [pc, #364]	; (80013a4 <main+0x234>)
 8001236:	f7ff f98b 	bl	8000550 <__aeabi_dmul>
 800123a:	4603      	mov	r3, r0
 800123c:	460c      	mov	r4, r1
 800123e:	4618      	mov	r0, r3
 8001240:	4621      	mov	r1, r4
 8001242:	f7ff fc47 	bl	8000ad4 <__aeabi_d2uiz>
 8001246:	4603      	mov	r3, r0
 8001248:	82fb      	strh	r3, [r7, #22]
			x = 31 + cos(angle * 3.14 / 180.0) * distance1;
 800124a:	8b7b      	ldrh	r3, [r7, #26]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff f915 	bl	800047c <__aeabi_i2d>
 8001252:	a34d      	add	r3, pc, #308	; (adr r3, 8001388 <main+0x218>)
 8001254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001258:	f7ff f97a 	bl	8000550 <__aeabi_dmul>
 800125c:	4603      	mov	r3, r0
 800125e:	460c      	mov	r4, r1
 8001260:	4618      	mov	r0, r3
 8001262:	4621      	mov	r1, r4
 8001264:	f04f 0200 	mov.w	r2, #0
 8001268:	4b4f      	ldr	r3, [pc, #316]	; (80013a8 <main+0x238>)
 800126a:	f7ff fa9b 	bl	80007a4 <__aeabi_ddiv>
 800126e:	4603      	mov	r3, r0
 8001270:	460c      	mov	r4, r1
 8001272:	ec44 3b17 	vmov	d7, r3, r4
 8001276:	eeb0 0a47 	vmov.f32	s0, s14
 800127a:	eef0 0a67 	vmov.f32	s1, s15
 800127e:	f003 f8ef 	bl	8004460 <cos>
 8001282:	ec56 5b10 	vmov	r5, r6, d0
 8001286:	8afb      	ldrh	r3, [r7, #22]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff f8f7 	bl	800047c <__aeabi_i2d>
 800128e:	4603      	mov	r3, r0
 8001290:	460c      	mov	r4, r1
 8001292:	461a      	mov	r2, r3
 8001294:	4623      	mov	r3, r4
 8001296:	4628      	mov	r0, r5
 8001298:	4631      	mov	r1, r6
 800129a:	f7ff f959 	bl	8000550 <__aeabi_dmul>
 800129e:	4603      	mov	r3, r0
 80012a0:	460c      	mov	r4, r1
 80012a2:	4618      	mov	r0, r3
 80012a4:	4621      	mov	r1, r4
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	4b40      	ldr	r3, [pc, #256]	; (80013ac <main+0x23c>)
 80012ac:	f7fe ff9a 	bl	80001e4 <__adddf3>
 80012b0:	4603      	mov	r3, r0
 80012b2:	460c      	mov	r4, r1
 80012b4:	4618      	mov	r0, r3
 80012b6:	4621      	mov	r1, r4
 80012b8:	f7ff fc0c 	bl	8000ad4 <__aeabi_d2uiz>
 80012bc:	4603      	mov	r3, r0
 80012be:	767b      	strb	r3, [r7, #25]
			y = 31 + sin(angle * 3.14 / 180.0) * distance1;
 80012c0:	8b7b      	ldrh	r3, [r7, #26]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff f8da 	bl	800047c <__aeabi_i2d>
 80012c8:	a32f      	add	r3, pc, #188	; (adr r3, 8001388 <main+0x218>)
 80012ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ce:	f7ff f93f 	bl	8000550 <__aeabi_dmul>
 80012d2:	4603      	mov	r3, r0
 80012d4:	460c      	mov	r4, r1
 80012d6:	4618      	mov	r0, r3
 80012d8:	4621      	mov	r1, r4
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	4b32      	ldr	r3, [pc, #200]	; (80013a8 <main+0x238>)
 80012e0:	f7ff fa60 	bl	80007a4 <__aeabi_ddiv>
 80012e4:	4603      	mov	r3, r0
 80012e6:	460c      	mov	r4, r1
 80012e8:	ec44 3b17 	vmov	d7, r3, r4
 80012ec:	eeb0 0a47 	vmov.f32	s0, s14
 80012f0:	eef0 0a67 	vmov.f32	s1, s15
 80012f4:	f003 f8f8 	bl	80044e8 <sin>
 80012f8:	ec56 5b10 	vmov	r5, r6, d0
 80012fc:	8afb      	ldrh	r3, [r7, #22]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f8bc 	bl	800047c <__aeabi_i2d>
 8001304:	4603      	mov	r3, r0
 8001306:	460c      	mov	r4, r1
 8001308:	461a      	mov	r2, r3
 800130a:	4623      	mov	r3, r4
 800130c:	4628      	mov	r0, r5
 800130e:	4631      	mov	r1, r6
 8001310:	f7ff f91e 	bl	8000550 <__aeabi_dmul>
 8001314:	4603      	mov	r3, r0
 8001316:	460c      	mov	r4, r1
 8001318:	4618      	mov	r0, r3
 800131a:	4621      	mov	r1, r4
 800131c:	f04f 0200 	mov.w	r2, #0
 8001320:	4b22      	ldr	r3, [pc, #136]	; (80013ac <main+0x23c>)
 8001322:	f7fe ff5f 	bl	80001e4 <__adddf3>
 8001326:	4603      	mov	r3, r0
 8001328:	460c      	mov	r4, r1
 800132a:	4618      	mov	r0, r3
 800132c:	4621      	mov	r1, r4
 800132e:	f7ff fbd1 	bl	8000ad4 <__aeabi_d2uiz>
 8001332:	4603      	mov	r3, r0
 8001334:	763b      	strb	r3, [r7, #24]
			ShowData[(y / 8) * 64 + x] |= (0x80 >> (y % 8));
 8001336:	7e3b      	ldrb	r3, [r7, #24]
 8001338:	08db      	lsrs	r3, r3, #3
 800133a:	b2d8      	uxtb	r0, r3
 800133c:	4603      	mov	r3, r0
 800133e:	019a      	lsls	r2, r3, #6
 8001340:	7e7b      	ldrb	r3, [r7, #25]
 8001342:	4413      	add	r3, r2
 8001344:	4a1a      	ldr	r2, [pc, #104]	; (80013b0 <main+0x240>)
 8001346:	5cd3      	ldrb	r3, [r2, r3]
 8001348:	b25a      	sxtb	r2, r3
 800134a:	7e3b      	ldrb	r3, [r7, #24]
 800134c:	f003 0307 	and.w	r3, r3, #7
 8001350:	2180      	movs	r1, #128	; 0x80
 8001352:	fa41 f303 	asr.w	r3, r1, r3
 8001356:	b25b      	sxtb	r3, r3
 8001358:	4313      	orrs	r3, r2
 800135a:	b259      	sxtb	r1, r3
 800135c:	4603      	mov	r3, r0
 800135e:	019a      	lsls	r2, r3, #6
 8001360:	7e7b      	ldrb	r3, [r7, #25]
 8001362:	4413      	add	r3, r2
 8001364:	b2c9      	uxtb	r1, r1
 8001366:	4a12      	ldr	r2, [pc, #72]	; (80013b0 <main+0x240>)
 8001368:	54d1      	strb	r1, [r2, r3]
			OLED_DrawBMP(0, 0, 64, 8, ShowData);
 800136a:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <main+0x240>)
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	2308      	movs	r3, #8
 8001370:	2240      	movs	r2, #64	; 0x40
 8001372:	2100      	movs	r1, #0
 8001374:	2000      	movs	r0, #0
 8001376:	f002 ff80 	bl	800427a <OLED_DrawBMP>
//			OLED_ShowNum(0, 1, angle);
//			OLED_ShowNum(0, 2, distance1);
//			OLED_ShowNum(0, 3, x);
//			OLED_ShowNum(0, 4, y);
			HAL_Delay(100);
 800137a:	2064      	movs	r0, #100	; 0x64
 800137c:	f000 fcbe 	bl	8001cfc <HAL_Delay>
			LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8001380:	e740      	b.n	8001204 <main+0x94>
 8001382:	bf00      	nop
 8001384:	f3af 8000 	nop.w
 8001388:	51eb851f 	.word	0x51eb851f
 800138c:	40091eb8 	.word	0x40091eb8
 8001390:	08005528 	.word	0x08005528
 8001394:	40011000 	.word	0x40011000
 8001398:	40020800 	.word	0x40020800
 800139c:	20000240 	.word	0x20000240
 80013a0:	40f00000 	.word	0x40f00000
 80013a4:	40400000 	.word	0x40400000
 80013a8:	40668000 	.word	0x40668000
 80013ac:	403f0000 	.word	0x403f0000
 80013b0:	20000040 	.word	0x20000040

080013b4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b094      	sub	sp, #80	; 0x50
 80013b8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80013ba:	f107 0320 	add.w	r3, r7, #32
 80013be:	2230      	movs	r2, #48	; 0x30
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f003 f842 	bl	800444c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80013c8:	f107 030c 	add.w	r3, r7, #12
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80013d8:	2300      	movs	r3, #0
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	4b2a      	ldr	r3, [pc, #168]	; (8001488 <SystemClock_Config+0xd4>)
 80013de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e0:	4a29      	ldr	r2, [pc, #164]	; (8001488 <SystemClock_Config+0xd4>)
 80013e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e6:	6413      	str	r3, [r2, #64]	; 0x40
 80013e8:	4b27      	ldr	r3, [pc, #156]	; (8001488 <SystemClock_Config+0xd4>)
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f0:	60bb      	str	r3, [r7, #8]
 80013f2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80013f4:	2300      	movs	r3, #0
 80013f6:	607b      	str	r3, [r7, #4]
 80013f8:	4b24      	ldr	r3, [pc, #144]	; (800148c <SystemClock_Config+0xd8>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001400:	4a22      	ldr	r2, [pc, #136]	; (800148c <SystemClock_Config+0xd8>)
 8001402:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001406:	6013      	str	r3, [r2, #0]
 8001408:	4b20      	ldr	r3, [pc, #128]	; (800148c <SystemClock_Config+0xd8>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001410:	607b      	str	r3, [r7, #4]
 8001412:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001414:	2301      	movs	r3, #1
 8001416:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001418:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800141c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800141e:	2302      	movs	r3, #2
 8001420:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001422:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001426:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 8001428:	2319      	movs	r3, #25
 800142a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 800142c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001430:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001432:	2304      	movs	r3, #4
 8001434:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001436:	2307      	movs	r3, #7
 8001438:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800143a:	f107 0320 	add.w	r3, r7, #32
 800143e:	4618      	mov	r0, r3
 8001440:	f001 f838 	bl	80024b4 <HAL_RCC_OscConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <SystemClock_Config+0x9a>
		Error_Handler();
 800144a:	f000 f8a7 	bl	800159c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800144e:	230f      	movs	r3, #15
 8001450:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001452:	2302      	movs	r3, #2
 8001454:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800145a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800145e:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001460:	2300      	movs	r3, #0
 8001462:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001464:	f107 030c 	add.w	r3, r7, #12
 8001468:	2102      	movs	r1, #2
 800146a:	4618      	mov	r0, r3
 800146c:	f001 fa92 	bl	8002994 <HAL_RCC_ClockConfig>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <SystemClock_Config+0xc6>
		Error_Handler();
 8001476:	f000 f891 	bl	800159c <Error_Handler>
	}
	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 800147a:	f001 fb71 	bl	8002b60 <HAL_RCC_EnableCSS>
}
 800147e:	bf00      	nop
 8001480:	3750      	adds	r7, #80	; 0x50
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	40007000 	.word	0x40007000

08001490 <USART_RxIdleCallback>:
//		tmp=LL_USART_ReceiveData8(USART1);   //
//		LL_USART_TransmitData8(USART6,tmp);  //
//	}
//
//}
void USART_RxIdleCallback(void) {
 8001490:	b598      	push	{r3, r4, r7, lr}
 8001492:	af00      	add	r7, sp, #0
	if (LL_USART_IsActiveFlag_RXNE(USART1)) //
 8001494:	483c      	ldr	r0, [pc, #240]	; (8001588 <USART_RxIdleCallback+0xf8>)
 8001496:	f7ff fdff 	bl	8001098 <LL_USART_IsActiveFlag_RXNE>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d072      	beq.n	8001586 <USART_RxIdleCallback+0xf6>
			{
		LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);
 80014a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014a4:	4839      	ldr	r0, [pc, #228]	; (800158c <USART_RxIdleCallback+0xfc>)
 80014a6:	f7ff fe54 	bl	8001152 <LL_GPIO_ResetOutputPin>
		Uart1_RxBuff[Uart1_Rx_Cnt++] = LL_USART_ReceiveData8(USART1); //
 80014aa:	4b39      	ldr	r3, [pc, #228]	; (8001590 <USART_RxIdleCallback+0x100>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	1c5a      	adds	r2, r3, #1
 80014b0:	b2d1      	uxtb	r1, r2
 80014b2:	4a37      	ldr	r2, [pc, #220]	; (8001590 <USART_RxIdleCallback+0x100>)
 80014b4:	7011      	strb	r1, [r2, #0]
 80014b6:	461c      	mov	r4, r3
 80014b8:	4833      	ldr	r0, [pc, #204]	; (8001588 <USART_RxIdleCallback+0xf8>)
 80014ba:	f7ff fe20 	bl	80010fe <LL_USART_ReceiveData8>
 80014be:	4603      	mov	r3, r0
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b34      	ldr	r3, [pc, #208]	; (8001594 <USART_RxIdleCallback+0x104>)
 80014c4:	551a      	strb	r2, [r3, r4]
		if (Uart1_RxBuff[0] != 0xfa) {
 80014c6:	4b33      	ldr	r3, [pc, #204]	; (8001594 <USART_RxIdleCallback+0x104>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2bfa      	cmp	r3, #250	; 0xfa
 80014cc:	d003      	beq.n	80014d6 <USART_RxIdleCallback+0x46>
			Uart1_Rx_Cnt = 0;
 80014ce:	4b30      	ldr	r3, [pc, #192]	; (8001590 <USART_RxIdleCallback+0x100>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	701a      	strb	r2, [r3, #0]
			return;
 80014d4:	e057      	b.n	8001586 <USART_RxIdleCallback+0xf6>
		}
		if ((Uart1_RxBuff[1] < 0xa0 || Uart1_RxBuff[1] > 0xF9)
 80014d6:	4b2f      	ldr	r3, [pc, #188]	; (8001594 <USART_RxIdleCallback+0x104>)
 80014d8:	785b      	ldrb	r3, [r3, #1]
 80014da:	2b9f      	cmp	r3, #159	; 0x9f
 80014dc:	d903      	bls.n	80014e6 <USART_RxIdleCallback+0x56>
 80014de:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <USART_RxIdleCallback+0x104>)
 80014e0:	785b      	ldrb	r3, [r3, #1]
 80014e2:	2bf9      	cmp	r3, #249	; 0xf9
 80014e4:	d907      	bls.n	80014f6 <USART_RxIdleCallback+0x66>
				&& Uart1_Rx_Cnt > 1) {
 80014e6:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <USART_RxIdleCallback+0x100>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d903      	bls.n	80014f6 <USART_RxIdleCallback+0x66>
			Uart1_Rx_Cnt = 0;
 80014ee:	4b28      	ldr	r3, [pc, #160]	; (8001590 <USART_RxIdleCallback+0x100>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	701a      	strb	r2, [r3, #0]
			return;
 80014f4:	e047      	b.n	8001586 <USART_RxIdleCallback+0xf6>
		}
		if (Uart1_Rx_Cnt < 22)  //
 80014f6:	4b26      	ldr	r3, [pc, #152]	; (8001590 <USART_RxIdleCallback+0x100>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b15      	cmp	r3, #21
 80014fc:	d942      	bls.n	8001584 <USART_RxIdleCallback+0xf4>
				{
			return;
		} else {
			data[0] = (uint16_t) (Uart1_RxBuff[1] & 0x00ff) - 0x009f;
 80014fe:	4b25      	ldr	r3, [pc, #148]	; (8001594 <USART_RxIdleCallback+0x104>)
 8001500:	785b      	ldrb	r3, [r3, #1]
 8001502:	b29b      	uxth	r3, r3
 8001504:	3b9f      	subs	r3, #159	; 0x9f
 8001506:	b29a      	uxth	r2, r3
 8001508:	4b23      	ldr	r3, [pc, #140]	; (8001598 <USART_RxIdleCallback+0x108>)
 800150a:	801a      	strh	r2, [r3, #0]
			data[1] = Uart1_RxBuff[5] + ((Uart1_RxBuff[6]& 0x3F) << 8);
 800150c:	4b21      	ldr	r3, [pc, #132]	; (8001594 <USART_RxIdleCallback+0x104>)
 800150e:	795b      	ldrb	r3, [r3, #5]
 8001510:	b29a      	uxth	r2, r3
 8001512:	4b20      	ldr	r3, [pc, #128]	; (8001594 <USART_RxIdleCallback+0x104>)
 8001514:	799b      	ldrb	r3, [r3, #6]
 8001516:	021b      	lsls	r3, r3, #8
 8001518:	b29b      	uxth	r3, r3
 800151a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 800151e:	b29b      	uxth	r3, r3
 8001520:	4413      	add	r3, r2
 8001522:	b29a      	uxth	r2, r3
 8001524:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <USART_RxIdleCallback+0x108>)
 8001526:	805a      	strh	r2, [r3, #2]
			data[2] = Uart1_RxBuff[9] + ((Uart1_RxBuff[10]& 0x3F) << 8);
 8001528:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <USART_RxIdleCallback+0x104>)
 800152a:	7a5b      	ldrb	r3, [r3, #9]
 800152c:	b29a      	uxth	r2, r3
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <USART_RxIdleCallback+0x104>)
 8001530:	7a9b      	ldrb	r3, [r3, #10]
 8001532:	021b      	lsls	r3, r3, #8
 8001534:	b29b      	uxth	r3, r3
 8001536:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 800153a:	b29b      	uxth	r3, r3
 800153c:	4413      	add	r3, r2
 800153e:	b29a      	uxth	r2, r3
 8001540:	4b15      	ldr	r3, [pc, #84]	; (8001598 <USART_RxIdleCallback+0x108>)
 8001542:	809a      	strh	r2, [r3, #4]
			data[3] = Uart1_RxBuff[13] + ((Uart1_RxBuff[14]& 0x3F) << 8);
 8001544:	4b13      	ldr	r3, [pc, #76]	; (8001594 <USART_RxIdleCallback+0x104>)
 8001546:	7b5b      	ldrb	r3, [r3, #13]
 8001548:	b29a      	uxth	r2, r3
 800154a:	4b12      	ldr	r3, [pc, #72]	; (8001594 <USART_RxIdleCallback+0x104>)
 800154c:	7b9b      	ldrb	r3, [r3, #14]
 800154e:	021b      	lsls	r3, r3, #8
 8001550:	b29b      	uxth	r3, r3
 8001552:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8001556:	b29b      	uxth	r3, r3
 8001558:	4413      	add	r3, r2
 800155a:	b29a      	uxth	r2, r3
 800155c:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <USART_RxIdleCallback+0x108>)
 800155e:	80da      	strh	r2, [r3, #6]
			data[4] = Uart1_RxBuff[17] + ((Uart1_RxBuff[15]& 0x3F) << 8);
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <USART_RxIdleCallback+0x104>)
 8001562:	7c5b      	ldrb	r3, [r3, #17]
 8001564:	b29a      	uxth	r2, r3
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <USART_RxIdleCallback+0x104>)
 8001568:	7bdb      	ldrb	r3, [r3, #15]
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	b29b      	uxth	r3, r3
 800156e:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8001572:	b29b      	uxth	r3, r3
 8001574:	4413      	add	r3, r2
 8001576:	b29a      	uxth	r2, r3
 8001578:	4b07      	ldr	r3, [pc, #28]	; (8001598 <USART_RxIdleCallback+0x108>)
 800157a:	811a      	strh	r2, [r3, #8]
			Uart1_Rx_Cnt = 0;
 800157c:	4b04      	ldr	r3, [pc, #16]	; (8001590 <USART_RxIdleCallback+0x100>)
 800157e:	2200      	movs	r2, #0
 8001580:	701a      	strb	r2, [r3, #0]
 8001582:	e000      	b.n	8001586 <USART_RxIdleCallback+0xf6>
			return;
 8001584:	bf00      	nop
		}

	}
}
 8001586:	bd98      	pop	{r3, r4, r7, pc}
 8001588:	40011000 	.word	0x40011000
 800158c:	40020800 	.word	0x40020800
 8001590:	2000003e 	.word	0x2000003e
 8001594:	20000028 	.word	0x20000028
 8001598:	20000240 	.word	0x20000240

0800159c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
	...

080015ac <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80015b0:	4b17      	ldr	r3, [pc, #92]	; (8001610 <MX_SPI1_Init+0x64>)
 80015b2:	4a18      	ldr	r2, [pc, #96]	; (8001614 <MX_SPI1_Init+0x68>)
 80015b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015b6:	4b16      	ldr	r3, [pc, #88]	; (8001610 <MX_SPI1_Init+0x64>)
 80015b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015be:	4b14      	ldr	r3, [pc, #80]	; (8001610 <MX_SPI1_Init+0x64>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015c4:	4b12      	ldr	r3, [pc, #72]	; (8001610 <MX_SPI1_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <MX_SPI1_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <MX_SPI1_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <MX_SPI1_Init+0x64>)
 80015d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015de:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <MX_SPI1_Init+0x64>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <MX_SPI1_Init+0x64>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ea:	4b09      	ldr	r3, [pc, #36]	; (8001610 <MX_SPI1_Init+0x64>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <MX_SPI1_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015f6:	4b06      	ldr	r3, [pc, #24]	; (8001610 <MX_SPI1_Init+0x64>)
 80015f8:	220a      	movs	r2, #10
 80015fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015fc:	4804      	ldr	r0, [pc, #16]	; (8001610 <MX_SPI1_Init+0x64>)
 80015fe:	f001 fba8 	bl	8002d52 <HAL_SPI_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001608:	f7ff ffc8 	bl	800159c <Error_Handler>
  }

}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	200002f8 	.word	0x200002f8
 8001614:	40013000 	.word	0x40013000

08001618 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800161c:	4b18      	ldr	r3, [pc, #96]	; (8001680 <MX_SPI2_Init+0x68>)
 800161e:	4a19      	ldr	r2, [pc, #100]	; (8001684 <MX_SPI2_Init+0x6c>)
 8001620:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001622:	4b17      	ldr	r3, [pc, #92]	; (8001680 <MX_SPI2_Init+0x68>)
 8001624:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001628:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 800162a:	4b15      	ldr	r3, [pc, #84]	; (8001680 <MX_SPI2_Init+0x68>)
 800162c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001630:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <MX_SPI2_Init+0x68>)
 8001634:	2200      	movs	r2, #0
 8001636:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001638:	4b11      	ldr	r3, [pc, #68]	; (8001680 <MX_SPI2_Init+0x68>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800163e:	4b10      	ldr	r3, [pc, #64]	; (8001680 <MX_SPI2_Init+0x68>)
 8001640:	2200      	movs	r2, #0
 8001642:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001644:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <MX_SPI2_Init+0x68>)
 8001646:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800164a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <MX_SPI2_Init+0x68>)
 800164e:	2200      	movs	r2, #0
 8001650:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <MX_SPI2_Init+0x68>)
 8001654:	2200      	movs	r2, #0
 8001656:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001658:	4b09      	ldr	r3, [pc, #36]	; (8001680 <MX_SPI2_Init+0x68>)
 800165a:	2200      	movs	r2, #0
 800165c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <MX_SPI2_Init+0x68>)
 8001660:	2200      	movs	r2, #0
 8001662:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <MX_SPI2_Init+0x68>)
 8001666:	220a      	movs	r2, #10
 8001668:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_SPI2_Init+0x68>)
 800166c:	f001 fb71 	bl	8002d52 <HAL_SPI_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8001676:	f7ff ff91 	bl	800159c <Error_Handler>
  }

}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200002a0 	.word	0x200002a0
 8001684:	40003800 	.word	0x40003800

08001688 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08c      	sub	sp, #48	; 0x30
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 031c 	add.w	r3, r7, #28
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a32      	ldr	r2, [pc, #200]	; (8001770 <HAL_SPI_MspInit+0xe8>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d12c      	bne.n	8001704 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	61bb      	str	r3, [r7, #24]
 80016ae:	4b31      	ldr	r3, [pc, #196]	; (8001774 <HAL_SPI_MspInit+0xec>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b2:	4a30      	ldr	r2, [pc, #192]	; (8001774 <HAL_SPI_MspInit+0xec>)
 80016b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016b8:	6453      	str	r3, [r2, #68]	; 0x44
 80016ba:	4b2e      	ldr	r3, [pc, #184]	; (8001774 <HAL_SPI_MspInit+0xec>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016c2:	61bb      	str	r3, [r7, #24]
 80016c4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	4b2a      	ldr	r3, [pc, #168]	; (8001774 <HAL_SPI_MspInit+0xec>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a29      	ldr	r2, [pc, #164]	; (8001774 <HAL_SPI_MspInit+0xec>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b27      	ldr	r3, [pc, #156]	; (8001774 <HAL_SPI_MspInit+0xec>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016e2:	23e0      	movs	r3, #224	; 0xe0
 80016e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016f2:	2305      	movs	r3, #5
 80016f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 031c 	add.w	r3, r7, #28
 80016fa:	4619      	mov	r1, r3
 80016fc:	481e      	ldr	r0, [pc, #120]	; (8001778 <HAL_SPI_MspInit+0xf0>)
 80016fe:	f000 fc05 	bl	8001f0c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001702:	e031      	b.n	8001768 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a1c      	ldr	r2, [pc, #112]	; (800177c <HAL_SPI_MspInit+0xf4>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d12c      	bne.n	8001768 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_SPI_MspInit+0xec>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	4a17      	ldr	r2, [pc, #92]	; (8001774 <HAL_SPI_MspInit+0xec>)
 8001718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800171c:	6413      	str	r3, [r2, #64]	; 0x40
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <HAL_SPI_MspInit+0xec>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	4b11      	ldr	r3, [pc, #68]	; (8001774 <HAL_SPI_MspInit+0xec>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	4a10      	ldr	r2, [pc, #64]	; (8001774 <HAL_SPI_MspInit+0xec>)
 8001734:	f043 0302 	orr.w	r3, r3, #2
 8001738:	6313      	str	r3, [r2, #48]	; 0x30
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <HAL_SPI_MspInit+0xec>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 8001746:	f44f 4314 	mov.w	r3, #37888	; 0x9400
 800174a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174c:	2302      	movs	r3, #2
 800174e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001754:	2303      	movs	r3, #3
 8001756:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001758:	2305      	movs	r3, #5
 800175a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175c:	f107 031c 	add.w	r3, r7, #28
 8001760:	4619      	mov	r1, r3
 8001762:	4807      	ldr	r0, [pc, #28]	; (8001780 <HAL_SPI_MspInit+0xf8>)
 8001764:	f000 fbd2 	bl	8001f0c <HAL_GPIO_Init>
}
 8001768:	bf00      	nop
 800176a:	3730      	adds	r7, #48	; 0x30
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40013000 	.word	0x40013000
 8001774:	40023800 	.word	0x40023800
 8001778:	40020000 	.word	0x40020000
 800177c:	40003800 	.word	0x40003800
 8001780:	40020400 	.word	0x40020400

08001784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	607b      	str	r3, [r7, #4]
 800178e:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <HAL_MspInit+0x4c>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	4a0f      	ldr	r2, [pc, #60]	; (80017d0 <HAL_MspInit+0x4c>)
 8001794:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001798:	6453      	str	r3, [r2, #68]	; 0x44
 800179a:	4b0d      	ldr	r3, [pc, #52]	; (80017d0 <HAL_MspInit+0x4c>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	603b      	str	r3, [r7, #0]
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <HAL_MspInit+0x4c>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	4a08      	ldr	r2, [pc, #32]	; (80017d0 <HAL_MspInit+0x4c>)
 80017b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b4:	6413      	str	r3, [r2, #64]	; 0x40
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <HAL_MspInit+0x4c>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40023800 	.word	0x40023800

080017d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80017d8:	f001 faa0 	bl	8002d1c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}

080017e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <HardFault_Handler+0x4>

080017e6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <MemManage_Handler+0x4>

080017ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <BusFault_Handler+0x4>

080017f2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <UsageFault_Handler+0x4>

080017f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001826:	f000 fa49 	bl	8001cbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}

0800182e <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	USART_RxIdleCallback();//
 8001832:	f7ff fe2d 	bl	8001490 <USART_RxIdleCallback>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001840:	4b08      	ldr	r3, [pc, #32]	; (8001864 <SystemInit+0x28>)
 8001842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001846:	4a07      	ldr	r2, [pc, #28]	; (8001864 <SystemInit+0x28>)
 8001848:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800184c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001850:	4b04      	ldr	r3, [pc, #16]	; (8001864 <SystemInit+0x28>)
 8001852:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001856:	609a      	str	r2, [r3, #8]
#endif
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186e:	f107 0308 	add.w	r3, r7, #8
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800187c:	463b      	mov	r3, r7
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001884:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <MX_TIM3_Init+0x90>)
 8001886:	4a1d      	ldr	r2, [pc, #116]	; (80018fc <MX_TIM3_Init+0x94>)
 8001888:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800188a:	4b1b      	ldr	r3, [pc, #108]	; (80018f8 <MX_TIM3_Init+0x90>)
 800188c:	2253      	movs	r2, #83	; 0x53
 800188e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001890:	4b19      	ldr	r3, [pc, #100]	; (80018f8 <MX_TIM3_Init+0x90>)
 8001892:	2210      	movs	r2, #16
 8001894:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8001896:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <MX_TIM3_Init+0x90>)
 8001898:	2201      	movs	r2, #1
 800189a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800189c:	4b16      	ldr	r3, [pc, #88]	; (80018f8 <MX_TIM3_Init+0x90>)
 800189e:	2200      	movs	r2, #0
 80018a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a2:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <MX_TIM3_Init+0x90>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018a8:	4813      	ldr	r0, [pc, #76]	; (80018f8 <MX_TIM3_Init+0x90>)
 80018aa:	f001 fc97 	bl	80031dc <HAL_TIM_Base_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80018b4:	f7ff fe72 	bl	800159c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018be:	f107 0308 	add.w	r3, r7, #8
 80018c2:	4619      	mov	r1, r3
 80018c4:	480c      	ldr	r0, [pc, #48]	; (80018f8 <MX_TIM3_Init+0x90>)
 80018c6:	f001 fd03 	bl	80032d0 <HAL_TIM_ConfigClockSource>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80018d0:	f7ff fe64 	bl	800159c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d4:	2300      	movs	r3, #0
 80018d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d8:	2300      	movs	r3, #0
 80018da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018dc:	463b      	mov	r3, r7
 80018de:	4619      	mov	r1, r3
 80018e0:	4805      	ldr	r0, [pc, #20]	; (80018f8 <MX_TIM3_Init+0x90>)
 80018e2:	f001 fec7 	bl	8003674 <HAL_TIMEx_MasterConfigSynchronization>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80018ec:	f7ff fe56 	bl	800159c <Error_Handler>
  }

}
 80018f0:	bf00      	nop
 80018f2:	3718      	adds	r7, #24
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000350 	.word	0x20000350
 80018fc:	40000400 	.word	0x40000400

08001900 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a0b      	ldr	r2, [pc, #44]	; (800193c <HAL_TIM_Base_MspInit+0x3c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d10d      	bne.n	800192e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	4b0a      	ldr	r3, [pc, #40]	; (8001940 <HAL_TIM_Base_MspInit+0x40>)
 8001918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191a:	4a09      	ldr	r2, [pc, #36]	; (8001940 <HAL_TIM_Base_MspInit+0x40>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	6413      	str	r3, [r2, #64]	; 0x40
 8001922:	4b07      	ldr	r3, [pc, #28]	; (8001940 <HAL_TIM_Base_MspInit+0x40>)
 8001924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800192e:	bf00      	nop
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	40000400 	.word	0x40000400
 8001940:	40023800 	.word	0x40023800

08001944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001948:	4b04      	ldr	r3, [pc, #16]	; (800195c <__NVIC_GetPriorityGrouping+0x18>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0307 	and.w	r3, r3, #7
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196e:	2b00      	cmp	r3, #0
 8001970:	db0b      	blt.n	800198a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	f003 021f 	and.w	r2, r3, #31
 8001978:	4907      	ldr	r1, [pc, #28]	; (8001998 <__NVIC_EnableIRQ+0x38>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	095b      	lsrs	r3, r3, #5
 8001980:	2001      	movs	r0, #1
 8001982:	fa00 f202 	lsl.w	r2, r0, r2
 8001986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	e000e100 	.word	0xe000e100

0800199c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	6039      	str	r1, [r7, #0]
 80019a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	db0a      	blt.n	80019c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	490c      	ldr	r1, [pc, #48]	; (80019e8 <__NVIC_SetPriority+0x4c>)
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	0112      	lsls	r2, r2, #4
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	440b      	add	r3, r1
 80019c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c4:	e00a      	b.n	80019dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4908      	ldr	r1, [pc, #32]	; (80019ec <__NVIC_SetPriority+0x50>)
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	f003 030f 	and.w	r3, r3, #15
 80019d2:	3b04      	subs	r3, #4
 80019d4:	0112      	lsls	r2, r2, #4
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	440b      	add	r3, r1
 80019da:	761a      	strb	r2, [r3, #24]
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	e000e100 	.word	0xe000e100
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b089      	sub	sp, #36	; 0x24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	f1c3 0307 	rsb	r3, r3, #7
 8001a0a:	2b04      	cmp	r3, #4
 8001a0c:	bf28      	it	cs
 8001a0e:	2304      	movcs	r3, #4
 8001a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3304      	adds	r3, #4
 8001a16:	2b06      	cmp	r3, #6
 8001a18:	d902      	bls.n	8001a20 <NVIC_EncodePriority+0x30>
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3b03      	subs	r3, #3
 8001a1e:	e000      	b.n	8001a22 <NVIC_EncodePriority+0x32>
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	f04f 32ff 	mov.w	r2, #4294967295
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43da      	mvns	r2, r3
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	401a      	ands	r2, r3
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a42:	43d9      	mvns	r1, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	4313      	orrs	r3, r2
         );
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3724      	adds	r7, #36	; 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr

08001a56 <LL_USART_Enable>:
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	60da      	str	r2, [r3, #12]
}
 8001a6a:	bf00      	nop
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr

08001a76 <LL_USART_ConfigAsyncMode>:
{
 8001a76:	b480      	push	{r7}
 8001a78:	b083      	sub	sp, #12
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	615a      	str	r2, [r3, #20]
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
	...

08001aa4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001aac:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ab0:	4907      	ldr	r1, [pc, #28]	; (8001ad0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001ab8:	4b05      	ldr	r3, [pc, #20]	; (8001ad0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
}
 8001ac4:	bf00      	nop
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	40023800 	.word	0x40023800

08001ad4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001ade:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ae0:	4907      	ldr	r1, [pc, #28]	; (8001b00 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001ae8:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001aea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4013      	ands	r3, r2
 8001af0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001af2:	68fb      	ldr	r3, [r7, #12]
}
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	40023800 	.word	0x40023800

08001b04 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08e      	sub	sp, #56	; 0x38
 8001b08:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001b0a:	f107 031c 	add.w	r3, r7, #28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
 8001b18:	611a      	str	r2, [r3, #16]
 8001b1a:	615a      	str	r2, [r3, #20]
 8001b1c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
 8001b2c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8001b2e:	2010      	movs	r0, #16
 8001b30:	f7ff ffd0 	bl	8001ad4 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001b34:	2001      	movs	r0, #1
 8001b36:	f7ff ffb5 	bl	8001aa4 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration  
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8001b3a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b40:	2302      	movs	r3, #2
 8001b42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001b50:	2307      	movs	r3, #7
 8001b52:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	4619      	mov	r1, r3
 8001b58:	4818      	ldr	r0, [pc, #96]	; (8001bbc <MX_USART1_UART_Init+0xb8>)
 8001b5a:	f001 ff13 	bl	8003984 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8001b5e:	f7ff fef1 	bl	8001944 <__NVIC_GetPriorityGrouping>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2200      	movs	r2, #0
 8001b66:	2101      	movs	r1, #1
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff ff41 	bl	80019f0 <NVIC_EncodePriority>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	4619      	mov	r1, r3
 8001b72:	2025      	movs	r0, #37	; 0x25
 8001b74:	f7ff ff12 	bl	800199c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8001b78:	2025      	movs	r0, #37	; 0x25
 8001b7a:	f7ff fef1 	bl	8001960 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8001b7e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001b82:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001b84:	2300      	movs	r3, #0
 8001b86:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001b90:	230c      	movs	r3, #12
 8001b92:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001b94:	2300      	movs	r3, #0
 8001b96:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8001b9c:	f107 031c 	add.w	r3, r7, #28
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4807      	ldr	r0, [pc, #28]	; (8001bc0 <MX_USART1_UART_Init+0xbc>)
 8001ba4:	f002 fa7c 	bl	80040a0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8001ba8:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <MX_USART1_UART_Init+0xbc>)
 8001baa:	f7ff ff64 	bl	8001a76 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8001bae:	4804      	ldr	r0, [pc, #16]	; (8001bc0 <MX_USART1_UART_Init+0xbc>)
 8001bb0:	f7ff ff51 	bl	8001a56 <LL_USART_Enable>

}
 8001bb4:	bf00      	nop
 8001bb6:	3738      	adds	r7, #56	; 0x38
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40020000 	.word	0x40020000
 8001bc0:	40011000 	.word	0x40011000

08001bc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bfc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001bc8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001bca:	e003      	b.n	8001bd4 <LoopCopyDataInit>

08001bcc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001bcc:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001bce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001bd0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001bd2:	3104      	adds	r1, #4

08001bd4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001bd4:	480b      	ldr	r0, [pc, #44]	; (8001c04 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001bd6:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001bd8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001bda:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001bdc:	d3f6      	bcc.n	8001bcc <CopyDataInit>
  ldr  r2, =_sbss
 8001bde:	4a0b      	ldr	r2, [pc, #44]	; (8001c0c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001be0:	e002      	b.n	8001be8 <LoopFillZerobss>

08001be2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001be2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001be4:	f842 3b04 	str.w	r3, [r2], #4

08001be8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001bea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001bec:	d3f9      	bcc.n	8001be2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001bee:	f7ff fe25 	bl	800183c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bf2:	f002 fc07 	bl	8004404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bf6:	f7ff fabb 	bl	8001170 <main>
  bx  lr    
 8001bfa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bfc:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8001c00:	08005738 	.word	0x08005738
  ldr  r0, =_sdata
 8001c04:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c08:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001c0c:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001c10:	20000394 	.word	0x20000394

08001c14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c14:	e7fe      	b.n	8001c14 <ADC_IRQHandler>
	...

08001c18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c1c:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <HAL_Init+0x40>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a0d      	ldr	r2, [pc, #52]	; (8001c58 <HAL_Init+0x40>)
 8001c22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c28:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <HAL_Init+0x40>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a0a      	ldr	r2, [pc, #40]	; (8001c58 <HAL_Init+0x40>)
 8001c2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c34:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <HAL_Init+0x40>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a07      	ldr	r2, [pc, #28]	; (8001c58 <HAL_Init+0x40>)
 8001c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c40:	2003      	movs	r0, #3
 8001c42:	f000 f92f 	bl	8001ea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f000 f808 	bl	8001c5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c4c:	f7ff fd9a 	bl	8001784 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40023c00 	.word	0x40023c00

08001c5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c64:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <HAL_InitTick+0x54>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <HAL_InitTick+0x58>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f000 f939 	bl	8001ef2 <HAL_SYSTICK_Config>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e00e      	b.n	8001ca8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2b0f      	cmp	r3, #15
 8001c8e:	d80a      	bhi.n	8001ca6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c90:	2200      	movs	r2, #0
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	f04f 30ff 	mov.w	r0, #4294967295
 8001c98:	f000 f90f 	bl	8001eba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c9c:	4a06      	ldr	r2, [pc, #24]	; (8001cb8 <HAL_InitTick+0x5c>)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	e000      	b.n	8001ca8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000000 	.word	0x20000000
 8001cb4:	20000008 	.word	0x20000008
 8001cb8:	20000004 	.word	0x20000004

08001cbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <HAL_IncTick+0x20>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <HAL_IncTick+0x24>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4413      	add	r3, r2
 8001ccc:	4a04      	ldr	r2, [pc, #16]	; (8001ce0 <HAL_IncTick+0x24>)
 8001cce:	6013      	str	r3, [r2, #0]
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	20000008 	.word	0x20000008
 8001ce0:	20000390 	.word	0x20000390

08001ce4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce8:	4b03      	ldr	r3, [pc, #12]	; (8001cf8 <HAL_GetTick+0x14>)
 8001cea:	681b      	ldr	r3, [r3, #0]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	20000390 	.word	0x20000390

08001cfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d04:	f7ff ffee 	bl	8001ce4 <HAL_GetTick>
 8001d08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d14:	d005      	beq.n	8001d22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <HAL_Delay+0x40>)
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	4413      	add	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d22:	bf00      	nop
 8001d24:	f7ff ffde 	bl	8001ce4 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d8f7      	bhi.n	8001d24 <HAL_Delay+0x28>
  {
  }
}
 8001d34:	bf00      	nop
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000008 	.word	0x20000008

08001d40 <__NVIC_SetPriorityGrouping>:
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d50:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <__NVIC_SetPriorityGrouping+0x44>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d56:	68ba      	ldr	r2, [r7, #8]
 8001d58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d72:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <__NVIC_SetPriorityGrouping+0x44>)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	60d3      	str	r3, [r2, #12]
}
 8001d78:	bf00      	nop
 8001d7a:	3714      	adds	r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <__NVIC_GetPriorityGrouping>:
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d8c:	4b04      	ldr	r3, [pc, #16]	; (8001da0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	0a1b      	lsrs	r3, r3, #8
 8001d92:	f003 0307 	and.w	r3, r3, #7
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <__NVIC_SetPriority>:
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	6039      	str	r1, [r7, #0]
 8001dae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	db0a      	blt.n	8001dce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	490c      	ldr	r1, [pc, #48]	; (8001df0 <__NVIC_SetPriority+0x4c>)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	0112      	lsls	r2, r2, #4
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001dcc:	e00a      	b.n	8001de4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	b2da      	uxtb	r2, r3
 8001dd2:	4908      	ldr	r1, [pc, #32]	; (8001df4 <__NVIC_SetPriority+0x50>)
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	3b04      	subs	r3, #4
 8001ddc:	0112      	lsls	r2, r2, #4
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	440b      	add	r3, r1
 8001de2:	761a      	strb	r2, [r3, #24]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	e000e100 	.word	0xe000e100
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <NVIC_EncodePriority>:
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b089      	sub	sp, #36	; 0x24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f003 0307 	and.w	r3, r3, #7
 8001e0a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	f1c3 0307 	rsb	r3, r3, #7
 8001e12:	2b04      	cmp	r3, #4
 8001e14:	bf28      	it	cs
 8001e16:	2304      	movcs	r3, #4
 8001e18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	2b06      	cmp	r3, #6
 8001e20:	d902      	bls.n	8001e28 <NVIC_EncodePriority+0x30>
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	3b03      	subs	r3, #3
 8001e26:	e000      	b.n	8001e2a <NVIC_EncodePriority+0x32>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43da      	mvns	r2, r3
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	401a      	ands	r2, r3
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e40:	f04f 31ff 	mov.w	r1, #4294967295
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4a:	43d9      	mvns	r1, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e50:	4313      	orrs	r3, r2
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3724      	adds	r7, #36	; 0x24
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
	...

08001e60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e70:	d301      	bcc.n	8001e76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e72:	2301      	movs	r3, #1
 8001e74:	e00f      	b.n	8001e96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e76:	4a0a      	ldr	r2, [pc, #40]	; (8001ea0 <SysTick_Config+0x40>)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e7e:	210f      	movs	r1, #15
 8001e80:	f04f 30ff 	mov.w	r0, #4294967295
 8001e84:	f7ff ff8e 	bl	8001da4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e88:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <SysTick_Config+0x40>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e8e:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <SysTick_Config+0x40>)
 8001e90:	2207      	movs	r2, #7
 8001e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	e000e010 	.word	0xe000e010

08001ea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ff47 	bl	8001d40 <__NVIC_SetPriorityGrouping>
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b086      	sub	sp, #24
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	60b9      	str	r1, [r7, #8]
 8001ec4:	607a      	str	r2, [r7, #4]
 8001ec6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ecc:	f7ff ff5c 	bl	8001d88 <__NVIC_GetPriorityGrouping>
 8001ed0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	68b9      	ldr	r1, [r7, #8]
 8001ed6:	6978      	ldr	r0, [r7, #20]
 8001ed8:	f7ff ff8e 	bl	8001df8 <NVIC_EncodePriority>
 8001edc:	4602      	mov	r2, r0
 8001ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff5d 	bl	8001da4 <__NVIC_SetPriority>
}
 8001eea:	bf00      	nop
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b082      	sub	sp, #8
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7ff ffb0 	bl	8001e60 <SysTick_Config>
 8001f00:	4603      	mov	r3, r0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
	...

08001f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	; 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
 8001f26:	e159      	b.n	80021dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f28:	2201      	movs	r2, #1
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	697a      	ldr	r2, [r7, #20]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	f040 8148 	bne.w	80021d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d00b      	beq.n	8001f66 <HAL_GPIO_Init+0x5a>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d007      	beq.n	8001f66 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f5a:	2b11      	cmp	r3, #17
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	2b12      	cmp	r3, #18
 8001f64:	d130      	bne.n	8001fc8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	2203      	movs	r2, #3
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	68da      	ldr	r2, [r3, #12]
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	091b      	lsrs	r3, r3, #4
 8001fb2:	f003 0201 	and.w	r2, r3, #1
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	2203      	movs	r2, #3
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d003      	beq.n	8002008 <HAL_GPIO_Init+0xfc>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b12      	cmp	r3, #18
 8002006:	d123      	bne.n	8002050 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	08da      	lsrs	r2, r3, #3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3208      	adds	r2, #8
 8002010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002014:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	220f      	movs	r2, #15
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	4013      	ands	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4313      	orrs	r3, r2
 8002040:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	08da      	lsrs	r2, r3, #3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	3208      	adds	r2, #8
 800204a:	69b9      	ldr	r1, [r7, #24]
 800204c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	2203      	movs	r2, #3
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	69ba      	ldr	r2, [r7, #24]
 8002064:	4013      	ands	r3, r2
 8002066:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0203 	and.w	r2, r3, #3
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4313      	orrs	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 80a2 	beq.w	80021d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b56      	ldr	r3, [pc, #344]	; (80021f0 <HAL_GPIO_Init+0x2e4>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209a:	4a55      	ldr	r2, [pc, #340]	; (80021f0 <HAL_GPIO_Init+0x2e4>)
 800209c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020a0:	6453      	str	r3, [r2, #68]	; 0x44
 80020a2:	4b53      	ldr	r3, [pc, #332]	; (80021f0 <HAL_GPIO_Init+0x2e4>)
 80020a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020ae:	4a51      	ldr	r2, [pc, #324]	; (80021f4 <HAL_GPIO_Init+0x2e8>)
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	089b      	lsrs	r3, r3, #2
 80020b4:	3302      	adds	r3, #2
 80020b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	220f      	movs	r2, #15
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	4013      	ands	r3, r2
 80020d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a48      	ldr	r2, [pc, #288]	; (80021f8 <HAL_GPIO_Init+0x2ec>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d019      	beq.n	800210e <HAL_GPIO_Init+0x202>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a47      	ldr	r2, [pc, #284]	; (80021fc <HAL_GPIO_Init+0x2f0>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d013      	beq.n	800210a <HAL_GPIO_Init+0x1fe>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a46      	ldr	r2, [pc, #280]	; (8002200 <HAL_GPIO_Init+0x2f4>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d00d      	beq.n	8002106 <HAL_GPIO_Init+0x1fa>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a45      	ldr	r2, [pc, #276]	; (8002204 <HAL_GPIO_Init+0x2f8>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d007      	beq.n	8002102 <HAL_GPIO_Init+0x1f6>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a44      	ldr	r2, [pc, #272]	; (8002208 <HAL_GPIO_Init+0x2fc>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d101      	bne.n	80020fe <HAL_GPIO_Init+0x1f2>
 80020fa:	2304      	movs	r3, #4
 80020fc:	e008      	b.n	8002110 <HAL_GPIO_Init+0x204>
 80020fe:	2307      	movs	r3, #7
 8002100:	e006      	b.n	8002110 <HAL_GPIO_Init+0x204>
 8002102:	2303      	movs	r3, #3
 8002104:	e004      	b.n	8002110 <HAL_GPIO_Init+0x204>
 8002106:	2302      	movs	r3, #2
 8002108:	e002      	b.n	8002110 <HAL_GPIO_Init+0x204>
 800210a:	2301      	movs	r3, #1
 800210c:	e000      	b.n	8002110 <HAL_GPIO_Init+0x204>
 800210e:	2300      	movs	r3, #0
 8002110:	69fa      	ldr	r2, [r7, #28]
 8002112:	f002 0203 	and.w	r2, r2, #3
 8002116:	0092      	lsls	r2, r2, #2
 8002118:	4093      	lsls	r3, r2
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	4313      	orrs	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002120:	4934      	ldr	r1, [pc, #208]	; (80021f4 <HAL_GPIO_Init+0x2e8>)
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	089b      	lsrs	r3, r3, #2
 8002126:	3302      	adds	r3, #2
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800212e:	4b37      	ldr	r3, [pc, #220]	; (800220c <HAL_GPIO_Init+0x300>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	43db      	mvns	r3, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4013      	ands	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d003      	beq.n	8002152 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002152:	4a2e      	ldr	r2, [pc, #184]	; (800220c <HAL_GPIO_Init+0x300>)
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002158:	4b2c      	ldr	r3, [pc, #176]	; (800220c <HAL_GPIO_Init+0x300>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d003      	beq.n	800217c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	4313      	orrs	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800217c:	4a23      	ldr	r2, [pc, #140]	; (800220c <HAL_GPIO_Init+0x300>)
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002182:	4b22      	ldr	r3, [pc, #136]	; (800220c <HAL_GPIO_Init+0x300>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	43db      	mvns	r3, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4013      	ands	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021a6:	4a19      	ldr	r2, [pc, #100]	; (800220c <HAL_GPIO_Init+0x300>)
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021ac:	4b17      	ldr	r3, [pc, #92]	; (800220c <HAL_GPIO_Init+0x300>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	43db      	mvns	r3, r3
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	4013      	ands	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d003      	beq.n	80021d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021d0:	4a0e      	ldr	r2, [pc, #56]	; (800220c <HAL_GPIO_Init+0x300>)
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	3301      	adds	r3, #1
 80021da:	61fb      	str	r3, [r7, #28]
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	2b0f      	cmp	r3, #15
 80021e0:	f67f aea2 	bls.w	8001f28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021e4:	bf00      	nop
 80021e6:	3724      	adds	r7, #36	; 0x24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	40023800 	.word	0x40023800
 80021f4:	40013800 	.word	0x40013800
 80021f8:	40020000 	.word	0x40020000
 80021fc:	40020400 	.word	0x40020400
 8002200:	40020800 	.word	0x40020800
 8002204:	40020c00 	.word	0x40020c00
 8002208:	40021000 	.word	0x40021000
 800220c:	40013c00 	.word	0x40013c00

08002210 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	460b      	mov	r3, r1
 800221a:	807b      	strh	r3, [r7, #2]
 800221c:	4613      	mov	r3, r2
 800221e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002220:	787b      	ldrb	r3, [r7, #1]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002226:	887a      	ldrh	r2, [r7, #2]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800222c:	e003      	b.n	8002236 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800222e:	887b      	ldrh	r3, [r7, #2]
 8002230:	041a      	lsls	r2, r3, #16
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	619a      	str	r2, [r3, #24]
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e11f      	b.n	8002496 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d106      	bne.n	8002270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f7fe fecc 	bl	8001008 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2224      	movs	r2, #36	; 0x24
 8002274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f022 0201 	bic.w	r2, r2, #1
 8002286:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002296:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022a8:	f000 fd24 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 80022ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	4a7b      	ldr	r2, [pc, #492]	; (80024a0 <HAL_I2C_Init+0x25c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d807      	bhi.n	80022c8 <HAL_I2C_Init+0x84>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	4a7a      	ldr	r2, [pc, #488]	; (80024a4 <HAL_I2C_Init+0x260>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	bf94      	ite	ls
 80022c0:	2301      	movls	r3, #1
 80022c2:	2300      	movhi	r3, #0
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	e006      	b.n	80022d6 <HAL_I2C_Init+0x92>
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4a77      	ldr	r2, [pc, #476]	; (80024a8 <HAL_I2C_Init+0x264>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	bf94      	ite	ls
 80022d0:	2301      	movls	r3, #1
 80022d2:	2300      	movhi	r3, #0
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e0db      	b.n	8002496 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	4a72      	ldr	r2, [pc, #456]	; (80024ac <HAL_I2C_Init+0x268>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	0c9b      	lsrs	r3, r3, #18
 80022e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	4a64      	ldr	r2, [pc, #400]	; (80024a0 <HAL_I2C_Init+0x25c>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d802      	bhi.n	8002318 <HAL_I2C_Init+0xd4>
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	3301      	adds	r3, #1
 8002316:	e009      	b.n	800232c <HAL_I2C_Init+0xe8>
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800231e:	fb02 f303 	mul.w	r3, r2, r3
 8002322:	4a63      	ldr	r2, [pc, #396]	; (80024b0 <HAL_I2C_Init+0x26c>)
 8002324:	fba2 2303 	umull	r2, r3, r2, r3
 8002328:	099b      	lsrs	r3, r3, #6
 800232a:	3301      	adds	r3, #1
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6812      	ldr	r2, [r2, #0]
 8002330:	430b      	orrs	r3, r1
 8002332:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800233e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	4956      	ldr	r1, [pc, #344]	; (80024a0 <HAL_I2C_Init+0x25c>)
 8002348:	428b      	cmp	r3, r1
 800234a:	d80d      	bhi.n	8002368 <HAL_I2C_Init+0x124>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	1e59      	subs	r1, r3, #1
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	fbb1 f3f3 	udiv	r3, r1, r3
 800235a:	3301      	adds	r3, #1
 800235c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002360:	2b04      	cmp	r3, #4
 8002362:	bf38      	it	cc
 8002364:	2304      	movcc	r3, #4
 8002366:	e04f      	b.n	8002408 <HAL_I2C_Init+0x1c4>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d111      	bne.n	8002394 <HAL_I2C_Init+0x150>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	1e58      	subs	r0, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6859      	ldr	r1, [r3, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	440b      	add	r3, r1
 800237e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002382:	3301      	adds	r3, #1
 8002384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002388:	2b00      	cmp	r3, #0
 800238a:	bf0c      	ite	eq
 800238c:	2301      	moveq	r3, #1
 800238e:	2300      	movne	r3, #0
 8002390:	b2db      	uxtb	r3, r3
 8002392:	e012      	b.n	80023ba <HAL_I2C_Init+0x176>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	1e58      	subs	r0, r3, #1
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6859      	ldr	r1, [r3, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	440b      	add	r3, r1
 80023a2:	0099      	lsls	r1, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023aa:	3301      	adds	r3, #1
 80023ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	bf0c      	ite	eq
 80023b4:	2301      	moveq	r3, #1
 80023b6:	2300      	movne	r3, #0
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <HAL_I2C_Init+0x17e>
 80023be:	2301      	movs	r3, #1
 80023c0:	e022      	b.n	8002408 <HAL_I2C_Init+0x1c4>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10e      	bne.n	80023e8 <HAL_I2C_Init+0x1a4>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	1e58      	subs	r0, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6859      	ldr	r1, [r3, #4]
 80023d2:	460b      	mov	r3, r1
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	440b      	add	r3, r1
 80023d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80023dc:	3301      	adds	r3, #1
 80023de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023e6:	e00f      	b.n	8002408 <HAL_I2C_Init+0x1c4>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	1e58      	subs	r0, r3, #1
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6859      	ldr	r1, [r3, #4]
 80023f0:	460b      	mov	r3, r1
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	440b      	add	r3, r1
 80023f6:	0099      	lsls	r1, r3, #2
 80023f8:	440b      	add	r3, r1
 80023fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80023fe:	3301      	adds	r3, #1
 8002400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002404:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002408:	6879      	ldr	r1, [r7, #4]
 800240a:	6809      	ldr	r1, [r1, #0]
 800240c:	4313      	orrs	r3, r2
 800240e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69da      	ldr	r2, [r3, #28]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	431a      	orrs	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002436:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6911      	ldr	r1, [r2, #16]
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	68d2      	ldr	r2, [r2, #12]
 8002442:	4311      	orrs	r1, r2
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	430b      	orrs	r3, r1
 800244a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695a      	ldr	r2, [r3, #20]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f042 0201 	orr.w	r2, r2, #1
 8002476:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2220      	movs	r2, #32
 8002482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	000186a0 	.word	0x000186a0
 80024a4:	001e847f 	.word	0x001e847f
 80024a8:	003d08ff 	.word	0x003d08ff
 80024ac:	431bde83 	.word	0x431bde83
 80024b0:	10624dd3 	.word	0x10624dd3

080024b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e25b      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d075      	beq.n	80025be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024d2:	4ba3      	ldr	r3, [pc, #652]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b04      	cmp	r3, #4
 80024dc:	d00c      	beq.n	80024f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024de:	4ba0      	ldr	r3, [pc, #640]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024e6:	2b08      	cmp	r3, #8
 80024e8:	d112      	bne.n	8002510 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ea:	4b9d      	ldr	r3, [pc, #628]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024f6:	d10b      	bne.n	8002510 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f8:	4b99      	ldr	r3, [pc, #612]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d05b      	beq.n	80025bc <HAL_RCC_OscConfig+0x108>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d157      	bne.n	80025bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e236      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002518:	d106      	bne.n	8002528 <HAL_RCC_OscConfig+0x74>
 800251a:	4b91      	ldr	r3, [pc, #580]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a90      	ldr	r2, [pc, #576]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e01d      	b.n	8002564 <HAL_RCC_OscConfig+0xb0>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002530:	d10c      	bne.n	800254c <HAL_RCC_OscConfig+0x98>
 8002532:	4b8b      	ldr	r3, [pc, #556]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a8a      	ldr	r2, [pc, #552]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002538:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	4b88      	ldr	r3, [pc, #544]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a87      	ldr	r2, [pc, #540]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	e00b      	b.n	8002564 <HAL_RCC_OscConfig+0xb0>
 800254c:	4b84      	ldr	r3, [pc, #528]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a83      	ldr	r2, [pc, #524]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002552:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002556:	6013      	str	r3, [r2, #0]
 8002558:	4b81      	ldr	r3, [pc, #516]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a80      	ldr	r2, [pc, #512]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 800255e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002562:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d013      	beq.n	8002594 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256c:	f7ff fbba 	bl	8001ce4 <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002574:	f7ff fbb6 	bl	8001ce4 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b64      	cmp	r3, #100	; 0x64
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e1fb      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002586:	4b76      	ldr	r3, [pc, #472]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d0f0      	beq.n	8002574 <HAL_RCC_OscConfig+0xc0>
 8002592:	e014      	b.n	80025be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002594:	f7ff fba6 	bl	8001ce4 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800259c:	f7ff fba2 	bl	8001ce4 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b64      	cmp	r3, #100	; 0x64
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e1e7      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ae:	4b6c      	ldr	r3, [pc, #432]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0xe8>
 80025ba:	e000      	b.n	80025be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d063      	beq.n	8002692 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025ca:	4b65      	ldr	r3, [pc, #404]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 030c 	and.w	r3, r3, #12
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00b      	beq.n	80025ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025d6:	4b62      	ldr	r3, [pc, #392]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025de:	2b08      	cmp	r3, #8
 80025e0:	d11c      	bne.n	800261c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025e2:	4b5f      	ldr	r3, [pc, #380]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d116      	bne.n	800261c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ee:	4b5c      	ldr	r3, [pc, #368]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d005      	beq.n	8002606 <HAL_RCC_OscConfig+0x152>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d001      	beq.n	8002606 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e1bb      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002606:	4b56      	ldr	r3, [pc, #344]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	4952      	ldr	r1, [pc, #328]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002616:	4313      	orrs	r3, r2
 8002618:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800261a:	e03a      	b.n	8002692 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d020      	beq.n	8002666 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002624:	4b4f      	ldr	r3, [pc, #316]	; (8002764 <HAL_RCC_OscConfig+0x2b0>)
 8002626:	2201      	movs	r2, #1
 8002628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262a:	f7ff fb5b 	bl	8001ce4 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002630:	e008      	b.n	8002644 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002632:	f7ff fb57 	bl	8001ce4 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d901      	bls.n	8002644 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e19c      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002644:	4b46      	ldr	r3, [pc, #280]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0f0      	beq.n	8002632 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002650:	4b43      	ldr	r3, [pc, #268]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	00db      	lsls	r3, r3, #3
 800265e:	4940      	ldr	r1, [pc, #256]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002660:	4313      	orrs	r3, r2
 8002662:	600b      	str	r3, [r1, #0]
 8002664:	e015      	b.n	8002692 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002666:	4b3f      	ldr	r3, [pc, #252]	; (8002764 <HAL_RCC_OscConfig+0x2b0>)
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266c:	f7ff fb3a 	bl	8001ce4 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002674:	f7ff fb36 	bl	8001ce4 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e17b      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002686:	4b36      	ldr	r3, [pc, #216]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1f0      	bne.n	8002674 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	2b00      	cmp	r3, #0
 800269c:	d030      	beq.n	8002700 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d016      	beq.n	80026d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026a6:	4b30      	ldr	r3, [pc, #192]	; (8002768 <HAL_RCC_OscConfig+0x2b4>)
 80026a8:	2201      	movs	r2, #1
 80026aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ac:	f7ff fb1a 	bl	8001ce4 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026b4:	f7ff fb16 	bl	8001ce4 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e15b      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026c6:	4b26      	ldr	r3, [pc, #152]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80026c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d0f0      	beq.n	80026b4 <HAL_RCC_OscConfig+0x200>
 80026d2:	e015      	b.n	8002700 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026d4:	4b24      	ldr	r3, [pc, #144]	; (8002768 <HAL_RCC_OscConfig+0x2b4>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026da:	f7ff fb03 	bl	8001ce4 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026e2:	f7ff faff 	bl	8001ce4 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e144      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f4:	4b1a      	ldr	r3, [pc, #104]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 80026f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1f0      	bne.n	80026e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80a0 	beq.w	800284e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800270e:	2300      	movs	r3, #0
 8002710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002712:	4b13      	ldr	r3, [pc, #76]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10f      	bne.n	800273e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	60bb      	str	r3, [r7, #8]
 8002722:	4b0f      	ldr	r3, [pc, #60]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	4a0e      	ldr	r2, [pc, #56]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800272c:	6413      	str	r3, [r2, #64]	; 0x40
 800272e:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <HAL_RCC_OscConfig+0x2ac>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002736:	60bb      	str	r3, [r7, #8]
 8002738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800273a:	2301      	movs	r3, #1
 800273c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273e:	4b0b      	ldr	r3, [pc, #44]	; (800276c <HAL_RCC_OscConfig+0x2b8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002746:	2b00      	cmp	r3, #0
 8002748:	d121      	bne.n	800278e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800274a:	4b08      	ldr	r3, [pc, #32]	; (800276c <HAL_RCC_OscConfig+0x2b8>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a07      	ldr	r2, [pc, #28]	; (800276c <HAL_RCC_OscConfig+0x2b8>)
 8002750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002756:	f7ff fac5 	bl	8001ce4 <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275c:	e011      	b.n	8002782 <HAL_RCC_OscConfig+0x2ce>
 800275e:	bf00      	nop
 8002760:	40023800 	.word	0x40023800
 8002764:	42470000 	.word	0x42470000
 8002768:	42470e80 	.word	0x42470e80
 800276c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002770:	f7ff fab8 	bl	8001ce4 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e0fd      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002782:	4b81      	ldr	r3, [pc, #516]	; (8002988 <HAL_RCC_OscConfig+0x4d4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0f0      	beq.n	8002770 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d106      	bne.n	80027a4 <HAL_RCC_OscConfig+0x2f0>
 8002796:	4b7d      	ldr	r3, [pc, #500]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 8002798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800279a:	4a7c      	ldr	r2, [pc, #496]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	6713      	str	r3, [r2, #112]	; 0x70
 80027a2:	e01c      	b.n	80027de <HAL_RCC_OscConfig+0x32a>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b05      	cmp	r3, #5
 80027aa:	d10c      	bne.n	80027c6 <HAL_RCC_OscConfig+0x312>
 80027ac:	4b77      	ldr	r3, [pc, #476]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80027ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b0:	4a76      	ldr	r2, [pc, #472]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80027b2:	f043 0304 	orr.w	r3, r3, #4
 80027b6:	6713      	str	r3, [r2, #112]	; 0x70
 80027b8:	4b74      	ldr	r3, [pc, #464]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80027ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027bc:	4a73      	ldr	r2, [pc, #460]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80027be:	f043 0301 	orr.w	r3, r3, #1
 80027c2:	6713      	str	r3, [r2, #112]	; 0x70
 80027c4:	e00b      	b.n	80027de <HAL_RCC_OscConfig+0x32a>
 80027c6:	4b71      	ldr	r3, [pc, #452]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80027c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ca:	4a70      	ldr	r2, [pc, #448]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80027cc:	f023 0301 	bic.w	r3, r3, #1
 80027d0:	6713      	str	r3, [r2, #112]	; 0x70
 80027d2:	4b6e      	ldr	r3, [pc, #440]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80027d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d6:	4a6d      	ldr	r2, [pc, #436]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80027d8:	f023 0304 	bic.w	r3, r3, #4
 80027dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d015      	beq.n	8002812 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e6:	f7ff fa7d 	bl	8001ce4 <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ec:	e00a      	b.n	8002804 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ee:	f7ff fa79 	bl	8001ce4 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e0bc      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002804:	4b61      	ldr	r3, [pc, #388]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 8002806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0ee      	beq.n	80027ee <HAL_RCC_OscConfig+0x33a>
 8002810:	e014      	b.n	800283c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002812:	f7ff fa67 	bl	8001ce4 <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002818:	e00a      	b.n	8002830 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800281a:	f7ff fa63 	bl	8001ce4 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	f241 3288 	movw	r2, #5000	; 0x1388
 8002828:	4293      	cmp	r3, r2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e0a6      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002830:	4b56      	ldr	r3, [pc, #344]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 8002832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1ee      	bne.n	800281a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800283c:	7dfb      	ldrb	r3, [r7, #23]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d105      	bne.n	800284e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002842:	4b52      	ldr	r3, [pc, #328]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	4a51      	ldr	r2, [pc, #324]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 8002848:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800284c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	2b00      	cmp	r3, #0
 8002854:	f000 8092 	beq.w	800297c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002858:	4b4c      	ldr	r3, [pc, #304]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 030c 	and.w	r3, r3, #12
 8002860:	2b08      	cmp	r3, #8
 8002862:	d05c      	beq.n	800291e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	2b02      	cmp	r3, #2
 800286a:	d141      	bne.n	80028f0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800286c:	4b48      	ldr	r3, [pc, #288]	; (8002990 <HAL_RCC_OscConfig+0x4dc>)
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002872:	f7ff fa37 	bl	8001ce4 <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002878:	e008      	b.n	800288c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800287a:	f7ff fa33 	bl	8001ce4 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e078      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800288c:	4b3f      	ldr	r3, [pc, #252]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1f0      	bne.n	800287a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	69da      	ldr	r2, [r3, #28]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	431a      	orrs	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a6:	019b      	lsls	r3, r3, #6
 80028a8:	431a      	orrs	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ae:	085b      	lsrs	r3, r3, #1
 80028b0:	3b01      	subs	r3, #1
 80028b2:	041b      	lsls	r3, r3, #16
 80028b4:	431a      	orrs	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ba:	061b      	lsls	r3, r3, #24
 80028bc:	4933      	ldr	r1, [pc, #204]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028c2:	4b33      	ldr	r3, [pc, #204]	; (8002990 <HAL_RCC_OscConfig+0x4dc>)
 80028c4:	2201      	movs	r2, #1
 80028c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c8:	f7ff fa0c 	bl	8001ce4 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028d0:	f7ff fa08 	bl	8001ce4 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e04d      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e2:	4b2a      	ldr	r3, [pc, #168]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0f0      	beq.n	80028d0 <HAL_RCC_OscConfig+0x41c>
 80028ee:	e045      	b.n	800297c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028f0:	4b27      	ldr	r3, [pc, #156]	; (8002990 <HAL_RCC_OscConfig+0x4dc>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f6:	f7ff f9f5 	bl	8001ce4 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028fc:	e008      	b.n	8002910 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028fe:	f7ff f9f1 	bl	8001ce4 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d901      	bls.n	8002910 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e036      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002910:	4b1e      	ldr	r3, [pc, #120]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1f0      	bne.n	80028fe <HAL_RCC_OscConfig+0x44a>
 800291c:	e02e      	b.n	800297c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d101      	bne.n	800292a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e029      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800292a:	4b18      	ldr	r3, [pc, #96]	; (800298c <HAL_RCC_OscConfig+0x4d8>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	429a      	cmp	r2, r3
 800293c:	d11c      	bne.n	8002978 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002948:	429a      	cmp	r2, r3
 800294a:	d115      	bne.n	8002978 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800294c:	68fa      	ldr	r2, [r7, #12]
 800294e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002952:	4013      	ands	r3, r2
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002958:	4293      	cmp	r3, r2
 800295a:	d10d      	bne.n	8002978 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002966:	429a      	cmp	r2, r3
 8002968:	d106      	bne.n	8002978 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002974:	429a      	cmp	r2, r3
 8002976:	d001      	beq.n	800297c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e000      	b.n	800297e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3718      	adds	r7, #24
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40007000 	.word	0x40007000
 800298c:	40023800 	.word	0x40023800
 8002990:	42470060 	.word	0x42470060

08002994 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e0cc      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029a8:	4b68      	ldr	r3, [pc, #416]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 030f 	and.w	r3, r3, #15
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d90c      	bls.n	80029d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b6:	4b65      	ldr	r3, [pc, #404]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	b2d2      	uxtb	r2, r2
 80029bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029be:	4b63      	ldr	r3, [pc, #396]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 030f 	and.w	r3, r3, #15
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d001      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e0b8      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d020      	beq.n	8002a1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029e8:	4b59      	ldr	r3, [pc, #356]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	4a58      	ldr	r2, [pc, #352]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 80029ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0308 	and.w	r3, r3, #8
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d005      	beq.n	8002a0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a00:	4b53      	ldr	r3, [pc, #332]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	4a52      	ldr	r2, [pc, #328]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a0c:	4b50      	ldr	r3, [pc, #320]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	494d      	ldr	r1, [pc, #308]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d044      	beq.n	8002ab4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d107      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a32:	4b47      	ldr	r3, [pc, #284]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d119      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e07f      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d003      	beq.n	8002a52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	d107      	bne.n	8002a62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a52:	4b3f      	ldr	r3, [pc, #252]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d109      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e06f      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a62:	4b3b      	ldr	r3, [pc, #236]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e067      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a72:	4b37      	ldr	r3, [pc, #220]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f023 0203 	bic.w	r2, r3, #3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	4934      	ldr	r1, [pc, #208]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a84:	f7ff f92e 	bl	8001ce4 <HAL_GetTick>
 8002a88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a8a:	e00a      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a8c:	f7ff f92a 	bl	8001ce4 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e04f      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aa2:	4b2b      	ldr	r3, [pc, #172]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 020c 	and.w	r2, r3, #12
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d1eb      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ab4:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 030f 	and.w	r3, r3, #15
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d20c      	bcs.n	8002adc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac2:	4b22      	ldr	r3, [pc, #136]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	b2d2      	uxtb	r2, r2
 8002ac8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aca:	4b20      	ldr	r3, [pc, #128]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 030f 	and.w	r3, r3, #15
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d001      	beq.n	8002adc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e032      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0304 	and.w	r3, r3, #4
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d008      	beq.n	8002afa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae8:	4b19      	ldr	r3, [pc, #100]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	4916      	ldr	r1, [pc, #88]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d009      	beq.n	8002b1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b06:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	490e      	ldr	r1, [pc, #56]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b1a:	f000 f82d 	bl	8002b78 <HAL_RCC_GetSysClockFreq>
 8002b1e:	4601      	mov	r1, r0
 8002b20:	4b0b      	ldr	r3, [pc, #44]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	091b      	lsrs	r3, r3, #4
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	4a0a      	ldr	r2, [pc, #40]	; (8002b54 <HAL_RCC_ClockConfig+0x1c0>)
 8002b2c:	5cd3      	ldrb	r3, [r2, r3]
 8002b2e:	fa21 f303 	lsr.w	r3, r1, r3
 8002b32:	4a09      	ldr	r2, [pc, #36]	; (8002b58 <HAL_RCC_ClockConfig+0x1c4>)
 8002b34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002b36:	4b09      	ldr	r3, [pc, #36]	; (8002b5c <HAL_RCC_ClockConfig+0x1c8>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff f88e 	bl	8001c5c <HAL_InitTick>

  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023c00 	.word	0x40023c00
 8002b50:	40023800 	.word	0x40023800
 8002b54:	08005534 	.word	0x08005534
 8002b58:	20000000 	.word	0x20000000
 8002b5c:	20000004 	.word	0x20000004

08002b60 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8002b64:	4b03      	ldr	r3, [pc, #12]	; (8002b74 <HAL_RCC_EnableCSS+0x14>)
 8002b66:	2201      	movs	r2, #1
 8002b68:	601a      	str	r2, [r3, #0]
}
 8002b6a:	bf00      	nop
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	4247004c 	.word	0x4247004c

08002b78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	607b      	str	r3, [r7, #4]
 8002b82:	2300      	movs	r3, #0
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	2300      	movs	r3, #0
 8002b88:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b8e:	4b50      	ldr	r3, [pc, #320]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 030c 	and.w	r3, r3, #12
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d007      	beq.n	8002baa <HAL_RCC_GetSysClockFreq+0x32>
 8002b9a:	2b08      	cmp	r3, #8
 8002b9c:	d008      	beq.n	8002bb0 <HAL_RCC_GetSysClockFreq+0x38>
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f040 808d 	bne.w	8002cbe <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ba4:	4b4b      	ldr	r3, [pc, #300]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002ba6:	60bb      	str	r3, [r7, #8]
       break;
 8002ba8:	e08c      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002baa:	4b4b      	ldr	r3, [pc, #300]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8002bac:	60bb      	str	r3, [r7, #8]
      break;
 8002bae:	e089      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bb0:	4b47      	ldr	r3, [pc, #284]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bb8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bba:	4b45      	ldr	r3, [pc, #276]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d023      	beq.n	8002c0e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bc6:	4b42      	ldr	r3, [pc, #264]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	099b      	lsrs	r3, r3, #6
 8002bcc:	f04f 0400 	mov.w	r4, #0
 8002bd0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	ea03 0501 	and.w	r5, r3, r1
 8002bdc:	ea04 0602 	and.w	r6, r4, r2
 8002be0:	4a3d      	ldr	r2, [pc, #244]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8002be2:	fb02 f106 	mul.w	r1, r2, r6
 8002be6:	2200      	movs	r2, #0
 8002be8:	fb02 f205 	mul.w	r2, r2, r5
 8002bec:	440a      	add	r2, r1
 8002bee:	493a      	ldr	r1, [pc, #232]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8002bf0:	fba5 0101 	umull	r0, r1, r5, r1
 8002bf4:	1853      	adds	r3, r2, r1
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f04f 0400 	mov.w	r4, #0
 8002bfe:	461a      	mov	r2, r3
 8002c00:	4623      	mov	r3, r4
 8002c02:	f7fd ff87 	bl	8000b14 <__aeabi_uldivmod>
 8002c06:	4603      	mov	r3, r0
 8002c08:	460c      	mov	r4, r1
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	e049      	b.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c0e:	4b30      	ldr	r3, [pc, #192]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	099b      	lsrs	r3, r3, #6
 8002c14:	f04f 0400 	mov.w	r4, #0
 8002c18:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	ea03 0501 	and.w	r5, r3, r1
 8002c24:	ea04 0602 	and.w	r6, r4, r2
 8002c28:	4629      	mov	r1, r5
 8002c2a:	4632      	mov	r2, r6
 8002c2c:	f04f 0300 	mov.w	r3, #0
 8002c30:	f04f 0400 	mov.w	r4, #0
 8002c34:	0154      	lsls	r4, r2, #5
 8002c36:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c3a:	014b      	lsls	r3, r1, #5
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4622      	mov	r2, r4
 8002c40:	1b49      	subs	r1, r1, r5
 8002c42:	eb62 0206 	sbc.w	r2, r2, r6
 8002c46:	f04f 0300 	mov.w	r3, #0
 8002c4a:	f04f 0400 	mov.w	r4, #0
 8002c4e:	0194      	lsls	r4, r2, #6
 8002c50:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c54:	018b      	lsls	r3, r1, #6
 8002c56:	1a5b      	subs	r3, r3, r1
 8002c58:	eb64 0402 	sbc.w	r4, r4, r2
 8002c5c:	f04f 0100 	mov.w	r1, #0
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	00e2      	lsls	r2, r4, #3
 8002c66:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c6a:	00d9      	lsls	r1, r3, #3
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	4614      	mov	r4, r2
 8002c70:	195b      	adds	r3, r3, r5
 8002c72:	eb44 0406 	adc.w	r4, r4, r6
 8002c76:	f04f 0100 	mov.w	r1, #0
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	02a2      	lsls	r2, r4, #10
 8002c80:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002c84:	0299      	lsls	r1, r3, #10
 8002c86:	460b      	mov	r3, r1
 8002c88:	4614      	mov	r4, r2
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	4621      	mov	r1, r4
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f04f 0400 	mov.w	r4, #0
 8002c94:	461a      	mov	r2, r3
 8002c96:	4623      	mov	r3, r4
 8002c98:	f7fd ff3c 	bl	8000b14 <__aeabi_uldivmod>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	460c      	mov	r4, r1
 8002ca0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ca2:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	0c1b      	lsrs	r3, r3, #16
 8002ca8:	f003 0303 	and.w	r3, r3, #3
 8002cac:	3301      	adds	r3, #1
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cba:	60bb      	str	r3, [r7, #8]
      break;
 8002cbc:	e002      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cbe:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002cc0:	60bb      	str	r3, [r7, #8]
      break;
 8002cc2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cc4:	68bb      	ldr	r3, [r7, #8]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3714      	adds	r7, #20
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	00f42400 	.word	0x00f42400
 8002cd8:	017d7840 	.word	0x017d7840

08002cdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce0:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000000 	.word	0x20000000

08002cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002cf8:	f7ff fff0 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002cfc:	4601      	mov	r1, r0
 8002cfe:	4b05      	ldr	r3, [pc, #20]	; (8002d14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	0a9b      	lsrs	r3, r3, #10
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	4a03      	ldr	r2, [pc, #12]	; (8002d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d0a:	5cd3      	ldrb	r3, [r2, r3]
 8002d0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40023800 	.word	0x40023800
 8002d18:	08005544 	.word	0x08005544

08002d1c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8002d20:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <HAL_RCC_NMI_IRQHandler+0x20>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d28:	2b80      	cmp	r3, #128	; 0x80
 8002d2a:	d104      	bne.n	8002d36 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8002d2c:	f000 f80a 	bl	8002d44 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8002d30:	4b03      	ldr	r3, [pc, #12]	; (8002d40 <HAL_RCC_NMI_IRQHandler+0x24>)
 8002d32:	2280      	movs	r2, #128	; 0x80
 8002d34:	701a      	strb	r2, [r3, #0]
  }
}
 8002d36:	bf00      	nop
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	4002380e 	.word	0x4002380e

08002d44 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8002d48:	bf00      	nop
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d101      	bne.n	8002d64 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e056      	b.n	8002e12 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fe fc82 	bl	8001688 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	431a      	orrs	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	431a      	orrs	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	ea42 0103 	orr.w	r1, r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	0c1b      	lsrs	r3, r3, #16
 8002de2:	f003 0104 	and.w	r1, r3, #4
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	69da      	ldr	r2, [r3, #28]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b088      	sub	sp, #32
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	60f8      	str	r0, [r7, #12]
 8002e22:	60b9      	str	r1, [r7, #8]
 8002e24:	603b      	str	r3, [r7, #0]
 8002e26:	4613      	mov	r3, r2
 8002e28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d101      	bne.n	8002e3c <HAL_SPI_Transmit+0x22>
 8002e38:	2302      	movs	r3, #2
 8002e3a:	e11e      	b.n	800307a <HAL_SPI_Transmit+0x260>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e44:	f7fe ff4e 	bl	8001ce4 <HAL_GetTick>
 8002e48:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002e4a:	88fb      	ldrh	r3, [r7, #6]
 8002e4c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d002      	beq.n	8002e60 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002e5e:	e103      	b.n	8003068 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d002      	beq.n	8002e6c <HAL_SPI_Transmit+0x52>
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d102      	bne.n	8002e72 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002e70:	e0fa      	b.n	8003068 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2203      	movs	r2, #3
 8002e76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	88fa      	ldrh	r2, [r7, #6]
 8002e8a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	88fa      	ldrh	r2, [r7, #6]
 8002e90:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eb8:	d107      	bne.n	8002eca <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ec8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed4:	2b40      	cmp	r3, #64	; 0x40
 8002ed6:	d007      	beq.n	8002ee8 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ee6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ef0:	d14b      	bne.n	8002f8a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d002      	beq.n	8002f00 <HAL_SPI_Transmit+0xe6>
 8002efa:	8afb      	ldrh	r3, [r7, #22]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d13e      	bne.n	8002f7e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f04:	881a      	ldrh	r2, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f10:	1c9a      	adds	r2, r3, #2
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	b29a      	uxth	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002f24:	e02b      	b.n	8002f7e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d112      	bne.n	8002f5a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f38:	881a      	ldrh	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f44:	1c9a      	adds	r2, r3, #2
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	3b01      	subs	r3, #1
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f58:	e011      	b.n	8002f7e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f5a:	f7fe fec3 	bl	8001ce4 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d803      	bhi.n	8002f72 <HAL_SPI_Transmit+0x158>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f70:	d102      	bne.n	8002f78 <HAL_SPI_Transmit+0x15e>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d102      	bne.n	8002f7e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002f7c:	e074      	b.n	8003068 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1ce      	bne.n	8002f26 <HAL_SPI_Transmit+0x10c>
 8002f88:	e04c      	b.n	8003024 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <HAL_SPI_Transmit+0x17e>
 8002f92:	8afb      	ldrh	r3, [r7, #22]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d140      	bne.n	800301a <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	330c      	adds	r3, #12
 8002fa2:	7812      	ldrb	r2, [r2, #0]
 8002fa4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	1c5a      	adds	r2, r3, #1
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002fbe:	e02c      	b.n	800301a <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d113      	bne.n	8002ff6 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	330c      	adds	r3, #12
 8002fd8:	7812      	ldrb	r2, [r2, #0]
 8002fda:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe0:	1c5a      	adds	r2, r3, #1
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	3b01      	subs	r3, #1
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	86da      	strh	r2, [r3, #54]	; 0x36
 8002ff4:	e011      	b.n	800301a <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ff6:	f7fe fe75 	bl	8001ce4 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	429a      	cmp	r2, r3
 8003004:	d803      	bhi.n	800300e <HAL_SPI_Transmit+0x1f4>
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300c:	d102      	bne.n	8003014 <HAL_SPI_Transmit+0x1fa>
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d102      	bne.n	800301a <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003018:	e026      	b.n	8003068 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800301e:	b29b      	uxth	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1cd      	bne.n	8002fc0 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	6839      	ldr	r1, [r7, #0]
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 f895 	bl	8003158 <SPI_EndRxTxTransaction>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2220      	movs	r2, #32
 8003038:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d10a      	bne.n	8003058 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003042:	2300      	movs	r3, #0
 8003044:	613b      	str	r3, [r7, #16]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	613b      	str	r3, [r7, #16]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800305c:	2b00      	cmp	r3, #0
 800305e:	d002      	beq.n	8003066 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	77fb      	strb	r3, [r7, #31]
 8003064:	e000      	b.n	8003068 <HAL_SPI_Transmit+0x24e>
  }

error:
 8003066:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003078:	7ffb      	ldrb	r3, [r7, #31]
}
 800307a:	4618      	mov	r0, r3
 800307c:	3720      	adds	r7, #32
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b084      	sub	sp, #16
 8003086:	af00      	add	r7, sp, #0
 8003088:	60f8      	str	r0, [r7, #12]
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	603b      	str	r3, [r7, #0]
 800308e:	4613      	mov	r3, r2
 8003090:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003092:	e04c      	b.n	800312e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309a:	d048      	beq.n	800312e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800309c:	f7fe fe22 	bl	8001ce4 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d902      	bls.n	80030b2 <SPI_WaitFlagStateUntilTimeout+0x30>
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d13d      	bne.n	800312e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685a      	ldr	r2, [r3, #4]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80030c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030ca:	d111      	bne.n	80030f0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030d4:	d004      	beq.n	80030e0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030de:	d107      	bne.n	80030f0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030f8:	d10f      	bne.n	800311a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003118:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e00f      	b.n	800314e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	4013      	ands	r3, r2
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	429a      	cmp	r2, r3
 800313c:	bf0c      	ite	eq
 800313e:	2301      	moveq	r3, #1
 8003140:	2300      	movne	r3, #0
 8003142:	b2db      	uxtb	r3, r3
 8003144:	461a      	mov	r2, r3
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	429a      	cmp	r2, r3
 800314a:	d1a3      	bne.n	8003094 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
	...

08003158 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b088      	sub	sp, #32
 800315c:	af02      	add	r7, sp, #8
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003164:	4b1b      	ldr	r3, [pc, #108]	; (80031d4 <SPI_EndRxTxTransaction+0x7c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a1b      	ldr	r2, [pc, #108]	; (80031d8 <SPI_EndRxTxTransaction+0x80>)
 800316a:	fba2 2303 	umull	r2, r3, r2, r3
 800316e:	0d5b      	lsrs	r3, r3, #21
 8003170:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003174:	fb02 f303 	mul.w	r3, r2, r3
 8003178:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003182:	d112      	bne.n	80031aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	2200      	movs	r2, #0
 800318c:	2180      	movs	r1, #128	; 0x80
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f7ff ff77 	bl	8003082 <SPI_WaitFlagStateUntilTimeout>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d016      	beq.n	80031c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319e:	f043 0220 	orr.w	r2, r3, #32
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e00f      	b.n	80031ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00a      	beq.n	80031c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	3b01      	subs	r3, #1
 80031b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031c0:	2b80      	cmp	r3, #128	; 0x80
 80031c2:	d0f2      	beq.n	80031aa <SPI_EndRxTxTransaction+0x52>
 80031c4:	e000      	b.n	80031c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80031c6:	bf00      	nop
  }

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	20000000 	.word	0x20000000
 80031d8:	165e9f81 	.word	0x165e9f81

080031dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e01d      	b.n	800322a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d106      	bne.n	8003208 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7fe fb7c 	bl	8001900 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2202      	movs	r2, #2
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3304      	adds	r3, #4
 8003218:	4619      	mov	r1, r3
 800321a:	4610      	mov	r0, r2
 800321c:	f000 f910 	bl	8003440 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003232:	b480      	push	{r7}
 8003234:	b085      	sub	sp, #20
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2202      	movs	r2, #2
 800323e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2b06      	cmp	r3, #6
 8003252:	d007      	beq.n	8003264 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f042 0201 	orr.w	r2, r2, #1
 8003262:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3714      	adds	r7, #20
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr

0800327a <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2202      	movs	r2, #2
 8003286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	6a1a      	ldr	r2, [r3, #32]
 8003290:	f241 1311 	movw	r3, #4369	; 0x1111
 8003294:	4013      	ands	r3, r2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d10f      	bne.n	80032ba <HAL_TIM_Base_Stop+0x40>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6a1a      	ldr	r2, [r3, #32]
 80032a0:	f240 4344 	movw	r3, #1092	; 0x444
 80032a4:	4013      	ands	r3, r2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d107      	bne.n	80032ba <HAL_TIM_Base_Stop+0x40>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 0201 	bic.w	r2, r2, #1
 80032b8:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_TIM_ConfigClockSource+0x18>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e0a6      	b.n	8003436 <HAL_TIM_ConfigClockSource+0x166>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2202      	movs	r2, #2
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003306:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800330e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68fa      	ldr	r2, [r7, #12]
 8003316:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2b40      	cmp	r3, #64	; 0x40
 800331e:	d067      	beq.n	80033f0 <HAL_TIM_ConfigClockSource+0x120>
 8003320:	2b40      	cmp	r3, #64	; 0x40
 8003322:	d80b      	bhi.n	800333c <HAL_TIM_ConfigClockSource+0x6c>
 8003324:	2b10      	cmp	r3, #16
 8003326:	d073      	beq.n	8003410 <HAL_TIM_ConfigClockSource+0x140>
 8003328:	2b10      	cmp	r3, #16
 800332a:	d802      	bhi.n	8003332 <HAL_TIM_ConfigClockSource+0x62>
 800332c:	2b00      	cmp	r3, #0
 800332e:	d06f      	beq.n	8003410 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003330:	e078      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003332:	2b20      	cmp	r3, #32
 8003334:	d06c      	beq.n	8003410 <HAL_TIM_ConfigClockSource+0x140>
 8003336:	2b30      	cmp	r3, #48	; 0x30
 8003338:	d06a      	beq.n	8003410 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800333a:	e073      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800333c:	2b70      	cmp	r3, #112	; 0x70
 800333e:	d00d      	beq.n	800335c <HAL_TIM_ConfigClockSource+0x8c>
 8003340:	2b70      	cmp	r3, #112	; 0x70
 8003342:	d804      	bhi.n	800334e <HAL_TIM_ConfigClockSource+0x7e>
 8003344:	2b50      	cmp	r3, #80	; 0x50
 8003346:	d033      	beq.n	80033b0 <HAL_TIM_ConfigClockSource+0xe0>
 8003348:	2b60      	cmp	r3, #96	; 0x60
 800334a:	d041      	beq.n	80033d0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800334c:	e06a      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800334e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003352:	d066      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x152>
 8003354:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003358:	d017      	beq.n	800338a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800335a:	e063      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6818      	ldr	r0, [r3, #0]
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	6899      	ldr	r1, [r3, #8]
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f000 f962 	bl	8003634 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800337e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	609a      	str	r2, [r3, #8]
      break;
 8003388:	e04c      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6818      	ldr	r0, [r3, #0]
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	6899      	ldr	r1, [r3, #8]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	f000 f94b 	bl	8003634 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033ac:	609a      	str	r2, [r3, #8]
      break;
 80033ae:	e039      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	6859      	ldr	r1, [r3, #4]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	461a      	mov	r2, r3
 80033be:	f000 f8bf 	bl	8003540 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2150      	movs	r1, #80	; 0x50
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 f918 	bl	80035fe <TIM_ITRx_SetConfig>
      break;
 80033ce:	e029      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6818      	ldr	r0, [r3, #0]
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	6859      	ldr	r1, [r3, #4]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	461a      	mov	r2, r3
 80033de:	f000 f8de 	bl	800359e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2160      	movs	r1, #96	; 0x60
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 f908 	bl	80035fe <TIM_ITRx_SetConfig>
      break;
 80033ee:	e019      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6818      	ldr	r0, [r3, #0]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	6859      	ldr	r1, [r3, #4]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	461a      	mov	r2, r3
 80033fe:	f000 f89f 	bl	8003540 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2140      	movs	r1, #64	; 0x40
 8003408:	4618      	mov	r0, r3
 800340a:	f000 f8f8 	bl	80035fe <TIM_ITRx_SetConfig>
      break;
 800340e:	e009      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4619      	mov	r1, r3
 800341a:	4610      	mov	r0, r2
 800341c:	f000 f8ef 	bl	80035fe <TIM_ITRx_SetConfig>
      break;
 8003420:	e000      	b.n	8003424 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003422:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
	...

08003440 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003440:	b480      	push	{r7}
 8003442:	b085      	sub	sp, #20
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a34      	ldr	r2, [pc, #208]	; (8003524 <TIM_Base_SetConfig+0xe4>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d00f      	beq.n	8003478 <TIM_Base_SetConfig+0x38>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800345e:	d00b      	beq.n	8003478 <TIM_Base_SetConfig+0x38>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a31      	ldr	r2, [pc, #196]	; (8003528 <TIM_Base_SetConfig+0xe8>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d007      	beq.n	8003478 <TIM_Base_SetConfig+0x38>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a30      	ldr	r2, [pc, #192]	; (800352c <TIM_Base_SetConfig+0xec>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d003      	beq.n	8003478 <TIM_Base_SetConfig+0x38>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a2f      	ldr	r2, [pc, #188]	; (8003530 <TIM_Base_SetConfig+0xf0>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d108      	bne.n	800348a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800347e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	4313      	orrs	r3, r2
 8003488:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a25      	ldr	r2, [pc, #148]	; (8003524 <TIM_Base_SetConfig+0xe4>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d01b      	beq.n	80034ca <TIM_Base_SetConfig+0x8a>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003498:	d017      	beq.n	80034ca <TIM_Base_SetConfig+0x8a>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a22      	ldr	r2, [pc, #136]	; (8003528 <TIM_Base_SetConfig+0xe8>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d013      	beq.n	80034ca <TIM_Base_SetConfig+0x8a>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a21      	ldr	r2, [pc, #132]	; (800352c <TIM_Base_SetConfig+0xec>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d00f      	beq.n	80034ca <TIM_Base_SetConfig+0x8a>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a20      	ldr	r2, [pc, #128]	; (8003530 <TIM_Base_SetConfig+0xf0>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d00b      	beq.n	80034ca <TIM_Base_SetConfig+0x8a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a1f      	ldr	r2, [pc, #124]	; (8003534 <TIM_Base_SetConfig+0xf4>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d007      	beq.n	80034ca <TIM_Base_SetConfig+0x8a>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a1e      	ldr	r2, [pc, #120]	; (8003538 <TIM_Base_SetConfig+0xf8>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d003      	beq.n	80034ca <TIM_Base_SetConfig+0x8a>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a1d      	ldr	r2, [pc, #116]	; (800353c <TIM_Base_SetConfig+0xfc>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d108      	bne.n	80034dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	4313      	orrs	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a08      	ldr	r2, [pc, #32]	; (8003524 <TIM_Base_SetConfig+0xe4>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d103      	bne.n	8003510 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	691a      	ldr	r2, [r3, #16]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	615a      	str	r2, [r3, #20]
}
 8003516:	bf00      	nop
 8003518:	3714      	adds	r7, #20
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40010000 	.word	0x40010000
 8003528:	40000400 	.word	0x40000400
 800352c:	40000800 	.word	0x40000800
 8003530:	40000c00 	.word	0x40000c00
 8003534:	40014000 	.word	0x40014000
 8003538:	40014400 	.word	0x40014400
 800353c:	40014800 	.word	0x40014800

08003540 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003540:	b480      	push	{r7}
 8003542:	b087      	sub	sp, #28
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	f023 0201 	bic.w	r2, r3, #1
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800356a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	4313      	orrs	r3, r2
 8003574:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f023 030a 	bic.w	r3, r3, #10
 800357c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	4313      	orrs	r3, r2
 8003584:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	621a      	str	r2, [r3, #32]
}
 8003592:	bf00      	nop
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800359e:	b480      	push	{r7}
 80035a0:	b087      	sub	sp, #28
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	60f8      	str	r0, [r7, #12]
 80035a6:	60b9      	str	r1, [r7, #8]
 80035a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	f023 0210 	bic.w	r2, r3, #16
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6a1b      	ldr	r3, [r3, #32]
 80035c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	031b      	lsls	r3, r3, #12
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	621a      	str	r2, [r3, #32]
}
 80035f2:	bf00      	nop
 80035f4:	371c      	adds	r7, #28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035fe:	b480      	push	{r7}
 8003600:	b085      	sub	sp, #20
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
 8003606:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003614:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4313      	orrs	r3, r2
 800361c:	f043 0307 	orr.w	r3, r3, #7
 8003620:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	609a      	str	r2, [r3, #8]
}
 8003628:	bf00      	nop
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003634:	b480      	push	{r7}
 8003636:	b087      	sub	sp, #28
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
 8003640:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800364e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	021a      	lsls	r2, r3, #8
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	431a      	orrs	r2, r3
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	4313      	orrs	r3, r2
 800365c:	697a      	ldr	r2, [r7, #20]
 800365e:	4313      	orrs	r3, r2
 8003660:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	609a      	str	r2, [r3, #8]
}
 8003668:	bf00      	nop
 800366a:	371c      	adds	r7, #28
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003684:	2b01      	cmp	r3, #1
 8003686:	d101      	bne.n	800368c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003688:	2302      	movs	r3, #2
 800368a:	e050      	b.n	800372e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a1c      	ldr	r2, [pc, #112]	; (800373c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d018      	beq.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d8:	d013      	beq.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a18      	ldr	r2, [pc, #96]	; (8003740 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d00e      	beq.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a16      	ldr	r2, [pc, #88]	; (8003744 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d009      	beq.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a15      	ldr	r2, [pc, #84]	; (8003748 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d004      	beq.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a13      	ldr	r2, [pc, #76]	; (800374c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d10c      	bne.n	800371c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003708:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	4313      	orrs	r3, r2
 8003712:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	40010000 	.word	0x40010000
 8003740:	40000400 	.word	0x40000400
 8003744:	40000800 	.word	0x40000800
 8003748:	40000c00 	.word	0x40000c00
 800374c:	40014000 	.word	0x40014000

08003750 <LL_GPIO_SetPinMode>:
{
 8003750:	b480      	push	{r7}
 8003752:	b089      	sub	sp, #36	; 0x24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	fa93 f3a3 	rbit	r3, r3
 800376a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	fab3 f383 	clz	r3, r3
 8003772:	b2db      	uxtb	r3, r3
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	2103      	movs	r1, #3
 8003778:	fa01 f303 	lsl.w	r3, r1, r3
 800377c:	43db      	mvns	r3, r3
 800377e:	401a      	ands	r2, r3
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	fa93 f3a3 	rbit	r3, r3
 800378a:	61bb      	str	r3, [r7, #24]
  return result;
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	fab3 f383 	clz	r3, r3
 8003792:	b2db      	uxtb	r3, r3
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	fa01 f303 	lsl.w	r3, r1, r3
 800379c:	431a      	orrs	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	601a      	str	r2, [r3, #0]
}
 80037a2:	bf00      	nop
 80037a4:	3724      	adds	r7, #36	; 0x24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <LL_GPIO_SetPinOutputType>:
{
 80037ae:	b480      	push	{r7}
 80037b0:	b089      	sub	sp, #36	; 0x24
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	60f8      	str	r0, [r7, #12]
 80037b6:	60b9      	str	r1, [r7, #8]
 80037b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, (GPIO_OTYPER_OT_0 << POSITION_VAL(Pin)), (OutputType << POSITION_VAL(Pin)));
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	685a      	ldr	r2, [r3, #4]
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	fa93 f3a3 	rbit	r3, r3
 80037c8:	613b      	str	r3, [r7, #16]
  return result;
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	fab3 f383 	clz	r3, r3
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	4619      	mov	r1, r3
 80037d4:	2301      	movs	r3, #1
 80037d6:	408b      	lsls	r3, r1
 80037d8:	43db      	mvns	r3, r3
 80037da:	401a      	ands	r2, r3
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	fa93 f3a3 	rbit	r3, r3
 80037e6:	61bb      	str	r3, [r7, #24]
  return result;
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	fab3 f383 	clz	r3, r3
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	4619      	mov	r1, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	408b      	lsls	r3, r1
 80037f6:	431a      	orrs	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	605a      	str	r2, [r3, #4]
}
 80037fc:	bf00      	nop
 80037fe:	3724      	adds	r7, #36	; 0x24
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <LL_GPIO_SetPinSpeed>:
{
 8003808:	b480      	push	{r7}
 800380a:	b089      	sub	sp, #36	; 0x24
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	fa93 f3a3 	rbit	r3, r3
 8003822:	613b      	str	r3, [r7, #16]
  return result;
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	fab3 f383 	clz	r3, r3
 800382a:	b2db      	uxtb	r3, r3
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	2103      	movs	r1, #3
 8003830:	fa01 f303 	lsl.w	r3, r1, r3
 8003834:	43db      	mvns	r3, r3
 8003836:	401a      	ands	r2, r3
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	fa93 f3a3 	rbit	r3, r3
 8003842:	61bb      	str	r3, [r7, #24]
  return result;
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	fab3 f383 	clz	r3, r3
 800384a:	b2db      	uxtb	r3, r3
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	6879      	ldr	r1, [r7, #4]
 8003850:	fa01 f303 	lsl.w	r3, r1, r3
 8003854:	431a      	orrs	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	609a      	str	r2, [r3, #8]
}
 800385a:	bf00      	nop
 800385c:	3724      	adds	r7, #36	; 0x24
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <LL_GPIO_SetPinPull>:
{
 8003866:	b480      	push	{r7}
 8003868:	b089      	sub	sp, #36	; 0x24
 800386a:	af00      	add	r7, sp, #0
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	68da      	ldr	r2, [r3, #12]
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	fa93 f3a3 	rbit	r3, r3
 8003880:	613b      	str	r3, [r7, #16]
  return result;
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	fab3 f383 	clz	r3, r3
 8003888:	b2db      	uxtb	r3, r3
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	2103      	movs	r1, #3
 800388e:	fa01 f303 	lsl.w	r3, r1, r3
 8003892:	43db      	mvns	r3, r3
 8003894:	401a      	ands	r2, r3
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	fa93 f3a3 	rbit	r3, r3
 80038a0:	61bb      	str	r3, [r7, #24]
  return result;
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	fab3 f383 	clz	r3, r3
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	fa01 f303 	lsl.w	r3, r1, r3
 80038b2:	431a      	orrs	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	60da      	str	r2, [r3, #12]
}
 80038b8:	bf00      	nop
 80038ba:	3724      	adds	r7, #36	; 0x24
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <LL_GPIO_SetAFPin_0_7>:
{
 80038c4:	b480      	push	{r7}
 80038c6:	b089      	sub	sp, #36	; 0x24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a1a      	ldr	r2, [r3, #32]
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	fa93 f3a3 	rbit	r3, r3
 80038de:	613b      	str	r3, [r7, #16]
  return result;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	fab3 f383 	clz	r3, r3
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	210f      	movs	r1, #15
 80038ec:	fa01 f303 	lsl.w	r3, r1, r3
 80038f0:	43db      	mvns	r3, r3
 80038f2:	401a      	ands	r2, r3
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	fa93 f3a3 	rbit	r3, r3
 80038fe:	61bb      	str	r3, [r7, #24]
  return result;
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	fab3 f383 	clz	r3, r3
 8003906:	b2db      	uxtb	r3, r3
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	fa01 f303 	lsl.w	r3, r1, r3
 8003910:	431a      	orrs	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	621a      	str	r2, [r3, #32]
}
 8003916:	bf00      	nop
 8003918:	3724      	adds	r7, #36	; 0x24
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr

08003922 <LL_GPIO_SetAFPin_8_15>:
{
 8003922:	b480      	push	{r7}
 8003924:	b089      	sub	sp, #36	; 0x24
 8003926:	af00      	add	r7, sp, #0
 8003928:	60f8      	str	r0, [r7, #12]
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	0a1b      	lsrs	r3, r3, #8
 8003936:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	fa93 f3a3 	rbit	r3, r3
 800393e:	613b      	str	r3, [r7, #16]
  return result;
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	fab3 f383 	clz	r3, r3
 8003946:	b2db      	uxtb	r3, r3
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	210f      	movs	r1, #15
 800394c:	fa01 f303 	lsl.w	r3, r1, r3
 8003950:	43db      	mvns	r3, r3
 8003952:	401a      	ands	r2, r3
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	0a1b      	lsrs	r3, r3, #8
 8003958:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	fa93 f3a3 	rbit	r3, r3
 8003960:	61bb      	str	r3, [r7, #24]
  return result;
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	fab3 f383 	clz	r3, r3
 8003968:	b2db      	uxtb	r3, r3
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	fa01 f303 	lsl.w	r3, r1, r3
 8003972:	431a      	orrs	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003978:	bf00      	nop
 800397a:	3724      	adds	r7, #36	; 0x24
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b088      	sub	sp, #32
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800398e:	2300      	movs	r3, #0
 8003990:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8003992:	2300      	movs	r3, #0
 8003994:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	fa93 f3a3 	rbit	r3, r3
 80039a2:	613b      	str	r3, [r7, #16]
  return result;
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	fab3 f383 	clz	r3, r3
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80039ae:	e050      	b.n	8003a52 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	2101      	movs	r1, #1
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	fa01 f303 	lsl.w	r3, r1, r3
 80039bc:	4013      	ands	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d042      	beq.n	8003a4c <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d003      	beq.n	80039d6 <LL_GPIO_Init+0x52>
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d10d      	bne.n	80039f2 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	461a      	mov	r2, r3
 80039dc:	69b9      	ldr	r1, [r7, #24]
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff ff12 	bl	8003808 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	461a      	mov	r2, r3
 80039ea:	69b9      	ldr	r1, [r7, #24]
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f7ff fede 	bl	80037ae <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	461a      	mov	r2, r3
 80039f8:	69b9      	ldr	r1, [r7, #24]
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff ff33 	bl	8003866 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d11a      	bne.n	8003a3e <LL_GPIO_Init+0xba>
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	fa93 f3a3 	rbit	r3, r3
 8003a12:	60bb      	str	r3, [r7, #8]
  return result;
 8003a14:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003a16:	fab3 f383 	clz	r3, r3
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b07      	cmp	r3, #7
 8003a1e:	d807      	bhi.n	8003a30 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	461a      	mov	r2, r3
 8003a26:	69b9      	ldr	r1, [r7, #24]
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7ff ff4b 	bl	80038c4 <LL_GPIO_SetAFPin_0_7>
 8003a2e:	e006      	b.n	8003a3e <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	695b      	ldr	r3, [r3, #20]
 8003a34:	461a      	mov	r2, r3
 8003a36:	69b9      	ldr	r1, [r7, #24]
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7ff ff72 	bl	8003922 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	461a      	mov	r2, r3
 8003a44:	69b9      	ldr	r1, [r7, #24]
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7ff fe82 	bl	8003750 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	fa22 f303 	lsr.w	r3, r2, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1a7      	bne.n	80039b0 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3720      	adds	r7, #32
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
	...

08003a6c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003a70:	4b04      	ldr	r3, [pc, #16]	; (8003a84 <LL_RCC_GetSysClkSource+0x18>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f003 030c 	and.w	r3, r3, #12
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	40023800 	.word	0x40023800

08003a88 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003a8c:	4b04      	ldr	r3, [pc, #16]	; (8003aa0 <LL_RCC_GetAHBPrescaler+0x18>)
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800

08003aa4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003aa8:	4b04      	ldr	r3, [pc, #16]	; (8003abc <LL_RCC_GetAPB1Prescaler+0x18>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40023800 	.word	0x40023800

08003ac0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003ac4:	4b04      	ldr	r3, [pc, #16]	; (8003ad8 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40023800 	.word	0x40023800

08003adc <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003ae0:	4b04      	ldr	r3, [pc, #16]	; (8003af4 <LL_RCC_PLL_GetMainSource+0x18>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	40023800 	.word	0x40023800

08003af8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003afc:	4b04      	ldr	r3, [pc, #16]	; (8003b10 <LL_RCC_PLL_GetN+0x18>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	099b      	lsrs	r3, r3, #6
 8003b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	40023800 	.word	0x40023800

08003b14 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003b18:	4b04      	ldr	r3, [pc, #16]	; (8003b2c <LL_RCC_PLL_GetP+0x18>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40023800 	.word	0x40023800

08003b30 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003b34:	4b04      	ldr	r3, [pc, #16]	; (8003b48 <LL_RCC_PLL_GetDivider+0x18>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	40023800 	.word	0x40023800

08003b4c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003b54:	f000 f820 	bl	8003b98 <RCC_GetSystemClockFreq>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f83e 	bl	8003be4 <RCC_GetHCLKClockFreq>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 f84c 	bl	8003c10 <RCC_GetPCLK1ClockFreq>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 f858 	bl	8003c38 <RCC_GetPCLK2ClockFreq>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	60da      	str	r2, [r3, #12]
}
 8003b8e:	bf00      	nop
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
	...

08003b98 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003ba2:	f7ff ff63 	bl	8003a6c <LL_RCC_GetSysClkSource>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	d006      	beq.n	8003bba <RCC_GetSystemClockFreq+0x22>
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d007      	beq.n	8003bc0 <RCC_GetSystemClockFreq+0x28>
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10a      	bne.n	8003bca <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003bb4:	4b09      	ldr	r3, [pc, #36]	; (8003bdc <RCC_GetSystemClockFreq+0x44>)
 8003bb6:	607b      	str	r3, [r7, #4]
      break;
 8003bb8:	e00a      	b.n	8003bd0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003bba:	4b09      	ldr	r3, [pc, #36]	; (8003be0 <RCC_GetSystemClockFreq+0x48>)
 8003bbc:	607b      	str	r3, [r7, #4]
      break;
 8003bbe:	e007      	b.n	8003bd0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003bc0:	2008      	movs	r0, #8
 8003bc2:	f000 f84d 	bl	8003c60 <RCC_PLL_GetFreqDomain_SYS>
 8003bc6:	6078      	str	r0, [r7, #4]
      break;
 8003bc8:	e002      	b.n	8003bd0 <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003bca:	4b04      	ldr	r3, [pc, #16]	; (8003bdc <RCC_GetSystemClockFreq+0x44>)
 8003bcc:	607b      	str	r3, [r7, #4]
      break;
 8003bce:	bf00      	nop
  }

  return frequency;
 8003bd0:	687b      	ldr	r3, [r7, #4]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	00f42400 	.word	0x00f42400
 8003be0:	017d7840 	.word	0x017d7840

08003be4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003bec:	f7ff ff4c 	bl	8003a88 <LL_RCC_GetAHBPrescaler>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	091b      	lsrs	r3, r3, #4
 8003bf4:	f003 030f 	and.w	r3, r3, #15
 8003bf8:	4a04      	ldr	r2, [pc, #16]	; (8003c0c <RCC_GetHCLKClockFreq+0x28>)
 8003bfa:	5cd3      	ldrb	r3, [r2, r3]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	40d3      	lsrs	r3, r2
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	08005534 	.word	0x08005534

08003c10 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003c18:	f7ff ff44 	bl	8003aa4 <LL_RCC_GetAPB1Prescaler>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	0a9b      	lsrs	r3, r3, #10
 8003c20:	4a04      	ldr	r2, [pc, #16]	; (8003c34 <RCC_GetPCLK1ClockFreq+0x24>)
 8003c22:	5cd3      	ldrb	r3, [r2, r3]
 8003c24:	461a      	mov	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	40d3      	lsrs	r3, r2
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	08005544 	.word	0x08005544

08003c38 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003c40:	f7ff ff3e 	bl	8003ac0 <LL_RCC_GetAPB2Prescaler>
 8003c44:	4603      	mov	r3, r0
 8003c46:	0b5b      	lsrs	r3, r3, #13
 8003c48:	4a04      	ldr	r2, [pc, #16]	; (8003c5c <RCC_GetPCLK2ClockFreq+0x24>)
 8003c4a:	5cd3      	ldrb	r3, [r2, r3]
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	40d3      	lsrs	r3, r2
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3708      	adds	r7, #8
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	08005544 	.word	0x08005544

08003c60 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003c60:	b590      	push	{r4, r7, lr}
 8003c62:	b087      	sub	sp, #28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	617b      	str	r3, [r7, #20]
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	2300      	movs	r3, #0
 8003c72:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003c74:	f7ff ff32 	bl	8003adc <LL_RCC_PLL_GetMainSource>
 8003c78:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8003c80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c84:	d003      	beq.n	8003c8e <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8003c86:	e005      	b.n	8003c94 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003c88:	4b12      	ldr	r3, [pc, #72]	; (8003cd4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003c8a:	617b      	str	r3, [r7, #20]
      break;
 8003c8c:	e005      	b.n	8003c9a <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003c8e:	4b12      	ldr	r3, [pc, #72]	; (8003cd8 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003c90:	617b      	str	r3, [r7, #20]
      break;
 8003c92:	e002      	b.n	8003c9a <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8003c94:	4b0f      	ldr	r3, [pc, #60]	; (8003cd4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003c96:	617b      	str	r3, [r7, #20]
      break;
 8003c98:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b08      	cmp	r3, #8
 8003c9e:	d113      	bne.n	8003cc8 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003ca0:	f7ff ff46 	bl	8003b30 <LL_RCC_PLL_GetDivider>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	fbb3 f4f2 	udiv	r4, r3, r2
 8003cac:	f7ff ff24 	bl	8003af8 <LL_RCC_PLL_GetN>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	fb03 f404 	mul.w	r4, r3, r4
 8003cb6:	f7ff ff2d 	bl	8003b14 <LL_RCC_PLL_GetP>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	0c1b      	lsrs	r3, r3, #16
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	fbb4 f3f3 	udiv	r3, r4, r3
 8003cc6:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003cc8:	693b      	ldr	r3, [r7, #16]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd90      	pop	{r4, r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	00f42400 	.word	0x00f42400
 8003cd8:	017d7840 	.word	0x017d7840

08003cdc <LL_USART_IsEnabled>:
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cf0:	bf0c      	ite	eq
 8003cf2:	2301      	moveq	r3, #1
 8003cf4:	2300      	movne	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <LL_USART_SetStopBitsLength>:
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	611a      	str	r2, [r3, #16]
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <LL_USART_SetHWFlowCtrl>:
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
 8003d32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	695b      	ldr	r3, [r3, #20]
 8003d38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	615a      	str	r2, [r3, #20]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <LL_USART_SetBaudRate>:
{
 8003d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d54:	b085      	sub	sp, #20
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	607a      	str	r2, [r7, #4]
 8003d5e:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d66:	f040 80c1 	bne.w	8003eec <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	461d      	mov	r5, r3
 8003d6e:	f04f 0600 	mov.w	r6, #0
 8003d72:	46a8      	mov	r8, r5
 8003d74:	46b1      	mov	r9, r6
 8003d76:	eb18 0308 	adds.w	r3, r8, r8
 8003d7a:	eb49 0409 	adc.w	r4, r9, r9
 8003d7e:	4698      	mov	r8, r3
 8003d80:	46a1      	mov	r9, r4
 8003d82:	eb18 0805 	adds.w	r8, r8, r5
 8003d86:	eb49 0906 	adc.w	r9, r9, r6
 8003d8a:	f04f 0100 	mov.w	r1, #0
 8003d8e:	f04f 0200 	mov.w	r2, #0
 8003d92:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003d96:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003d9a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003d9e:	4688      	mov	r8, r1
 8003da0:	4691      	mov	r9, r2
 8003da2:	eb18 0005 	adds.w	r0, r8, r5
 8003da6:	eb49 0106 	adc.w	r1, r9, r6
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	461d      	mov	r5, r3
 8003dae:	f04f 0600 	mov.w	r6, #0
 8003db2:	196b      	adds	r3, r5, r5
 8003db4:	eb46 0406 	adc.w	r4, r6, r6
 8003db8:	461a      	mov	r2, r3
 8003dba:	4623      	mov	r3, r4
 8003dbc:	f7fc feaa 	bl	8000b14 <__aeabi_uldivmod>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	460c      	mov	r4, r1
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	4bb5      	ldr	r3, [pc, #724]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8003dc8:	fba3 2302 	umull	r2, r3, r3, r2
 8003dcc:	095b      	lsrs	r3, r3, #5
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	011b      	lsls	r3, r3, #4
 8003dd2:	fa1f f883 	uxth.w	r8, r3
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	461d      	mov	r5, r3
 8003dda:	f04f 0600 	mov.w	r6, #0
 8003dde:	46a9      	mov	r9, r5
 8003de0:	46b2      	mov	sl, r6
 8003de2:	eb19 0309 	adds.w	r3, r9, r9
 8003de6:	eb4a 040a 	adc.w	r4, sl, sl
 8003dea:	4699      	mov	r9, r3
 8003dec:	46a2      	mov	sl, r4
 8003dee:	eb19 0905 	adds.w	r9, r9, r5
 8003df2:	eb4a 0a06 	adc.w	sl, sl, r6
 8003df6:	f04f 0100 	mov.w	r1, #0
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003e06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003e0a:	4689      	mov	r9, r1
 8003e0c:	4692      	mov	sl, r2
 8003e0e:	eb19 0005 	adds.w	r0, r9, r5
 8003e12:	eb4a 0106 	adc.w	r1, sl, r6
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	461d      	mov	r5, r3
 8003e1a:	f04f 0600 	mov.w	r6, #0
 8003e1e:	196b      	adds	r3, r5, r5
 8003e20:	eb46 0406 	adc.w	r4, r6, r6
 8003e24:	461a      	mov	r2, r3
 8003e26:	4623      	mov	r3, r4
 8003e28:	f7fc fe74 	bl	8000b14 <__aeabi_uldivmod>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	460c      	mov	r4, r1
 8003e30:	461a      	mov	r2, r3
 8003e32:	4b9a      	ldr	r3, [pc, #616]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8003e34:	fba3 1302 	umull	r1, r3, r3, r2
 8003e38:	095b      	lsrs	r3, r3, #5
 8003e3a:	2164      	movs	r1, #100	; 0x64
 8003e3c:	fb01 f303 	mul.w	r3, r1, r3
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	3332      	adds	r3, #50	; 0x32
 8003e46:	4a95      	ldr	r2, [pc, #596]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8003e48:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4c:	095b      	lsrs	r3, r3, #5
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	4443      	add	r3, r8
 8003e5c:	fa1f f883 	uxth.w	r8, r3
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	461d      	mov	r5, r3
 8003e64:	f04f 0600 	mov.w	r6, #0
 8003e68:	46a9      	mov	r9, r5
 8003e6a:	46b2      	mov	sl, r6
 8003e6c:	eb19 0309 	adds.w	r3, r9, r9
 8003e70:	eb4a 040a 	adc.w	r4, sl, sl
 8003e74:	4699      	mov	r9, r3
 8003e76:	46a2      	mov	sl, r4
 8003e78:	eb19 0905 	adds.w	r9, r9, r5
 8003e7c:	eb4a 0a06 	adc.w	sl, sl, r6
 8003e80:	f04f 0100 	mov.w	r1, #0
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e8c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003e90:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003e94:	4689      	mov	r9, r1
 8003e96:	4692      	mov	sl, r2
 8003e98:	eb19 0005 	adds.w	r0, r9, r5
 8003e9c:	eb4a 0106 	adc.w	r1, sl, r6
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	461d      	mov	r5, r3
 8003ea4:	f04f 0600 	mov.w	r6, #0
 8003ea8:	196b      	adds	r3, r5, r5
 8003eaa:	eb46 0406 	adc.w	r4, r6, r6
 8003eae:	461a      	mov	r2, r3
 8003eb0:	4623      	mov	r3, r4
 8003eb2:	f7fc fe2f 	bl	8000b14 <__aeabi_uldivmod>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	460c      	mov	r4, r1
 8003eba:	461a      	mov	r2, r3
 8003ebc:	4b77      	ldr	r3, [pc, #476]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8003ebe:	fba3 1302 	umull	r1, r3, r3, r2
 8003ec2:	095b      	lsrs	r3, r3, #5
 8003ec4:	2164      	movs	r1, #100	; 0x64
 8003ec6:	fb01 f303 	mul.w	r3, r1, r3
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	00db      	lsls	r3, r3, #3
 8003ece:	3332      	adds	r3, #50	; 0x32
 8003ed0:	4a72      	ldr	r2, [pc, #456]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8003ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed6:	095b      	lsrs	r3, r3, #5
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	4443      	add	r3, r8
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	609a      	str	r2, [r3, #8]
}
 8003eea:	e0d2      	b.n	8004092 <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	469a      	mov	sl, r3
 8003ef0:	f04f 0b00 	mov.w	fp, #0
 8003ef4:	46d0      	mov	r8, sl
 8003ef6:	46d9      	mov	r9, fp
 8003ef8:	eb18 0308 	adds.w	r3, r8, r8
 8003efc:	eb49 0409 	adc.w	r4, r9, r9
 8003f00:	4698      	mov	r8, r3
 8003f02:	46a1      	mov	r9, r4
 8003f04:	eb18 080a 	adds.w	r8, r8, sl
 8003f08:	eb49 090b 	adc.w	r9, r9, fp
 8003f0c:	f04f 0100 	mov.w	r1, #0
 8003f10:	f04f 0200 	mov.w	r2, #0
 8003f14:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003f18:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003f1c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003f20:	4688      	mov	r8, r1
 8003f22:	4691      	mov	r9, r2
 8003f24:	eb1a 0508 	adds.w	r5, sl, r8
 8003f28:	eb4b 0609 	adc.w	r6, fp, r9
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	4619      	mov	r1, r3
 8003f30:	f04f 0200 	mov.w	r2, #0
 8003f34:	f04f 0300 	mov.w	r3, #0
 8003f38:	f04f 0400 	mov.w	r4, #0
 8003f3c:	0094      	lsls	r4, r2, #2
 8003f3e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003f42:	008b      	lsls	r3, r1, #2
 8003f44:	461a      	mov	r2, r3
 8003f46:	4623      	mov	r3, r4
 8003f48:	4628      	mov	r0, r5
 8003f4a:	4631      	mov	r1, r6
 8003f4c:	f7fc fde2 	bl	8000b14 <__aeabi_uldivmod>
 8003f50:	4603      	mov	r3, r0
 8003f52:	460c      	mov	r4, r1
 8003f54:	461a      	mov	r2, r3
 8003f56:	4b51      	ldr	r3, [pc, #324]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8003f58:	fba3 2302 	umull	r2, r3, r3, r2
 8003f5c:	095b      	lsrs	r3, r3, #5
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	fa1f f883 	uxth.w	r8, r3
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	469b      	mov	fp, r3
 8003f6a:	f04f 0c00 	mov.w	ip, #0
 8003f6e:	46d9      	mov	r9, fp
 8003f70:	46e2      	mov	sl, ip
 8003f72:	eb19 0309 	adds.w	r3, r9, r9
 8003f76:	eb4a 040a 	adc.w	r4, sl, sl
 8003f7a:	4699      	mov	r9, r3
 8003f7c:	46a2      	mov	sl, r4
 8003f7e:	eb19 090b 	adds.w	r9, r9, fp
 8003f82:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003f86:	f04f 0100 	mov.w	r1, #0
 8003f8a:	f04f 0200 	mov.w	r2, #0
 8003f8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f92:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f96:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f9a:	4689      	mov	r9, r1
 8003f9c:	4692      	mov	sl, r2
 8003f9e:	eb1b 0509 	adds.w	r5, fp, r9
 8003fa2:	eb4c 060a 	adc.w	r6, ip, sl
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	4619      	mov	r1, r3
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	f04f 0400 	mov.w	r4, #0
 8003fb6:	0094      	lsls	r4, r2, #2
 8003fb8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003fbc:	008b      	lsls	r3, r1, #2
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	4623      	mov	r3, r4
 8003fc2:	4628      	mov	r0, r5
 8003fc4:	4631      	mov	r1, r6
 8003fc6:	f7fc fda5 	bl	8000b14 <__aeabi_uldivmod>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	460c      	mov	r4, r1
 8003fce:	461a      	mov	r2, r3
 8003fd0:	4b32      	ldr	r3, [pc, #200]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8003fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8003fd6:	095b      	lsrs	r3, r3, #5
 8003fd8:	2164      	movs	r1, #100	; 0x64
 8003fda:	fb01 f303 	mul.w	r3, r1, r3
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	011b      	lsls	r3, r3, #4
 8003fe2:	3332      	adds	r3, #50	; 0x32
 8003fe4:	4a2d      	ldr	r2, [pc, #180]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8003fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fea:	095b      	lsrs	r3, r3, #5
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	4443      	add	r3, r8
 8003ff6:	fa1f f883 	uxth.w	r8, r3
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	469b      	mov	fp, r3
 8003ffe:	f04f 0c00 	mov.w	ip, #0
 8004002:	46d9      	mov	r9, fp
 8004004:	46e2      	mov	sl, ip
 8004006:	eb19 0309 	adds.w	r3, r9, r9
 800400a:	eb4a 040a 	adc.w	r4, sl, sl
 800400e:	4699      	mov	r9, r3
 8004010:	46a2      	mov	sl, r4
 8004012:	eb19 090b 	adds.w	r9, r9, fp
 8004016:	eb4a 0a0c 	adc.w	sl, sl, ip
 800401a:	f04f 0100 	mov.w	r1, #0
 800401e:	f04f 0200 	mov.w	r2, #0
 8004022:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004026:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800402a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800402e:	4689      	mov	r9, r1
 8004030:	4692      	mov	sl, r2
 8004032:	eb1b 0509 	adds.w	r5, fp, r9
 8004036:	eb4c 060a 	adc.w	r6, ip, sl
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	4619      	mov	r1, r3
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	f04f 0400 	mov.w	r4, #0
 800404a:	0094      	lsls	r4, r2, #2
 800404c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004050:	008b      	lsls	r3, r1, #2
 8004052:	461a      	mov	r2, r3
 8004054:	4623      	mov	r3, r4
 8004056:	4628      	mov	r0, r5
 8004058:	4631      	mov	r1, r6
 800405a:	f7fc fd5b 	bl	8000b14 <__aeabi_uldivmod>
 800405e:	4603      	mov	r3, r0
 8004060:	460c      	mov	r4, r1
 8004062:	461a      	mov	r2, r3
 8004064:	4b0d      	ldr	r3, [pc, #52]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 8004066:	fba3 1302 	umull	r1, r3, r3, r2
 800406a:	095b      	lsrs	r3, r3, #5
 800406c:	2164      	movs	r1, #100	; 0x64
 800406e:	fb01 f303 	mul.w	r3, r1, r3
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	3332      	adds	r3, #50	; 0x32
 8004078:	4a08      	ldr	r2, [pc, #32]	; (800409c <LL_USART_SetBaudRate+0x34c>)
 800407a:	fba2 2303 	umull	r2, r3, r2, r3
 800407e:	095b      	lsrs	r3, r3, #5
 8004080:	b29b      	uxth	r3, r3
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	b29b      	uxth	r3, r3
 8004088:	4443      	add	r3, r8
 800408a:	b29b      	uxth	r3, r3
 800408c:	461a      	mov	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	609a      	str	r2, [r3, #8]
}
 8004092:	bf00      	nop
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800409c:	51eb851f 	.word	0x51eb851f

080040a0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b088      	sub	sp, #32
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80040ae:	2300      	movs	r3, #0
 80040b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7ff fe12 	bl	8003cdc <LL_USART_IsEnabled>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d149      	bne.n	8004152 <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80040c6:	f023 030c 	bic.w	r3, r3, #12
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	6851      	ldr	r1, [r2, #4]
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	68d2      	ldr	r2, [r2, #12]
 80040d2:	4311      	orrs	r1, r2
 80040d4:	683a      	ldr	r2, [r7, #0]
 80040d6:	6912      	ldr	r2, [r2, #16]
 80040d8:	4311      	orrs	r1, r2
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	6992      	ldr	r2, [r2, #24]
 80040de:	430a      	orrs	r2, r1
 80040e0:	431a      	orrs	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	4619      	mov	r1, r3
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7ff fe09 	bl	8003d04 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	4619      	mov	r1, r3
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff fe16 	bl	8003d2a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80040fe:	f107 0308 	add.w	r3, r7, #8
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff fd22 	bl	8003b4c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a14      	ldr	r2, [pc, #80]	; (800415c <LL_USART_Init+0xbc>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d102      	bne.n	8004116 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	61bb      	str	r3, [r7, #24]
 8004114:	e00c      	b.n	8004130 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a11      	ldr	r2, [pc, #68]	; (8004160 <LL_USART_Init+0xc0>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d102      	bne.n	8004124 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	61bb      	str	r3, [r7, #24]
 8004122:	e005      	b.n	8004130 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a0f      	ldr	r2, [pc, #60]	; (8004164 <LL_USART_Init+0xc4>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d101      	bne.n	8004130 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00d      	beq.n	8004152 <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d009      	beq.n	8004152 <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 800413e:	2300      	movs	r3, #0
 8004140:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	699a      	ldr	r2, [r3, #24]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	69b9      	ldr	r1, [r7, #24]
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff fdff 	bl	8003d50 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004152:	7ffb      	ldrb	r3, [r7, #31]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3720      	adds	r7, #32
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40011000 	.word	0x40011000
 8004160:	40004400 	.word	0x40004400
 8004164:	40011400 	.word	0x40011400

08004168 <OLED_send_true>:
//[7]0 1 2 3 ... 127 			   

/*
 * spi8
 */
void OLED_send_true(uint8_t data) {
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	4603      	mov	r3, r0
 8004170:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&OLED_SPI, &data, 1, 100);
 8004172:	1df9      	adds	r1, r7, #7
 8004174:	2364      	movs	r3, #100	; 0x64
 8004176:	2201      	movs	r2, #1
 8004178:	4803      	ldr	r0, [pc, #12]	; (8004188 <OLED_send_true+0x20>)
 800417a:	f7fe fe4e 	bl	8002e1a <HAL_SPI_Transmit>
}
 800417e:	bf00      	nop
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	200002a0 	.word	0x200002a0

0800418c <OLED_WriteData>:

/*
 * 8
 */
void OLED_WriteData(uint8_t data) {
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	4603      	mov	r3, r0
 8004194:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED_CTRL, LED_DC, GPIO_PIN_SET);
 8004196:	2201      	movs	r2, #1
 8004198:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800419c:	4805      	ldr	r0, [pc, #20]	; (80041b4 <OLED_WriteData+0x28>)
 800419e:	f7fe f837 	bl	8002210 <HAL_GPIO_WritePin>
	OLED_send_true(data);
 80041a2:	79fb      	ldrb	r3, [r7, #7]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff ffdf 	bl	8004168 <OLED_send_true>
}
 80041aa:	bf00      	nop
 80041ac:	3708      	adds	r7, #8
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	40020400 	.word	0x40020400

080041b8 <OLED_WriteIndex>:

/*
 *8
 */
void OLED_WriteIndex(uint8_t data) {
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
 80041be:	4603      	mov	r3, r0
 80041c0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED_CTRL, LED_DC, GPIO_PIN_RESET);
 80041c2:	2200      	movs	r2, #0
 80041c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80041c8:	4805      	ldr	r0, [pc, #20]	; (80041e0 <OLED_WriteIndex+0x28>)
 80041ca:	f7fe f821 	bl	8002210 <HAL_GPIO_WritePin>
	OLED_send_true(data);
 80041ce:	79fb      	ldrb	r3, [r7, #7]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff ffc9 	bl	8004168 <OLED_send_true>
}
 80041d6:	bf00      	nop
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	40020400 	.word	0x40020400

080041e4 <OLED_Set_Pos>:

void OLED_Set_Pos(unsigned char x, unsigned char y) {
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	4603      	mov	r3, r0
 80041ec:	460a      	mov	r2, r1
 80041ee:	71fb      	strb	r3, [r7, #7]
 80041f0:	4613      	mov	r3, r2
 80041f2:	71bb      	strb	r3, [r7, #6]
	OLED_WriteIndex(0xb0 + y);
 80041f4:	79bb      	ldrb	r3, [r7, #6]
 80041f6:	3b50      	subs	r3, #80	; 0x50
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7ff ffdc 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(((x & 0xf0) >> 4) | 0x10);
 8004200:	79fb      	ldrb	r3, [r7, #7]
 8004202:	091b      	lsrs	r3, r3, #4
 8004204:	b2db      	uxtb	r3, r3
 8004206:	f043 0310 	orr.w	r3, r3, #16
 800420a:	b2db      	uxtb	r3, r3
 800420c:	4618      	mov	r0, r3
 800420e:	f7ff ffd3 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex((x & 0x0f) );
 8004212:	79fb      	ldrb	r3, [r7, #7]
 8004214:	f003 030f 	and.w	r3, r3, #15
 8004218:	b2db      	uxtb	r3, r3
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff ffcc 	bl	80041b8 <OLED_WriteIndex>

}
 8004220:	bf00      	nop
 8004222:	3708      	adds	r7, #8
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <OLED_Clear>:
}

/*
 * ,,!!!!
 */
void OLED_Clear(void) {
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++) {
 800422e:	2300      	movs	r3, #0
 8004230:	71fb      	strb	r3, [r7, #7]
 8004232:	e01b      	b.n	800426c <OLED_Clear+0x44>
		OLED_WriteIndex(0xb0 + i);    //0~7
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	3b50      	subs	r3, #80	; 0x50
 8004238:	b2db      	uxtb	r3, r3
 800423a:	4618      	mov	r0, r3
 800423c:	f7ff ffbc 	bl	80041b8 <OLED_WriteIndex>
		OLED_WriteIndex(0x00);    //
 8004240:	2000      	movs	r0, #0
 8004242:	f7ff ffb9 	bl	80041b8 <OLED_WriteIndex>
		OLED_WriteIndex(0x10);    //
 8004246:	2010      	movs	r0, #16
 8004248:	f7ff ffb6 	bl	80041b8 <OLED_WriteIndex>

		for (n = 0; n < 128; n++)
 800424c:	2300      	movs	r3, #0
 800424e:	71bb      	strb	r3, [r7, #6]
 8004250:	e005      	b.n	800425e <OLED_Clear+0x36>
			OLED_WriteData(0);
 8004252:	2000      	movs	r0, #0
 8004254:	f7ff ff9a 	bl	800418c <OLED_WriteData>
		for (n = 0; n < 128; n++)
 8004258:	79bb      	ldrb	r3, [r7, #6]
 800425a:	3301      	adds	r3, #1
 800425c:	71bb      	strb	r3, [r7, #6]
 800425e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004262:	2b00      	cmp	r3, #0
 8004264:	daf5      	bge.n	8004252 <OLED_Clear+0x2a>
	for (i = 0; i < 8; i++) {
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	3301      	adds	r3, #1
 800426a:	71fb      	strb	r3, [r7, #7]
 800426c:	79fb      	ldrb	r3, [r7, #7]
 800426e:	2b07      	cmp	r3, #7
 8004270:	d9e0      	bls.n	8004234 <OLED_Clear+0xc>
	} //
}
 8004272:	bf00      	nop
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <OLED_DrawBMP>:
	}
}

/***********BMP12864(x,y),x0127y07*****************/
void OLED_DrawBMP(unsigned char x0, unsigned char y0, unsigned char x1,
		unsigned char y1, unsigned char BMP[]) {
 800427a:	b590      	push	{r4, r7, lr}
 800427c:	b085      	sub	sp, #20
 800427e:	af00      	add	r7, sp, #0
 8004280:	4604      	mov	r4, r0
 8004282:	4608      	mov	r0, r1
 8004284:	4611      	mov	r1, r2
 8004286:	461a      	mov	r2, r3
 8004288:	4623      	mov	r3, r4
 800428a:	71fb      	strb	r3, [r7, #7]
 800428c:	4603      	mov	r3, r0
 800428e:	71bb      	strb	r3, [r7, #6]
 8004290:	460b      	mov	r3, r1
 8004292:	717b      	strb	r3, [r7, #5]
 8004294:	4613      	mov	r3, r2
 8004296:	713b      	strb	r3, [r7, #4]
	unsigned int j = 0;
 8004298:	2300      	movs	r3, #0
 800429a:	60fb      	str	r3, [r7, #12]
	unsigned char x, y;

	if (y1 % 8 == 0)
 800429c:	793b      	ldrb	r3, [r7, #4]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d103      	bne.n	80042b0 <OLED_DrawBMP+0x36>
		y = y1 / 8;
 80042a8:	793b      	ldrb	r3, [r7, #4]
 80042aa:	08db      	lsrs	r3, r3, #3
 80042ac:	72bb      	strb	r3, [r7, #10]
 80042ae:	e004      	b.n	80042ba <OLED_DrawBMP+0x40>
	else
		y = y1 / 8 + 1;
 80042b0:	793b      	ldrb	r3, [r7, #4]
 80042b2:	08db      	lsrs	r3, r3, #3
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	3301      	adds	r3, #1
 80042b8:	72bb      	strb	r3, [r7, #10]
	for (y = y0; y < y1; y++) {
 80042ba:	79bb      	ldrb	r3, [r7, #6]
 80042bc:	72bb      	strb	r3, [r7, #10]
 80042be:	e01b      	b.n	80042f8 <OLED_DrawBMP+0x7e>
		OLED_Set_Pos(x0, y);
 80042c0:	7aba      	ldrb	r2, [r7, #10]
 80042c2:	79fb      	ldrb	r3, [r7, #7]
 80042c4:	4611      	mov	r1, r2
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff ff8c 	bl	80041e4 <OLED_Set_Pos>
		for (x = x0; x < x1; x++) {
 80042cc:	79fb      	ldrb	r3, [r7, #7]
 80042ce:	72fb      	strb	r3, [r7, #11]
 80042d0:	e00b      	b.n	80042ea <OLED_DrawBMP+0x70>
			OLED_WriteData(BMP[j++]);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	1c5a      	adds	r2, r3, #1
 80042d6:	60fa      	str	r2, [r7, #12]
 80042d8:	6a3a      	ldr	r2, [r7, #32]
 80042da:	4413      	add	r3, r2
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	4618      	mov	r0, r3
 80042e0:	f7ff ff54 	bl	800418c <OLED_WriteData>
		for (x = x0; x < x1; x++) {
 80042e4:	7afb      	ldrb	r3, [r7, #11]
 80042e6:	3301      	adds	r3, #1
 80042e8:	72fb      	strb	r3, [r7, #11]
 80042ea:	7afa      	ldrb	r2, [r7, #11]
 80042ec:	797b      	ldrb	r3, [r7, #5]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d3ef      	bcc.n	80042d2 <OLED_DrawBMP+0x58>
	for (y = y0; y < y1; y++) {
 80042f2:	7abb      	ldrb	r3, [r7, #10]
 80042f4:	3301      	adds	r3, #1
 80042f6:	72bb      	strb	r3, [r7, #10]
 80042f8:	7aba      	ldrb	r2, [r7, #10]
 80042fa:	793b      	ldrb	r3, [r7, #4]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d3df      	bcc.n	80042c0 <OLED_DrawBMP+0x46>
		}
	}
}
 8004300:	bf00      	nop
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	bd90      	pop	{r4, r7, pc}

08004308 <OLED_Init>:

//SSD1306
void OLED_Init(void) {
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LED_CTRL, LED_RES, GPIO_PIN_SET);
 800430c:	2201      	movs	r2, #1
 800430e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004312:	483b      	ldr	r0, [pc, #236]	; (8004400 <OLED_Init+0xf8>)
 8004314:	f7fd ff7c 	bl	8002210 <HAL_GPIO_WritePin>
	delay_ms(100);
 8004318:	2064      	movs	r0, #100	; 0x64
 800431a:	f7fc fd99 	bl	8000e50 <delay_ms>
	HAL_GPIO_WritePin(LED_CTRL, LED_RES, GPIO_PIN_RESET);
 800431e:	2200      	movs	r2, #0
 8004320:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004324:	4836      	ldr	r0, [pc, #216]	; (8004400 <OLED_Init+0xf8>)
 8004326:	f7fd ff73 	bl	8002210 <HAL_GPIO_WritePin>
	delay_ms(200);
 800432a:	20c8      	movs	r0, #200	; 0xc8
 800432c:	f7fc fd90 	bl	8000e50 <delay_ms>
	HAL_GPIO_WritePin(LED_CTRL, LED_RES, GPIO_PIN_SET);
 8004330:	2201      	movs	r2, #1
 8004332:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004336:	4832      	ldr	r0, [pc, #200]	; (8004400 <OLED_Init+0xf8>)
 8004338:	f7fd ff6a 	bl	8002210 <HAL_GPIO_WritePin>

	OLED_WriteIndex(0X8D);
 800433c:	208d      	movs	r0, #141	; 0x8d
 800433e:	f7ff ff3b 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xAE);
 8004342:	20ae      	movs	r0, #174	; 0xae
 8004344:	f7ff ff38 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x00);
 8004348:	2000      	movs	r0, #0
 800434a:	f7ff ff35 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x10);
 800434e:	2010      	movs	r0, #16
 8004350:	f7ff ff32 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x40);
 8004354:	2040      	movs	r0, #64	; 0x40
 8004356:	f7ff ff2f 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x81);
 800435a:	2081      	movs	r0, #129	; 0x81
 800435c:	f7ff ff2c 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xCF);
 8004360:	20cf      	movs	r0, #207	; 0xcf
 8004362:	f7ff ff29 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xA1);
 8004366:	20a1      	movs	r0, #161	; 0xa1
 8004368:	f7ff ff26 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xC8);
 800436c:	20c8      	movs	r0, #200	; 0xc8
 800436e:	f7ff ff23 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xA6);
 8004372:	20a6      	movs	r0, #166	; 0xa6
 8004374:	f7ff ff20 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xA8);
 8004378:	20a8      	movs	r0, #168	; 0xa8
 800437a:	f7ff ff1d 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x3f);
 800437e:	203f      	movs	r0, #63	; 0x3f
 8004380:	f7ff ff1a 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xD3);
 8004384:	20d3      	movs	r0, #211	; 0xd3
 8004386:	f7ff ff17 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x00);
 800438a:	2000      	movs	r0, #0
 800438c:	f7ff ff14 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xd5);
 8004390:	20d5      	movs	r0, #213	; 0xd5
 8004392:	f7ff ff11 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x80);
 8004396:	2080      	movs	r0, #128	; 0x80
 8004398:	f7ff ff0e 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xD9);
 800439c:	20d9      	movs	r0, #217	; 0xd9
 800439e:	f7ff ff0b 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xF1);
 80043a2:	20f1      	movs	r0, #241	; 0xf1
 80043a4:	f7ff ff08 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xDA);
 80043a8:	20da      	movs	r0, #218	; 0xda
 80043aa:	f7ff ff05 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x12);
 80043ae:	2012      	movs	r0, #18
 80043b0:	f7ff ff02 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xDB);
 80043b4:	20db      	movs	r0, #219	; 0xdb
 80043b6:	f7ff feff 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x40);
 80043ba:	2040      	movs	r0, #64	; 0x40
 80043bc:	f7ff fefc 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x20);
 80043c0:	2020      	movs	r0, #32
 80043c2:	f7ff fef9 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x02);
 80043c6:	2002      	movs	r0, #2
 80043c8:	f7ff fef6 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x8D);
 80043cc:	208d      	movs	r0, #141	; 0x8d
 80043ce:	f7ff fef3 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0x14);
 80043d2:	2014      	movs	r0, #20
 80043d4:	f7ff fef0 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xA4);
 80043d8:	20a4      	movs	r0, #164	; 0xa4
 80043da:	f7ff feed 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xA6);
 80043de:	20a6      	movs	r0, #166	; 0xa6
 80043e0:	f7ff feea 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xAF);
 80043e4:	20af      	movs	r0, #175	; 0xaf
 80043e6:	f7ff fee7 	bl	80041b8 <OLED_WriteIndex>
	OLED_WriteIndex(0xAF);
 80043ea:	20af      	movs	r0, #175	; 0xaf
 80043ec:	f7ff fee4 	bl	80041b8 <OLED_WriteIndex>
	OLED_Clear();
 80043f0:	f7ff ff1a 	bl	8004228 <OLED_Clear>
	OLED_Set_Pos(0, 0);
 80043f4:	2100      	movs	r1, #0
 80043f6:	2000      	movs	r0, #0
 80043f8:	f7ff fef4 	bl	80041e4 <OLED_Set_Pos>
}
 80043fc:	bf00      	nop
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	40020400 	.word	0x40020400

08004404 <__libc_init_array>:
 8004404:	b570      	push	{r4, r5, r6, lr}
 8004406:	4e0d      	ldr	r6, [pc, #52]	; (800443c <__libc_init_array+0x38>)
 8004408:	4c0d      	ldr	r4, [pc, #52]	; (8004440 <__libc_init_array+0x3c>)
 800440a:	1ba4      	subs	r4, r4, r6
 800440c:	10a4      	asrs	r4, r4, #2
 800440e:	2500      	movs	r5, #0
 8004410:	42a5      	cmp	r5, r4
 8004412:	d109      	bne.n	8004428 <__libc_init_array+0x24>
 8004414:	4e0b      	ldr	r6, [pc, #44]	; (8004444 <__libc_init_array+0x40>)
 8004416:	4c0c      	ldr	r4, [pc, #48]	; (8004448 <__libc_init_array+0x44>)
 8004418:	f001 f878 	bl	800550c <_init>
 800441c:	1ba4      	subs	r4, r4, r6
 800441e:	10a4      	asrs	r4, r4, #2
 8004420:	2500      	movs	r5, #0
 8004422:	42a5      	cmp	r5, r4
 8004424:	d105      	bne.n	8004432 <__libc_init_array+0x2e>
 8004426:	bd70      	pop	{r4, r5, r6, pc}
 8004428:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800442c:	4798      	blx	r3
 800442e:	3501      	adds	r5, #1
 8004430:	e7ee      	b.n	8004410 <__libc_init_array+0xc>
 8004432:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004436:	4798      	blx	r3
 8004438:	3501      	adds	r5, #1
 800443a:	e7f2      	b.n	8004422 <__libc_init_array+0x1e>
 800443c:	08005730 	.word	0x08005730
 8004440:	08005730 	.word	0x08005730
 8004444:	08005730 	.word	0x08005730
 8004448:	08005734 	.word	0x08005734

0800444c <memset>:
 800444c:	4402      	add	r2, r0
 800444e:	4603      	mov	r3, r0
 8004450:	4293      	cmp	r3, r2
 8004452:	d100      	bne.n	8004456 <memset+0xa>
 8004454:	4770      	bx	lr
 8004456:	f803 1b01 	strb.w	r1, [r3], #1
 800445a:	e7f9      	b.n	8004450 <memset+0x4>
 800445c:	0000      	movs	r0, r0
	...

08004460 <cos>:
 8004460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004462:	ec51 0b10 	vmov	r0, r1, d0
 8004466:	4a1e      	ldr	r2, [pc, #120]	; (80044e0 <cos+0x80>)
 8004468:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800446c:	4293      	cmp	r3, r2
 800446e:	dc06      	bgt.n	800447e <cos+0x1e>
 8004470:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80044d8 <cos+0x78>
 8004474:	f000 fa74 	bl	8004960 <__kernel_cos>
 8004478:	ec51 0b10 	vmov	r0, r1, d0
 800447c:	e007      	b.n	800448e <cos+0x2e>
 800447e:	4a19      	ldr	r2, [pc, #100]	; (80044e4 <cos+0x84>)
 8004480:	4293      	cmp	r3, r2
 8004482:	dd09      	ble.n	8004498 <cos+0x38>
 8004484:	ee10 2a10 	vmov	r2, s0
 8004488:	460b      	mov	r3, r1
 800448a:	f7fb fea9 	bl	80001e0 <__aeabi_dsub>
 800448e:	ec41 0b10 	vmov	d0, r0, r1
 8004492:	b005      	add	sp, #20
 8004494:	f85d fb04 	ldr.w	pc, [sp], #4
 8004498:	4668      	mov	r0, sp
 800449a:	f000 f86d 	bl	8004578 <__ieee754_rem_pio2>
 800449e:	f000 0003 	and.w	r0, r0, #3
 80044a2:	2801      	cmp	r0, #1
 80044a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80044a8:	ed9d 0b00 	vldr	d0, [sp]
 80044ac:	d007      	beq.n	80044be <cos+0x5e>
 80044ae:	2802      	cmp	r0, #2
 80044b0:	d00e      	beq.n	80044d0 <cos+0x70>
 80044b2:	2800      	cmp	r0, #0
 80044b4:	d0de      	beq.n	8004474 <cos+0x14>
 80044b6:	2001      	movs	r0, #1
 80044b8:	f000 fe5a 	bl	8005170 <__kernel_sin>
 80044bc:	e7dc      	b.n	8004478 <cos+0x18>
 80044be:	f000 fe57 	bl	8005170 <__kernel_sin>
 80044c2:	ec53 2b10 	vmov	r2, r3, d0
 80044c6:	ee10 0a10 	vmov	r0, s0
 80044ca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80044ce:	e7de      	b.n	800448e <cos+0x2e>
 80044d0:	f000 fa46 	bl	8004960 <__kernel_cos>
 80044d4:	e7f5      	b.n	80044c2 <cos+0x62>
 80044d6:	bf00      	nop
	...
 80044e0:	3fe921fb 	.word	0x3fe921fb
 80044e4:	7fefffff 	.word	0x7fefffff

080044e8 <sin>:
 80044e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80044ea:	ec51 0b10 	vmov	r0, r1, d0
 80044ee:	4a20      	ldr	r2, [pc, #128]	; (8004570 <sin+0x88>)
 80044f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80044f4:	4293      	cmp	r3, r2
 80044f6:	dc07      	bgt.n	8004508 <sin+0x20>
 80044f8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8004568 <sin+0x80>
 80044fc:	2000      	movs	r0, #0
 80044fe:	f000 fe37 	bl	8005170 <__kernel_sin>
 8004502:	ec51 0b10 	vmov	r0, r1, d0
 8004506:	e007      	b.n	8004518 <sin+0x30>
 8004508:	4a1a      	ldr	r2, [pc, #104]	; (8004574 <sin+0x8c>)
 800450a:	4293      	cmp	r3, r2
 800450c:	dd09      	ble.n	8004522 <sin+0x3a>
 800450e:	ee10 2a10 	vmov	r2, s0
 8004512:	460b      	mov	r3, r1
 8004514:	f7fb fe64 	bl	80001e0 <__aeabi_dsub>
 8004518:	ec41 0b10 	vmov	d0, r0, r1
 800451c:	b005      	add	sp, #20
 800451e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004522:	4668      	mov	r0, sp
 8004524:	f000 f828 	bl	8004578 <__ieee754_rem_pio2>
 8004528:	f000 0003 	and.w	r0, r0, #3
 800452c:	2801      	cmp	r0, #1
 800452e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004532:	ed9d 0b00 	vldr	d0, [sp]
 8004536:	d004      	beq.n	8004542 <sin+0x5a>
 8004538:	2802      	cmp	r0, #2
 800453a:	d005      	beq.n	8004548 <sin+0x60>
 800453c:	b970      	cbnz	r0, 800455c <sin+0x74>
 800453e:	2001      	movs	r0, #1
 8004540:	e7dd      	b.n	80044fe <sin+0x16>
 8004542:	f000 fa0d 	bl	8004960 <__kernel_cos>
 8004546:	e7dc      	b.n	8004502 <sin+0x1a>
 8004548:	2001      	movs	r0, #1
 800454a:	f000 fe11 	bl	8005170 <__kernel_sin>
 800454e:	ec53 2b10 	vmov	r2, r3, d0
 8004552:	ee10 0a10 	vmov	r0, s0
 8004556:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800455a:	e7dd      	b.n	8004518 <sin+0x30>
 800455c:	f000 fa00 	bl	8004960 <__kernel_cos>
 8004560:	e7f5      	b.n	800454e <sin+0x66>
 8004562:	bf00      	nop
 8004564:	f3af 8000 	nop.w
	...
 8004570:	3fe921fb 	.word	0x3fe921fb
 8004574:	7fefffff 	.word	0x7fefffff

08004578 <__ieee754_rem_pio2>:
 8004578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800457c:	ec57 6b10 	vmov	r6, r7, d0
 8004580:	4bc3      	ldr	r3, [pc, #780]	; (8004890 <__ieee754_rem_pio2+0x318>)
 8004582:	b08d      	sub	sp, #52	; 0x34
 8004584:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8004588:	4598      	cmp	r8, r3
 800458a:	4604      	mov	r4, r0
 800458c:	9704      	str	r7, [sp, #16]
 800458e:	dc07      	bgt.n	80045a0 <__ieee754_rem_pio2+0x28>
 8004590:	2200      	movs	r2, #0
 8004592:	2300      	movs	r3, #0
 8004594:	ed84 0b00 	vstr	d0, [r4]
 8004598:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800459c:	2500      	movs	r5, #0
 800459e:	e027      	b.n	80045f0 <__ieee754_rem_pio2+0x78>
 80045a0:	4bbc      	ldr	r3, [pc, #752]	; (8004894 <__ieee754_rem_pio2+0x31c>)
 80045a2:	4598      	cmp	r8, r3
 80045a4:	dc75      	bgt.n	8004692 <__ieee754_rem_pio2+0x11a>
 80045a6:	9b04      	ldr	r3, [sp, #16]
 80045a8:	4dbb      	ldr	r5, [pc, #748]	; (8004898 <__ieee754_rem_pio2+0x320>)
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	ee10 0a10 	vmov	r0, s0
 80045b0:	a3a9      	add	r3, pc, #676	; (adr r3, 8004858 <__ieee754_rem_pio2+0x2e0>)
 80045b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b6:	4639      	mov	r1, r7
 80045b8:	dd36      	ble.n	8004628 <__ieee754_rem_pio2+0xb0>
 80045ba:	f7fb fe11 	bl	80001e0 <__aeabi_dsub>
 80045be:	45a8      	cmp	r8, r5
 80045c0:	4606      	mov	r6, r0
 80045c2:	460f      	mov	r7, r1
 80045c4:	d018      	beq.n	80045f8 <__ieee754_rem_pio2+0x80>
 80045c6:	a3a6      	add	r3, pc, #664	; (adr r3, 8004860 <__ieee754_rem_pio2+0x2e8>)
 80045c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045cc:	f7fb fe08 	bl	80001e0 <__aeabi_dsub>
 80045d0:	4602      	mov	r2, r0
 80045d2:	460b      	mov	r3, r1
 80045d4:	e9c4 2300 	strd	r2, r3, [r4]
 80045d8:	4630      	mov	r0, r6
 80045da:	4639      	mov	r1, r7
 80045dc:	f7fb fe00 	bl	80001e0 <__aeabi_dsub>
 80045e0:	a39f      	add	r3, pc, #636	; (adr r3, 8004860 <__ieee754_rem_pio2+0x2e8>)
 80045e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e6:	f7fb fdfb 	bl	80001e0 <__aeabi_dsub>
 80045ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80045ee:	2501      	movs	r5, #1
 80045f0:	4628      	mov	r0, r5
 80045f2:	b00d      	add	sp, #52	; 0x34
 80045f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045f8:	a39b      	add	r3, pc, #620	; (adr r3, 8004868 <__ieee754_rem_pio2+0x2f0>)
 80045fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fe:	f7fb fdef 	bl	80001e0 <__aeabi_dsub>
 8004602:	a39b      	add	r3, pc, #620	; (adr r3, 8004870 <__ieee754_rem_pio2+0x2f8>)
 8004604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004608:	4606      	mov	r6, r0
 800460a:	460f      	mov	r7, r1
 800460c:	f7fb fde8 	bl	80001e0 <__aeabi_dsub>
 8004610:	4602      	mov	r2, r0
 8004612:	460b      	mov	r3, r1
 8004614:	e9c4 2300 	strd	r2, r3, [r4]
 8004618:	4630      	mov	r0, r6
 800461a:	4639      	mov	r1, r7
 800461c:	f7fb fde0 	bl	80001e0 <__aeabi_dsub>
 8004620:	a393      	add	r3, pc, #588	; (adr r3, 8004870 <__ieee754_rem_pio2+0x2f8>)
 8004622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004626:	e7de      	b.n	80045e6 <__ieee754_rem_pio2+0x6e>
 8004628:	f7fb fddc 	bl	80001e4 <__adddf3>
 800462c:	45a8      	cmp	r8, r5
 800462e:	4606      	mov	r6, r0
 8004630:	460f      	mov	r7, r1
 8004632:	d016      	beq.n	8004662 <__ieee754_rem_pio2+0xea>
 8004634:	a38a      	add	r3, pc, #552	; (adr r3, 8004860 <__ieee754_rem_pio2+0x2e8>)
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	f7fb fdd3 	bl	80001e4 <__adddf3>
 800463e:	4602      	mov	r2, r0
 8004640:	460b      	mov	r3, r1
 8004642:	e9c4 2300 	strd	r2, r3, [r4]
 8004646:	4630      	mov	r0, r6
 8004648:	4639      	mov	r1, r7
 800464a:	f7fb fdc9 	bl	80001e0 <__aeabi_dsub>
 800464e:	a384      	add	r3, pc, #528	; (adr r3, 8004860 <__ieee754_rem_pio2+0x2e8>)
 8004650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004654:	f7fb fdc6 	bl	80001e4 <__adddf3>
 8004658:	f04f 35ff 	mov.w	r5, #4294967295
 800465c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004660:	e7c6      	b.n	80045f0 <__ieee754_rem_pio2+0x78>
 8004662:	a381      	add	r3, pc, #516	; (adr r3, 8004868 <__ieee754_rem_pio2+0x2f0>)
 8004664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004668:	f7fb fdbc 	bl	80001e4 <__adddf3>
 800466c:	a380      	add	r3, pc, #512	; (adr r3, 8004870 <__ieee754_rem_pio2+0x2f8>)
 800466e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004672:	4606      	mov	r6, r0
 8004674:	460f      	mov	r7, r1
 8004676:	f7fb fdb5 	bl	80001e4 <__adddf3>
 800467a:	4602      	mov	r2, r0
 800467c:	460b      	mov	r3, r1
 800467e:	e9c4 2300 	strd	r2, r3, [r4]
 8004682:	4630      	mov	r0, r6
 8004684:	4639      	mov	r1, r7
 8004686:	f7fb fdab 	bl	80001e0 <__aeabi_dsub>
 800468a:	a379      	add	r3, pc, #484	; (adr r3, 8004870 <__ieee754_rem_pio2+0x2f8>)
 800468c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004690:	e7e0      	b.n	8004654 <__ieee754_rem_pio2+0xdc>
 8004692:	4b82      	ldr	r3, [pc, #520]	; (800489c <__ieee754_rem_pio2+0x324>)
 8004694:	4598      	cmp	r8, r3
 8004696:	f300 80d0 	bgt.w	800483a <__ieee754_rem_pio2+0x2c2>
 800469a:	f000 fe23 	bl	80052e4 <fabs>
 800469e:	ec57 6b10 	vmov	r6, r7, d0
 80046a2:	ee10 0a10 	vmov	r0, s0
 80046a6:	a374      	add	r3, pc, #464	; (adr r3, 8004878 <__ieee754_rem_pio2+0x300>)
 80046a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ac:	4639      	mov	r1, r7
 80046ae:	f7fb ff4f 	bl	8000550 <__aeabi_dmul>
 80046b2:	2200      	movs	r2, #0
 80046b4:	4b7a      	ldr	r3, [pc, #488]	; (80048a0 <__ieee754_rem_pio2+0x328>)
 80046b6:	f7fb fd95 	bl	80001e4 <__adddf3>
 80046ba:	f7fc f9e3 	bl	8000a84 <__aeabi_d2iz>
 80046be:	4605      	mov	r5, r0
 80046c0:	f7fb fedc 	bl	800047c <__aeabi_i2d>
 80046c4:	a364      	add	r3, pc, #400	; (adr r3, 8004858 <__ieee754_rem_pio2+0x2e0>)
 80046c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046ce:	f7fb ff3f 	bl	8000550 <__aeabi_dmul>
 80046d2:	4602      	mov	r2, r0
 80046d4:	460b      	mov	r3, r1
 80046d6:	4630      	mov	r0, r6
 80046d8:	4639      	mov	r1, r7
 80046da:	f7fb fd81 	bl	80001e0 <__aeabi_dsub>
 80046de:	a360      	add	r3, pc, #384	; (adr r3, 8004860 <__ieee754_rem_pio2+0x2e8>)
 80046e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e4:	4682      	mov	sl, r0
 80046e6:	468b      	mov	fp, r1
 80046e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046ec:	f7fb ff30 	bl	8000550 <__aeabi_dmul>
 80046f0:	2d1f      	cmp	r5, #31
 80046f2:	4606      	mov	r6, r0
 80046f4:	460f      	mov	r7, r1
 80046f6:	dc0c      	bgt.n	8004712 <__ieee754_rem_pio2+0x19a>
 80046f8:	1e6a      	subs	r2, r5, #1
 80046fa:	4b6a      	ldr	r3, [pc, #424]	; (80048a4 <__ieee754_rem_pio2+0x32c>)
 80046fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004700:	4543      	cmp	r3, r8
 8004702:	d006      	beq.n	8004712 <__ieee754_rem_pio2+0x19a>
 8004704:	4632      	mov	r2, r6
 8004706:	463b      	mov	r3, r7
 8004708:	4650      	mov	r0, sl
 800470a:	4659      	mov	r1, fp
 800470c:	f7fb fd68 	bl	80001e0 <__aeabi_dsub>
 8004710:	e00e      	b.n	8004730 <__ieee754_rem_pio2+0x1b8>
 8004712:	4632      	mov	r2, r6
 8004714:	463b      	mov	r3, r7
 8004716:	4650      	mov	r0, sl
 8004718:	4659      	mov	r1, fp
 800471a:	f7fb fd61 	bl	80001e0 <__aeabi_dsub>
 800471e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004722:	9305      	str	r3, [sp, #20]
 8004724:	9a05      	ldr	r2, [sp, #20]
 8004726:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b10      	cmp	r3, #16
 800472e:	dc02      	bgt.n	8004736 <__ieee754_rem_pio2+0x1be>
 8004730:	e9c4 0100 	strd	r0, r1, [r4]
 8004734:	e039      	b.n	80047aa <__ieee754_rem_pio2+0x232>
 8004736:	a34c      	add	r3, pc, #304	; (adr r3, 8004868 <__ieee754_rem_pio2+0x2f0>)
 8004738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004740:	f7fb ff06 	bl	8000550 <__aeabi_dmul>
 8004744:	4606      	mov	r6, r0
 8004746:	460f      	mov	r7, r1
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	4650      	mov	r0, sl
 800474e:	4659      	mov	r1, fp
 8004750:	f7fb fd46 	bl	80001e0 <__aeabi_dsub>
 8004754:	4602      	mov	r2, r0
 8004756:	460b      	mov	r3, r1
 8004758:	4680      	mov	r8, r0
 800475a:	4689      	mov	r9, r1
 800475c:	4650      	mov	r0, sl
 800475e:	4659      	mov	r1, fp
 8004760:	f7fb fd3e 	bl	80001e0 <__aeabi_dsub>
 8004764:	4632      	mov	r2, r6
 8004766:	463b      	mov	r3, r7
 8004768:	f7fb fd3a 	bl	80001e0 <__aeabi_dsub>
 800476c:	a340      	add	r3, pc, #256	; (adr r3, 8004870 <__ieee754_rem_pio2+0x2f8>)
 800476e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004772:	4606      	mov	r6, r0
 8004774:	460f      	mov	r7, r1
 8004776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800477a:	f7fb fee9 	bl	8000550 <__aeabi_dmul>
 800477e:	4632      	mov	r2, r6
 8004780:	463b      	mov	r3, r7
 8004782:	f7fb fd2d 	bl	80001e0 <__aeabi_dsub>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	4606      	mov	r6, r0
 800478c:	460f      	mov	r7, r1
 800478e:	4640      	mov	r0, r8
 8004790:	4649      	mov	r1, r9
 8004792:	f7fb fd25 	bl	80001e0 <__aeabi_dsub>
 8004796:	9a05      	ldr	r2, [sp, #20]
 8004798:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b31      	cmp	r3, #49	; 0x31
 80047a0:	dc20      	bgt.n	80047e4 <__ieee754_rem_pio2+0x26c>
 80047a2:	e9c4 0100 	strd	r0, r1, [r4]
 80047a6:	46c2      	mov	sl, r8
 80047a8:	46cb      	mov	fp, r9
 80047aa:	e9d4 8900 	ldrd	r8, r9, [r4]
 80047ae:	4650      	mov	r0, sl
 80047b0:	4642      	mov	r2, r8
 80047b2:	464b      	mov	r3, r9
 80047b4:	4659      	mov	r1, fp
 80047b6:	f7fb fd13 	bl	80001e0 <__aeabi_dsub>
 80047ba:	463b      	mov	r3, r7
 80047bc:	4632      	mov	r2, r6
 80047be:	f7fb fd0f 	bl	80001e0 <__aeabi_dsub>
 80047c2:	9b04      	ldr	r3, [sp, #16]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80047ca:	f6bf af11 	bge.w	80045f0 <__ieee754_rem_pio2+0x78>
 80047ce:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80047d2:	6063      	str	r3, [r4, #4]
 80047d4:	f8c4 8000 	str.w	r8, [r4]
 80047d8:	60a0      	str	r0, [r4, #8]
 80047da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80047de:	60e3      	str	r3, [r4, #12]
 80047e0:	426d      	negs	r5, r5
 80047e2:	e705      	b.n	80045f0 <__ieee754_rem_pio2+0x78>
 80047e4:	a326      	add	r3, pc, #152	; (adr r3, 8004880 <__ieee754_rem_pio2+0x308>)
 80047e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047ee:	f7fb feaf 	bl	8000550 <__aeabi_dmul>
 80047f2:	4606      	mov	r6, r0
 80047f4:	460f      	mov	r7, r1
 80047f6:	4602      	mov	r2, r0
 80047f8:	460b      	mov	r3, r1
 80047fa:	4640      	mov	r0, r8
 80047fc:	4649      	mov	r1, r9
 80047fe:	f7fb fcef 	bl	80001e0 <__aeabi_dsub>
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	4682      	mov	sl, r0
 8004808:	468b      	mov	fp, r1
 800480a:	4640      	mov	r0, r8
 800480c:	4649      	mov	r1, r9
 800480e:	f7fb fce7 	bl	80001e0 <__aeabi_dsub>
 8004812:	4632      	mov	r2, r6
 8004814:	463b      	mov	r3, r7
 8004816:	f7fb fce3 	bl	80001e0 <__aeabi_dsub>
 800481a:	a31b      	add	r3, pc, #108	; (adr r3, 8004888 <__ieee754_rem_pio2+0x310>)
 800481c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004820:	4606      	mov	r6, r0
 8004822:	460f      	mov	r7, r1
 8004824:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004828:	f7fb fe92 	bl	8000550 <__aeabi_dmul>
 800482c:	4632      	mov	r2, r6
 800482e:	463b      	mov	r3, r7
 8004830:	f7fb fcd6 	bl	80001e0 <__aeabi_dsub>
 8004834:	4606      	mov	r6, r0
 8004836:	460f      	mov	r7, r1
 8004838:	e764      	b.n	8004704 <__ieee754_rem_pio2+0x18c>
 800483a:	4b1b      	ldr	r3, [pc, #108]	; (80048a8 <__ieee754_rem_pio2+0x330>)
 800483c:	4598      	cmp	r8, r3
 800483e:	dd35      	ble.n	80048ac <__ieee754_rem_pio2+0x334>
 8004840:	ee10 2a10 	vmov	r2, s0
 8004844:	463b      	mov	r3, r7
 8004846:	4630      	mov	r0, r6
 8004848:	4639      	mov	r1, r7
 800484a:	f7fb fcc9 	bl	80001e0 <__aeabi_dsub>
 800484e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004852:	e9c4 0100 	strd	r0, r1, [r4]
 8004856:	e6a1      	b.n	800459c <__ieee754_rem_pio2+0x24>
 8004858:	54400000 	.word	0x54400000
 800485c:	3ff921fb 	.word	0x3ff921fb
 8004860:	1a626331 	.word	0x1a626331
 8004864:	3dd0b461 	.word	0x3dd0b461
 8004868:	1a600000 	.word	0x1a600000
 800486c:	3dd0b461 	.word	0x3dd0b461
 8004870:	2e037073 	.word	0x2e037073
 8004874:	3ba3198a 	.word	0x3ba3198a
 8004878:	6dc9c883 	.word	0x6dc9c883
 800487c:	3fe45f30 	.word	0x3fe45f30
 8004880:	2e000000 	.word	0x2e000000
 8004884:	3ba3198a 	.word	0x3ba3198a
 8004888:	252049c1 	.word	0x252049c1
 800488c:	397b839a 	.word	0x397b839a
 8004890:	3fe921fb 	.word	0x3fe921fb
 8004894:	4002d97b 	.word	0x4002d97b
 8004898:	3ff921fb 	.word	0x3ff921fb
 800489c:	413921fb 	.word	0x413921fb
 80048a0:	3fe00000 	.word	0x3fe00000
 80048a4:	0800554c 	.word	0x0800554c
 80048a8:	7fefffff 	.word	0x7fefffff
 80048ac:	ea4f 5528 	mov.w	r5, r8, asr #20
 80048b0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80048b4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80048b8:	4630      	mov	r0, r6
 80048ba:	460f      	mov	r7, r1
 80048bc:	f7fc f8e2 	bl	8000a84 <__aeabi_d2iz>
 80048c0:	f7fb fddc 	bl	800047c <__aeabi_i2d>
 80048c4:	4602      	mov	r2, r0
 80048c6:	460b      	mov	r3, r1
 80048c8:	4630      	mov	r0, r6
 80048ca:	4639      	mov	r1, r7
 80048cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80048d0:	f7fb fc86 	bl	80001e0 <__aeabi_dsub>
 80048d4:	2200      	movs	r2, #0
 80048d6:	4b1f      	ldr	r3, [pc, #124]	; (8004954 <__ieee754_rem_pio2+0x3dc>)
 80048d8:	f7fb fe3a 	bl	8000550 <__aeabi_dmul>
 80048dc:	460f      	mov	r7, r1
 80048de:	4606      	mov	r6, r0
 80048e0:	f7fc f8d0 	bl	8000a84 <__aeabi_d2iz>
 80048e4:	f7fb fdca 	bl	800047c <__aeabi_i2d>
 80048e8:	4602      	mov	r2, r0
 80048ea:	460b      	mov	r3, r1
 80048ec:	4630      	mov	r0, r6
 80048ee:	4639      	mov	r1, r7
 80048f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80048f4:	f7fb fc74 	bl	80001e0 <__aeabi_dsub>
 80048f8:	2200      	movs	r2, #0
 80048fa:	4b16      	ldr	r3, [pc, #88]	; (8004954 <__ieee754_rem_pio2+0x3dc>)
 80048fc:	f7fb fe28 	bl	8000550 <__aeabi_dmul>
 8004900:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004904:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8004908:	f04f 0803 	mov.w	r8, #3
 800490c:	2600      	movs	r6, #0
 800490e:	2700      	movs	r7, #0
 8004910:	4632      	mov	r2, r6
 8004912:	463b      	mov	r3, r7
 8004914:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004918:	f108 3aff 	add.w	sl, r8, #4294967295
 800491c:	f7fc f880 	bl	8000a20 <__aeabi_dcmpeq>
 8004920:	b9b0      	cbnz	r0, 8004950 <__ieee754_rem_pio2+0x3d8>
 8004922:	4b0d      	ldr	r3, [pc, #52]	; (8004958 <__ieee754_rem_pio2+0x3e0>)
 8004924:	9301      	str	r3, [sp, #4]
 8004926:	2302      	movs	r3, #2
 8004928:	9300      	str	r3, [sp, #0]
 800492a:	462a      	mov	r2, r5
 800492c:	4643      	mov	r3, r8
 800492e:	4621      	mov	r1, r4
 8004930:	a806      	add	r0, sp, #24
 8004932:	f000 f8dd 	bl	8004af0 <__kernel_rem_pio2>
 8004936:	9b04      	ldr	r3, [sp, #16]
 8004938:	2b00      	cmp	r3, #0
 800493a:	4605      	mov	r5, r0
 800493c:	f6bf ae58 	bge.w	80045f0 <__ieee754_rem_pio2+0x78>
 8004940:	6863      	ldr	r3, [r4, #4]
 8004942:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004946:	6063      	str	r3, [r4, #4]
 8004948:	68e3      	ldr	r3, [r4, #12]
 800494a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800494e:	e746      	b.n	80047de <__ieee754_rem_pio2+0x266>
 8004950:	46d0      	mov	r8, sl
 8004952:	e7dd      	b.n	8004910 <__ieee754_rem_pio2+0x398>
 8004954:	41700000 	.word	0x41700000
 8004958:	080055cc 	.word	0x080055cc
 800495c:	00000000 	.word	0x00000000

08004960 <__kernel_cos>:
 8004960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004964:	ec59 8b10 	vmov	r8, r9, d0
 8004968:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800496c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8004970:	ed2d 8b02 	vpush	{d8}
 8004974:	eeb0 8a41 	vmov.f32	s16, s2
 8004978:	eef0 8a61 	vmov.f32	s17, s3
 800497c:	da07      	bge.n	800498e <__kernel_cos+0x2e>
 800497e:	ee10 0a10 	vmov	r0, s0
 8004982:	4649      	mov	r1, r9
 8004984:	f7fc f87e 	bl	8000a84 <__aeabi_d2iz>
 8004988:	2800      	cmp	r0, #0
 800498a:	f000 8089 	beq.w	8004aa0 <__kernel_cos+0x140>
 800498e:	4642      	mov	r2, r8
 8004990:	464b      	mov	r3, r9
 8004992:	4640      	mov	r0, r8
 8004994:	4649      	mov	r1, r9
 8004996:	f7fb fddb 	bl	8000550 <__aeabi_dmul>
 800499a:	2200      	movs	r2, #0
 800499c:	4b4e      	ldr	r3, [pc, #312]	; (8004ad8 <__kernel_cos+0x178>)
 800499e:	4604      	mov	r4, r0
 80049a0:	460d      	mov	r5, r1
 80049a2:	f7fb fdd5 	bl	8000550 <__aeabi_dmul>
 80049a6:	a340      	add	r3, pc, #256	; (adr r3, 8004aa8 <__kernel_cos+0x148>)
 80049a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ac:	4682      	mov	sl, r0
 80049ae:	468b      	mov	fp, r1
 80049b0:	4620      	mov	r0, r4
 80049b2:	4629      	mov	r1, r5
 80049b4:	f7fb fdcc 	bl	8000550 <__aeabi_dmul>
 80049b8:	a33d      	add	r3, pc, #244	; (adr r3, 8004ab0 <__kernel_cos+0x150>)
 80049ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049be:	f7fb fc11 	bl	80001e4 <__adddf3>
 80049c2:	4622      	mov	r2, r4
 80049c4:	462b      	mov	r3, r5
 80049c6:	f7fb fdc3 	bl	8000550 <__aeabi_dmul>
 80049ca:	a33b      	add	r3, pc, #236	; (adr r3, 8004ab8 <__kernel_cos+0x158>)
 80049cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d0:	f7fb fc06 	bl	80001e0 <__aeabi_dsub>
 80049d4:	4622      	mov	r2, r4
 80049d6:	462b      	mov	r3, r5
 80049d8:	f7fb fdba 	bl	8000550 <__aeabi_dmul>
 80049dc:	a338      	add	r3, pc, #224	; (adr r3, 8004ac0 <__kernel_cos+0x160>)
 80049de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e2:	f7fb fbff 	bl	80001e4 <__adddf3>
 80049e6:	4622      	mov	r2, r4
 80049e8:	462b      	mov	r3, r5
 80049ea:	f7fb fdb1 	bl	8000550 <__aeabi_dmul>
 80049ee:	a336      	add	r3, pc, #216	; (adr r3, 8004ac8 <__kernel_cos+0x168>)
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	f7fb fbf4 	bl	80001e0 <__aeabi_dsub>
 80049f8:	4622      	mov	r2, r4
 80049fa:	462b      	mov	r3, r5
 80049fc:	f7fb fda8 	bl	8000550 <__aeabi_dmul>
 8004a00:	a333      	add	r3, pc, #204	; (adr r3, 8004ad0 <__kernel_cos+0x170>)
 8004a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a06:	f7fb fbed 	bl	80001e4 <__adddf3>
 8004a0a:	4622      	mov	r2, r4
 8004a0c:	462b      	mov	r3, r5
 8004a0e:	f7fb fd9f 	bl	8000550 <__aeabi_dmul>
 8004a12:	4622      	mov	r2, r4
 8004a14:	462b      	mov	r3, r5
 8004a16:	f7fb fd9b 	bl	8000550 <__aeabi_dmul>
 8004a1a:	ec53 2b18 	vmov	r2, r3, d8
 8004a1e:	4604      	mov	r4, r0
 8004a20:	460d      	mov	r5, r1
 8004a22:	4640      	mov	r0, r8
 8004a24:	4649      	mov	r1, r9
 8004a26:	f7fb fd93 	bl	8000550 <__aeabi_dmul>
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	4629      	mov	r1, r5
 8004a30:	4620      	mov	r0, r4
 8004a32:	f7fb fbd5 	bl	80001e0 <__aeabi_dsub>
 8004a36:	4b29      	ldr	r3, [pc, #164]	; (8004adc <__kernel_cos+0x17c>)
 8004a38:	429e      	cmp	r6, r3
 8004a3a:	4680      	mov	r8, r0
 8004a3c:	4689      	mov	r9, r1
 8004a3e:	dc11      	bgt.n	8004a64 <__kernel_cos+0x104>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4650      	mov	r0, sl
 8004a46:	4659      	mov	r1, fp
 8004a48:	f7fb fbca 	bl	80001e0 <__aeabi_dsub>
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	4924      	ldr	r1, [pc, #144]	; (8004ae0 <__kernel_cos+0x180>)
 8004a50:	4602      	mov	r2, r0
 8004a52:	2000      	movs	r0, #0
 8004a54:	f7fb fbc4 	bl	80001e0 <__aeabi_dsub>
 8004a58:	ecbd 8b02 	vpop	{d8}
 8004a5c:	ec41 0b10 	vmov	d0, r0, r1
 8004a60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a64:	4b1f      	ldr	r3, [pc, #124]	; (8004ae4 <__kernel_cos+0x184>)
 8004a66:	491e      	ldr	r1, [pc, #120]	; (8004ae0 <__kernel_cos+0x180>)
 8004a68:	429e      	cmp	r6, r3
 8004a6a:	bfcc      	ite	gt
 8004a6c:	4d1e      	ldrgt	r5, [pc, #120]	; (8004ae8 <__kernel_cos+0x188>)
 8004a6e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8004a72:	2400      	movs	r4, #0
 8004a74:	4622      	mov	r2, r4
 8004a76:	462b      	mov	r3, r5
 8004a78:	2000      	movs	r0, #0
 8004a7a:	f7fb fbb1 	bl	80001e0 <__aeabi_dsub>
 8004a7e:	4622      	mov	r2, r4
 8004a80:	4606      	mov	r6, r0
 8004a82:	460f      	mov	r7, r1
 8004a84:	462b      	mov	r3, r5
 8004a86:	4650      	mov	r0, sl
 8004a88:	4659      	mov	r1, fp
 8004a8a:	f7fb fba9 	bl	80001e0 <__aeabi_dsub>
 8004a8e:	4642      	mov	r2, r8
 8004a90:	464b      	mov	r3, r9
 8004a92:	f7fb fba5 	bl	80001e0 <__aeabi_dsub>
 8004a96:	4602      	mov	r2, r0
 8004a98:	460b      	mov	r3, r1
 8004a9a:	4630      	mov	r0, r6
 8004a9c:	4639      	mov	r1, r7
 8004a9e:	e7d9      	b.n	8004a54 <__kernel_cos+0xf4>
 8004aa0:	2000      	movs	r0, #0
 8004aa2:	490f      	ldr	r1, [pc, #60]	; (8004ae0 <__kernel_cos+0x180>)
 8004aa4:	e7d8      	b.n	8004a58 <__kernel_cos+0xf8>
 8004aa6:	bf00      	nop
 8004aa8:	be8838d4 	.word	0xbe8838d4
 8004aac:	bda8fae9 	.word	0xbda8fae9
 8004ab0:	bdb4b1c4 	.word	0xbdb4b1c4
 8004ab4:	3e21ee9e 	.word	0x3e21ee9e
 8004ab8:	809c52ad 	.word	0x809c52ad
 8004abc:	3e927e4f 	.word	0x3e927e4f
 8004ac0:	19cb1590 	.word	0x19cb1590
 8004ac4:	3efa01a0 	.word	0x3efa01a0
 8004ac8:	16c15177 	.word	0x16c15177
 8004acc:	3f56c16c 	.word	0x3f56c16c
 8004ad0:	5555554c 	.word	0x5555554c
 8004ad4:	3fa55555 	.word	0x3fa55555
 8004ad8:	3fe00000 	.word	0x3fe00000
 8004adc:	3fd33332 	.word	0x3fd33332
 8004ae0:	3ff00000 	.word	0x3ff00000
 8004ae4:	3fe90000 	.word	0x3fe90000
 8004ae8:	3fd20000 	.word	0x3fd20000
 8004aec:	00000000 	.word	0x00000000

08004af0 <__kernel_rem_pio2>:
 8004af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af4:	ed2d 8b02 	vpush	{d8}
 8004af8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8004afc:	1ed4      	subs	r4, r2, #3
 8004afe:	9308      	str	r3, [sp, #32]
 8004b00:	9101      	str	r1, [sp, #4]
 8004b02:	4bc5      	ldr	r3, [pc, #788]	; (8004e18 <__kernel_rem_pio2+0x328>)
 8004b04:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8004b06:	9009      	str	r0, [sp, #36]	; 0x24
 8004b08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004b0c:	9304      	str	r3, [sp, #16]
 8004b0e:	9b08      	ldr	r3, [sp, #32]
 8004b10:	3b01      	subs	r3, #1
 8004b12:	9307      	str	r3, [sp, #28]
 8004b14:	2318      	movs	r3, #24
 8004b16:	fb94 f4f3 	sdiv	r4, r4, r3
 8004b1a:	f06f 0317 	mvn.w	r3, #23
 8004b1e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8004b22:	fb04 3303 	mla	r3, r4, r3, r3
 8004b26:	eb03 0a02 	add.w	sl, r3, r2
 8004b2a:	9b04      	ldr	r3, [sp, #16]
 8004b2c:	9a07      	ldr	r2, [sp, #28]
 8004b2e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8004e08 <__kernel_rem_pio2+0x318>
 8004b32:	eb03 0802 	add.w	r8, r3, r2
 8004b36:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8004b38:	1aa7      	subs	r7, r4, r2
 8004b3a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004b3e:	ae22      	add	r6, sp, #136	; 0x88
 8004b40:	2500      	movs	r5, #0
 8004b42:	4545      	cmp	r5, r8
 8004b44:	dd13      	ble.n	8004b6e <__kernel_rem_pio2+0x7e>
 8004b46:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8004e08 <__kernel_rem_pio2+0x318>
 8004b4a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8004b4e:	2600      	movs	r6, #0
 8004b50:	9b04      	ldr	r3, [sp, #16]
 8004b52:	429e      	cmp	r6, r3
 8004b54:	dc32      	bgt.n	8004bbc <__kernel_rem_pio2+0xcc>
 8004b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b58:	9302      	str	r3, [sp, #8]
 8004b5a:	9b08      	ldr	r3, [sp, #32]
 8004b5c:	199d      	adds	r5, r3, r6
 8004b5e:	ab22      	add	r3, sp, #136	; 0x88
 8004b60:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004b64:	9306      	str	r3, [sp, #24]
 8004b66:	ec59 8b18 	vmov	r8, r9, d8
 8004b6a:	2700      	movs	r7, #0
 8004b6c:	e01f      	b.n	8004bae <__kernel_rem_pio2+0xbe>
 8004b6e:	42ef      	cmn	r7, r5
 8004b70:	d407      	bmi.n	8004b82 <__kernel_rem_pio2+0x92>
 8004b72:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004b76:	f7fb fc81 	bl	800047c <__aeabi_i2d>
 8004b7a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004b7e:	3501      	adds	r5, #1
 8004b80:	e7df      	b.n	8004b42 <__kernel_rem_pio2+0x52>
 8004b82:	ec51 0b18 	vmov	r0, r1, d8
 8004b86:	e7f8      	b.n	8004b7a <__kernel_rem_pio2+0x8a>
 8004b88:	9906      	ldr	r1, [sp, #24]
 8004b8a:	9d02      	ldr	r5, [sp, #8]
 8004b8c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8004b90:	9106      	str	r1, [sp, #24]
 8004b92:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8004b96:	9502      	str	r5, [sp, #8]
 8004b98:	f7fb fcda 	bl	8000550 <__aeabi_dmul>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	460b      	mov	r3, r1
 8004ba0:	4640      	mov	r0, r8
 8004ba2:	4649      	mov	r1, r9
 8004ba4:	f7fb fb1e 	bl	80001e4 <__adddf3>
 8004ba8:	3701      	adds	r7, #1
 8004baa:	4680      	mov	r8, r0
 8004bac:	4689      	mov	r9, r1
 8004bae:	9b07      	ldr	r3, [sp, #28]
 8004bb0:	429f      	cmp	r7, r3
 8004bb2:	dde9      	ble.n	8004b88 <__kernel_rem_pio2+0x98>
 8004bb4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8004bb8:	3601      	adds	r6, #1
 8004bba:	e7c9      	b.n	8004b50 <__kernel_rem_pio2+0x60>
 8004bbc:	9b04      	ldr	r3, [sp, #16]
 8004bbe:	aa0e      	add	r2, sp, #56	; 0x38
 8004bc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004bc4:	930c      	str	r3, [sp, #48]	; 0x30
 8004bc6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8004bc8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004bcc:	9c04      	ldr	r4, [sp, #16]
 8004bce:	930b      	str	r3, [sp, #44]	; 0x2c
 8004bd0:	ab9a      	add	r3, sp, #616	; 0x268
 8004bd2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8004bd6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004bda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004bde:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8004be2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8004be6:	ab9a      	add	r3, sp, #616	; 0x268
 8004be8:	445b      	add	r3, fp
 8004bea:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8004bee:	2500      	movs	r5, #0
 8004bf0:	1b63      	subs	r3, r4, r5
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	dc78      	bgt.n	8004ce8 <__kernel_rem_pio2+0x1f8>
 8004bf6:	4650      	mov	r0, sl
 8004bf8:	ec49 8b10 	vmov	d0, r8, r9
 8004bfc:	f000 fc00 	bl	8005400 <scalbn>
 8004c00:	ec57 6b10 	vmov	r6, r7, d0
 8004c04:	2200      	movs	r2, #0
 8004c06:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004c0a:	ee10 0a10 	vmov	r0, s0
 8004c0e:	4639      	mov	r1, r7
 8004c10:	f7fb fc9e 	bl	8000550 <__aeabi_dmul>
 8004c14:	ec41 0b10 	vmov	d0, r0, r1
 8004c18:	f000 fb6e 	bl	80052f8 <floor>
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	ec51 0b10 	vmov	r0, r1, d0
 8004c22:	4b7e      	ldr	r3, [pc, #504]	; (8004e1c <__kernel_rem_pio2+0x32c>)
 8004c24:	f7fb fc94 	bl	8000550 <__aeabi_dmul>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	4639      	mov	r1, r7
 8004c30:	f7fb fad6 	bl	80001e0 <__aeabi_dsub>
 8004c34:	460f      	mov	r7, r1
 8004c36:	4606      	mov	r6, r0
 8004c38:	f7fb ff24 	bl	8000a84 <__aeabi_d2iz>
 8004c3c:	9006      	str	r0, [sp, #24]
 8004c3e:	f7fb fc1d 	bl	800047c <__aeabi_i2d>
 8004c42:	4602      	mov	r2, r0
 8004c44:	460b      	mov	r3, r1
 8004c46:	4630      	mov	r0, r6
 8004c48:	4639      	mov	r1, r7
 8004c4a:	f7fb fac9 	bl	80001e0 <__aeabi_dsub>
 8004c4e:	f1ba 0f00 	cmp.w	sl, #0
 8004c52:	4606      	mov	r6, r0
 8004c54:	460f      	mov	r7, r1
 8004c56:	dd6c      	ble.n	8004d32 <__kernel_rem_pio2+0x242>
 8004c58:	1e62      	subs	r2, r4, #1
 8004c5a:	ab0e      	add	r3, sp, #56	; 0x38
 8004c5c:	f1ca 0118 	rsb	r1, sl, #24
 8004c60:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004c64:	9d06      	ldr	r5, [sp, #24]
 8004c66:	fa40 f301 	asr.w	r3, r0, r1
 8004c6a:	441d      	add	r5, r3
 8004c6c:	408b      	lsls	r3, r1
 8004c6e:	1ac0      	subs	r0, r0, r3
 8004c70:	ab0e      	add	r3, sp, #56	; 0x38
 8004c72:	9506      	str	r5, [sp, #24]
 8004c74:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004c78:	f1ca 0317 	rsb	r3, sl, #23
 8004c7c:	fa40 f303 	asr.w	r3, r0, r3
 8004c80:	9302      	str	r3, [sp, #8]
 8004c82:	9b02      	ldr	r3, [sp, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	dd62      	ble.n	8004d4e <__kernel_rem_pio2+0x25e>
 8004c88:	9b06      	ldr	r3, [sp, #24]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	9306      	str	r3, [sp, #24]
 8004c90:	4615      	mov	r5, r2
 8004c92:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004c96:	4294      	cmp	r4, r2
 8004c98:	f300 8095 	bgt.w	8004dc6 <__kernel_rem_pio2+0x2d6>
 8004c9c:	f1ba 0f00 	cmp.w	sl, #0
 8004ca0:	dd07      	ble.n	8004cb2 <__kernel_rem_pio2+0x1c2>
 8004ca2:	f1ba 0f01 	cmp.w	sl, #1
 8004ca6:	f000 80a2 	beq.w	8004dee <__kernel_rem_pio2+0x2fe>
 8004caa:	f1ba 0f02 	cmp.w	sl, #2
 8004cae:	f000 80c1 	beq.w	8004e34 <__kernel_rem_pio2+0x344>
 8004cb2:	9b02      	ldr	r3, [sp, #8]
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d14a      	bne.n	8004d4e <__kernel_rem_pio2+0x25e>
 8004cb8:	4632      	mov	r2, r6
 8004cba:	463b      	mov	r3, r7
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	4958      	ldr	r1, [pc, #352]	; (8004e20 <__kernel_rem_pio2+0x330>)
 8004cc0:	f7fb fa8e 	bl	80001e0 <__aeabi_dsub>
 8004cc4:	4606      	mov	r6, r0
 8004cc6:	460f      	mov	r7, r1
 8004cc8:	2d00      	cmp	r5, #0
 8004cca:	d040      	beq.n	8004d4e <__kernel_rem_pio2+0x25e>
 8004ccc:	4650      	mov	r0, sl
 8004cce:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8004e10 <__kernel_rem_pio2+0x320>
 8004cd2:	f000 fb95 	bl	8005400 <scalbn>
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	4639      	mov	r1, r7
 8004cda:	ec53 2b10 	vmov	r2, r3, d0
 8004cde:	f7fb fa7f 	bl	80001e0 <__aeabi_dsub>
 8004ce2:	4606      	mov	r6, r0
 8004ce4:	460f      	mov	r7, r1
 8004ce6:	e032      	b.n	8004d4e <__kernel_rem_pio2+0x25e>
 8004ce8:	2200      	movs	r2, #0
 8004cea:	4b4e      	ldr	r3, [pc, #312]	; (8004e24 <__kernel_rem_pio2+0x334>)
 8004cec:	4640      	mov	r0, r8
 8004cee:	4649      	mov	r1, r9
 8004cf0:	f7fb fc2e 	bl	8000550 <__aeabi_dmul>
 8004cf4:	f7fb fec6 	bl	8000a84 <__aeabi_d2iz>
 8004cf8:	f7fb fbc0 	bl	800047c <__aeabi_i2d>
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	4b4a      	ldr	r3, [pc, #296]	; (8004e28 <__kernel_rem_pio2+0x338>)
 8004d00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d04:	f7fb fc24 	bl	8000550 <__aeabi_dmul>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4640      	mov	r0, r8
 8004d0e:	4649      	mov	r1, r9
 8004d10:	f7fb fa66 	bl	80001e0 <__aeabi_dsub>
 8004d14:	f7fb feb6 	bl	8000a84 <__aeabi_d2iz>
 8004d18:	ab0e      	add	r3, sp, #56	; 0x38
 8004d1a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8004d1e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8004d22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d26:	f7fb fa5d 	bl	80001e4 <__adddf3>
 8004d2a:	3501      	adds	r5, #1
 8004d2c:	4680      	mov	r8, r0
 8004d2e:	4689      	mov	r9, r1
 8004d30:	e75e      	b.n	8004bf0 <__kernel_rem_pio2+0x100>
 8004d32:	d105      	bne.n	8004d40 <__kernel_rem_pio2+0x250>
 8004d34:	1e63      	subs	r3, r4, #1
 8004d36:	aa0e      	add	r2, sp, #56	; 0x38
 8004d38:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004d3c:	15c3      	asrs	r3, r0, #23
 8004d3e:	e79f      	b.n	8004c80 <__kernel_rem_pio2+0x190>
 8004d40:	2200      	movs	r2, #0
 8004d42:	4b3a      	ldr	r3, [pc, #232]	; (8004e2c <__kernel_rem_pio2+0x33c>)
 8004d44:	f7fb fe8a 	bl	8000a5c <__aeabi_dcmpge>
 8004d48:	2800      	cmp	r0, #0
 8004d4a:	d139      	bne.n	8004dc0 <__kernel_rem_pio2+0x2d0>
 8004d4c:	9002      	str	r0, [sp, #8]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	2300      	movs	r3, #0
 8004d52:	4630      	mov	r0, r6
 8004d54:	4639      	mov	r1, r7
 8004d56:	f7fb fe63 	bl	8000a20 <__aeabi_dcmpeq>
 8004d5a:	2800      	cmp	r0, #0
 8004d5c:	f000 80c7 	beq.w	8004eee <__kernel_rem_pio2+0x3fe>
 8004d60:	1e65      	subs	r5, r4, #1
 8004d62:	462b      	mov	r3, r5
 8004d64:	2200      	movs	r2, #0
 8004d66:	9904      	ldr	r1, [sp, #16]
 8004d68:	428b      	cmp	r3, r1
 8004d6a:	da6a      	bge.n	8004e42 <__kernel_rem_pio2+0x352>
 8004d6c:	2a00      	cmp	r2, #0
 8004d6e:	f000 8088 	beq.w	8004e82 <__kernel_rem_pio2+0x392>
 8004d72:	ab0e      	add	r3, sp, #56	; 0x38
 8004d74:	f1aa 0a18 	sub.w	sl, sl, #24
 8004d78:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 80b4 	beq.w	8004eea <__kernel_rem_pio2+0x3fa>
 8004d82:	4650      	mov	r0, sl
 8004d84:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004e10 <__kernel_rem_pio2+0x320>
 8004d88:	f000 fb3a 	bl	8005400 <scalbn>
 8004d8c:	00ec      	lsls	r4, r5, #3
 8004d8e:	ab72      	add	r3, sp, #456	; 0x1c8
 8004d90:	191e      	adds	r6, r3, r4
 8004d92:	ec59 8b10 	vmov	r8, r9, d0
 8004d96:	f106 0a08 	add.w	sl, r6, #8
 8004d9a:	462f      	mov	r7, r5
 8004d9c:	2f00      	cmp	r7, #0
 8004d9e:	f280 80df 	bge.w	8004f60 <__kernel_rem_pio2+0x470>
 8004da2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8004e08 <__kernel_rem_pio2+0x318>
 8004da6:	f04f 0a00 	mov.w	sl, #0
 8004daa:	eba5 030a 	sub.w	r3, r5, sl
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	f2c0 810a 	blt.w	8004fc8 <__kernel_rem_pio2+0x4d8>
 8004db4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8004e30 <__kernel_rem_pio2+0x340>
 8004db8:	ec59 8b18 	vmov	r8, r9, d8
 8004dbc:	2700      	movs	r7, #0
 8004dbe:	e0f5      	b.n	8004fac <__kernel_rem_pio2+0x4bc>
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	9302      	str	r3, [sp, #8]
 8004dc4:	e760      	b.n	8004c88 <__kernel_rem_pio2+0x198>
 8004dc6:	ab0e      	add	r3, sp, #56	; 0x38
 8004dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dcc:	b94d      	cbnz	r5, 8004de2 <__kernel_rem_pio2+0x2f2>
 8004dce:	b12b      	cbz	r3, 8004ddc <__kernel_rem_pio2+0x2ec>
 8004dd0:	a80e      	add	r0, sp, #56	; 0x38
 8004dd2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8004dd6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8004dda:	2301      	movs	r3, #1
 8004ddc:	3201      	adds	r2, #1
 8004dde:	461d      	mov	r5, r3
 8004de0:	e759      	b.n	8004c96 <__kernel_rem_pio2+0x1a6>
 8004de2:	a80e      	add	r0, sp, #56	; 0x38
 8004de4:	1acb      	subs	r3, r1, r3
 8004de6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8004dea:	462b      	mov	r3, r5
 8004dec:	e7f6      	b.n	8004ddc <__kernel_rem_pio2+0x2ec>
 8004dee:	1e62      	subs	r2, r4, #1
 8004df0:	ab0e      	add	r3, sp, #56	; 0x38
 8004df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004df6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004dfa:	a90e      	add	r1, sp, #56	; 0x38
 8004dfc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004e00:	e757      	b.n	8004cb2 <__kernel_rem_pio2+0x1c2>
 8004e02:	bf00      	nop
 8004e04:	f3af 8000 	nop.w
	...
 8004e14:	3ff00000 	.word	0x3ff00000
 8004e18:	08005718 	.word	0x08005718
 8004e1c:	40200000 	.word	0x40200000
 8004e20:	3ff00000 	.word	0x3ff00000
 8004e24:	3e700000 	.word	0x3e700000
 8004e28:	41700000 	.word	0x41700000
 8004e2c:	3fe00000 	.word	0x3fe00000
 8004e30:	080056d8 	.word	0x080056d8
 8004e34:	1e62      	subs	r2, r4, #1
 8004e36:	ab0e      	add	r3, sp, #56	; 0x38
 8004e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e3c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004e40:	e7db      	b.n	8004dfa <__kernel_rem_pio2+0x30a>
 8004e42:	a90e      	add	r1, sp, #56	; 0x38
 8004e44:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	e78b      	b.n	8004d66 <__kernel_rem_pio2+0x276>
 8004e4e:	3301      	adds	r3, #1
 8004e50:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8004e54:	2900      	cmp	r1, #0
 8004e56:	d0fa      	beq.n	8004e4e <__kernel_rem_pio2+0x35e>
 8004e58:	9a08      	ldr	r2, [sp, #32]
 8004e5a:	4422      	add	r2, r4
 8004e5c:	00d2      	lsls	r2, r2, #3
 8004e5e:	a922      	add	r1, sp, #136	; 0x88
 8004e60:	18e3      	adds	r3, r4, r3
 8004e62:	9206      	str	r2, [sp, #24]
 8004e64:	440a      	add	r2, r1
 8004e66:	9302      	str	r3, [sp, #8]
 8004e68:	f10b 0108 	add.w	r1, fp, #8
 8004e6c:	f102 0308 	add.w	r3, r2, #8
 8004e70:	1c66      	adds	r6, r4, #1
 8004e72:	910a      	str	r1, [sp, #40]	; 0x28
 8004e74:	2500      	movs	r5, #0
 8004e76:	930d      	str	r3, [sp, #52]	; 0x34
 8004e78:	9b02      	ldr	r3, [sp, #8]
 8004e7a:	42b3      	cmp	r3, r6
 8004e7c:	da04      	bge.n	8004e88 <__kernel_rem_pio2+0x398>
 8004e7e:	461c      	mov	r4, r3
 8004e80:	e6a6      	b.n	8004bd0 <__kernel_rem_pio2+0xe0>
 8004e82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e84:	2301      	movs	r3, #1
 8004e86:	e7e3      	b.n	8004e50 <__kernel_rem_pio2+0x360>
 8004e88:	9b06      	ldr	r3, [sp, #24]
 8004e8a:	18ef      	adds	r7, r5, r3
 8004e8c:	ab22      	add	r3, sp, #136	; 0x88
 8004e8e:	441f      	add	r7, r3
 8004e90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e92:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004e96:	f7fb faf1 	bl	800047c <__aeabi_i2d>
 8004e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e9c:	461c      	mov	r4, r3
 8004e9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ea0:	e9c7 0100 	strd	r0, r1, [r7]
 8004ea4:	eb03 0b05 	add.w	fp, r3, r5
 8004ea8:	2700      	movs	r7, #0
 8004eaa:	f04f 0800 	mov.w	r8, #0
 8004eae:	f04f 0900 	mov.w	r9, #0
 8004eb2:	9b07      	ldr	r3, [sp, #28]
 8004eb4:	429f      	cmp	r7, r3
 8004eb6:	dd08      	ble.n	8004eca <__kernel_rem_pio2+0x3da>
 8004eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eba:	aa72      	add	r2, sp, #456	; 0x1c8
 8004ebc:	18eb      	adds	r3, r5, r3
 8004ebe:	4413      	add	r3, r2
 8004ec0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8004ec4:	3601      	adds	r6, #1
 8004ec6:	3508      	adds	r5, #8
 8004ec8:	e7d6      	b.n	8004e78 <__kernel_rem_pio2+0x388>
 8004eca:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8004ece:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8004ed2:	f7fb fb3d 	bl	8000550 <__aeabi_dmul>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	460b      	mov	r3, r1
 8004eda:	4640      	mov	r0, r8
 8004edc:	4649      	mov	r1, r9
 8004ede:	f7fb f981 	bl	80001e4 <__adddf3>
 8004ee2:	3701      	adds	r7, #1
 8004ee4:	4680      	mov	r8, r0
 8004ee6:	4689      	mov	r9, r1
 8004ee8:	e7e3      	b.n	8004eb2 <__kernel_rem_pio2+0x3c2>
 8004eea:	3d01      	subs	r5, #1
 8004eec:	e741      	b.n	8004d72 <__kernel_rem_pio2+0x282>
 8004eee:	f1ca 0000 	rsb	r0, sl, #0
 8004ef2:	ec47 6b10 	vmov	d0, r6, r7
 8004ef6:	f000 fa83 	bl	8005400 <scalbn>
 8004efa:	ec57 6b10 	vmov	r6, r7, d0
 8004efe:	2200      	movs	r2, #0
 8004f00:	4b99      	ldr	r3, [pc, #612]	; (8005168 <__kernel_rem_pio2+0x678>)
 8004f02:	ee10 0a10 	vmov	r0, s0
 8004f06:	4639      	mov	r1, r7
 8004f08:	f7fb fda8 	bl	8000a5c <__aeabi_dcmpge>
 8004f0c:	b1f8      	cbz	r0, 8004f4e <__kernel_rem_pio2+0x45e>
 8004f0e:	2200      	movs	r2, #0
 8004f10:	4b96      	ldr	r3, [pc, #600]	; (800516c <__kernel_rem_pio2+0x67c>)
 8004f12:	4630      	mov	r0, r6
 8004f14:	4639      	mov	r1, r7
 8004f16:	f7fb fb1b 	bl	8000550 <__aeabi_dmul>
 8004f1a:	f7fb fdb3 	bl	8000a84 <__aeabi_d2iz>
 8004f1e:	4680      	mov	r8, r0
 8004f20:	f7fb faac 	bl	800047c <__aeabi_i2d>
 8004f24:	2200      	movs	r2, #0
 8004f26:	4b90      	ldr	r3, [pc, #576]	; (8005168 <__kernel_rem_pio2+0x678>)
 8004f28:	f7fb fb12 	bl	8000550 <__aeabi_dmul>
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	4602      	mov	r2, r0
 8004f30:	4639      	mov	r1, r7
 8004f32:	4630      	mov	r0, r6
 8004f34:	f7fb f954 	bl	80001e0 <__aeabi_dsub>
 8004f38:	f7fb fda4 	bl	8000a84 <__aeabi_d2iz>
 8004f3c:	1c65      	adds	r5, r4, #1
 8004f3e:	ab0e      	add	r3, sp, #56	; 0x38
 8004f40:	f10a 0a18 	add.w	sl, sl, #24
 8004f44:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004f48:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8004f4c:	e719      	b.n	8004d82 <__kernel_rem_pio2+0x292>
 8004f4e:	4630      	mov	r0, r6
 8004f50:	4639      	mov	r1, r7
 8004f52:	f7fb fd97 	bl	8000a84 <__aeabi_d2iz>
 8004f56:	ab0e      	add	r3, sp, #56	; 0x38
 8004f58:	4625      	mov	r5, r4
 8004f5a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004f5e:	e710      	b.n	8004d82 <__kernel_rem_pio2+0x292>
 8004f60:	ab0e      	add	r3, sp, #56	; 0x38
 8004f62:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8004f66:	f7fb fa89 	bl	800047c <__aeabi_i2d>
 8004f6a:	4642      	mov	r2, r8
 8004f6c:	464b      	mov	r3, r9
 8004f6e:	f7fb faef 	bl	8000550 <__aeabi_dmul>
 8004f72:	2200      	movs	r2, #0
 8004f74:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8004f78:	4b7c      	ldr	r3, [pc, #496]	; (800516c <__kernel_rem_pio2+0x67c>)
 8004f7a:	4640      	mov	r0, r8
 8004f7c:	4649      	mov	r1, r9
 8004f7e:	f7fb fae7 	bl	8000550 <__aeabi_dmul>
 8004f82:	3f01      	subs	r7, #1
 8004f84:	4680      	mov	r8, r0
 8004f86:	4689      	mov	r9, r1
 8004f88:	e708      	b.n	8004d9c <__kernel_rem_pio2+0x2ac>
 8004f8a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8004f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f92:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8004f96:	f7fb fadb 	bl	8000550 <__aeabi_dmul>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	4640      	mov	r0, r8
 8004fa0:	4649      	mov	r1, r9
 8004fa2:	f7fb f91f 	bl	80001e4 <__adddf3>
 8004fa6:	3701      	adds	r7, #1
 8004fa8:	4680      	mov	r8, r0
 8004faa:	4689      	mov	r9, r1
 8004fac:	9b04      	ldr	r3, [sp, #16]
 8004fae:	429f      	cmp	r7, r3
 8004fb0:	dc01      	bgt.n	8004fb6 <__kernel_rem_pio2+0x4c6>
 8004fb2:	45ba      	cmp	sl, r7
 8004fb4:	dae9      	bge.n	8004f8a <__kernel_rem_pio2+0x49a>
 8004fb6:	ab4a      	add	r3, sp, #296	; 0x128
 8004fb8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004fbc:	e9c3 8900 	strd	r8, r9, [r3]
 8004fc0:	f10a 0a01 	add.w	sl, sl, #1
 8004fc4:	3e08      	subs	r6, #8
 8004fc6:	e6f0      	b.n	8004daa <__kernel_rem_pio2+0x2ba>
 8004fc8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d85b      	bhi.n	8005086 <__kernel_rem_pio2+0x596>
 8004fce:	e8df f003 	tbb	[pc, r3]
 8004fd2:	264a      	.short	0x264a
 8004fd4:	0226      	.short	0x0226
 8004fd6:	ab9a      	add	r3, sp, #616	; 0x268
 8004fd8:	441c      	add	r4, r3
 8004fda:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8004fde:	46a2      	mov	sl, r4
 8004fe0:	46ab      	mov	fp, r5
 8004fe2:	f1bb 0f00 	cmp.w	fp, #0
 8004fe6:	dc6c      	bgt.n	80050c2 <__kernel_rem_pio2+0x5d2>
 8004fe8:	46a2      	mov	sl, r4
 8004fea:	46ab      	mov	fp, r5
 8004fec:	f1bb 0f01 	cmp.w	fp, #1
 8004ff0:	f300 8086 	bgt.w	8005100 <__kernel_rem_pio2+0x610>
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	2d01      	cmp	r5, #1
 8004ffa:	f300 80a0 	bgt.w	800513e <__kernel_rem_pio2+0x64e>
 8004ffe:	9b02      	ldr	r3, [sp, #8]
 8005000:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8005004:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8005008:	2b00      	cmp	r3, #0
 800500a:	f040 809e 	bne.w	800514a <__kernel_rem_pio2+0x65a>
 800500e:	9b01      	ldr	r3, [sp, #4]
 8005010:	e9c3 7800 	strd	r7, r8, [r3]
 8005014:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005018:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800501c:	e033      	b.n	8005086 <__kernel_rem_pio2+0x596>
 800501e:	3408      	adds	r4, #8
 8005020:	ab4a      	add	r3, sp, #296	; 0x128
 8005022:	441c      	add	r4, r3
 8005024:	462e      	mov	r6, r5
 8005026:	2000      	movs	r0, #0
 8005028:	2100      	movs	r1, #0
 800502a:	2e00      	cmp	r6, #0
 800502c:	da3a      	bge.n	80050a4 <__kernel_rem_pio2+0x5b4>
 800502e:	9b02      	ldr	r3, [sp, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d03d      	beq.n	80050b0 <__kernel_rem_pio2+0x5c0>
 8005034:	4602      	mov	r2, r0
 8005036:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800503a:	9c01      	ldr	r4, [sp, #4]
 800503c:	e9c4 2300 	strd	r2, r3, [r4]
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005048:	f7fb f8ca 	bl	80001e0 <__aeabi_dsub>
 800504c:	ae4c      	add	r6, sp, #304	; 0x130
 800504e:	2401      	movs	r4, #1
 8005050:	42a5      	cmp	r5, r4
 8005052:	da30      	bge.n	80050b6 <__kernel_rem_pio2+0x5c6>
 8005054:	9b02      	ldr	r3, [sp, #8]
 8005056:	b113      	cbz	r3, 800505e <__kernel_rem_pio2+0x56e>
 8005058:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800505c:	4619      	mov	r1, r3
 800505e:	9b01      	ldr	r3, [sp, #4]
 8005060:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005064:	e00f      	b.n	8005086 <__kernel_rem_pio2+0x596>
 8005066:	ab9a      	add	r3, sp, #616	; 0x268
 8005068:	441c      	add	r4, r3
 800506a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800506e:	2000      	movs	r0, #0
 8005070:	2100      	movs	r1, #0
 8005072:	2d00      	cmp	r5, #0
 8005074:	da10      	bge.n	8005098 <__kernel_rem_pio2+0x5a8>
 8005076:	9b02      	ldr	r3, [sp, #8]
 8005078:	b113      	cbz	r3, 8005080 <__kernel_rem_pio2+0x590>
 800507a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800507e:	4619      	mov	r1, r3
 8005080:	9b01      	ldr	r3, [sp, #4]
 8005082:	e9c3 0100 	strd	r0, r1, [r3]
 8005086:	9b06      	ldr	r3, [sp, #24]
 8005088:	f003 0007 	and.w	r0, r3, #7
 800508c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005090:	ecbd 8b02 	vpop	{d8}
 8005094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005098:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800509c:	f7fb f8a2 	bl	80001e4 <__adddf3>
 80050a0:	3d01      	subs	r5, #1
 80050a2:	e7e6      	b.n	8005072 <__kernel_rem_pio2+0x582>
 80050a4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80050a8:	f7fb f89c 	bl	80001e4 <__adddf3>
 80050ac:	3e01      	subs	r6, #1
 80050ae:	e7bc      	b.n	800502a <__kernel_rem_pio2+0x53a>
 80050b0:	4602      	mov	r2, r0
 80050b2:	460b      	mov	r3, r1
 80050b4:	e7c1      	b.n	800503a <__kernel_rem_pio2+0x54a>
 80050b6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80050ba:	f7fb f893 	bl	80001e4 <__adddf3>
 80050be:	3401      	adds	r4, #1
 80050c0:	e7c6      	b.n	8005050 <__kernel_rem_pio2+0x560>
 80050c2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80050c6:	ed3a 7b02 	vldmdb	sl!, {d7}
 80050ca:	4640      	mov	r0, r8
 80050cc:	ec53 2b17 	vmov	r2, r3, d7
 80050d0:	4649      	mov	r1, r9
 80050d2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80050d6:	f7fb f885 	bl	80001e4 <__adddf3>
 80050da:	4602      	mov	r2, r0
 80050dc:	460b      	mov	r3, r1
 80050de:	4606      	mov	r6, r0
 80050e0:	460f      	mov	r7, r1
 80050e2:	4640      	mov	r0, r8
 80050e4:	4649      	mov	r1, r9
 80050e6:	f7fb f87b 	bl	80001e0 <__aeabi_dsub>
 80050ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050ee:	f7fb f879 	bl	80001e4 <__adddf3>
 80050f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80050f6:	e9ca 0100 	strd	r0, r1, [sl]
 80050fa:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80050fe:	e770      	b.n	8004fe2 <__kernel_rem_pio2+0x4f2>
 8005100:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8005104:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005108:	4630      	mov	r0, r6
 800510a:	ec53 2b17 	vmov	r2, r3, d7
 800510e:	4639      	mov	r1, r7
 8005110:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005114:	f7fb f866 	bl	80001e4 <__adddf3>
 8005118:	4602      	mov	r2, r0
 800511a:	460b      	mov	r3, r1
 800511c:	4680      	mov	r8, r0
 800511e:	4689      	mov	r9, r1
 8005120:	4630      	mov	r0, r6
 8005122:	4639      	mov	r1, r7
 8005124:	f7fb f85c 	bl	80001e0 <__aeabi_dsub>
 8005128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800512c:	f7fb f85a 	bl	80001e4 <__adddf3>
 8005130:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005134:	e9ca 0100 	strd	r0, r1, [sl]
 8005138:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800513c:	e756      	b.n	8004fec <__kernel_rem_pio2+0x4fc>
 800513e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005142:	f7fb f84f 	bl	80001e4 <__adddf3>
 8005146:	3d01      	subs	r5, #1
 8005148:	e756      	b.n	8004ff8 <__kernel_rem_pio2+0x508>
 800514a:	9b01      	ldr	r3, [sp, #4]
 800514c:	9a01      	ldr	r2, [sp, #4]
 800514e:	601f      	str	r7, [r3, #0]
 8005150:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8005154:	605c      	str	r4, [r3, #4]
 8005156:	609d      	str	r5, [r3, #8]
 8005158:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800515c:	60d3      	str	r3, [r2, #12]
 800515e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005162:	6110      	str	r0, [r2, #16]
 8005164:	6153      	str	r3, [r2, #20]
 8005166:	e78e      	b.n	8005086 <__kernel_rem_pio2+0x596>
 8005168:	41700000 	.word	0x41700000
 800516c:	3e700000 	.word	0x3e700000

08005170 <__kernel_sin>:
 8005170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005174:	ec55 4b10 	vmov	r4, r5, d0
 8005178:	b085      	sub	sp, #20
 800517a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800517e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005182:	ed8d 1b00 	vstr	d1, [sp]
 8005186:	9002      	str	r0, [sp, #8]
 8005188:	da06      	bge.n	8005198 <__kernel_sin+0x28>
 800518a:	ee10 0a10 	vmov	r0, s0
 800518e:	4629      	mov	r1, r5
 8005190:	f7fb fc78 	bl	8000a84 <__aeabi_d2iz>
 8005194:	2800      	cmp	r0, #0
 8005196:	d051      	beq.n	800523c <__kernel_sin+0xcc>
 8005198:	4622      	mov	r2, r4
 800519a:	462b      	mov	r3, r5
 800519c:	4620      	mov	r0, r4
 800519e:	4629      	mov	r1, r5
 80051a0:	f7fb f9d6 	bl	8000550 <__aeabi_dmul>
 80051a4:	4682      	mov	sl, r0
 80051a6:	468b      	mov	fp, r1
 80051a8:	4602      	mov	r2, r0
 80051aa:	460b      	mov	r3, r1
 80051ac:	4620      	mov	r0, r4
 80051ae:	4629      	mov	r1, r5
 80051b0:	f7fb f9ce 	bl	8000550 <__aeabi_dmul>
 80051b4:	a341      	add	r3, pc, #260	; (adr r3, 80052bc <__kernel_sin+0x14c>)
 80051b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ba:	4680      	mov	r8, r0
 80051bc:	4689      	mov	r9, r1
 80051be:	4650      	mov	r0, sl
 80051c0:	4659      	mov	r1, fp
 80051c2:	f7fb f9c5 	bl	8000550 <__aeabi_dmul>
 80051c6:	a33f      	add	r3, pc, #252	; (adr r3, 80052c4 <__kernel_sin+0x154>)
 80051c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051cc:	f7fb f808 	bl	80001e0 <__aeabi_dsub>
 80051d0:	4652      	mov	r2, sl
 80051d2:	465b      	mov	r3, fp
 80051d4:	f7fb f9bc 	bl	8000550 <__aeabi_dmul>
 80051d8:	a33c      	add	r3, pc, #240	; (adr r3, 80052cc <__kernel_sin+0x15c>)
 80051da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051de:	f7fb f801 	bl	80001e4 <__adddf3>
 80051e2:	4652      	mov	r2, sl
 80051e4:	465b      	mov	r3, fp
 80051e6:	f7fb f9b3 	bl	8000550 <__aeabi_dmul>
 80051ea:	a33a      	add	r3, pc, #232	; (adr r3, 80052d4 <__kernel_sin+0x164>)
 80051ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f0:	f7fa fff6 	bl	80001e0 <__aeabi_dsub>
 80051f4:	4652      	mov	r2, sl
 80051f6:	465b      	mov	r3, fp
 80051f8:	f7fb f9aa 	bl	8000550 <__aeabi_dmul>
 80051fc:	a337      	add	r3, pc, #220	; (adr r3, 80052dc <__kernel_sin+0x16c>)
 80051fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005202:	f7fa ffef 	bl	80001e4 <__adddf3>
 8005206:	9b02      	ldr	r3, [sp, #8]
 8005208:	4606      	mov	r6, r0
 800520a:	460f      	mov	r7, r1
 800520c:	b9db      	cbnz	r3, 8005246 <__kernel_sin+0xd6>
 800520e:	4602      	mov	r2, r0
 8005210:	460b      	mov	r3, r1
 8005212:	4650      	mov	r0, sl
 8005214:	4659      	mov	r1, fp
 8005216:	f7fb f99b 	bl	8000550 <__aeabi_dmul>
 800521a:	a325      	add	r3, pc, #148	; (adr r3, 80052b0 <__kernel_sin+0x140>)
 800521c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005220:	f7fa ffde 	bl	80001e0 <__aeabi_dsub>
 8005224:	4642      	mov	r2, r8
 8005226:	464b      	mov	r3, r9
 8005228:	f7fb f992 	bl	8000550 <__aeabi_dmul>
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	4620      	mov	r0, r4
 8005232:	4629      	mov	r1, r5
 8005234:	f7fa ffd6 	bl	80001e4 <__adddf3>
 8005238:	4604      	mov	r4, r0
 800523a:	460d      	mov	r5, r1
 800523c:	ec45 4b10 	vmov	d0, r4, r5
 8005240:	b005      	add	sp, #20
 8005242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005246:	2200      	movs	r2, #0
 8005248:	4b1b      	ldr	r3, [pc, #108]	; (80052b8 <__kernel_sin+0x148>)
 800524a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800524e:	f7fb f97f 	bl	8000550 <__aeabi_dmul>
 8005252:	4632      	mov	r2, r6
 8005254:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005258:	463b      	mov	r3, r7
 800525a:	4640      	mov	r0, r8
 800525c:	4649      	mov	r1, r9
 800525e:	f7fb f977 	bl	8000550 <__aeabi_dmul>
 8005262:	4602      	mov	r2, r0
 8005264:	460b      	mov	r3, r1
 8005266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800526a:	f7fa ffb9 	bl	80001e0 <__aeabi_dsub>
 800526e:	4652      	mov	r2, sl
 8005270:	465b      	mov	r3, fp
 8005272:	f7fb f96d 	bl	8000550 <__aeabi_dmul>
 8005276:	e9dd 2300 	ldrd	r2, r3, [sp]
 800527a:	f7fa ffb1 	bl	80001e0 <__aeabi_dsub>
 800527e:	a30c      	add	r3, pc, #48	; (adr r3, 80052b0 <__kernel_sin+0x140>)
 8005280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005284:	4606      	mov	r6, r0
 8005286:	460f      	mov	r7, r1
 8005288:	4640      	mov	r0, r8
 800528a:	4649      	mov	r1, r9
 800528c:	f7fb f960 	bl	8000550 <__aeabi_dmul>
 8005290:	4602      	mov	r2, r0
 8005292:	460b      	mov	r3, r1
 8005294:	4630      	mov	r0, r6
 8005296:	4639      	mov	r1, r7
 8005298:	f7fa ffa4 	bl	80001e4 <__adddf3>
 800529c:	4602      	mov	r2, r0
 800529e:	460b      	mov	r3, r1
 80052a0:	4620      	mov	r0, r4
 80052a2:	4629      	mov	r1, r5
 80052a4:	f7fa ff9c 	bl	80001e0 <__aeabi_dsub>
 80052a8:	e7c6      	b.n	8005238 <__kernel_sin+0xc8>
 80052aa:	bf00      	nop
 80052ac:	f3af 8000 	nop.w
 80052b0:	55555549 	.word	0x55555549
 80052b4:	3fc55555 	.word	0x3fc55555
 80052b8:	3fe00000 	.word	0x3fe00000
 80052bc:	5acfd57c 	.word	0x5acfd57c
 80052c0:	3de5d93a 	.word	0x3de5d93a
 80052c4:	8a2b9ceb 	.word	0x8a2b9ceb
 80052c8:	3e5ae5e6 	.word	0x3e5ae5e6
 80052cc:	57b1fe7d 	.word	0x57b1fe7d
 80052d0:	3ec71de3 	.word	0x3ec71de3
 80052d4:	19c161d5 	.word	0x19c161d5
 80052d8:	3f2a01a0 	.word	0x3f2a01a0
 80052dc:	1110f8a6 	.word	0x1110f8a6
 80052e0:	3f811111 	.word	0x3f811111

080052e4 <fabs>:
 80052e4:	ec51 0b10 	vmov	r0, r1, d0
 80052e8:	ee10 2a10 	vmov	r2, s0
 80052ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80052f0:	ec43 2b10 	vmov	d0, r2, r3
 80052f4:	4770      	bx	lr
	...

080052f8 <floor>:
 80052f8:	ec51 0b10 	vmov	r0, r1, d0
 80052fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005300:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005304:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005308:	2e13      	cmp	r6, #19
 800530a:	460c      	mov	r4, r1
 800530c:	ee10 5a10 	vmov	r5, s0
 8005310:	4680      	mov	r8, r0
 8005312:	dc34      	bgt.n	800537e <floor+0x86>
 8005314:	2e00      	cmp	r6, #0
 8005316:	da16      	bge.n	8005346 <floor+0x4e>
 8005318:	a335      	add	r3, pc, #212	; (adr r3, 80053f0 <floor+0xf8>)
 800531a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531e:	f7fa ff61 	bl	80001e4 <__adddf3>
 8005322:	2200      	movs	r2, #0
 8005324:	2300      	movs	r3, #0
 8005326:	f7fb fba3 	bl	8000a70 <__aeabi_dcmpgt>
 800532a:	b148      	cbz	r0, 8005340 <floor+0x48>
 800532c:	2c00      	cmp	r4, #0
 800532e:	da59      	bge.n	80053e4 <floor+0xec>
 8005330:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005334:	4a30      	ldr	r2, [pc, #192]	; (80053f8 <floor+0x100>)
 8005336:	432b      	orrs	r3, r5
 8005338:	2500      	movs	r5, #0
 800533a:	42ab      	cmp	r3, r5
 800533c:	bf18      	it	ne
 800533e:	4614      	movne	r4, r2
 8005340:	4621      	mov	r1, r4
 8005342:	4628      	mov	r0, r5
 8005344:	e025      	b.n	8005392 <floor+0x9a>
 8005346:	4f2d      	ldr	r7, [pc, #180]	; (80053fc <floor+0x104>)
 8005348:	4137      	asrs	r7, r6
 800534a:	ea01 0307 	and.w	r3, r1, r7
 800534e:	4303      	orrs	r3, r0
 8005350:	d01f      	beq.n	8005392 <floor+0x9a>
 8005352:	a327      	add	r3, pc, #156	; (adr r3, 80053f0 <floor+0xf8>)
 8005354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005358:	f7fa ff44 	bl	80001e4 <__adddf3>
 800535c:	2200      	movs	r2, #0
 800535e:	2300      	movs	r3, #0
 8005360:	f7fb fb86 	bl	8000a70 <__aeabi_dcmpgt>
 8005364:	2800      	cmp	r0, #0
 8005366:	d0eb      	beq.n	8005340 <floor+0x48>
 8005368:	2c00      	cmp	r4, #0
 800536a:	bfbe      	ittt	lt
 800536c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005370:	fa43 f606 	asrlt.w	r6, r3, r6
 8005374:	19a4      	addlt	r4, r4, r6
 8005376:	ea24 0407 	bic.w	r4, r4, r7
 800537a:	2500      	movs	r5, #0
 800537c:	e7e0      	b.n	8005340 <floor+0x48>
 800537e:	2e33      	cmp	r6, #51	; 0x33
 8005380:	dd0b      	ble.n	800539a <floor+0xa2>
 8005382:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005386:	d104      	bne.n	8005392 <floor+0x9a>
 8005388:	ee10 2a10 	vmov	r2, s0
 800538c:	460b      	mov	r3, r1
 800538e:	f7fa ff29 	bl	80001e4 <__adddf3>
 8005392:	ec41 0b10 	vmov	d0, r0, r1
 8005396:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800539a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800539e:	f04f 33ff 	mov.w	r3, #4294967295
 80053a2:	fa23 f707 	lsr.w	r7, r3, r7
 80053a6:	4207      	tst	r7, r0
 80053a8:	d0f3      	beq.n	8005392 <floor+0x9a>
 80053aa:	a311      	add	r3, pc, #68	; (adr r3, 80053f0 <floor+0xf8>)
 80053ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b0:	f7fa ff18 	bl	80001e4 <__adddf3>
 80053b4:	2200      	movs	r2, #0
 80053b6:	2300      	movs	r3, #0
 80053b8:	f7fb fb5a 	bl	8000a70 <__aeabi_dcmpgt>
 80053bc:	2800      	cmp	r0, #0
 80053be:	d0bf      	beq.n	8005340 <floor+0x48>
 80053c0:	2c00      	cmp	r4, #0
 80053c2:	da02      	bge.n	80053ca <floor+0xd2>
 80053c4:	2e14      	cmp	r6, #20
 80053c6:	d103      	bne.n	80053d0 <floor+0xd8>
 80053c8:	3401      	adds	r4, #1
 80053ca:	ea25 0507 	bic.w	r5, r5, r7
 80053ce:	e7b7      	b.n	8005340 <floor+0x48>
 80053d0:	2301      	movs	r3, #1
 80053d2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80053d6:	fa03 f606 	lsl.w	r6, r3, r6
 80053da:	4435      	add	r5, r6
 80053dc:	4545      	cmp	r5, r8
 80053de:	bf38      	it	cc
 80053e0:	18e4      	addcc	r4, r4, r3
 80053e2:	e7f2      	b.n	80053ca <floor+0xd2>
 80053e4:	2500      	movs	r5, #0
 80053e6:	462c      	mov	r4, r5
 80053e8:	e7aa      	b.n	8005340 <floor+0x48>
 80053ea:	bf00      	nop
 80053ec:	f3af 8000 	nop.w
 80053f0:	8800759c 	.word	0x8800759c
 80053f4:	7e37e43c 	.word	0x7e37e43c
 80053f8:	bff00000 	.word	0xbff00000
 80053fc:	000fffff 	.word	0x000fffff

08005400 <scalbn>:
 8005400:	b570      	push	{r4, r5, r6, lr}
 8005402:	ec55 4b10 	vmov	r4, r5, d0
 8005406:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800540a:	4606      	mov	r6, r0
 800540c:	462b      	mov	r3, r5
 800540e:	b9aa      	cbnz	r2, 800543c <scalbn+0x3c>
 8005410:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005414:	4323      	orrs	r3, r4
 8005416:	d03b      	beq.n	8005490 <scalbn+0x90>
 8005418:	4b31      	ldr	r3, [pc, #196]	; (80054e0 <scalbn+0xe0>)
 800541a:	4629      	mov	r1, r5
 800541c:	2200      	movs	r2, #0
 800541e:	ee10 0a10 	vmov	r0, s0
 8005422:	f7fb f895 	bl	8000550 <__aeabi_dmul>
 8005426:	4b2f      	ldr	r3, [pc, #188]	; (80054e4 <scalbn+0xe4>)
 8005428:	429e      	cmp	r6, r3
 800542a:	4604      	mov	r4, r0
 800542c:	460d      	mov	r5, r1
 800542e:	da12      	bge.n	8005456 <scalbn+0x56>
 8005430:	a327      	add	r3, pc, #156	; (adr r3, 80054d0 <scalbn+0xd0>)
 8005432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005436:	f7fb f88b 	bl	8000550 <__aeabi_dmul>
 800543a:	e009      	b.n	8005450 <scalbn+0x50>
 800543c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005440:	428a      	cmp	r2, r1
 8005442:	d10c      	bne.n	800545e <scalbn+0x5e>
 8005444:	ee10 2a10 	vmov	r2, s0
 8005448:	4620      	mov	r0, r4
 800544a:	4629      	mov	r1, r5
 800544c:	f7fa feca 	bl	80001e4 <__adddf3>
 8005450:	4604      	mov	r4, r0
 8005452:	460d      	mov	r5, r1
 8005454:	e01c      	b.n	8005490 <scalbn+0x90>
 8005456:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800545a:	460b      	mov	r3, r1
 800545c:	3a36      	subs	r2, #54	; 0x36
 800545e:	4432      	add	r2, r6
 8005460:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005464:	428a      	cmp	r2, r1
 8005466:	dd0b      	ble.n	8005480 <scalbn+0x80>
 8005468:	ec45 4b11 	vmov	d1, r4, r5
 800546c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80054d8 <scalbn+0xd8>
 8005470:	f000 f83c 	bl	80054ec <copysign>
 8005474:	a318      	add	r3, pc, #96	; (adr r3, 80054d8 <scalbn+0xd8>)
 8005476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547a:	ec51 0b10 	vmov	r0, r1, d0
 800547e:	e7da      	b.n	8005436 <scalbn+0x36>
 8005480:	2a00      	cmp	r2, #0
 8005482:	dd08      	ble.n	8005496 <scalbn+0x96>
 8005484:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005488:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800548c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005490:	ec45 4b10 	vmov	d0, r4, r5
 8005494:	bd70      	pop	{r4, r5, r6, pc}
 8005496:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800549a:	da0d      	bge.n	80054b8 <scalbn+0xb8>
 800549c:	f24c 3350 	movw	r3, #50000	; 0xc350
 80054a0:	429e      	cmp	r6, r3
 80054a2:	ec45 4b11 	vmov	d1, r4, r5
 80054a6:	dce1      	bgt.n	800546c <scalbn+0x6c>
 80054a8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80054d0 <scalbn+0xd0>
 80054ac:	f000 f81e 	bl	80054ec <copysign>
 80054b0:	a307      	add	r3, pc, #28	; (adr r3, 80054d0 <scalbn+0xd0>)
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	e7e0      	b.n	800547a <scalbn+0x7a>
 80054b8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80054bc:	3236      	adds	r2, #54	; 0x36
 80054be:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80054c2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80054c6:	4620      	mov	r0, r4
 80054c8:	4629      	mov	r1, r5
 80054ca:	2200      	movs	r2, #0
 80054cc:	4b06      	ldr	r3, [pc, #24]	; (80054e8 <scalbn+0xe8>)
 80054ce:	e7b2      	b.n	8005436 <scalbn+0x36>
 80054d0:	c2f8f359 	.word	0xc2f8f359
 80054d4:	01a56e1f 	.word	0x01a56e1f
 80054d8:	8800759c 	.word	0x8800759c
 80054dc:	7e37e43c 	.word	0x7e37e43c
 80054e0:	43500000 	.word	0x43500000
 80054e4:	ffff3cb0 	.word	0xffff3cb0
 80054e8:	3c900000 	.word	0x3c900000

080054ec <copysign>:
 80054ec:	ec51 0b10 	vmov	r0, r1, d0
 80054f0:	ee11 0a90 	vmov	r0, s3
 80054f4:	ee10 2a10 	vmov	r2, s0
 80054f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80054fc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005500:	ea41 0300 	orr.w	r3, r1, r0
 8005504:	ec43 2b10 	vmov	d0, r2, r3
 8005508:	4770      	bx	lr
	...

0800550c <_init>:
 800550c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550e:	bf00      	nop
 8005510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005512:	bc08      	pop	{r3}
 8005514:	469e      	mov	lr, r3
 8005516:	4770      	bx	lr

08005518 <_fini>:
 8005518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551a:	bf00      	nop
 800551c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800551e:	bc08      	pop	{r3}
 8005520:	469e      	mov	lr, r3
 8005522:	4770      	bx	lr
