Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sat Feb  8 18:56:40 2020
| Host         : DESKTOP-QCQ218O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1052 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_125M (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3097 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.571        0.000                      0                 1452        0.119        0.000                      0                 1452        2.000        0.000                       0                   613  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock_inst/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clock         {0.000 20.000}       40.000          25.000          
  clkfbout_clock         {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clock              26.571        0.000                      0                 1452        0.119        0.000                      0                 1452       19.500        0.000                       0                   609  
  clkfbout_clock                                                                                                                                                          12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_inst/inst/clk_in1
  To Clock:  clock_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       26.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.571ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_track/lcd_track_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        13.226ns  (logic 1.813ns (13.708%)  route 11.413ns (86.292%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.290ns = ( 36.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.965    -3.710    u_VGA_Dispay/clk_out1
    SLICE_X101Y130       FDCE                                         r  u_VGA_Dispay/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y130       FDCE (Prop_fdce_C_Q)         0.456    -3.254 f  u_VGA_Dispay/hCounter_reg[8]/Q
                         net (fo=449, routed)         7.817     4.563    u_VGA_Dispay/hCounter_reg_n_0_[8]
    SLICE_X87Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.687 r  u_VGA_Dispay/lcd_track[15]_i_1484/O
                         net (fo=1, routed)           0.000     4.687    u_VGA_Dispay/lcd_track[15]_i_1484_n_0
    SLICE_X87Y97         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     5.051 r  u_VGA_Dispay/lcd_track_reg[15]_i_976/CO[0]
                         net (fo=1, routed)           0.947     5.997    u_VGA_Dispay/u_track/lcd_track[15]_i_139_0[0]
    SLICE_X88Y99         LUT6 (Prop_lut6_I0_O)        0.373     6.370 r  u_VGA_Dispay/u_track/lcd_track[15]_i_389/O
                         net (fo=1, routed)           0.718     7.089    u_VGA_Dispay/u_track/lcd_track[15]_i_389_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.213 r  u_VGA_Dispay/u_track/lcd_track[15]_i_139/O
                         net (fo=1, routed)           0.893     8.106    u_VGA_Dispay/u_track/lcd_track[15]_i_139_n_0
    SLICE_X100Y106       LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  u_VGA_Dispay/u_track/lcd_track[15]_i_30/O
                         net (fo=1, routed)           0.286     8.516    u_VGA_Dispay/u_track/lcd_track[15]_i_30_n_0
    SLICE_X100Y106       LUT6 (Prop_lut6_I2_O)        0.124     8.640 r  u_VGA_Dispay/u_track/lcd_track[15]_i_6/O
                         net (fo=1, routed)           0.752     9.392    u_VGA_Dispay/u_track/lcd_track[15]_i_6_n_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.124     9.516 r  u_VGA_Dispay/u_track/lcd_track[15]_i_1/O
                         net (fo=1, routed)           0.000     9.516    u_VGA_Dispay/u_track/lcd_track[15]_i_1_n_0
    SLICE_X97Y114        FDCE                                         r  u_VGA_Dispay/u_track/lcd_track_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.777    36.710    u_VGA_Dispay/u_track/clk_out1
    SLICE_X97Y114        FDCE                                         r  u_VGA_Dispay/u_track/lcd_track_reg[15]/C
                         clock pessimism             -0.476    36.234    
                         clock uncertainty           -0.176    36.058    
    SLICE_X97Y114        FDCE (Setup_fdce_C_D)        0.029    36.087    u_VGA_Dispay/u_track/lcd_track_reg[15]
  -------------------------------------------------------------------
                         required time                         36.087    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 26.571    

Slack (MET) :             27.374ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_application/lcd_block_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.414ns  (logic 1.709ns (13.767%)  route 10.705ns (86.233%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.299ns = ( 36.701 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.965    -3.710    u_VGA_Dispay/clk_out1
    SLICE_X101Y130       FDCE                                         r  u_VGA_Dispay/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y130       FDCE (Prop_fdce_C_Q)         0.456    -3.254 r  u_VGA_Dispay/hCounter_reg[9]/Q
                         net (fo=533, routed)         6.857     3.603    u_VGA_Dispay/u_application/lcd_block_reg[4]_2[7]
    SLICE_X103Y99        LUT2 (Prop_lut2_I0_O)        0.152     3.755 r  u_VGA_Dispay/u_application/lcd_block[4]_i_325/O
                         net (fo=1, routed)           0.000     3.755    u_VGA_Dispay/u_application/lcd_block[4]_i_325_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     4.111 r  u_VGA_Dispay/u_application/lcd_block_reg[4]_i_113/CO[0]
                         net (fo=1, routed)           0.999     5.110    u_VGA_Dispay/u_application/lcd_block811_in
    SLICE_X102Y101       LUT6 (Prop_lut6_I3_O)        0.373     5.483 r  u_VGA_Dispay/u_application/lcd_block[4]_i_33/O
                         net (fo=1, routed)           1.040     6.523    u_VGA_Dispay/u_application/lcd_block[4]_i_33_n_0
    SLICE_X103Y110       LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  u_VGA_Dispay/u_application/lcd_block[4]_i_7/O
                         net (fo=1, routed)           0.773     7.421    u_VGA_Dispay/u_application/lcd_block[4]_i_7_n_0
    SLICE_X109Y110       LUT6 (Prop_lut6_I0_O)        0.124     7.545 r  u_VGA_Dispay/u_application/lcd_block[4]_i_2/O
                         net (fo=1, routed)           1.035     8.580    u_VGA_Dispay/u_application/lcd_block[4]_i_2_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I0_O)        0.124     8.704 r  u_VGA_Dispay/u_application/lcd_block[4]_i_1/O
                         net (fo=1, routed)           0.000     8.704    u_VGA_Dispay/u_application/lcd_block[4]_i_1_n_0
    SLICE_X105Y123       FDCE                                         r  u_VGA_Dispay/u_application/lcd_block_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.768    36.701    u_VGA_Dispay/u_application/clk_out1
    SLICE_X105Y123       FDCE                                         r  u_VGA_Dispay/u_application/lcd_block_reg[4]/C
                         clock pessimism             -0.476    36.225    
                         clock uncertainty           -0.176    36.049    
    SLICE_X105Y123       FDCE (Setup_fdce_C_D)        0.029    36.078    u_VGA_Dispay/u_application/lcd_block_reg[4]
  -------------------------------------------------------------------
                         required time                         36.078    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 27.374    

Slack (MET) :             28.086ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/vCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 2.270ns (19.313%)  route 9.484ns (80.687%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.297ns = ( 36.703 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.710ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.965    -3.710    u_VGA_Dispay/clk_out1
    SLICE_X103Y130       FDCE                                         r  u_VGA_Dispay/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y130       FDCE (Prop_fdce_C_Q)         0.456    -3.254 r  u_VGA_Dispay/vCounter_reg[3]/Q
                         net (fo=306, routed)         5.204     1.950    u_VGA_Dispay/u_scoreboard/Q[2]
    SLICE_X81Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.074 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[15]_i_1043/O
                         net (fo=1, routed)           0.000     2.074    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[15]_i_1043_n_0
    SLICE_X81Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.624 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[15]_i_426/CO[3]
                         net (fo=1, routed)           0.000     2.624    u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[15]_i_426_n_0
    SLICE_X81Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.895 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[15]_i_134/CO[0]
                         net (fo=1, routed)           0.971     3.866    u_VGA_Dispay/u_scoreboard/lcd_scoreboard9210_in
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.373     4.239 f  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[15]_i_41/O
                         net (fo=2, routed)           1.196     5.434    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[15]_i_41_n_0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.558 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[15]_i_27/O
                         net (fo=1, routed)           0.667     6.225    u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[15]_i_2_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I2_O)        0.124     6.349 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[15]_i_7/O
                         net (fo=1, routed)           0.626     6.975    u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[15]_i_7_n_0
    SLICE_X93Y122        LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[15]_i_2/O
                         net (fo=1, routed)           0.820     7.920    u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[15]_i_2_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.044 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[15]_i_1/O
                         net (fo=1, routed)           0.000     8.044    u_VGA_Dispay/u_scoreboard/u_bin_dec_n_0
    SLICE_X94Y121        FDCE                                         r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.770    36.703    u_VGA_Dispay/u_scoreboard/clk_out1
    SLICE_X94Y121        FDCE                                         r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[15]/C
                         clock pessimism             -0.476    36.227    
                         clock uncertainty           -0.176    36.051    
    SLICE_X94Y121        FDCE (Setup_fdce_C_D)        0.079    36.130    u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[15]
  -------------------------------------------------------------------
                         required time                         36.130    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                 28.086    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 1.527ns (14.147%)  route 9.266ns (85.853%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.218ns = ( 36.782 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.762ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.913    -3.762    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y106        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.456    -3.306 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.622    -0.684    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124    -0.560 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.560    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.247    -0.313 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.474     1.161    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X54Y101        LUT5 (Prop_lut5_I2_O)        0.298     1.459 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           2.007     3.466    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X103Y110       LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.447     4.037    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X102Y112       LUT5 (Prop_lut5_I4_O)        0.124     4.161 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           2.090     6.251    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X110Y128       LUT4 (Prop_lut4_I1_O)        0.154     6.405 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.627     7.031    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.849    36.782    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[1]/C
                         clock pessimism             -0.476    36.306    
                         clock uncertainty           -0.176    36.130    
    SLICE_X113Y130       FDCE (Setup_fdce_C_CE)      -0.408    35.722    u_VGA_Dispay/position_inst/y_min_reg[1]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 1.527ns (14.147%)  route 9.266ns (85.853%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.218ns = ( 36.782 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.762ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.913    -3.762    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y106        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.456    -3.306 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.622    -0.684    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124    -0.560 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.560    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.247    -0.313 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.474     1.161    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X54Y101        LUT5 (Prop_lut5_I2_O)        0.298     1.459 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           2.007     3.466    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X103Y110       LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.447     4.037    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X102Y112       LUT5 (Prop_lut5_I4_O)        0.124     4.161 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           2.090     6.251    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X110Y128       LUT4 (Prop_lut4_I1_O)        0.154     6.405 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.627     7.031    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.849    36.782    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[2]/C
                         clock pessimism             -0.476    36.306    
                         clock uncertainty           -0.176    36.130    
    SLICE_X113Y130       FDCE (Setup_fdce_C_CE)      -0.408    35.722    u_VGA_Dispay/position_inst/y_min_reg[2]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 1.527ns (14.147%)  route 9.266ns (85.853%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.218ns = ( 36.782 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.762ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.913    -3.762    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y106        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.456    -3.306 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.622    -0.684    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124    -0.560 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.560    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.247    -0.313 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.474     1.161    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X54Y101        LUT5 (Prop_lut5_I2_O)        0.298     1.459 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           2.007     3.466    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X103Y110       LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.447     4.037    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X102Y112       LUT5 (Prop_lut5_I4_O)        0.124     4.161 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           2.090     6.251    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X110Y128       LUT4 (Prop_lut4_I1_O)        0.154     6.405 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.627     7.031    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X113Y130       FDPE                                         r  u_VGA_Dispay/position_inst/y_min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.849    36.782    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X113Y130       FDPE                                         r  u_VGA_Dispay/position_inst/y_min_reg[4]/C
                         clock pessimism             -0.476    36.306    
                         clock uncertainty           -0.176    36.130    
    SLICE_X113Y130       FDPE (Setup_fdpe_C_CE)      -0.408    35.722    u_VGA_Dispay/position_inst/y_min_reg[4]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 1.527ns (14.147%)  route 9.266ns (85.853%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.218ns = ( 36.782 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.762ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.913    -3.762    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y106        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.456    -3.306 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.622    -0.684    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124    -0.560 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.560    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.247    -0.313 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.474     1.161    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X54Y101        LUT5 (Prop_lut5_I2_O)        0.298     1.459 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           2.007     3.466    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X103Y110       LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.447     4.037    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X102Y112       LUT5 (Prop_lut5_I4_O)        0.124     4.161 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           2.090     6.251    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X110Y128       LUT4 (Prop_lut4_I1_O)        0.154     6.405 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.627     7.031    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.849    36.782    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[5]/C
                         clock pessimism             -0.476    36.306    
                         clock uncertainty           -0.176    36.130    
    SLICE_X113Y130       FDCE (Setup_fdce_C_CE)      -0.408    35.722    u_VGA_Dispay/position_inst/y_min_reg[5]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 1.527ns (14.147%)  route 9.266ns (85.853%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.218ns = ( 36.782 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.762ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.913    -3.762    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y106        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.456    -3.306 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.622    -0.684    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124    -0.560 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.560    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.247    -0.313 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.474     1.161    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X54Y101        LUT5 (Prop_lut5_I2_O)        0.298     1.459 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           2.007     3.466    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X103Y110       LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.447     4.037    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X102Y112       LUT5 (Prop_lut5_I4_O)        0.124     4.161 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           2.090     6.251    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X110Y128       LUT4 (Prop_lut4_I1_O)        0.154     6.405 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.627     7.031    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.849    36.782    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[6]/C
                         clock pessimism             -0.476    36.306    
                         clock uncertainty           -0.176    36.130    
    SLICE_X113Y130       FDCE (Setup_fdce_C_CE)      -0.408    35.722    u_VGA_Dispay/position_inst/y_min_reg[6]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 1.527ns (14.147%)  route 9.266ns (85.853%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.218ns = ( 36.782 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.762ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.913    -3.762    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y106        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.456    -3.306 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.622    -0.684    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124    -0.560 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.560    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.247    -0.313 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.474     1.161    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X54Y101        LUT5 (Prop_lut5_I2_O)        0.298     1.459 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           2.007     3.466    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X103Y110       LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.447     4.037    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X102Y112       LUT5 (Prop_lut5_I4_O)        0.124     4.161 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           2.090     6.251    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X110Y128       LUT4 (Prop_lut4_I1_O)        0.154     6.405 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.627     7.031    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.849    36.782    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[7]/C
                         clock pessimism             -0.476    36.306    
                         clock uncertainty           -0.176    36.130    
    SLICE_X113Y130       FDCE (Setup_fdce_C_CE)      -0.408    35.722    u_VGA_Dispay/position_inst/y_min_reg[7]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 1.527ns (14.147%)  route 9.266ns (85.853%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.218ns = ( 36.782 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.762ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.913    -3.762    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y106        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.456    -3.306 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.622    -0.684    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124    -0.560 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.560    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.247    -0.313 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.474     1.161    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X54Y101        LUT5 (Prop_lut5_I2_O)        0.298     1.459 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           2.007     3.466    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X103Y110       LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.447     4.037    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X102Y112       LUT5 (Prop_lut5_I4_O)        0.124     4.161 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           2.090     6.251    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X110Y128       LUT4 (Prop_lut4_I1_O)        0.154     6.405 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.627     7.031    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.849    36.782    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X113Y130       FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[9]/C
                         clock pessimism             -0.476    36.306    
                         clock uncertainty           -0.176    36.130    
    SLICE_X113Y130       FDCE (Setup_fdce_C_CE)      -0.408    35.722    u_VGA_Dispay/position_inst/y_min_reg[9]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 28.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sum_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_center_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.711    -0.687    u_VGA_Dispay/clk_out1
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.546 r  u_VGA_Dispay/y_sum_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.490    u_VGA_Dispay/y_sum[7]
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_center_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.985    -0.640    u_VGA_Dispay/clk_out1
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_center_reg[6]/C
                         clock pessimism             -0.047    -0.687    
    SLICE_X111Y131       FDCE (Hold_fdce_C_D)         0.078    -0.609    u_VGA_Dispay/y_center_reg[6]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_center_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.711    -0.687    u_VGA_Dispay/clk_out1
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.546 r  u_VGA_Dispay/y_sum_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.490    u_VGA_Dispay/y_sum[6]
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_center_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.985    -0.640    u_VGA_Dispay/clk_out1
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_center_reg[5]/C
                         clock pessimism             -0.047    -0.687    
    SLICE_X111Y131       FDCE (Hold_fdce_C_D)         0.076    -0.611    u_VGA_Dispay/y_center_reg[5]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sum_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_center_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.712    -0.686    u_VGA_Dispay/clk_out1
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.141    -0.545 r  u_VGA_Dispay/y_sum_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.489    u_VGA_Dispay/y_sum[10]
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_center_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.986    -0.639    u_VGA_Dispay/clk_out1
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_center_reg[9]/C
                         clock pessimism             -0.047    -0.686    
    SLICE_X111Y132       FDCE (Hold_fdce_C_D)         0.076    -0.610    u_VGA_Dispay/y_center_reg[9]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.708    -0.690    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X111Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDPE (Prop_fdpe_C_Q)         0.141    -0.549 r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.493    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.982    -0.643    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X111Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.047    -0.690    
    SLICE_X111Y128       FDPE (Hold_fdpe_C_D)         0.075    -0.615    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sum_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_center_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.711    -0.687    u_VGA_Dispay/clk_out1
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.546 r  u_VGA_Dispay/y_sum_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.490    u_VGA_Dispay/y_sum[4]
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_center_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.985    -0.640    u_VGA_Dispay/clk_out1
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_center_reg[3]/C
                         clock pessimism             -0.047    -0.687    
    SLICE_X111Y131       FDCE (Hold_fdce_C_D)         0.075    -0.612    u_VGA_Dispay/y_center_reg[3]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sum_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_center_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.712    -0.686    u_VGA_Dispay/clk_out1
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.141    -0.545 r  u_VGA_Dispay/y_sum_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.489    u_VGA_Dispay/y_sum[8]
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_center_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.986    -0.639    u_VGA_Dispay/clk_out1
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_center_reg[7]/C
                         clock pessimism             -0.047    -0.686    
    SLICE_X111Y132       FDCE (Hold_fdce_C_D)         0.075    -0.611    u_VGA_Dispay/y_center_reg[7]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sum_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_center_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.711    -0.687    u_VGA_Dispay/clk_out1
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141    -0.546 r  u_VGA_Dispay/y_sum_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.490    u_VGA_Dispay/y_sum[5]
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_center_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.985    -0.640    u_VGA_Dispay/clk_out1
    SLICE_X111Y131       FDCE                                         r  u_VGA_Dispay/y_center_reg[4]/C
                         clock pessimism             -0.047    -0.687    
    SLICE_X111Y131       FDCE (Hold_fdce_C_D)         0.071    -0.616    u_VGA_Dispay/y_center_reg[4]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sum_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_center_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.712    -0.686    u_VGA_Dispay/clk_out1
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.141    -0.545 r  u_VGA_Dispay/y_sum_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.489    u_VGA_Dispay/y_sum[9]
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_center_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.986    -0.639    u_VGA_Dispay/clk_out1
    SLICE_X111Y132       FDCE                                         r  u_VGA_Dispay/y_center_reg[8]/C
                         clock pessimism             -0.047    -0.686    
    SLICE_X111Y132       FDCE (Hold_fdce_C_D)         0.071    -0.615    u_VGA_Dispay/y_center_reg[8]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/address_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.488%)  route 0.241ns (59.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.686    -0.712    u_VGA_Dispay/clk_out1
    SLICE_X102Y115       FDCE                                         r  u_VGA_Dispay/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y115       FDCE (Prop_fdce_C_Q)         0.164    -0.548 r  u_VGA_Dispay/address_reg[10]/Q
                         net (fo=39, routed)          0.241    -0.307    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X5Y23         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         1.000    -0.625    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y23         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.011    -0.635    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.452    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.715    -0.683    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y137       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.477    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X111Y137       LUT6 (Prop_lut6_I1_O)        0.045    -0.432 r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.432    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X111Y137       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=608, routed)         0.990    -0.635    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y137       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.035    -0.670    
    SLICE_X111Y137       FDRE (Hold_fdre_C_D)         0.091    -0.579    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y18    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y21    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y24    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y15    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y19    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y22    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y19    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y17    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y20    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y18    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y86   IIC/FSM_sequential_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y86   IIC/FSM_sequential_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89   IIC/LUT_INDEX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y89   IIC/LUT_INDEX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88   IIC/LUT_INDEX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88   IIC/LUT_INDEX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88   IIC/LUT_INDEX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y89   IIC/LUT_INDEX_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y89   IIC/LUT_INDEX_reg_rep[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y89   IIC/LUT_INDEX_reg_rep[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y79   IIC/mI2C_CLK_DIV_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y79   IIC/mI2C_CLK_DIV_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y79   IIC/mI2C_CLK_DIV_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y79   IIC/mI2C_CLK_DIV_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y114   u_VGA_Dispay/hCounter_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y114   u_VGA_Dispay/hCounter_reg[1]_rep__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y114   u_VGA_Dispay/hCounter_reg[1]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y133  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y133  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y133  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBOUT



