acom -reorder -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile with File Reorder...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0329: BCDTo7Seg.vhd : (39, 2): Generate statement must have a label.
# Error: COMP96_0019: BCDTo7Seg.vhd : (39, 16): Keyword 'generate' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (41, 2): Keyword 'end' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (41, 8): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0019: BCDTo7Seg.vhd : (44, 9): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (46, 2): Keyword 'end' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (48, 2): Keyword 'end' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (48, 8): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0019: BCDTo7Seg.vhd : (44, 10): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (46, 2): Keyword 'end' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (48, 2): Keyword 'end' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (48, 8): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0019: BCDTo7Seg.vhd : (44, 10): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (46, 7): Keyword 'process' expected.
# Error: COMP96_0329: BCDTo7Seg.vhd : (47, 3): Generate statement must have a label.
# Error: COMP96_0019: BCDTo7Seg.vhd : (47, 10): Keyword 'generate' expected.
# Error: COMP96_0015: BCDTo7Seg.vhd : (49, 7): ';' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (49, 9): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0015: BCDTo7Seg.vhd : (44, 11): ')' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (44, 13): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (46, 7): Keyword 'process' expected.
# Error: COMP96_0329: BCDTo7Seg.vhd : (47, 3): Generate statement must have a label.
# Error: COMP96_0019: BCDTo7Seg.vhd : (47, 10): Keyword 'generate' expected.
# Error: COMP96_0015: BCDTo7Seg.vhd : (49, 7): ';' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (49, 9): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0015: BCDTo7Seg.vhd : (45, 11): ')' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (45, 13): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (47, 7): Keyword 'process' expected.
# Error: COMP96_0329: BCDTo7Seg.vhd : (48, 3): Generate statement must have a label.
# Error: COMP96_0019: BCDTo7Seg.vhd : (48, 10): Keyword 'generate' expected.
# Error: COMP96_0015: BCDTo7Seg.vhd : (50, 7): ';' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (50, 9): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0015: BCDTo7Seg.vhd : (45, 11): ')' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (45, 13): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (47, 7): Keyword 'process' expected.
# Error: COMP96_0329: BCDTo7Seg.vhd : (48, 3): Generate statement must have a label.
# Error: COMP96_0019: BCDTo7Seg.vhd : (48, 10): Keyword 'generate' expected.
# Error: COMP96_0015: BCDTo7Seg.vhd : (50, 7): ';' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (50, 9): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0019: BCDTo7Seg.vhd : (45, 10): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (47, 7): Keyword 'process' expected.
# Error: COMP96_0329: BCDTo7Seg.vhd : (48, 3): Generate statement must have a label.
# Error: COMP96_0019: BCDTo7Seg.vhd : (48, 10): Keyword 'generate' expected.
# Error: COMP96_0015: BCDTo7Seg.vhd : (50, 7): ';' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (50, 9): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0019: BCDTo7Seg.vhd : (46, 10): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (48, 7): Keyword 'process' expected.
# Error: COMP96_0329: BCDTo7Seg.vhd : (49, 3): Generate statement must have a label.
# Error: COMP96_0019: BCDTo7Seg.vhd : (49, 10): Keyword 'generate' expected.
# Error: COMP96_0015: BCDTo7Seg.vhd : (51, 7): ';' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (51, 9): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0019: BCDTo7Seg.vhd : (46, 10): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (48, 7): Keyword 'process' expected.
# Error: COMP96_0329: BCDTo7Seg.vhd : (49, 3): Generate statement must have a label.
# Error: COMP96_0019: BCDTo7Seg.vhd : (49, 10): Keyword 'generate' expected.
# Error: COMP96_0015: BCDTo7Seg.vhd : (51, 7): ';' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (51, 9): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0015: BCDTo7Seg.vhd : (46, 11): ')' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (46, 13): Keyword 'then' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (48, 7): Keyword 'process' expected.
# Error: COMP96_0329: BCDTo7Seg.vhd : (49, 3): Generate statement must have a label.
# Error: COMP96_0015: BCDTo7Seg.vhd : (49, 11): ')' expected.
# Error: COMP96_0019: BCDTo7Seg.vhd : (49, 13): Keyword 'generate' expected.
# Error: COMP96_0015: BCDTo7Seg.vhd : (51, 7): ';' expected.
# Error: COMP96_0016: BCDTo7Seg.vhd : (51, 9): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Error: COMP96_0077: BCDTo7Seg.vhd : (74, 13): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd $dsn/src/BCDTo7Seg_TB.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg_TB.vhd
# Compile Entity "converter_2421_bcd_tb"
# Compile Architecture "tb_architecture" of Entity "converter_2421_bcd_tb"
# Error: COMP96_0078: BCDTo7Seg_TB.vhd : (23, 3): Unknown identifier "bin".
# Error: COMP96_0078: BCDTo7Seg_TB.vhd : (24, 3): Unknown identifier "bcd0".
# Error: COMP96_0133: BCDTo7Seg_TB.vhd : (23, 3): Cannot find object declaration.
# Error: COMP96_0112: BCDTo7Seg_TB.vhd : (23, 3): "bin" does not match the formal name.
# Error: COMP96_0207: BCDTo7Seg_TB.vhd : (21, 0): No actual specified for local port "bcd".
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd $dsn/src/BCDTo7Seg_TB.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg_TB.vhd
# Compile Entity "converter_2421_bcd_tb"
# Compile Architecture "tb_architecture" of Entity "converter_2421_bcd_tb"
# Error: COMP96_0078: BCDTo7Seg_TB.vhd : (23, 8): Unknown identifier "bcd".
# Error: COMP96_0133: BCDTo7Seg_TB.vhd : (23, 8): Cannot find object declaration.
# Error: COMP96_0104: BCDTo7Seg_TB.vhd : (23, 3): Undefined type of expression.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd $dsn/src/BCDTo7Seg_TB.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg_TB.vhd
# Compile Entity "converter_2421_bcd_tb"
# Compile Architecture "tb_architecture" of Entity "converter_2421_bcd_tb"
# Error: COMP96_0367: BCDTo7Seg_TB.vhd : (23, 8): Improper array length (6). Expected length is 4.
# Error: COMP96_0078: BCDTo7Seg_TB.vhd : (31, 4): Unknown identifier "bin".
# Error: COMP96_0133: BCDTo7Seg_TB.vhd : (31, 4): Cannot find object declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd $dsn/src/BCDTo7Seg_TB.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg_TB.vhd
# Compile Entity "converter_2421_bcd_tb"
# Compile Architecture "tb_architecture" of Entity "converter_2421_bcd_tb"
# Error: COMP96_0078: BCDTo7Seg_TB.vhd : (31, 4): Unknown identifier "bin".
# Error: COMP96_0133: BCDTo7Seg_TB.vhd : (31, 4): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd $dsn/src/BCDTo7Seg_TB.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg_TB.vhd
# Compile Entity "converter_2421_bcd_tb"
# Compile Architecture "tb_architecture" of Entity "converter_2421_bcd_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
asim -O5 +access +r +m+converter_2421_bcd_tb converter_2421_bcd_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5789 kB (elbread=1023 elab2=4671 kernel=93 sdf=0)
#  12:29 PM, Tuesday, March 11, 2014
#  Simulation has been initialized
#  Selected Top-Level: converter_2421_bcd_tb (tb_architecture)
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd $dsn/src/BCDTo7Seg_TB.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg_TB.vhd
# Compile Entity "converter_2421_bcd_tb"
# Compile Architecture "tb_architecture" of Entity "converter_2421_bcd_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
endsim
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+converter_2421_bcd_tb converter_2421_bcd_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5789 kB (elbread=1023 elab2=4672 kernel=93 sdf=0)
#  12:32 PM, Tuesday, March 11, 2014
#  Simulation has been initialized
#  Selected Top-Level: converter_2421_bcd_tb (tb_architecture)
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -work BCDTo7Seg -2002  $dsn/src/BCDTo7Seg.vhd $dsn/src/BCDTo7Seg_TB.vhd
# Compile...
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg.vhd
# Compile Entity "BCDTo7Seg"
# Compile Architecture "BCDTo7Seg" of Entity "BCDTo7Seg"
# File: h:\ese382\lab05s14\BCDTo7Seg\src\BCDTo7Seg_TB.vhd
# Compile Entity "converter_2421_bcd_tb"
# Compile Architecture "tb_architecture" of Entity "converter_2421_bcd_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
endsim
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+converter_2421_bcd_tb converter_2421_bcd_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5789 kB (elbread=1023 elab2=4671 kernel=93 sdf=0)
#  12:33 PM, Tuesday, March 11, 2014
#  Simulation has been initialized
#  Selected Top-Level: converter_2421_bcd_tb (tb_architecture)
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
# Design: 12:35 PM, Tuesday, March 11, 2014
# Design: Opening design "h:\ese382\lab05s14\BinaryToSeg\BinaryToSeg.adf"
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Design: Design "BinaryToSeg" has been set as active.
