set a(0-1406) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-22 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2044 {}}} SUCCS {{258 0 0 0-1398 {}} {256 0 0 0-2044 {}}} CYCLES {}}
set a(0-1407) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-23 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2041 {}}} SUCCS {{258 0 0 0-1398 {}} {256 0 0 0-2041 {}}} CYCLES {}}
set a(0-1408) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:i:asn(STAGE_MAIN_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-24 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1398 {}}} SUCCS {{259 0 0 0-1398 {}}} CYCLES {}}
set a(0-1409) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-25 LOC {0 1.0 1 0.9677484 1 0.9677484 1 0.9677484 1 0.9677484} PREDS {{774 0 0 0-2039 {}}} SUCCS {{259 0 0 0-1410 {}} {130 0 0 0-1399 {}} {256 0 0 0-2039 {}}} CYCLES {}}
set a(0-1410) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-26 LOC {1 0.0 1 0.9677484 1 0.9677484 1 0.9833733375 1 0.9833733375} PREDS {{259 0 0 0-1409 {}}} SUCCS {{259 0 0 0-1411 {}} {130 0 0 0-1399 {}} {258 0 0 0-2036 {}} {258 0 0 0-2039 {}}} CYCLES {}}
set a(0-1411) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_MAIN_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-27 LOC {1 0.015625 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-1410 {}}} SUCCS {{258 0 0 0-1413 {}} {130 0 0 0-1399 {}} {258 0 0 0-1400 {}}} CYCLES {}}
set a(0-1412) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-28 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {} SUCCS {{259 0 0 0-1413 {}} {130 0 0 0-1399 {}}} CYCLES {}}
set a(0-1413) {AREA_SCORE 1102.21 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_div(64,10,0) QUANTITY 1 MULTICYCLE mgc_div(64,10,0) NAME STAGE_MAIN_LOOP:div TYPE DIV DELAY {2cy+0.29 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-29 LOC {1 1.0 1 1.0 1 1.0 4 0.01839262499999994 4 0.01839262499999994} PREDS {{259 0 0 0-1412 {}} {258 0 0 0-1411 {}}} SUCCS {{259 0 0 0-1414 {}} {130 0 0 0-1399 {}}} CYCLES {}}
set a(0-1414) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-30 LOC {4 0.018392675 4 0.018392675 4 0.018392675 4 0.018392675 4 0.9513621999999999} PREDS {{259 0 0 0-1413 {}} {772 0 0 0-1399 {}}} SUCCS {{258 0 0 0-1416 {}} {258 0 0 0-1399 {}}} CYCLES {}}
set a(0-1415) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-31 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{772 0 0 0-1400 {}} {772 0 0 0-1399 {}}} SUCCS {{258 0 0 0-1399 {}}} CYCLES {}}
set a(0-1416) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-32 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{258 0 0 0-1414 {}}} SUCCS {{259 0 0 0-1417 {}} {130 0 0 0-1399 {}}} CYCLES {}}
set a(0-1417) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-33 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-1416 {}}} SUCCS {{259 0 0 0-1418 {}} {130 0 0 0-1399 {}}} CYCLES {}}
set a(0-1418) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-34 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-1417 {}}} SUCCS {{259 0 0 0-1419 {}} {130 0 0 0-1399 {}}} CYCLES {}}
set a(0-1419) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-35 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9999999580128205 4 0.9999999580128205} PREDS {{259 0 0 0-1418 {}}} SUCCS {{259 0 0 0-1420 {}} {130 0 0 0-1399 {}}} CYCLES {}}
set a(0-1420) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-36 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1419 {}}} SUCCS {{259 0 0 0-1421 {}} {130 0 0 0-1399 {}}} CYCLES {}}
set a(0-1421) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-37 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1420 {}}} SUCCS {{259 0 0 0-1422 {}} {130 0 0 0-1399 {}}} CYCLES {}}
set a(0-1422) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-38 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1421 {}} {772 0 0 0-1399 {}}} SUCCS {{259 0 0 0-1399 {}}} CYCLES {}}
set a(0-1423) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-39 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1437 {}}} SUCCS {{259 0 0 0-1424 {}} {256 0 0 0-1437 {}}} CYCLES {}}
set a(0-1424) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-40 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1423 {}}} SUCCS {{128 0 0 0-1427 {}} {128 0 0 0-1431 {}} {128 0 0 0-1437 {}}} CYCLES {}}
set a(0-1425) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-41 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-1427 {}}} SUCCS {{259 0 0 0-1426 {}} {256 0 0 0-1427 {}}} CYCLES {}}
set a(0-1426) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-42 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-1425 {}}} SUCCS {{259 0 0 0-1427 {}} {258 0 0 0-1432 {}}} CYCLES {}}
set a(0-1427) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-43 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-1427 {}} {259 0 0 0-1426 {}} {256 0 0 0-1425 {}} {128 0 0 0-1424 {}}} SUCCS {{774 0 0 0-1425 {}} {772 0 0 0-1427 {}}} CYCLES {}}
set a(0-1428) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-44 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1431 {}}} SUCCS {{259 0 0 0-1429 {}} {256 0 0 0-1431 {}}} CYCLES {}}
set a(0-1429) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-45 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1428 {}}} SUCCS {{259 0 0 0-1430 {}}} CYCLES {}}
set a(0-1430) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME modExp_dev:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-46 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-1429 {}}} SUCCS {{259 0 0 0-1431 {}}} CYCLES {}}
set a(0-1431) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-47 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-1431 {}} {259 0 0 0-1430 {}} {256 0 0 0-1428 {}} {128 0 0 0-1424 {}}} SUCCS {{774 0 0 0-1428 {}} {772 0 0 0-1431 {}}} CYCLES {}}
set a(0-1432) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-48 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-1426 {}}} SUCCS {{259 0 0 0-1433 {}}} CYCLES {}}
set a(0-1433) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-49 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1434 {}}} CYCLES {}}
set a(0-1434) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-50 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-1433 {}}} SUCCS {{259 0 0 0-1435 {}}} CYCLES {}}
set a(0-1435) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-51 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1436 {}}} CYCLES {}}
set a(0-1436) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-52 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1437 {}}} CYCLES {}}
set a(0-1437) {AREA_SCORE {} NAME modExp_dev:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1399 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-53 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1437 {}} {259 0 0 0-1436 {}} {128 0 0 0-1424 {}} {256 0 0 0-1423 {}}} SUCCS {{774 0 0 0-1423 {}} {772 0 0 0-1437 {}}} CYCLES {}}
set a(0-1399) {CHI {0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {120 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 120 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 120 NAME modExp_dev:while TYPE LOOP DELAY {2420.00 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-54 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1422 {}} {130 0 0 0-1421 {}} {130 0 0 0-1420 {}} {130 0 0 0-1419 {}} {130 0 0 0-1418 {}} {130 0 0 0-1417 {}} {130 0 0 0-1416 {}} {258 0 0 0-1415 {}} {258 0 0 0-1414 {}} {130 0 0 0-1413 {}} {130 0 0 0-1412 {}} {130 0 0 0-1411 {}} {130 0 0 0-1410 {}} {130 0 0 0-1409 {}}} SUCCS {{772 0 0 0-1414 {}} {772 0 0 0-1415 {}} {772 0 0 0-1422 {}} {131 0 0 0-1438 {}} {258 0 0 0-1400 {}}} CYCLES {}}
set a(0-1438) {AREA_SCORE {} NAME STAGE_VEC_LOOP:j:asn(STAGE_VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-55 LOC {4 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{131 0 0 0-1399 {}} {772 0 0 0-1400 {}}} SUCCS {{259 0 0 0-1400 {}}} CYCLES {}}
set a(0-1439) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-56 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1401 {}}} SUCCS {{258 0 0 0-1401 {}}} CYCLES {}}
set a(0-1440) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1)#1 TYPE READSLICE PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-57 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {} SUCCS {{259 0 0 0-1441 {}} {130 0 0 0-1401 {}}} CYCLES {}}
set a(0-1441) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not#1 TYPE NOT PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-58 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {{259 0 0 0-1440 {}}} SUCCS {{259 0 0 0-1442 {}} {130 0 0 0-1401 {}}} CYCLES {}}
set a(0-1442) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc#1 TYPE CONCATENATE PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-59 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {{259 0 0 0-1441 {}}} SUCCS {{259 0 0 0-1443 {}} {130 0 0 0-1401 {}}} CYCLES {}}
set a(0-1443) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,2,1,64) QUANTITY 1 NAME COMP_LOOP-1:operator<<64,false>:acc#1 TYPE ACCU DELAY {0.77 ns} PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-60 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {{259 0 0 0-1442 {}}} SUCCS {{259 0 0 0-1444 {}} {130 0 0 0-1401 {}}} CYCLES {}}
set a(0-1444) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63)#1 TYPE READSLICE PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-61 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1443 {}}} SUCCS {{259 0 0 0-1445 {}} {130 0 0 0-1401 {}}} CYCLES {}}
set a(0-1445) {AREA_SCORE {} NAME COMP_LOOP-1:not#2 TYPE NOT PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-62 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1444 {}}} SUCCS {{259 0 0 0-1446 {}} {130 0 0 0-1401 {}}} CYCLES {}}
set a(0-1446) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-63 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1445 {}} {772 0 0 0-1401 {}}} SUCCS {{259 0 0 0-1401 {}}} CYCLES {}}
set a(0-1447) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-64 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 138 0.5036969} PREDS {} SUCCS {{258 0 0 0-1956 {}}} CYCLES {}}
set a(0-1448) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-65 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 138 0.5036969} PREDS {} SUCCS {{258 0 0 0-1956 {}}} CYCLES {}}
set a(0-1449) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-66 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 138 0.5036969} PREDS {} SUCCS {{258 0 0 0-1956 {}}} CYCLES {}}
set a(0-1450) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-67 LOC {0 1.0 138 0.094375 138 0.094375 138 0.094375 138 0.5036969} PREDS {} SUCCS {{258 0 0 0-1956 {}}} CYCLES {}}
set a(0-1451) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-68 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 138 0.5036969} PREDS {} SUCCS {{258 0 0 0-1924 {}}} CYCLES {}}
set a(0-1452) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-69 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 138 0.5036969} PREDS {} SUCCS {{258 0 0 0-1924 {}}} CYCLES {}}
set a(0-1453) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-70 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 138 0.5036969} PREDS {} SUCCS {{258 0 0 0-1924 {}}} CYCLES {}}
set a(0-1454) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-71 LOC {0 1.0 137 0.094375 137 0.094375 137 0.094375 138 0.5036969} PREDS {} SUCCS {{258 0 0 0-1924 {}}} CYCLES {}}
set a(0-1455) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-72 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 94 0.5036969} PREDS {} SUCCS {{258 0 0 0-1822 {}}} CYCLES {}}
set a(0-1456) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-73 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 94 0.5036969} PREDS {} SUCCS {{258 0 0 0-1822 {}}} CYCLES {}}
set a(0-1457) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-74 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 94 0.5036969} PREDS {} SUCCS {{258 0 0 0-1822 {}}} CYCLES {}}
set a(0-1458) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-75 LOC {0 1.0 93 0.094375 93 0.094375 93 0.094375 94 0.5036969} PREDS {} SUCCS {{258 0 0 0-1822 {}}} CYCLES {}}
set a(0-1459) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-76 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 94 0.5036969} PREDS {} SUCCS {{258 0 0 0-1790 {}}} CYCLES {}}
set a(0-1460) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-77 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 94 0.5036969} PREDS {} SUCCS {{258 0 0 0-1790 {}}} CYCLES {}}
set a(0-1461) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-78 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 94 0.5036969} PREDS {} SUCCS {{258 0 0 0-1790 {}}} CYCLES {}}
set a(0-1462) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-79 LOC {0 1.0 92 0.094375 92 0.094375 92 0.094375 94 0.5036969} PREDS {} SUCCS {{258 0 0 0-1790 {}}} CYCLES {}}
set a(0-1463) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-80 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 50 0.5036969} PREDS {} SUCCS {{258 0 0 0-1683 {}}} CYCLES {}}
set a(0-1464) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-81 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 50 0.5036969} PREDS {} SUCCS {{258 0 0 0-1683 {}}} CYCLES {}}
set a(0-1465) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-82 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 50 0.5036969} PREDS {} SUCCS {{258 0 0 0-1683 {}}} CYCLES {}}
set a(0-1466) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-83 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 50 0.5036969} PREDS {} SUCCS {{258 0 0 0-1683 {}}} CYCLES {}}
set a(0-1467) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-84 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 50 0.5036969} PREDS {} SUCCS {{258 0 0 0-1651 {}}} CYCLES {}}
set a(0-1468) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-85 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 50 0.5036969} PREDS {} SUCCS {{258 0 0 0-1651 {}}} CYCLES {}}
set a(0-1469) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-86 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 50 0.5036969} PREDS {} SUCCS {{258 0 0 0-1651 {}}} CYCLES {}}
set a(0-1470) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-87 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 50 0.5036969} PREDS {} SUCCS {{258 0 0 0-1651 {}}} CYCLES {}}
set a(0-1471) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-88 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1547 {}}} CYCLES {}}
set a(0-1472) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-89 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1547 {}}} CYCLES {}}
set a(0-1473) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-90 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1547 {}}} CYCLES {}}
set a(0-1474) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-91 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1547 {}}} CYCLES {}}
set a(0-1475) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-92 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1515 {}}} CYCLES {}}
set a(0-1476) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-93 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1515 {}}} CYCLES {}}
set a(0-1477) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-94 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1515 {}}} CYCLES {}}
set a(0-1478) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-95 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 6 0.5036969} PREDS {} SUCCS {{258 0 0 0-1515 {}}} CYCLES {}}
set a(0-1479) {AREA_SCORE {} NAME COMP_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-96 LOC {0 1.0 0 1.0 0 1.0 0 1.0 19 1.0} PREDS {{774 0 0 0-2027 {}}} SUCCS {{259 0 0 0-1480 {}} {256 0 0 0-2027 {}}} CYCLES {}}
set a(0-1480) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-97 LOC {0 1.0 0 1.0 0 1.0 19 1.0} PREDS {{259 0 0 0-1479 {}}} SUCCS {{128 0 0 0-1556 {}} {128 0 0 0-1557 {}} {128 0 0 0-1558 {}} {128 0 0 0-1559 {}} {128 0 0 0-1563 {}} {128 0 0 0-1564 {}} {128 0 0 0-1572 {}} {64 0 0 0-1402 {}}} CYCLES {}}
set a(0-1481) {AREA_SCORE {} NAME COMP_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-98 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.819192725} PREDS {} SUCCS {{259 0 0 0-1482 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1482) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-2) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-99 LOC {0 1.0 1 0.0 1 0.0 5 0.819192725} PREDS {{259 0 0 0-1481 {}}} SUCCS {{258 0 0 0-1485 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1483) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-100 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.819192725} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1484 {}} {130 0 0 0-1402 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1484) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-101 LOC {0 1.0 1 0.0 1 0.0 5 0.819192725} PREDS {{259 0 0 0-1483 {}}} SUCCS {{259 0 0 0-1485 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1485) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,7,0,8) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-102 LOC {1 0.0 1 0.965635025 1 0.965635025 1 0.999999946474359 5 0.8535576464743589} PREDS {{259 0 0 0-1484 {}} {258 0 0 0-1482 {}}} SUCCS {{258 0 1.173 0-1489 {}} {258 0 1.173 0-1490 {}} {258 0 1.173 0-1491 {}} {258 0 1.173 0-1492 {}} {258 0 1.173 0-1556 {}} {258 0 1.173 0-1557 {}} {258 0 1.173 0-1558 {}} {258 0 1.173 0-1559 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1486) {AREA_SCORE {} NAME COMP_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-103 LOC {0 1.0 0 1.0 0 1.0 0 1.0 5 0.926875} PREDS {} SUCCS {{259 0 0 0-1487 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1487) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-104 LOC {0 1.0 0 1.0 0 1.0 5 0.926875} PREDS {{259 0 0 0-1486 {}}} SUCCS {{259 0 0 0-1488 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1488) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-105 LOC {0 1.0 0 1.0 0 1.0 5 0.926875} PREDS {{259 0 0 0-1487 {}}} SUCCS {{146 0 0 0-1489 {}} {146 0 0 0-1490 {}} {146 0 0 0-1491 {}} {146 0 0 0-1492 {}}} CYCLES {}}
set a(0-1489) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-106 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 6 0.09437493750000003} PREDS {{146 0 0 0-1488 {}} {258 0 1.173 0-1485 {}} {774 0 1.173 0-2009 {}} {774 0 1.173 0-1965 {}} {774 0 1.173 0-1878 {}} {774 0 1.173 0-1834 {}} {774 0 1.173 0-1736 {}} {774 0 1.173 0-1692 {}} {774 0 1.173 0-1604 {}} {774 0 1.173 0-1556 {}}} SUCCS {{258 0 0 0-1515 {}} {256 0 0 0-1556 {}} {130 0 0 0-1402 {}} {256 0 0 0-1604 {}} {256 0 0 0-1692 {}} {256 0 0 0-1736 {}} {256 0 0 0-1834 {}} {256 0 0 0-1878 {}} {256 0 0 0-1965 {}} {256 0 0 0-2009 {}}} CYCLES {}}
set a(0-1490) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-107 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 6 0.09437493750000003} PREDS {{146 0 0 0-1488 {}} {258 0 1.173 0-1485 {}} {774 0 1.173 0-2011 {}} {774 0 1.173 0-1967 {}} {774 0 1.173 0-1880 {}} {774 0 1.173 0-1836 {}} {774 0 1.173 0-1738 {}} {774 0 1.173 0-1694 {}} {774 0 1.173 0-1606 {}} {774 0 1.173 0-1557 {}}} SUCCS {{258 0 0 0-1515 {}} {256 0 0 0-1557 {}} {130 0 0 0-1402 {}} {256 0 0 0-1606 {}} {256 0 0 0-1694 {}} {256 0 0 0-1738 {}} {256 0 0 0-1836 {}} {256 0 0 0-1880 {}} {256 0 0 0-1967 {}} {256 0 0 0-2011 {}}} CYCLES {}}
set a(0-1491) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-108 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 6 0.09437493750000003} PREDS {{146 0 0 0-1488 {}} {258 0 1.173 0-1485 {}} {774 0 1.173 0-2013 {}} {774 0 1.173 0-1969 {}} {774 0 1.173 0-1882 {}} {774 0 1.173 0-1838 {}} {774 0 1.173 0-1740 {}} {774 0 1.173 0-1696 {}} {774 0 1.173 0-1608 {}} {774 0 1.173 0-1558 {}}} SUCCS {{258 0 0 0-1515 {}} {256 0 0 0-1558 {}} {130 0 0 0-1402 {}} {256 0 0 0-1608 {}} {256 0 0 0-1696 {}} {256 0 0 0-1740 {}} {256 0 0 0-1838 {}} {256 0 0 0-1882 {}} {256 0 0 0-1969 {}} {256 0 0 0-2013 {}}} CYCLES {}}
set a(0-1492) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-109 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 6 0.09437493750000003} PREDS {{146 0 0 0-1488 {}} {258 0 1.173 0-1485 {}} {774 0 1.173 0-2015 {}} {774 0 1.173 0-1971 {}} {774 0 1.173 0-1884 {}} {774 0 1.173 0-1840 {}} {774 0 1.173 0-1742 {}} {774 0 1.173 0-1698 {}} {774 0 1.173 0-1610 {}} {774 0 1.173 0-1559 {}}} SUCCS {{258 0 0 0-1515 {}} {256 0 0 0-1559 {}} {130 0 0 0-1402 {}} {256 0 0 0-1610 {}} {256 0 0 0-1698 {}} {256 0 0 0-1742 {}} {256 0 0 0-1840 {}} {256 0 0 0-1884 {}} {256 0 0 0-1971 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1493) {AREA_SCORE {} NAME COMP_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-110 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1494 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1494) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-111 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1493 {}}} SUCCS {{258 0 0 0-1497 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1495) {AREA_SCORE {} NAME COMP_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-112 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1496 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1496) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-113 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1495 {}}} SUCCS {{259 0 0 0-1497 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1497) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor TYPE NOR PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-114 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1496 {}} {258 0 0 0-1494 {}}} SUCCS {{258 0 0 0-1515 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1498) {AREA_SCORE {} NAME COMP_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-115 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1499 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1499) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#9 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-116 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1498 {}}} SUCCS {{258 0 0 0-1503 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1500) {AREA_SCORE {} NAME COMP_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-117 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1501 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1501) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-118 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1500 {}}} SUCCS {{259 0 0 0-1502 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1502) {AREA_SCORE {} NAME COMP_LOOP:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-119 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1501 {}}} SUCCS {{259 0 0 0-1503 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1503) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-120 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1502 {}} {258 0 0 0-1499 {}}} SUCCS {{258 0 0 0-1515 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1504) {AREA_SCORE {} NAME COMP_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-121 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1505 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1505) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#11 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-122 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1504 {}}} SUCCS {{258 0 0 0-1509 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1506) {AREA_SCORE {} NAME COMP_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-123 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1507 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1507) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#12 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-124 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1506 {}}} SUCCS {{259 0 0 0-1508 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1508) {AREA_SCORE {} NAME COMP_LOOP:not#17 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-125 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1507 {}}} SUCCS {{259 0 0 0-1509 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1509) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#1 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-126 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1508 {}} {258 0 0 0-1505 {}}} SUCCS {{258 0 0 0-1515 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1510) {AREA_SCORE {} NAME COMP_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-127 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1511 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1511) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#13 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-128 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1510 {}}} SUCCS {{258 0 0 0-1514 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1512) {AREA_SCORE {} NAME COMP_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-129 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {} SUCCS {{259 0 0 0-1513 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1513) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-130 LOC {0 1.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1514 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1514) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#2 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-131 LOC {1 0.0 3 0.0 3 0.0 6 0.5036969} PREDS {{259 0 0 0-1513 {}} {258 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1515 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1515) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#37 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-132 LOC {2 0.094375 3 0.5036969 3 0.5036969 3 0.5525750426282051 6 0.5525750426282051} PREDS {{259 0 0 0-1514 {}} {258 0 0 0-1509 {}} {258 0 0 0-1503 {}} {258 0 0 0-1497 {}} {258 0 0 0-1492 {}} {258 0 0 0-1491 {}} {258 0 0 0-1490 {}} {258 0 0 0-1489 {}} {258 0 0 0-1478 {}} {258 0 0 0-1477 {}} {258 0 0 0-1476 {}} {258 0 0 0-1475 {}}} SUCCS {{258 0 0 0-1548 {}} {130 0 0 0-1402 {}} {258 0 0 0-1590 {}}} CYCLES {}}
set a(0-1516) {AREA_SCORE {} NAME operator+<64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.8013682} PREDS {} SUCCS {{259 0 0 0-1517 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1517) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-134 LOC {0 1.0 1 0.0 1 0.0 5 0.8013682} PREDS {{259 0 0 0-1516 {}}} SUCCS {{258 0 0 0-1522 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1518) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.8013682} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1519 {}} {130 0 0 0-1402 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1519) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-136 LOC {0 1.0 1 0.0 1 0.0 5 0.8013682} PREDS {{259 0 0 0-1518 {}}} SUCCS {{259 0 0 0-1520 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1520) {AREA_SCORE {} NAME COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-137 LOC {0 1.0 1 0.8013682 1 0.8013682 5 0.8013682} PREDS {{259 0 0 0-1519 {}}} SUCCS {{258 0 0 0-1522 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1521) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-138 LOC {0 1.0 1 0.8013682 1 0.8013682 5 0.8013682} PREDS {} SUCCS {{259 0 0 0-1522 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1522) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-1:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-139 LOC {1 0.0 1 0.8013682 1 0.8013682 1 0.8535576407051282 5 0.8535576407051282} PREDS {{259 0 0 0-1521 {}} {258 0 0 0-1520 {}} {258 0 0 0-1517 {}}} SUCCS {{259 0 0 0-1523 {}} {258 0 0 0-1525 {}} {258 0 0 0-1527 {}} {258 0 0 0-1529 {}} {258 0 0 0-1531 {}} {258 0 0 0-1533 {}} {258 0 0 0-1534 {}} {258 0 0 0-1536 {}} {258 0 0 0-1537 {}} {258 0 0 0-1540 {}} {258 0 0 0-1541 {}} {258 0 0 0-1544 {}} {258 0 0 0-1545 {}} {130 0 0 0-1402 {}} {258 0 0 0-1601 {}} {258 0 0 0-1603 {}} {258 0 0 0-1605 {}} {258 0 0 0-1607 {}} {258 0 0 0-1609 {}}} CYCLES {}}
set a(0-1523) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-140 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{259 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1524 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1524) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-141 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{259 0 0 0-1523 {}}} SUCCS {{146 0 0 0-1525 {}} {146 0 0 0-1526 {}} {146 0 0 0-1527 {}} {146 0 0 0-1528 {}} {146 0 0 0-1529 {}} {146 0 0 0-1530 {}} {146 0 0 0-1531 {}} {146 0 0 0-1532 {}}} CYCLES {}}
set a(0-1525) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-142 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{146 0 0 0-1524 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 1.173 0-1526 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1526) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-143 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 6 0.09437493750000003} PREDS {{259 0 1.173 0-1525 {}} {146 0 0 0-1524 {}} {774 0 1.173 0-2009 {}} {774 0 1.173 0-1965 {}} {774 0 1.173 0-1878 {}} {774 0 1.173 0-1834 {}} {774 0 1.173 0-1736 {}} {774 0 1.173 0-1692 {}} {774 0 1.173 0-1604 {}} {774 0 1.173 0-1556 {}}} SUCCS {{258 0 0 0-1547 {}} {256 0 0 0-1556 {}} {130 0 0 0-1402 {}} {256 0 0 0-1604 {}} {256 0 0 0-1692 {}} {256 0 0 0-1736 {}} {256 0 0 0-1834 {}} {256 0 0 0-1878 {}} {256 0 0 0-1965 {}} {256 0 0 0-2009 {}}} CYCLES {}}
set a(0-1527) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-144 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{146 0 0 0-1524 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 1.173 0-1528 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1528) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-145 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 6 0.09437493750000003} PREDS {{259 0 1.173 0-1527 {}} {146 0 0 0-1524 {}} {774 0 1.173 0-2011 {}} {774 0 1.173 0-1967 {}} {774 0 1.173 0-1880 {}} {774 0 1.173 0-1836 {}} {774 0 1.173 0-1738 {}} {774 0 1.173 0-1694 {}} {774 0 1.173 0-1606 {}} {774 0 1.173 0-1557 {}}} SUCCS {{258 0 0 0-1547 {}} {256 0 0 0-1557 {}} {130 0 0 0-1402 {}} {256 0 0 0-1606 {}} {256 0 0 0-1694 {}} {256 0 0 0-1738 {}} {256 0 0 0-1836 {}} {256 0 0 0-1880 {}} {256 0 0 0-1967 {}} {256 0 0 0-2011 {}}} CYCLES {}}
set a(0-1529) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-146 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{146 0 0 0-1524 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 1.173 0-1530 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1530) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-147 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 6 0.09437493750000003} PREDS {{259 0 1.173 0-1529 {}} {146 0 0 0-1524 {}} {774 0 1.173 0-2013 {}} {774 0 1.173 0-1969 {}} {774 0 1.173 0-1882 {}} {774 0 1.173 0-1838 {}} {774 0 1.173 0-1740 {}} {774 0 1.173 0-1696 {}} {774 0 1.173 0-1608 {}} {774 0 1.173 0-1558 {}}} SUCCS {{258 0 0 0-1547 {}} {256 0 0 0-1558 {}} {130 0 0 0-1402 {}} {256 0 0 0-1608 {}} {256 0 0 0-1696 {}} {256 0 0 0-1740 {}} {256 0 0 0-1838 {}} {256 0 0 0-1882 {}} {256 0 0 0-1969 {}} {256 0 0 0-2013 {}}} CYCLES {}}
set a(0-1531) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-148 LOC {1 0.0521895 1 0.8535577 1 0.8535577 5 0.8535577} PREDS {{146 0 0 0-1524 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 1.173 0-1532 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1532) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-149 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 6 0.09437493750000003} PREDS {{259 0 1.173 0-1531 {}} {146 0 0 0-1524 {}} {774 0 1.173 0-2015 {}} {774 0 1.173 0-1971 {}} {774 0 1.173 0-1884 {}} {774 0 1.173 0-1840 {}} {774 0 1.173 0-1742 {}} {774 0 1.173 0-1698 {}} {774 0 1.173 0-1610 {}} {774 0 1.173 0-1559 {}}} SUCCS {{258 0 0 0-1547 {}} {256 0 0 0-1559 {}} {130 0 0 0-1402 {}} {256 0 0 0-1610 {}} {256 0 0 0-1698 {}} {256 0 0 0-1742 {}} {256 0 0 0-1840 {}} {256 0 0 0-1884 {}} {256 0 0 0-1971 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1533) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-150 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1522 {}}} SUCCS {{258 0 0 0-1535 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1534) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-151 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1535 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1535) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#1 TYPE NOR PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-152 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1534 {}} {258 0 0 0-1533 {}}} SUCCS {{258 0 0 0-1547 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1536) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-153 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1522 {}}} SUCCS {{258 0 0 0-1539 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1537) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-154 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1538 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1538) {AREA_SCORE {} NAME COMP_LOOP:not#18 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-155 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1537 {}}} SUCCS {{259 0 0 0-1539 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1539) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#3 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-156 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1538 {}} {258 0 0 0-1536 {}}} SUCCS {{258 0 0 0-1547 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1540) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-157 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1522 {}}} SUCCS {{258 0 0 0-1543 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1541) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#9 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-158 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1542 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1542) {AREA_SCORE {} NAME COMP_LOOP:not#19 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-159 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1541 {}}} SUCCS {{259 0 0 0-1543 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1543) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#4 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-160 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1542 {}} {258 0 0 0-1540 {}}} SUCCS {{258 0 0 0-1547 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1544) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-161 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1522 {}}} SUCCS {{258 0 0 0-1546 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1545) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#11 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-162 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{258 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1546 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1546) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#5 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-163 LOC {1 0.0521895 2 0.0 2 0.0 6 0.5036969} PREDS {{259 0 0 0-1545 {}} {258 0 0 0-1544 {}}} SUCCS {{259 0 0 0-1547 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1547) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-164 LOC {2 0.094375 2 0.9511217999999999 2 0.9511217999999999 2 0.999999942628205 6 0.5525750426282051} PREDS {{259 0 0 0-1546 {}} {258 0 0 0-1543 {}} {258 0 0 0-1539 {}} {258 0 0 0-1535 {}} {258 0 0 0-1532 {}} {258 0 0 0-1530 {}} {258 0 0 0-1528 {}} {258 0 0 0-1526 {}} {258 0 0 0-1474 {}} {258 0 0 0-1473 {}} {258 0 0 0-1472 {}} {258 0 0 0-1471 {}}} SUCCS {{259 0 0 0-1548 {}} {130 0 0 0-1402 {}} {258 0 0 0-1589 {}}} CYCLES {}}
set a(0-1548) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-1:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-165 LOC {2 0.1432532 3 0.5525751 3 0.5525751 3 0.6009624573717949 6 0.6009624573717949} PREDS {{259 0 0 0-1547 {}} {258 0 0 0-1515 {}}} SUCCS {{259 0 0 0-1549 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1549) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-166 LOC {2 0.1916406 3 0.6009625 3 0.6009625 6 0.6009625} PREDS {{259 0 0 0-1548 {}} {128 0 0 0-1551 {}}} SUCCS {{258 0 0 0-1551 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1550) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-167 LOC {2 0.0 3 0.6009625 3 0.6009625 6 0.6009625} PREDS {{128 0 0 0-1551 {}}} SUCCS {{259 0 0 0-1551 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1551) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-168 LOC {2 1.0 3 0.681 3 1.0 16 0.0064061875000001045 19 0.0064061875000001045} PREDS {{259 0 0 0-1550 {}} {258 0 0 0-1549 {}}} SUCCS {{128 0 0 0-1549 {}} {128 0 0 0-1550 {}} {259 0 0 0-1552 {}}} CYCLES {}}
set a(0-1552) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-169 LOC {15 0.006406225 16 0.8535577 16 0.8535577 19 0.8535577} PREDS {{259 0 0 0-1551 {}}} SUCCS {{258 0 1.173 0-1556 {}} {258 0 1.173 0-1557 {}} {258 0 1.173 0-1558 {}} {258 0 1.173 0-1559 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1553) {AREA_SCORE {} NAME COMP_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-170 LOC {0 1.0 0 1.0 0 1.0 0 1.0 19 0.926875} PREDS {} SUCCS {{259 0 0 0-1554 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1554) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-171 LOC {0 1.0 0 1.0 0 1.0 19 0.926875} PREDS {{259 0 0 0-1553 {}}} SUCCS {{259 0 0 0-1555 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1555) {AREA_SCORE {} NAME COMP_LOOP:switch#8 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-172 LOC {0 1.0 0 1.0 0 1.0 19 0.926875} PREDS {{259 0 0 0-1554 {}}} SUCCS {{131 0 0 0-1556 {}} {131 0 0 0-1557 {}} {131 0 0 0-1558 {}} {131 0 0 0-1559 {}}} CYCLES {}}
set a(0-1556) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-173 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 20 0.006249937500000025} PREDS {{774 0 0 0-1556 {}} {131 0 0 0-1555 {}} {258 0 1.173 0-1552 {}} {256 0 0 0-1526 {}} {256 0 0 0-1489 {}} {258 0 1.173 0-1485 {}} {128 0 0 0-1480 {}} {774 0 0 0-2009 {}} {774 0 0 0-1965 {}} {772 0 0 0-1935 {}} {772 0 0 0-1903 {}} {774 0 0 0-1878 {}} {774 0 0 0-1834 {}} {772 0 0 0-1801 {}} {772 0 0 0-1765 {}} {774 0 0 0-1736 {}} {774 0 0 0-1692 {}} {772 0 0 0-1662 {}} {772 0 0 0-1630 {}} {774 0 0 0-1604 {}}} SUCCS {{774 0 1.173 0-1489 {}} {774 0 1.173 0-1526 {}} {774 0 0 0-1556 {}} {130 0 0 0-1402 {}} {258 0 0 0-1604 {}} {258 0 1.173 0-1630 {}} {258 0 1.173 0-1662 {}} {258 0 0 0-1692 {}} {258 0 0 0-1736 {}} {258 0 1.173 0-1765 {}} {258 0 1.173 0-1801 {}} {258 0 0 0-1834 {}} {258 0 0 0-1878 {}} {258 0 1.173 0-1903 {}} {258 0 1.173 0-1935 {}} {258 0 0 0-1965 {}} {258 0 0 0-2009 {}}} CYCLES {}}
set a(0-1557) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-174 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 20 0.006249937500000025} PREDS {{774 0 0 0-1557 {}} {131 0 0 0-1555 {}} {258 0 1.173 0-1552 {}} {256 0 0 0-1528 {}} {256 0 0 0-1490 {}} {258 0 1.173 0-1485 {}} {128 0 0 0-1480 {}} {774 0 0 0-2011 {}} {774 0 0 0-1967 {}} {772 0 0 0-1937 {}} {772 0 0 0-1905 {}} {774 0 0 0-1880 {}} {774 0 0 0-1836 {}} {772 0 0 0-1803 {}} {772 0 0 0-1767 {}} {774 0 0 0-1738 {}} {774 0 0 0-1694 {}} {772 0 0 0-1664 {}} {772 0 0 0-1632 {}} {774 0 0 0-1606 {}}} SUCCS {{774 0 1.173 0-1490 {}} {774 0 1.173 0-1528 {}} {774 0 0 0-1557 {}} {130 0 0 0-1402 {}} {258 0 0 0-1606 {}} {258 0 1.173 0-1632 {}} {258 0 1.173 0-1664 {}} {258 0 0 0-1694 {}} {258 0 0 0-1738 {}} {258 0 1.173 0-1767 {}} {258 0 1.173 0-1803 {}} {258 0 0 0-1836 {}} {258 0 0 0-1880 {}} {258 0 1.173 0-1905 {}} {258 0 1.173 0-1937 {}} {258 0 0 0-1967 {}} {258 0 0 0-2011 {}}} CYCLES {}}
set a(0-1558) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-175 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 20 0.006249937500000025} PREDS {{774 0 0 0-1558 {}} {131 0 0 0-1555 {}} {258 0 1.173 0-1552 {}} {256 0 0 0-1530 {}} {256 0 0 0-1491 {}} {258 0 1.173 0-1485 {}} {128 0 0 0-1480 {}} {774 0 0 0-2013 {}} {774 0 0 0-1969 {}} {772 0 0 0-1939 {}} {772 0 0 0-1907 {}} {774 0 0 0-1882 {}} {774 0 0 0-1838 {}} {772 0 0 0-1805 {}} {772 0 0 0-1769 {}} {774 0 0 0-1740 {}} {774 0 0 0-1696 {}} {772 0 0 0-1666 {}} {772 0 0 0-1634 {}} {774 0 0 0-1608 {}}} SUCCS {{774 0 1.173 0-1491 {}} {774 0 1.173 0-1530 {}} {774 0 0 0-1558 {}} {130 0 0 0-1402 {}} {258 0 0 0-1608 {}} {258 0 1.173 0-1634 {}} {258 0 1.173 0-1666 {}} {258 0 0 0-1696 {}} {258 0 0 0-1740 {}} {258 0 1.173 0-1769 {}} {258 0 1.173 0-1805 {}} {258 0 0 0-1838 {}} {258 0 0 0-1882 {}} {258 0 1.173 0-1907 {}} {258 0 1.173 0-1939 {}} {258 0 0 0-1969 {}} {258 0 0 0-2013 {}}} CYCLES {}}
set a(0-1559) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-176 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 20 0.006249937500000025} PREDS {{774 0 0 0-1559 {}} {131 0 0 0-1555 {}} {258 0 1.173 0-1552 {}} {256 0 0 0-1532 {}} {256 0 0 0-1492 {}} {258 0 1.173 0-1485 {}} {128 0 0 0-1480 {}} {774 0 0 0-2015 {}} {774 0 0 0-1971 {}} {772 0 0 0-1941 {}} {772 0 0 0-1909 {}} {774 0 0 0-1884 {}} {774 0 0 0-1840 {}} {772 0 0 0-1807 {}} {772 0 0 0-1771 {}} {774 0 0 0-1742 {}} {774 0 0 0-1698 {}} {772 0 0 0-1668 {}} {772 0 0 0-1636 {}} {774 0 0 0-1610 {}}} SUCCS {{774 0 1.173 0-1492 {}} {774 0 1.173 0-1532 {}} {774 0 0 0-1559 {}} {130 0 0 0-1402 {}} {258 0 0 0-1610 {}} {258 0 1.173 0-1636 {}} {258 0 1.173 0-1668 {}} {258 0 0 0-1698 {}} {258 0 0 0-1742 {}} {258 0 1.173 0-1771 {}} {258 0 1.173 0-1807 {}} {258 0 0 0-1840 {}} {258 0 0 0-1884 {}} {258 0 1.173 0-1909 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1971 {}} {258 0 0 0-2015 {}}} CYCLES {}}
set a(0-1560) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-177 LOC {0 1.0 17 0.0 17 0.0 17 0.0 20 1.0} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1561 {}} {130 0 0 0-1402 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1561) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-178 LOC {0 1.0 17 0.0 17 0.0 20 1.0} PREDS {{259 0 0 0-1560 {}}} SUCCS {{259 0 0 0-1562 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1562) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-179 LOC {0 1.0 17 0.0 17 0.0 20 1.0} PREDS {{259 0 0 0-1561 {}}} SUCCS {{259 0 0 0-1563 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1563) {AREA_SCORE {} NAME COMP_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-180 LOC {0 1.0 17 0.0 17 0.0 17 0.0 20 1.0} PREDS {{259 0 0 0-1562 {}} {128 0 0 0-1480 {}} {772 0 0 0-1402 {}}} SUCCS {{258 0 0 0-1402 {}}} CYCLES {}}
set a(0-1564) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-181 LOC {0 1.0 17 1.0 17 1.0 17 1.0 20 1.0} PREDS {{128 0 0 0-1480 {}} {772 0 0 0-1595 {}} {772 0 0 0-1402 {}}} SUCCS {{258 0 0 0-1402 {}}} CYCLES {}}
set a(0-1565) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-182 LOC {0 1.0 1 0.0 1 0.0 1 0.0 20 0.965635025} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1566 {}} {130 0 0 0-1402 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1566) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#16 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-183 LOC {0 1.0 1 0.0 1 0.0 20 0.965635025} PREDS {{259 0 0 0-1565 {}}} SUCCS {{259 0 0 0-1567 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1567) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-184 LOC {0 1.0 1 0.965635025 1 0.965635025 20 0.965635025} PREDS {{259 0 0 0-1566 {}}} SUCCS {{259 0 0 0-1568 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1568) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-185 LOC {0 1.0 1 0.965635025 1 0.965635025 20 0.965635025} PREDS {{259 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1569 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1569) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,2,1,8) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-186 LOC {1 0.0 1 0.965635025 1 0.965635025 1 0.999999946474359 20 0.999999946474359} PREDS {{259 0 0 0-1568 {}}} SUCCS {{259 0 0 0-1570 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1570) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(7) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-187 LOC {1 0.034364975 1 1.0 1 1.0 20 1.0} PREDS {{259 0 0 0-1569 {}}} SUCCS {{259 0 0 0-1571 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1571) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-188 LOC {1 0.034364975 2 0.0 2 0.0 20 1.0} PREDS {{259 0 0 0-1570 {}}} SUCCS {{259 0 0 0-1572 {}} {130 0 0 0-1402 {}}} CYCLES {}}
set a(0-1572) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-189 LOC {1 0.034364975 17 0.0 17 0.0 17 0.0 20 1.0} PREDS {{259 0 0 0-1571 {}} {128 0 0 0-1480 {}} {772 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1402 {}}} CYCLES {}}
set a(0-1573) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-190 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1588 {}}} SUCCS {{259 0 0 0-1574 {}} {256 0 0 0-1588 {}}} CYCLES {}}
set a(0-1574) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-191 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1573 {}}} SUCCS {{128 0 0 0-1577 {}} {128 0 0 0-1582 {}} {128 0 0 0-1588 {}}} CYCLES {}}
set a(0-1575) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-192 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-1577 {}}} SUCCS {{259 0 0 0-1576 {}} {256 0 0 0-1577 {}}} CYCLES {}}
set a(0-1576) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-193 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-1575 {}}} SUCCS {{259 0 0 0-1577 {}} {258 0 0 0-1583 {}}} CYCLES {}}
set a(0-1577) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-194 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-1577 {}} {259 0 0 0-1576 {}} {256 0 0 0-1575 {}} {128 0 0 0-1574 {}}} SUCCS {{774 0 0 0-1575 {}} {772 0 0 0-1577 {}}} CYCLES {}}
set a(0-1578) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-195 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1582 {}}} SUCCS {{258 0 0 0-1580 {}} {256 0 0 0-1582 {}}} CYCLES {}}
set a(0-1579) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-196 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1580 {}}} CYCLES {}}
set a(0-1580) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-197 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1579 {}} {258 0 0 0-1578 {}}} SUCCS {{259 0 0 0-1581 {}}} CYCLES {}}
set a(0-1581) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-1:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-198 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-1580 {}}} SUCCS {{259 0 0 0-1582 {}}} CYCLES {}}
set a(0-1582) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-199 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-1582 {}} {259 0 0 0-1581 {}} {256 0 0 0-1578 {}} {128 0 0 0-1574 {}}} SUCCS {{774 0 0 0-1578 {}} {772 0 0 0-1582 {}}} CYCLES {}}
set a(0-1583) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-200 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-1576 {}}} SUCCS {{259 0 0 0-1584 {}}} CYCLES {}}
set a(0-1584) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-201 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-1583 {}}} SUCCS {{259 0 0 0-1585 {}}} CYCLES {}}
set a(0-1585) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-202 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-1584 {}}} SUCCS {{259 0 0 0-1586 {}}} CYCLES {}}
set a(0-1586) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-203 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1585 {}}} SUCCS {{259 0 0 0-1587 {}}} CYCLES {}}
set a(0-1587) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-204 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1586 {}}} SUCCS {{259 0 0 0-1588 {}}} CYCLES {}}
set a(0-1588) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1402 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-205 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1588 {}} {259 0 0 0-1587 {}} {128 0 0 0-1574 {}} {256 0 0 0-1573 {}}} SUCCS {{774 0 0 0-1573 {}} {772 0 0 0-1588 {}}} CYCLES {}}
set a(0-1402) {CHI {0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {15480 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 15480 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15480 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {309620.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-206 LOC {16 1.0 17 1.0 17 1.0 20 1.0} PREDS {{259 0 0 0-1572 {}} {130 0 0 0-1571 {}} {130 0 0 0-1570 {}} {130 0 0 0-1569 {}} {130 0 0 0-1568 {}} {130 0 0 0-1567 {}} {130 0 0 0-1566 {}} {130 0 0 0-1565 {}} {258 0 0 0-1564 {}} {258 0 0 0-1563 {}} {130 0 0 0-1562 {}} {130 0 0 0-1561 {}} {130 0 0 0-1560 {}} {130 0 0 0-1559 {}} {130 0 0 0-1558 {}} {130 0 0 0-1557 {}} {130 0 0 0-1556 {}} {130 0 0 0-1554 {}} {130 0 0 0-1553 {}} {130 0 0 0-1552 {}} {130 0 0 0-1550 {}} {130 0 0 0-1549 {}} {130 0 0 0-1548 {}} {130 0 0 0-1547 {}} {130 0 0 0-1546 {}} {130 0 0 0-1545 {}} {130 0 0 0-1544 {}} {130 0 0 0-1543 {}} {130 0 0 0-1542 {}} {130 0 0 0-1541 {}} {130 0 0 0-1540 {}} {130 0 0 0-1539 {}} {130 0 0 0-1538 {}} {130 0 0 0-1537 {}} {130 0 0 0-1536 {}} {130 0 0 0-1535 {}} {130 0 0 0-1534 {}} {130 0 0 0-1533 {}} {130 0 0 0-1532 {}} {130 0 0 0-1531 {}} {130 0 0 0-1530 {}} {130 0 0 0-1529 {}} {130 0 0 0-1528 {}} {130 0 0 0-1527 {}} {130 0 0 0-1526 {}} {130 0 0 0-1525 {}} {130 0 0 0-1523 {}} {130 0 0 0-1522 {}} {130 0 0 0-1521 {}} {130 0 0 0-1520 {}} {130 0 0 0-1519 {}} {130 0 0 0-1518 {}} {130 0 0 0-1517 {}} {130 0 0 0-1516 {}} {130 0 0 0-1515 {}} {130 0 0 0-1514 {}} {130 0 0 0-1513 {}} {130 0 0 0-1512 {}} {130 0 0 0-1511 {}} {130 0 0 0-1510 {}} {130 0 0 0-1509 {}} {130 0 0 0-1508 {}} {130 0 0 0-1507 {}} {130 0 0 0-1506 {}} {130 0 0 0-1505 {}} {130 0 0 0-1504 {}} {130 0 0 0-1503 {}} {130 0 0 0-1502 {}} {130 0 0 0-1501 {}} {130 0 0 0-1500 {}} {130 0 0 0-1499 {}} {130 0 0 0-1498 {}} {130 0 0 0-1497 {}} {130 0 0 0-1496 {}} {130 0 0 0-1495 {}} {130 0 0 0-1494 {}} {130 0 0 0-1493 {}} {130 0 0 0-1492 {}} {130 0 0 0-1491 {}} {130 0 0 0-1490 {}} {130 0 0 0-1489 {}} {130 0 0 0-1487 {}} {130 0 0 0-1486 {}} {130 0 0 0-1485 {}} {130 0 0 0-1484 {}} {130 0 0 0-1483 {}} {130 0 0 0-1482 {}} {130 0 0 0-1481 {}} {64 0 0 0-1480 {}}} SUCCS {{772 0 0 0-1563 {}} {772 0 0 0-1564 {}} {772 0 0 0-1572 {}} {131 0 0 0-1589 {}} {130 0 0 0-1590 {}} {130 0 0 0-1591 {}} {130 0 0 0-1592 {}} {130 0 0 0-1594 {}} {258 0 0 0-1595 {}} {130 0 0 0-1596 {}} {130 0 0 0-1597 {}} {130 0 0 0-1598 {}} {130 0 0 0-1600 {}} {130 0 0 0-1601 {}} {130 0 0 0-1603 {}} {130 0 0 0-1604 {}} {130 0 0 0-1605 {}} {130 0 0 0-1606 {}} {130 0 0 0-1607 {}} {130 0 0 0-1608 {}} {130 0 0 0-1609 {}} {130 0 0 0-1610 {}} {130 0 0 0-1611 {}} {130 0 0 0-1612 {}} {130 0 0 0-1613 {}} {130 0 0 0-1614 {}} {130 0 0 0-1615 {}} {130 0 0 0-1616 {}} {130 0 0 0-1617 {}} {130 0 0 0-1618 {}} {130 0 0 0-1619 {}} {130 0 0 0-1620 {}} {64 0 0 0-1403 {}}} CYCLES {}}
set a(0-1589) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-207 LOC {16 1.0 18 0.5525751 18 0.5525751 21 0.5525751} PREDS {{131 0 0 0-1402 {}} {258 0 0 0-1547 {}}} SUCCS {{259 0 0 0-1590 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1590) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-208 LOC {17 0.0 18 0.5525751 18 0.5525751 18 0.6009624573717949 21 0.6009624573717949} PREDS {{259 0 0 0-1589 {}} {130 0 0 0-1402 {}} {258 0 0 0-1515 {}}} SUCCS {{259 0 0 0-1591 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1591) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-209 LOC {17 0.0483874 18 0.6009625 18 0.6009625 21 0.6009625} PREDS {{259 0 0 0-1590 {}} {130 0 0 0-1402 {}} {128 0 0 0-1593 {}}} SUCCS {{258 0 0 0-1593 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1592) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-210 LOC {17 0.0 18 0.6009625 18 0.6009625 21 0.6009625} PREDS {{130 0 0 0-1402 {}} {128 0 0 0-1593 {}}} SUCCS {{259 0 0 0-1593 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1593) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-211 LOC {17 1.0 18 0.681 18 1.0 31 0.0064061875000001045 34 0.0064061875000001045} PREDS {{259 0 0 0-1592 {}} {258 0 0 0-1591 {}}} SUCCS {{128 0 0 0-1591 {}} {128 0 0 0-1592 {}} {259 0 0 0-1594 {}}} CYCLES {}}
set a(0-1594) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-212 LOC {30 0.006406225 31 0.21615332499999998 31 0.21615332499999998 34 0.21615332499999998} PREDS {{259 0 0 0-1593 {}} {130 0 0 0-1402 {}}} SUCCS {{258 0 0 0-1596 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1595) {AREA_SCORE {} NAME COMP_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-213 LOC {16 1.0 31 0.21615332499999998 31 0.21615332499999998 31 0.21615332499999998 34 0.21615332499999998} PREDS {{258 0 0 0-1402 {}}} SUCCS {{772 0 0 0-1564 {}} {259 0 0 0-1596 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1596) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-214 LOC {30 0.006406225 31 0.21615332499999998 31 0.21615332499999998 31 0.9999999388496399 34 0.9999999388496399} PREDS {{259 0 0 0-1595 {}} {258 0 0 0-1594 {}} {130 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1597 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1597) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-215 LOC {31 0.0 32 0.6009625 32 0.6009625 35 0.6009625} PREDS {{259 0 0 0-1596 {}} {130 0 0 0-1402 {}} {128 0 0 0-1599 {}}} SUCCS {{258 0 0 0-1599 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1598) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-216 LOC {31 0.0 32 0.6009625 32 0.6009625 35 0.6009625} PREDS {{130 0 0 0-1402 {}} {128 0 0 0-1599 {}}} SUCCS {{259 0 0 0-1599 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1599) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-217 LOC {31 1.0 32 0.681 32 1.0 45 0.0064061875000001045 48 0.0064061875000001045} PREDS {{259 0 0 0-1598 {}} {258 0 0 0-1597 {}}} SUCCS {{128 0 0 0-1597 {}} {128 0 0 0-1598 {}} {259 0 0 0-1600 {}}} CYCLES {}}
set a(0-1600) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-218 LOC {44 0.006406225 45 0.8535577 45 0.8535577 48 0.8535577} PREDS {{259 0 0 0-1599 {}} {130 0 0 0-1402 {}}} SUCCS {{258 0 1.173 0-1604 {}} {258 0 1.173 0-1606 {}} {258 0 1.173 0-1608 {}} {258 0 1.173 0-1610 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1601) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-219 LOC {16 1.0 17 1.0 17 1.0 48 0.8535577} PREDS {{130 0 0 0-1402 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1602 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1602) {AREA_SCORE {} NAME COMP_LOOP:switch#9 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-220 LOC {16 1.0 17 1.0 17 1.0 48 0.8535577} PREDS {{259 0 0 0-1601 {}}} SUCCS {{146 0 0 0-1603 {}} {130 0 0 0-1604 {}} {146 0 0 0-1605 {}} {130 0 0 0-1606 {}} {146 0 0 0-1607 {}} {130 0 0 0-1608 {}} {146 0 0 0-1609 {}} {130 0 0 0-1610 {}}} CYCLES {}}
set a(0-1603) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-221 LOC {16 1.0 45 0.0 45 0.0 48 0.8535577} PREDS {{146 0 0 0-1602 {}} {130 0 0 0-1402 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 1.173 0-1604 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1604) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-222 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 49 0.006249937500000025} PREDS {{774 0 0 0-1604 {}} {259 0 1.173 0-1603 {}} {130 0 0 0-1602 {}} {258 0 1.173 0-1600 {}} {130 0 0 0-1402 {}} {258 0 0 0-1556 {}} {256 0 0 0-1526 {}} {256 0 0 0-1489 {}} {774 0 0 0-2009 {}} {774 0 0 0-1965 {}} {772 0 0 0-1935 {}} {772 0 0 0-1903 {}} {774 0 0 0-1878 {}} {774 0 0 0-1834 {}} {772 0 0 0-1801 {}} {772 0 0 0-1765 {}} {774 0 0 0-1736 {}} {774 0 0 0-1692 {}} {772 0 0 0-1662 {}} {772 0 0 0-1630 {}}} SUCCS {{774 0 1.173 0-1489 {}} {774 0 1.173 0-1526 {}} {774 0 0 0-1556 {}} {774 0 0 0-1604 {}} {130 0 0 0-1620 {}} {258 0 1.173 0-1630 {}} {258 0 1.173 0-1662 {}} {258 0 0 0-1692 {}} {258 0 0 0-1736 {}} {258 0 1.173 0-1765 {}} {258 0 1.173 0-1801 {}} {258 0 0 0-1834 {}} {258 0 0 0-1878 {}} {258 0 1.173 0-1903 {}} {258 0 1.173 0-1935 {}} {258 0 0 0-1965 {}} {258 0 0 0-2009 {}}} CYCLES {}}
set a(0-1605) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-223 LOC {16 1.0 45 0.0 45 0.0 48 0.8535577} PREDS {{146 0 0 0-1602 {}} {130 0 0 0-1402 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 1.173 0-1606 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1606) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-224 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 49 0.006249937500000025} PREDS {{774 0 0 0-1606 {}} {259 0 1.173 0-1605 {}} {130 0 0 0-1602 {}} {258 0 1.173 0-1600 {}} {130 0 0 0-1402 {}} {258 0 0 0-1557 {}} {256 0 0 0-1528 {}} {256 0 0 0-1490 {}} {774 0 0 0-2011 {}} {774 0 0 0-1967 {}} {772 0 0 0-1937 {}} {772 0 0 0-1905 {}} {774 0 0 0-1880 {}} {774 0 0 0-1836 {}} {772 0 0 0-1803 {}} {772 0 0 0-1767 {}} {774 0 0 0-1738 {}} {774 0 0 0-1694 {}} {772 0 0 0-1664 {}} {772 0 0 0-1632 {}}} SUCCS {{774 0 1.173 0-1490 {}} {774 0 1.173 0-1528 {}} {774 0 0 0-1557 {}} {774 0 0 0-1606 {}} {130 0 0 0-1620 {}} {258 0 1.173 0-1632 {}} {258 0 1.173 0-1664 {}} {258 0 0 0-1694 {}} {258 0 0 0-1738 {}} {258 0 1.173 0-1767 {}} {258 0 1.173 0-1803 {}} {258 0 0 0-1836 {}} {258 0 0 0-1880 {}} {258 0 1.173 0-1905 {}} {258 0 1.173 0-1937 {}} {258 0 0 0-1967 {}} {258 0 0 0-2011 {}}} CYCLES {}}
set a(0-1607) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-225 LOC {16 1.0 45 0.0 45 0.0 48 0.8535577} PREDS {{146 0 0 0-1602 {}} {130 0 0 0-1402 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 1.173 0-1608 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1608) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-226 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 49 0.006249937500000025} PREDS {{774 0 0 0-1608 {}} {259 0 1.173 0-1607 {}} {130 0 0 0-1602 {}} {258 0 1.173 0-1600 {}} {130 0 0 0-1402 {}} {258 0 0 0-1558 {}} {256 0 0 0-1530 {}} {256 0 0 0-1491 {}} {774 0 0 0-2013 {}} {774 0 0 0-1969 {}} {772 0 0 0-1939 {}} {772 0 0 0-1907 {}} {774 0 0 0-1882 {}} {774 0 0 0-1838 {}} {772 0 0 0-1805 {}} {772 0 0 0-1769 {}} {774 0 0 0-1740 {}} {774 0 0 0-1696 {}} {772 0 0 0-1666 {}} {772 0 0 0-1634 {}}} SUCCS {{774 0 1.173 0-1491 {}} {774 0 1.173 0-1530 {}} {774 0 0 0-1558 {}} {774 0 0 0-1608 {}} {130 0 0 0-1620 {}} {258 0 1.173 0-1634 {}} {258 0 1.173 0-1666 {}} {258 0 0 0-1696 {}} {258 0 0 0-1740 {}} {258 0 1.173 0-1769 {}} {258 0 1.173 0-1805 {}} {258 0 0 0-1838 {}} {258 0 0 0-1882 {}} {258 0 1.173 0-1907 {}} {258 0 1.173 0-1939 {}} {258 0 0 0-1969 {}} {258 0 0 0-2013 {}}} CYCLES {}}
set a(0-1609) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-227 LOC {16 1.0 45 0.0 45 0.0 48 0.8535577} PREDS {{146 0 0 0-1602 {}} {130 0 0 0-1402 {}} {258 0 0 0-1522 {}}} SUCCS {{259 0 1.173 0-1610 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1610) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-228 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 49 0.006249937500000025} PREDS {{774 0 0 0-1610 {}} {259 0 1.173 0-1609 {}} {130 0 0 0-1602 {}} {258 0 1.173 0-1600 {}} {130 0 0 0-1402 {}} {258 0 0 0-1559 {}} {256 0 0 0-1532 {}} {256 0 0 0-1492 {}} {774 0 0 0-2015 {}} {774 0 0 0-1971 {}} {772 0 0 0-1941 {}} {772 0 0 0-1909 {}} {774 0 0 0-1884 {}} {774 0 0 0-1840 {}} {772 0 0 0-1807 {}} {772 0 0 0-1771 {}} {774 0 0 0-1742 {}} {774 0 0 0-1698 {}} {772 0 0 0-1668 {}} {772 0 0 0-1636 {}}} SUCCS {{774 0 1.173 0-1492 {}} {774 0 1.173 0-1532 {}} {774 0 0 0-1559 {}} {774 0 0 0-1610 {}} {130 0 0 0-1620 {}} {258 0 1.173 0-1636 {}} {258 0 1.173 0-1668 {}} {258 0 0 0-1698 {}} {258 0 0 0-1742 {}} {258 0 1.173 0-1771 {}} {258 0 1.173 0-1807 {}} {258 0 0 0-1840 {}} {258 0 0 0-1884 {}} {258 0 1.173 0-1909 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1971 {}} {258 0 0 0-2015 {}}} CYCLES {}}
set a(0-1611) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-229 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 63 0.9516125999999999} PREDS {{130 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1612 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1612) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-230 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 63 0.9516125999999999} PREDS {{259 0 0 0-1611 {}} {130 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1613 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1613) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-231 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 63 0.9516125999999999} PREDS {{259 0 0 0-1612 {}} {130 0 0 0-1402 {}}} SUCCS {{258 0 0 0-1617 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1614) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-232 LOC {16 1.0 18 0.0 18 0.0 18 0.0 63 0.9516125999999999} PREDS {{130 0 0 0-1402 {}} {774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1615 {}} {130 0 0 0-1620 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1615) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-233 LOC {16 1.0 18 0.0 18 0.0 63 0.9516125999999999} PREDS {{259 0 0 0-1614 {}} {130 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1616 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1616) {AREA_SCORE {} NAME operator<<64,false>:conc#1 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-234 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 63 0.9516125999999999} PREDS {{259 0 0 0-1615 {}} {130 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1617 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1617) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-2:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-235 LOC {17 0.0 18 0.9516125999999999 18 0.9516125999999999 18 0.9999999573717948 63 0.9999999573717948} PREDS {{259 0 0 0-1616 {}} {258 0 0 0-1613 {}} {130 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1618 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1618) {AREA_SCORE {} NAME COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-236 LOC {17 0.0483874 18 1.0 18 1.0 63 1.0} PREDS {{259 0 0 0-1617 {}} {130 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1619 {}} {130 0 0 0-1620 {}}} CYCLES {}}
set a(0-1619) {AREA_SCORE {} NAME COMP_LOOP-2:not#1 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-237 LOC {17 0.0483874 46 1.0 46 1.0 63 1.0} PREDS {{259 0 0 0-1618 {}} {130 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1620 {}}} CYCLES {}}
set a(0-1620) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-238 LOC {45 0.0062499999999999995 46 1.0 46 1.0 63 1.0} PREDS {{259 0 0 0-1619 {}} {130 0 0 0-1618 {}} {130 0 0 0-1617 {}} {130 0 0 0-1616 {}} {130 0 0 0-1615 {}} {130 0 0 0-1614 {}} {130 0 0 0-1613 {}} {130 0 0 0-1612 {}} {130 0 0 0-1611 {}} {130 0 0 0-1610 {}} {130 0 0 0-1609 {}} {130 0 0 0-1608 {}} {130 0 0 0-1607 {}} {130 0 0 0-1606 {}} {130 0 0 0-1605 {}} {130 0 0 0-1604 {}} {130 0 0 0-1603 {}} {130 0 0 0-1601 {}} {130 0 0 0-1600 {}} {130 0 0 0-1598 {}} {130 0 0 0-1597 {}} {130 0 0 0-1596 {}} {130 0 0 0-1595 {}} {130 0 0 0-1594 {}} {130 0 0 0-1592 {}} {130 0 0 0-1591 {}} {130 0 0 0-1590 {}} {130 0 0 0-1589 {}} {130 0 0 0-1402 {}}} SUCCS {{128 0 0 0-1692 {}} {128 0 0 0-1694 {}} {128 0 0 0-1696 {}} {128 0 0 0-1698 {}} {128 0 0 0-1702 {}} {128 0 0 0-1703 {}} {128 0 0 0-1704 {}} {64 0 0 0-1403 {}}} CYCLES {}}
set a(0-1621) {AREA_SCORE {} NAME COMP_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-239 LOC {0 1.0 1 0.0 1 0.0 1 0.0 49 0.818691925} PREDS {} SUCCS {{259 0 0 0-1622 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1622) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-240 LOC {0 1.0 1 0.0 1 0.0 49 0.818691925} PREDS {{259 0 0 0-1621 {}}} SUCCS {{258 0 0 0-1626 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1623) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-241 LOC {0 1.0 1 0.0 1 0.0 1 0.0 49 0.818691925} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1624 {}} {130 0 0 0-1403 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1624) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-242 LOC {0 1.0 1 0.0 1 0.0 49 0.818691925} PREDS {{259 0 0 0-1623 {}}} SUCCS {{259 0 0 0-1625 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1625) {AREA_SCORE {} NAME COMP_LOOP:conc#5 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-243 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 49 0.818691925} PREDS {{259 0 0 0-1624 {}}} SUCCS {{259 0 0 0-1626 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1626) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-244 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 49 0.8535576477564102} PREDS {{259 0 0 0-1625 {}} {258 0 0 0-1622 {}}} SUCCS {{259 0 0 0-1627 {}} {258 0 0 0-1629 {}} {258 0 0 0-1631 {}} {258 0 0 0-1633 {}} {258 0 0 0-1635 {}} {258 0 0 0-1637 {}} {258 0 0 0-1638 {}} {258 0 0 0-1640 {}} {258 0 0 0-1641 {}} {258 0 0 0-1644 {}} {258 0 0 0-1645 {}} {258 0 0 0-1648 {}} {258 0 0 0-1649 {}} {258 0 0 0-1689 {}} {258 0 0 0-1691 {}} {258 0 0 0-1693 {}} {258 0 0 0-1695 {}} {258 0 0 0-1697 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1627) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-245 LOC {1 0.034865775 1 1.0 1 1.0 49 0.8535577} PREDS {{259 0 0 0-1626 {}}} SUCCS {{259 0 0 0-1628 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1628) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-246 LOC {1 0.034865775 1 1.0 1 1.0 49 0.8535577} PREDS {{259 0 0 0-1627 {}}} SUCCS {{146 0 0 0-1629 {}} {146 0 0 0-1630 {}} {146 0 0 0-1631 {}} {146 0 0 0-1632 {}} {146 0 0 0-1633 {}} {146 0 0 0-1634 {}} {146 0 0 0-1635 {}} {146 0 0 0-1636 {}}} CYCLES {}}
set a(0-1629) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-247 LOC {1 0.034865775 46 0.0 46 0.0 49 0.8535577} PREDS {{146 0 0 0-1628 {}} {258 0 0 0-1626 {}}} SUCCS {{259 0 1.173 0-1630 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1630) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-248 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 50 0.09437493750000003} PREDS {{259 0 1.173 0-1629 {}} {146 0 0 0-1628 {}} {258 0 1.173 0-1604 {}} {258 0 1.173 0-1556 {}} {774 0 1.173 0-2009 {}} {774 0 1.173 0-1965 {}} {774 0 1.173 0-1878 {}} {774 0 1.173 0-1834 {}} {774 0 1.173 0-1736 {}} {774 0 1.173 0-1692 {}}} SUCCS {{772 0 0 0-1556 {}} {772 0 0 0-1604 {}} {258 0 0 0-1651 {}} {256 0 0 0-1692 {}} {130 0 0 0-1403 {}} {256 0 0 0-1736 {}} {256 0 0 0-1834 {}} {256 0 0 0-1878 {}} {256 0 0 0-1965 {}} {256 0 0 0-2009 {}}} CYCLES {}}
set a(0-1631) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-249 LOC {1 0.034865775 46 0.0 46 0.0 49 0.8535577} PREDS {{146 0 0 0-1628 {}} {258 0 0 0-1626 {}}} SUCCS {{259 0 1.173 0-1632 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1632) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-250 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 50 0.09437493750000003} PREDS {{259 0 1.173 0-1631 {}} {146 0 0 0-1628 {}} {258 0 1.173 0-1606 {}} {258 0 1.173 0-1557 {}} {774 0 1.173 0-2011 {}} {774 0 1.173 0-1967 {}} {774 0 1.173 0-1880 {}} {774 0 1.173 0-1836 {}} {774 0 1.173 0-1738 {}} {774 0 1.173 0-1694 {}}} SUCCS {{772 0 0 0-1557 {}} {772 0 0 0-1606 {}} {258 0 0 0-1651 {}} {256 0 0 0-1694 {}} {130 0 0 0-1403 {}} {256 0 0 0-1738 {}} {256 0 0 0-1836 {}} {256 0 0 0-1880 {}} {256 0 0 0-1967 {}} {256 0 0 0-2011 {}}} CYCLES {}}
set a(0-1633) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-251 LOC {1 0.034865775 46 0.0 46 0.0 49 0.8535577} PREDS {{146 0 0 0-1628 {}} {258 0 0 0-1626 {}}} SUCCS {{259 0 1.173 0-1634 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1634) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-252 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 50 0.09437493750000003} PREDS {{259 0 1.173 0-1633 {}} {146 0 0 0-1628 {}} {258 0 1.173 0-1608 {}} {258 0 1.173 0-1558 {}} {774 0 1.173 0-2013 {}} {774 0 1.173 0-1969 {}} {774 0 1.173 0-1882 {}} {774 0 1.173 0-1838 {}} {774 0 1.173 0-1740 {}} {774 0 1.173 0-1696 {}}} SUCCS {{772 0 0 0-1558 {}} {772 0 0 0-1608 {}} {258 0 0 0-1651 {}} {256 0 0 0-1696 {}} {130 0 0 0-1403 {}} {256 0 0 0-1740 {}} {256 0 0 0-1838 {}} {256 0 0 0-1882 {}} {256 0 0 0-1969 {}} {256 0 0 0-2013 {}}} CYCLES {}}
set a(0-1635) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-253 LOC {1 0.034865775 46 0.0 46 0.0 49 0.8535577} PREDS {{146 0 0 0-1628 {}} {258 0 0 0-1626 {}}} SUCCS {{259 0 1.173 0-1636 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1636) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-254 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 50 0.09437493750000003} PREDS {{259 0 1.173 0-1635 {}} {146 0 0 0-1628 {}} {258 0 1.173 0-1610 {}} {258 0 1.173 0-1559 {}} {774 0 1.173 0-2015 {}} {774 0 1.173 0-1971 {}} {774 0 1.173 0-1884 {}} {774 0 1.173 0-1840 {}} {774 0 1.173 0-1742 {}} {774 0 1.173 0-1698 {}}} SUCCS {{772 0 0 0-1559 {}} {772 0 0 0-1610 {}} {258 0 0 0-1651 {}} {256 0 0 0-1698 {}} {130 0 0 0-1403 {}} {256 0 0 0-1742 {}} {256 0 0 0-1840 {}} {256 0 0 0-1884 {}} {256 0 0 0-1971 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1637) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-255 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{258 0 0 0-1626 {}}} SUCCS {{258 0 0 0-1639 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1638) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-256 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{258 0 0 0-1626 {}}} SUCCS {{259 0 0 0-1639 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1639) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#4 TYPE NOR PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-257 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{259 0 0 0-1638 {}} {258 0 0 0-1637 {}}} SUCCS {{258 0 0 0-1651 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1640) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-258 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{258 0 0 0-1626 {}}} SUCCS {{258 0 0 0-1643 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1641) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-259 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{258 0 0 0-1626 {}}} SUCCS {{259 0 0 0-1642 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1642) {AREA_SCORE {} NAME COMP_LOOP:not#24 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-260 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{259 0 0 0-1641 {}}} SUCCS {{259 0 0 0-1643 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1643) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#12 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-261 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{259 0 0 0-1642 {}} {258 0 0 0-1640 {}}} SUCCS {{258 0 0 0-1651 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1644) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-262 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{258 0 0 0-1626 {}}} SUCCS {{258 0 0 0-1647 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1645) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#9 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-263 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{258 0 0 0-1626 {}}} SUCCS {{259 0 0 0-1646 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1646) {AREA_SCORE {} NAME COMP_LOOP:not#25 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-264 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{259 0 0 0-1645 {}}} SUCCS {{259 0 0 0-1647 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1647) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#13 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-265 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{259 0 0 0-1646 {}} {258 0 0 0-1644 {}}} SUCCS {{258 0 0 0-1651 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1648) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-266 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{258 0 0 0-1626 {}}} SUCCS {{258 0 0 0-1650 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1649) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#11 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-267 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{258 0 0 0-1626 {}}} SUCCS {{259 0 0 0-1650 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1650) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#14 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-268 LOC {1 0.034865775 47 0.0 47 0.0 50 0.5036969} PREDS {{259 0 0 0-1649 {}} {258 0 0 0-1648 {}}} SUCCS {{259 0 0 0-1651 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1651) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#2 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-269 LOC {46 0.094375 47 0.9511217999999999 47 0.9511217999999999 47 0.999999942628205 50 0.5525750426282051} PREDS {{259 0 0 0-1650 {}} {258 0 0 0-1647 {}} {258 0 0 0-1643 {}} {258 0 0 0-1639 {}} {258 0 0 0-1636 {}} {258 0 0 0-1634 {}} {258 0 0 0-1632 {}} {258 0 0 0-1630 {}} {258 0 0 0-1470 {}} {258 0 0 0-1469 {}} {258 0 0 0-1468 {}} {258 0 0 0-1467 {}}} SUCCS {{258 0 0 0-1684 {}} {130 0 0 0-1403 {}} {258 0 0 0-1722 {}}} CYCLES {}}
set a(0-1652) {AREA_SCORE {} NAME operator+<64,false>:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-270 LOC {0 1.0 1 0.0 1 0.0 1 0.0 49 0.8013682} PREDS {} SUCCS {{259 0 0 0-1653 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1653) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-271 LOC {0 1.0 1 0.0 1 0.0 49 0.8013682} PREDS {{259 0 0 0-1652 {}}} SUCCS {{258 0 0 0-1658 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1654) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-272 LOC {0 1.0 1 0.0 1 0.0 1 0.0 49 0.8013682} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1655 {}} {130 0 0 0-1403 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1655) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-273 LOC {0 1.0 1 0.0 1 0.0 49 0.8013682} PREDS {{259 0 0 0-1654 {}}} SUCCS {{259 0 0 0-1656 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1656) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-274 LOC {0 1.0 1 0.9478105 1 0.9478105 49 0.8013682} PREDS {{259 0 0 0-1655 {}}} SUCCS {{258 0 0 0-1658 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1657) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-275 LOC {0 1.0 1 0.9478105 1 0.9478105 49 0.8013682} PREDS {} SUCCS {{259 0 0 0-1658 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1658) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-2:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-276 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 49 0.8535576407051282} PREDS {{259 0 0 0-1657 {}} {258 0 0 0-1656 {}} {258 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1659 {}} {258 0 0 0-1661 {}} {258 0 0 0-1663 {}} {258 0 0 0-1665 {}} {258 0 0 0-1667 {}} {258 0 0 0-1669 {}} {258 0 0 0-1670 {}} {258 0 0 0-1672 {}} {258 0 0 0-1673 {}} {258 0 0 0-1676 {}} {258 0 0 0-1677 {}} {258 0 0 0-1680 {}} {258 0 0 0-1681 {}} {130 0 0 0-1403 {}} {258 0 0 0-1733 {}} {258 0 0 0-1735 {}} {258 0 0 0-1737 {}} {258 0 0 0-1739 {}} {258 0 0 0-1741 {}}} CYCLES {}}
set a(0-1659) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-277 LOC {1 0.0521895 1 1.0 1 1.0 49 0.8535577} PREDS {{259 0 0 0-1658 {}}} SUCCS {{259 0 0 0-1660 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1660) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-278 LOC {1 0.0521895 1 1.0 1 1.0 49 0.8535577} PREDS {{259 0 0 0-1659 {}}} SUCCS {{146 0 0 0-1661 {}} {146 0 0 0-1662 {}} {146 0 0 0-1663 {}} {146 0 0 0-1664 {}} {146 0 0 0-1665 {}} {146 0 0 0-1666 {}} {146 0 0 0-1667 {}} {146 0 0 0-1668 {}}} CYCLES {}}
set a(0-1661) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-279 LOC {1 0.0521895 47 0.8535577 47 0.8535577 49 0.8535577} PREDS {{146 0 0 0-1660 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 1.173 0-1662 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1662) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-280 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 50 0.09437493750000003} PREDS {{259 0 1.173 0-1661 {}} {146 0 0 0-1660 {}} {258 0 1.173 0-1604 {}} {258 0 1.173 0-1556 {}} {774 0 1.173 0-2009 {}} {774 0 1.173 0-1965 {}} {774 0 1.173 0-1878 {}} {774 0 1.173 0-1834 {}} {774 0 1.173 0-1736 {}} {774 0 1.173 0-1692 {}}} SUCCS {{772 0 0 0-1556 {}} {772 0 0 0-1604 {}} {258 0 0 0-1683 {}} {256 0 0 0-1692 {}} {130 0 0 0-1403 {}} {256 0 0 0-1736 {}} {256 0 0 0-1834 {}} {256 0 0 0-1878 {}} {256 0 0 0-1965 {}} {256 0 0 0-2009 {}}} CYCLES {}}
set a(0-1663) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-281 LOC {1 0.0521895 47 0.8535577 47 0.8535577 49 0.8535577} PREDS {{146 0 0 0-1660 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 1.173 0-1664 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1664) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-282 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 50 0.09437493750000003} PREDS {{259 0 1.173 0-1663 {}} {146 0 0 0-1660 {}} {258 0 1.173 0-1606 {}} {258 0 1.173 0-1557 {}} {774 0 1.173 0-2011 {}} {774 0 1.173 0-1967 {}} {774 0 1.173 0-1880 {}} {774 0 1.173 0-1836 {}} {774 0 1.173 0-1738 {}} {774 0 1.173 0-1694 {}}} SUCCS {{772 0 0 0-1557 {}} {772 0 0 0-1606 {}} {258 0 0 0-1683 {}} {256 0 0 0-1694 {}} {130 0 0 0-1403 {}} {256 0 0 0-1738 {}} {256 0 0 0-1836 {}} {256 0 0 0-1880 {}} {256 0 0 0-1967 {}} {256 0 0 0-2011 {}}} CYCLES {}}
set a(0-1665) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-283 LOC {1 0.0521895 47 0.8535577 47 0.8535577 49 0.8535577} PREDS {{146 0 0 0-1660 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 1.173 0-1666 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1666) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-284 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 50 0.09437493750000003} PREDS {{259 0 1.173 0-1665 {}} {146 0 0 0-1660 {}} {258 0 1.173 0-1608 {}} {258 0 1.173 0-1558 {}} {774 0 1.173 0-2013 {}} {774 0 1.173 0-1969 {}} {774 0 1.173 0-1882 {}} {774 0 1.173 0-1838 {}} {774 0 1.173 0-1740 {}} {774 0 1.173 0-1696 {}}} SUCCS {{772 0 0 0-1558 {}} {772 0 0 0-1608 {}} {258 0 0 0-1683 {}} {256 0 0 0-1696 {}} {130 0 0 0-1403 {}} {256 0 0 0-1740 {}} {256 0 0 0-1838 {}} {256 0 0 0-1882 {}} {256 0 0 0-1969 {}} {256 0 0 0-2013 {}}} CYCLES {}}
set a(0-1667) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-285 LOC {1 0.0521895 47 0.8535577 47 0.8535577 49 0.8535577} PREDS {{146 0 0 0-1660 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 1.173 0-1668 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1668) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-286 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 50 0.09437493750000003} PREDS {{259 0 1.173 0-1667 {}} {146 0 0 0-1660 {}} {258 0 1.173 0-1610 {}} {258 0 1.173 0-1559 {}} {774 0 1.173 0-2015 {}} {774 0 1.173 0-1971 {}} {774 0 1.173 0-1884 {}} {774 0 1.173 0-1840 {}} {774 0 1.173 0-1742 {}} {774 0 1.173 0-1698 {}}} SUCCS {{772 0 0 0-1559 {}} {772 0 0 0-1610 {}} {258 0 0 0-1683 {}} {256 0 0 0-1698 {}} {130 0 0 0-1403 {}} {256 0 0 0-1742 {}} {256 0 0 0-1840 {}} {256 0 0 0-1884 {}} {256 0 0 0-1971 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1669) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-287 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{258 0 0 0-1658 {}}} SUCCS {{258 0 0 0-1671 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1670) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-288 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{258 0 0 0-1658 {}}} SUCCS {{259 0 0 0-1671 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1671) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#5 TYPE NOR PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-289 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{259 0 0 0-1670 {}} {258 0 0 0-1669 {}}} SUCCS {{258 0 0 0-1683 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1672) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-290 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{258 0 0 0-1658 {}}} SUCCS {{258 0 0 0-1675 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1673) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-291 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{258 0 0 0-1658 {}}} SUCCS {{259 0 0 0-1674 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1674) {AREA_SCORE {} NAME COMP_LOOP:not#26 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-292 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{259 0 0 0-1673 {}}} SUCCS {{259 0 0 0-1675 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1675) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#15 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-293 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{259 0 0 0-1674 {}} {258 0 0 0-1672 {}}} SUCCS {{258 0 0 0-1683 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1676) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-294 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{258 0 0 0-1658 {}}} SUCCS {{258 0 0 0-1679 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1677) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#9 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-295 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{258 0 0 0-1658 {}}} SUCCS {{259 0 0 0-1678 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1678) {AREA_SCORE {} NAME COMP_LOOP:not#27 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-296 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{259 0 0 0-1677 {}}} SUCCS {{259 0 0 0-1679 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1679) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#16 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-297 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{259 0 0 0-1678 {}} {258 0 0 0-1676 {}}} SUCCS {{258 0 0 0-1683 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1680) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-298 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{258 0 0 0-1658 {}}} SUCCS {{258 0 0 0-1682 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1681) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#11 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-299 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{258 0 0 0-1658 {}}} SUCCS {{259 0 0 0-1682 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1682) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#17 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-300 LOC {1 0.0521895 48 0.0 48 0.0 50 0.5036969} PREDS {{259 0 0 0-1681 {}} {258 0 0 0-1680 {}}} SUCCS {{259 0 0 0-1683 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1683) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#3 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-301 LOC {46 0.094375 48 0.5036969 48 0.5036969 48 0.5525750426282051 50 0.5525750426282051} PREDS {{259 0 0 0-1682 {}} {258 0 0 0-1679 {}} {258 0 0 0-1675 {}} {258 0 0 0-1671 {}} {258 0 0 0-1668 {}} {258 0 0 0-1666 {}} {258 0 0 0-1664 {}} {258 0 0 0-1662 {}} {258 0 0 0-1466 {}} {258 0 0 0-1465 {}} {258 0 0 0-1464 {}} {258 0 0 0-1463 {}}} SUCCS {{259 0 0 0-1684 {}} {130 0 0 0-1403 {}} {258 0 0 0-1721 {}}} CYCLES {}}
set a(0-1684) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-2:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-302 LOC {46 0.1432532 48 0.5525751 48 0.5525751 48 0.6009624573717949 50 0.6009624573717949} PREDS {{259 0 0 0-1683 {}} {258 0 0 0-1651 {}}} SUCCS {{259 0 0 0-1685 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1685) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-303 LOC {46 0.1916406 48 0.6009625 48 0.6009625 50 0.6009625} PREDS {{259 0 0 0-1684 {}} {128 0 0 0-1687 {}}} SUCCS {{258 0 0 0-1687 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1686) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-304 LOC {46 0.0 48 0.6009625 48 0.6009625 50 0.6009625} PREDS {{128 0 0 0-1687 {}}} SUCCS {{259 0 0 0-1687 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1687) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-305 LOC {46 1.0 48 0.681 48 1.0 61 0.0064061875000001045 63 0.0064061875000001045} PREDS {{259 0 0 0-1686 {}} {258 0 0 0-1685 {}}} SUCCS {{128 0 0 0-1685 {}} {128 0 0 0-1686 {}} {259 0 0 0-1688 {}}} CYCLES {}}
set a(0-1688) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-306 LOC {59 0.006406225 61 0.8535577 61 0.8535577 63 0.8535577} PREDS {{259 0 0 0-1687 {}}} SUCCS {{258 0 1.173 0-1692 {}} {258 0 1.173 0-1694 {}} {258 0 1.173 0-1696 {}} {258 0 1.173 0-1698 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1689) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-307 LOC {1 0.034865775 1 1.0 1 1.0 63 0.8535577} PREDS {{258 0 0 0-1626 {}}} SUCCS {{259 0 0 0-1690 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1690) {AREA_SCORE {} NAME COMP_LOOP:switch#10 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-308 LOC {1 0.034865775 1 1.0 1 1.0 63 0.8535577} PREDS {{259 0 0 0-1689 {}}} SUCCS {{146 0 0 0-1691 {}} {130 0 0 0-1692 {}} {146 0 0 0-1693 {}} {130 0 0 0-1694 {}} {146 0 0 0-1695 {}} {130 0 0 0-1696 {}} {146 0 0 0-1697 {}} {130 0 0 0-1698 {}}} CYCLES {}}
set a(0-1691) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-309 LOC {1 0.034865775 61 0.0 61 0.0 63 0.8535577} PREDS {{146 0 0 0-1690 {}} {258 0 0 0-1626 {}}} SUCCS {{259 0 1.173 0-1692 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1692) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-310 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-1692 {}} {259 0 1.173 0-1691 {}} {130 0 0 0-1690 {}} {258 0 1.173 0-1688 {}} {256 0 0 0-1662 {}} {256 0 0 0-1630 {}} {128 0 0 0-1620 {}} {258 0 0 0-1604 {}} {258 0 0 0-1556 {}} {256 0 0 0-1526 {}} {256 0 0 0-1489 {}} {774 0 0 0-2009 {}} {774 0 0 0-1965 {}} {772 0 0 0-1935 {}} {772 0 0 0-1903 {}} {774 0 0 0-1878 {}} {774 0 0 0-1834 {}} {772 0 0 0-1801 {}} {772 0 0 0-1765 {}} {774 0 0 0-1736 {}}} SUCCS {{774 0 1.173 0-1489 {}} {774 0 1.173 0-1526 {}} {774 0 0 0-1556 {}} {774 0 0 0-1604 {}} {774 0 1.173 0-1630 {}} {774 0 1.173 0-1662 {}} {774 0 0 0-1692 {}} {130 0 0 0-1403 {}} {258 0 0 0-1736 {}} {258 0 1.173 0-1765 {}} {258 0 1.173 0-1801 {}} {258 0 0 0-1834 {}} {258 0 0 0-1878 {}} {258 0 1.173 0-1903 {}} {258 0 1.173 0-1935 {}} {258 0 0 0-1965 {}} {258 0 0 0-2009 {}}} CYCLES {}}
set a(0-1693) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-311 LOC {1 0.034865775 61 0.0 61 0.0 63 0.8535577} PREDS {{146 0 0 0-1690 {}} {258 0 0 0-1626 {}}} SUCCS {{259 0 1.173 0-1694 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1694) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-312 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-1694 {}} {259 0 1.173 0-1693 {}} {130 0 0 0-1690 {}} {258 0 1.173 0-1688 {}} {256 0 0 0-1664 {}} {256 0 0 0-1632 {}} {128 0 0 0-1620 {}} {258 0 0 0-1606 {}} {258 0 0 0-1557 {}} {256 0 0 0-1528 {}} {256 0 0 0-1490 {}} {774 0 0 0-2011 {}} {774 0 0 0-1967 {}} {772 0 0 0-1937 {}} {772 0 0 0-1905 {}} {774 0 0 0-1880 {}} {774 0 0 0-1836 {}} {772 0 0 0-1803 {}} {772 0 0 0-1767 {}} {774 0 0 0-1738 {}}} SUCCS {{774 0 1.173 0-1490 {}} {774 0 1.173 0-1528 {}} {774 0 0 0-1557 {}} {774 0 0 0-1606 {}} {774 0 1.173 0-1632 {}} {774 0 1.173 0-1664 {}} {774 0 0 0-1694 {}} {130 0 0 0-1403 {}} {258 0 0 0-1738 {}} {258 0 1.173 0-1767 {}} {258 0 1.173 0-1803 {}} {258 0 0 0-1836 {}} {258 0 0 0-1880 {}} {258 0 1.173 0-1905 {}} {258 0 1.173 0-1937 {}} {258 0 0 0-1967 {}} {258 0 0 0-2011 {}}} CYCLES {}}
set a(0-1695) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-313 LOC {1 0.034865775 61 0.0 61 0.0 63 0.8535577} PREDS {{146 0 0 0-1690 {}} {258 0 0 0-1626 {}}} SUCCS {{259 0 1.173 0-1696 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1696) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-314 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-1696 {}} {259 0 1.173 0-1695 {}} {130 0 0 0-1690 {}} {258 0 1.173 0-1688 {}} {256 0 0 0-1666 {}} {256 0 0 0-1634 {}} {128 0 0 0-1620 {}} {258 0 0 0-1608 {}} {258 0 0 0-1558 {}} {256 0 0 0-1530 {}} {256 0 0 0-1491 {}} {774 0 0 0-2013 {}} {774 0 0 0-1969 {}} {772 0 0 0-1939 {}} {772 0 0 0-1907 {}} {774 0 0 0-1882 {}} {774 0 0 0-1838 {}} {772 0 0 0-1805 {}} {772 0 0 0-1769 {}} {774 0 0 0-1740 {}}} SUCCS {{774 0 1.173 0-1491 {}} {774 0 1.173 0-1530 {}} {774 0 0 0-1558 {}} {774 0 0 0-1608 {}} {774 0 1.173 0-1634 {}} {774 0 1.173 0-1666 {}} {774 0 0 0-1696 {}} {130 0 0 0-1403 {}} {258 0 0 0-1740 {}} {258 0 1.173 0-1769 {}} {258 0 1.173 0-1805 {}} {258 0 0 0-1838 {}} {258 0 0 0-1882 {}} {258 0 1.173 0-1907 {}} {258 0 1.173 0-1939 {}} {258 0 0 0-1969 {}} {258 0 0 0-2013 {}}} CYCLES {}}
set a(0-1697) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-315 LOC {1 0.034865775 61 0.0 61 0.0 63 0.8535577} PREDS {{146 0 0 0-1690 {}} {258 0 0 0-1626 {}}} SUCCS {{259 0 1.173 0-1698 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1698) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-316 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-1698 {}} {259 0 1.173 0-1697 {}} {130 0 0 0-1690 {}} {258 0 1.173 0-1688 {}} {256 0 0 0-1668 {}} {256 0 0 0-1636 {}} {128 0 0 0-1620 {}} {258 0 0 0-1610 {}} {258 0 0 0-1559 {}} {256 0 0 0-1532 {}} {256 0 0 0-1492 {}} {774 0 0 0-2015 {}} {774 0 0 0-1971 {}} {772 0 0 0-1941 {}} {772 0 0 0-1909 {}} {774 0 0 0-1884 {}} {774 0 0 0-1840 {}} {772 0 0 0-1807 {}} {772 0 0 0-1771 {}} {774 0 0 0-1742 {}}} SUCCS {{774 0 1.173 0-1492 {}} {774 0 1.173 0-1532 {}} {774 0 0 0-1559 {}} {774 0 0 0-1610 {}} {774 0 1.173 0-1636 {}} {774 0 1.173 0-1668 {}} {774 0 0 0-1698 {}} {130 0 0 0-1403 {}} {258 0 0 0-1742 {}} {258 0 1.173 0-1771 {}} {258 0 1.173 0-1807 {}} {258 0 0 0-1840 {}} {258 0 0 0-1884 {}} {258 0 1.173 0-1909 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1971 {}} {258 0 0 0-2015 {}}} CYCLES {}}
set a(0-1699) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-317 LOC {0 1.0 62 0.0 62 0.0 62 0.0 64 1.0} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1700 {}} {130 0 0 0-1403 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1700) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-318 LOC {0 1.0 62 0.0 62 0.0 64 1.0} PREDS {{259 0 0 0-1699 {}}} SUCCS {{259 0 0 0-1701 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1701) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-319 LOC {0 1.0 62 0.0 62 0.0 64 1.0} PREDS {{259 0 0 0-1700 {}}} SUCCS {{259 0 0 0-1702 {}} {130 0 0 0-1403 {}}} CYCLES {}}
set a(0-1702) {AREA_SCORE {} NAME COMP_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-320 LOC {45 0.0 62 0.0 62 0.0 62 0.0 64 1.0} PREDS {{259 0 0 0-1701 {}} {128 0 0 0-1620 {}} {772 0 0 0-1403 {}}} SUCCS {{258 0 0 0-1403 {}}} CYCLES {}}
set a(0-1703) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-321 LOC {45 0.0 62 1.0 62 1.0 62 1.0 64 1.0} PREDS {{128 0 0 0-1620 {}} {772 0 0 0-1727 {}} {772 0 0 0-1403 {}}} SUCCS {{258 0 0 0-1403 {}}} CYCLES {}}
set a(0-1704) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-322 LOC {45 0.0 62 1.0 62 1.0 62 1.0 64 1.0} PREDS {{128 0 0 0-1620 {}} {772 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1403 {}}} CYCLES {}}
set a(0-1705) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-323 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1720 {}}} SUCCS {{259 0 0 0-1706 {}} {256 0 0 0-1720 {}}} CYCLES {}}
set a(0-1706) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-324 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1705 {}}} SUCCS {{128 0 0 0-1709 {}} {128 0 0 0-1714 {}} {128 0 0 0-1720 {}}} CYCLES {}}
set a(0-1707) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-325 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-1709 {}}} SUCCS {{259 0 0 0-1708 {}} {256 0 0 0-1709 {}}} CYCLES {}}
set a(0-1708) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-326 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-1707 {}}} SUCCS {{259 0 0 0-1709 {}} {258 0 0 0-1715 {}}} CYCLES {}}
set a(0-1709) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-327 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-1709 {}} {259 0 0 0-1708 {}} {256 0 0 0-1707 {}} {128 0 0 0-1706 {}}} SUCCS {{774 0 0 0-1707 {}} {772 0 0 0-1709 {}}} CYCLES {}}
set a(0-1710) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-328 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1714 {}}} SUCCS {{258 0 0 0-1712 {}} {256 0 0 0-1714 {}}} CYCLES {}}
set a(0-1711) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-329 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1712 {}}} CYCLES {}}
set a(0-1712) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-330 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1711 {}} {258 0 0 0-1710 {}}} SUCCS {{259 0 0 0-1713 {}}} CYCLES {}}
set a(0-1713) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-2:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-331 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-1712 {}}} SUCCS {{259 0 0 0-1714 {}}} CYCLES {}}
set a(0-1714) {AREA_SCORE {} NAME modExp_dev#1:while:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-332 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-1714 {}} {259 0 0 0-1713 {}} {256 0 0 0-1710 {}} {128 0 0 0-1706 {}}} SUCCS {{774 0 0 0-1710 {}} {772 0 0 0-1714 {}}} CYCLES {}}
set a(0-1715) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-333 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-1708 {}}} SUCCS {{259 0 0 0-1716 {}}} CYCLES {}}
set a(0-1716) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-334 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-1715 {}}} SUCCS {{259 0 0 0-1717 {}}} CYCLES {}}
set a(0-1717) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-335 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-1716 {}}} SUCCS {{259 0 0 0-1718 {}}} CYCLES {}}
set a(0-1718) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-336 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1717 {}}} SUCCS {{259 0 0 0-1719 {}}} CYCLES {}}
set a(0-1719) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-337 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1718 {}}} SUCCS {{259 0 0 0-1720 {}}} CYCLES {}}
set a(0-1720) {AREA_SCORE {} NAME modExp_dev#1:while:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1403 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-338 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1720 {}} {259 0 0 0-1719 {}} {128 0 0 0-1706 {}} {256 0 0 0-1705 {}}} SUCCS {{774 0 0 0-1705 {}} {772 0 0 0-1720 {}}} CYCLES {}}
set a(0-1403) {CHI {0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {15480 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 15480 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15480 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {309620.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-339 LOC {60 1.0 62 1.0 62 1.0 64 1.0} PREDS {{259 0 0 0-1704 {}} {258 0 0 0-1703 {}} {258 0 0 0-1702 {}} {130 0 0 0-1701 {}} {130 0 0 0-1700 {}} {130 0 0 0-1699 {}} {130 0 0 0-1698 {}} {130 0 0 0-1697 {}} {130 0 0 0-1696 {}} {130 0 0 0-1695 {}} {130 0 0 0-1694 {}} {130 0 0 0-1693 {}} {130 0 0 0-1692 {}} {130 0 0 0-1691 {}} {130 0 0 0-1689 {}} {130 0 0 0-1688 {}} {130 0 0 0-1686 {}} {130 0 0 0-1685 {}} {130 0 0 0-1684 {}} {130 0 0 0-1683 {}} {130 0 0 0-1682 {}} {130 0 0 0-1681 {}} {130 0 0 0-1680 {}} {130 0 0 0-1679 {}} {130 0 0 0-1678 {}} {130 0 0 0-1677 {}} {130 0 0 0-1676 {}} {130 0 0 0-1675 {}} {130 0 0 0-1674 {}} {130 0 0 0-1673 {}} {130 0 0 0-1672 {}} {130 0 0 0-1671 {}} {130 0 0 0-1670 {}} {130 0 0 0-1669 {}} {130 0 0 0-1668 {}} {130 0 0 0-1667 {}} {130 0 0 0-1666 {}} {130 0 0 0-1665 {}} {130 0 0 0-1664 {}} {130 0 0 0-1663 {}} {130 0 0 0-1662 {}} {130 0 0 0-1661 {}} {130 0 0 0-1659 {}} {130 0 0 0-1658 {}} {130 0 0 0-1657 {}} {130 0 0 0-1656 {}} {130 0 0 0-1655 {}} {130 0 0 0-1654 {}} {130 0 0 0-1653 {}} {130 0 0 0-1652 {}} {130 0 0 0-1651 {}} {130 0 0 0-1650 {}} {130 0 0 0-1649 {}} {130 0 0 0-1648 {}} {130 0 0 0-1647 {}} {130 0 0 0-1646 {}} {130 0 0 0-1645 {}} {130 0 0 0-1644 {}} {130 0 0 0-1643 {}} {130 0 0 0-1642 {}} {130 0 0 0-1641 {}} {130 0 0 0-1640 {}} {130 0 0 0-1639 {}} {130 0 0 0-1638 {}} {130 0 0 0-1637 {}} {130 0 0 0-1636 {}} {130 0 0 0-1635 {}} {130 0 0 0-1634 {}} {130 0 0 0-1633 {}} {130 0 0 0-1632 {}} {130 0 0 0-1631 {}} {130 0 0 0-1630 {}} {130 0 0 0-1629 {}} {130 0 0 0-1627 {}} {130 0 0 0-1626 {}} {130 0 0 0-1625 {}} {130 0 0 0-1624 {}} {130 0 0 0-1623 {}} {130 0 0 0-1622 {}} {130 0 0 0-1621 {}} {64 0 0 0-1620 {}} {64 0 0 0-1402 {}}} SUCCS {{772 0 0 0-1702 {}} {772 0 0 0-1703 {}} {772 0 0 0-1704 {}} {131 0 0 0-1721 {}} {130 0 0 0-1722 {}} {130 0 0 0-1723 {}} {130 0 0 0-1724 {}} {130 0 0 0-1726 {}} {258 0 0 0-1727 {}} {130 0 0 0-1728 {}} {130 0 0 0-1729 {}} {130 0 0 0-1730 {}} {130 0 0 0-1732 {}} {130 0 0 0-1733 {}} {130 0 0 0-1735 {}} {130 0 0 0-1736 {}} {130 0 0 0-1737 {}} {130 0 0 0-1738 {}} {130 0 0 0-1739 {}} {130 0 0 0-1740 {}} {130 0 0 0-1741 {}} {130 0 0 0-1742 {}} {130 0 0 0-1743 {}} {130 0 0 0-1744 {}} {130 0 0 0-1745 {}} {130 0 0 0-1746 {}} {130 0 0 0-1747 {}} {130 0 0 0-1748 {}} {130 0 0 0-1749 {}} {130 0 0 0-1750 {}} {130 0 0 0-1751 {}} {130 0 0 0-1752 {}} {64 0 0 0-1404 {}}} CYCLES {}}
set a(0-1721) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-340 LOC {60 1.0 63 0.5525751 63 0.5525751 65 0.5525751} PREDS {{131 0 0 0-1403 {}} {258 0 0 0-1683 {}}} SUCCS {{259 0 0 0-1722 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1722) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-341 LOC {61 0.0 63 0.5525751 63 0.5525751 63 0.6009624573717949 65 0.6009624573717949} PREDS {{259 0 0 0-1721 {}} {130 0 0 0-1403 {}} {258 0 0 0-1651 {}}} SUCCS {{259 0 0 0-1723 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1723) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-342 LOC {61 0.0483874 63 0.6009625 63 0.6009625 65 0.6009625} PREDS {{259 0 0 0-1722 {}} {130 0 0 0-1403 {}} {128 0 0 0-1725 {}}} SUCCS {{258 0 0 0-1725 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1724) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-343 LOC {61 0.0 63 0.6009625 63 0.6009625 65 0.6009625} PREDS {{130 0 0 0-1403 {}} {128 0 0 0-1725 {}}} SUCCS {{259 0 0 0-1725 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1725) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-344 LOC {61 1.0 63 0.681 63 1.0 76 0.0064061875000001045 78 0.0064061875000001045} PREDS {{259 0 0 0-1724 {}} {258 0 0 0-1723 {}}} SUCCS {{128 0 0 0-1723 {}} {128 0 0 0-1724 {}} {259 0 0 0-1726 {}}} CYCLES {}}
set a(0-1726) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-345 LOC {74 0.006406225 76 0.21615332499999998 76 0.21615332499999998 78 0.21615332499999998} PREDS {{259 0 0 0-1725 {}} {130 0 0 0-1403 {}}} SUCCS {{258 0 0 0-1728 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1727) {AREA_SCORE {} NAME COMP_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-346 LOC {60 1.0 76 0.21615332499999998 76 0.21615332499999998 76 0.21615332499999998 78 0.21615332499999998} PREDS {{258 0 0 0-1403 {}}} SUCCS {{772 0 0 0-1703 {}} {259 0 0 0-1728 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1728) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-347 LOC {74 0.006406225 76 0.21615332499999998 76 0.21615332499999998 76 0.9999999388496399 78 0.9999999388496399} PREDS {{259 0 0 0-1727 {}} {258 0 0 0-1726 {}} {130 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1729 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1729) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-348 LOC {75 0.0 77 0.6009625 77 0.6009625 79 0.6009625} PREDS {{259 0 0 0-1728 {}} {130 0 0 0-1403 {}} {128 0 0 0-1731 {}}} SUCCS {{258 0 0 0-1731 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1730) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-349 LOC {75 0.0 77 0.6009625 77 0.6009625 79 0.6009625} PREDS {{130 0 0 0-1403 {}} {128 0 0 0-1731 {}}} SUCCS {{259 0 0 0-1731 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1731) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-350 LOC {75 1.0 77 0.681 77 1.0 90 0.0064061875000001045 92 0.0064061875000001045} PREDS {{259 0 0 0-1730 {}} {258 0 0 0-1729 {}}} SUCCS {{128 0 0 0-1729 {}} {128 0 0 0-1730 {}} {259 0 0 0-1732 {}}} CYCLES {}}
set a(0-1732) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-351 LOC {88 0.006406225 90 0.8535577 90 0.8535577 92 0.8535577} PREDS {{259 0 0 0-1731 {}} {130 0 0 0-1403 {}}} SUCCS {{258 0 1.173 0-1736 {}} {258 0 1.173 0-1738 {}} {258 0 1.173 0-1740 {}} {258 0 1.173 0-1742 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1733) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-352 LOC {60 1.0 62 1.0 62 1.0 92 0.8535577} PREDS {{130 0 0 0-1403 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 0 0-1734 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1734) {AREA_SCORE {} NAME COMP_LOOP:switch#11 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-353 LOC {60 1.0 62 1.0 62 1.0 92 0.8535577} PREDS {{259 0 0 0-1733 {}}} SUCCS {{146 0 0 0-1735 {}} {130 0 0 0-1736 {}} {146 0 0 0-1737 {}} {130 0 0 0-1738 {}} {146 0 0 0-1739 {}} {130 0 0 0-1740 {}} {146 0 0 0-1741 {}} {130 0 0 0-1742 {}}} CYCLES {}}
set a(0-1735) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-354 LOC {60 1.0 90 0.0 90 0.0 92 0.8535577} PREDS {{146 0 0 0-1734 {}} {130 0 0 0-1403 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 1.173 0-1736 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1736) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-355 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 93 0.006249937500000025} PREDS {{774 0 0 0-1736 {}} {259 0 1.173 0-1735 {}} {130 0 0 0-1734 {}} {258 0 1.173 0-1732 {}} {130 0 0 0-1403 {}} {258 0 0 0-1692 {}} {256 0 0 0-1662 {}} {256 0 0 0-1630 {}} {258 0 0 0-1604 {}} {258 0 0 0-1556 {}} {256 0 0 0-1526 {}} {256 0 0 0-1489 {}} {774 0 0 0-2009 {}} {774 0 0 0-1965 {}} {772 0 0 0-1935 {}} {772 0 0 0-1903 {}} {774 0 0 0-1878 {}} {774 0 0 0-1834 {}} {772 0 0 0-1801 {}} {772 0 0 0-1765 {}}} SUCCS {{774 0 1.173 0-1489 {}} {774 0 1.173 0-1526 {}} {774 0 0 0-1556 {}} {774 0 0 0-1604 {}} {774 0 1.173 0-1630 {}} {774 0 1.173 0-1662 {}} {774 0 0 0-1692 {}} {774 0 0 0-1736 {}} {130 0 0 0-1752 {}} {258 0 1.173 0-1765 {}} {258 0 1.173 0-1801 {}} {258 0 0 0-1834 {}} {258 0 0 0-1878 {}} {258 0 1.173 0-1903 {}} {258 0 1.173 0-1935 {}} {258 0 0 0-1965 {}} {258 0 0 0-2009 {}}} CYCLES {}}
set a(0-1737) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-356 LOC {60 1.0 90 0.0 90 0.0 92 0.8535577} PREDS {{146 0 0 0-1734 {}} {130 0 0 0-1403 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 1.173 0-1738 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1738) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-357 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 93 0.006249937500000025} PREDS {{774 0 0 0-1738 {}} {259 0 1.173 0-1737 {}} {130 0 0 0-1734 {}} {258 0 1.173 0-1732 {}} {130 0 0 0-1403 {}} {258 0 0 0-1694 {}} {256 0 0 0-1664 {}} {256 0 0 0-1632 {}} {258 0 0 0-1606 {}} {258 0 0 0-1557 {}} {256 0 0 0-1528 {}} {256 0 0 0-1490 {}} {774 0 0 0-2011 {}} {774 0 0 0-1967 {}} {772 0 0 0-1937 {}} {772 0 0 0-1905 {}} {774 0 0 0-1880 {}} {774 0 0 0-1836 {}} {772 0 0 0-1803 {}} {772 0 0 0-1767 {}}} SUCCS {{774 0 1.173 0-1490 {}} {774 0 1.173 0-1528 {}} {774 0 0 0-1557 {}} {774 0 0 0-1606 {}} {774 0 1.173 0-1632 {}} {774 0 1.173 0-1664 {}} {774 0 0 0-1694 {}} {774 0 0 0-1738 {}} {130 0 0 0-1752 {}} {258 0 1.173 0-1767 {}} {258 0 1.173 0-1803 {}} {258 0 0 0-1836 {}} {258 0 0 0-1880 {}} {258 0 1.173 0-1905 {}} {258 0 1.173 0-1937 {}} {258 0 0 0-1967 {}} {258 0 0 0-2011 {}}} CYCLES {}}
set a(0-1739) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-358 LOC {60 1.0 90 0.0 90 0.0 92 0.8535577} PREDS {{146 0 0 0-1734 {}} {130 0 0 0-1403 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 1.173 0-1740 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1740) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-359 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 93 0.006249937500000025} PREDS {{774 0 0 0-1740 {}} {259 0 1.173 0-1739 {}} {130 0 0 0-1734 {}} {258 0 1.173 0-1732 {}} {130 0 0 0-1403 {}} {258 0 0 0-1696 {}} {256 0 0 0-1666 {}} {256 0 0 0-1634 {}} {258 0 0 0-1608 {}} {258 0 0 0-1558 {}} {256 0 0 0-1530 {}} {256 0 0 0-1491 {}} {774 0 0 0-2013 {}} {774 0 0 0-1969 {}} {772 0 0 0-1939 {}} {772 0 0 0-1907 {}} {774 0 0 0-1882 {}} {774 0 0 0-1838 {}} {772 0 0 0-1805 {}} {772 0 0 0-1769 {}}} SUCCS {{774 0 1.173 0-1491 {}} {774 0 1.173 0-1530 {}} {774 0 0 0-1558 {}} {774 0 0 0-1608 {}} {774 0 1.173 0-1634 {}} {774 0 1.173 0-1666 {}} {774 0 0 0-1696 {}} {774 0 0 0-1740 {}} {130 0 0 0-1752 {}} {258 0 1.173 0-1769 {}} {258 0 1.173 0-1805 {}} {258 0 0 0-1838 {}} {258 0 0 0-1882 {}} {258 0 1.173 0-1907 {}} {258 0 1.173 0-1939 {}} {258 0 0 0-1969 {}} {258 0 0 0-2013 {}}} CYCLES {}}
set a(0-1741) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-360 LOC {60 1.0 90 0.0 90 0.0 92 0.8535577} PREDS {{146 0 0 0-1734 {}} {130 0 0 0-1403 {}} {258 0 0 0-1658 {}}} SUCCS {{259 0 1.173 0-1742 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1742) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-361 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 93 0.006249937500000025} PREDS {{774 0 0 0-1742 {}} {259 0 1.173 0-1741 {}} {130 0 0 0-1734 {}} {258 0 1.173 0-1732 {}} {130 0 0 0-1403 {}} {258 0 0 0-1698 {}} {256 0 0 0-1668 {}} {256 0 0 0-1636 {}} {258 0 0 0-1610 {}} {258 0 0 0-1559 {}} {256 0 0 0-1532 {}} {256 0 0 0-1492 {}} {774 0 0 0-2015 {}} {774 0 0 0-1971 {}} {772 0 0 0-1941 {}} {772 0 0 0-1909 {}} {774 0 0 0-1884 {}} {774 0 0 0-1840 {}} {772 0 0 0-1807 {}} {772 0 0 0-1771 {}}} SUCCS {{774 0 1.173 0-1492 {}} {774 0 1.173 0-1532 {}} {774 0 0 0-1559 {}} {774 0 0 0-1610 {}} {774 0 1.173 0-1636 {}} {774 0 1.173 0-1668 {}} {774 0 0 0-1698 {}} {774 0 0 0-1742 {}} {130 0 0 0-1752 {}} {258 0 1.173 0-1771 {}} {258 0 1.173 0-1807 {}} {258 0 0 0-1840 {}} {258 0 0 0-1884 {}} {258 0 1.173 0-1909 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1971 {}} {258 0 0 0-2015 {}}} CYCLES {}}
set a(0-1743) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-362 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 107 0.9516125999999999} PREDS {{130 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1744 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1744) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-363 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 107 0.9516125999999999} PREDS {{259 0 0 0-1743 {}} {130 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1745 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1745) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-364 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 107 0.9516125999999999} PREDS {{259 0 0 0-1744 {}} {130 0 0 0-1403 {}}} SUCCS {{258 0 0 0-1749 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1746) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-365 LOC {60 1.0 63 0.0 63 0.0 63 0.0 107 0.9516125999999999} PREDS {{130 0 0 0-1403 {}} {774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1747 {}} {130 0 0 0-1752 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1747) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-366 LOC {60 1.0 63 0.0 63 0.0 107 0.9516125999999999} PREDS {{259 0 0 0-1746 {}} {130 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1748 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1748) {AREA_SCORE {} NAME operator<<64,false>:conc#2 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-367 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 107 0.9516125999999999} PREDS {{259 0 0 0-1747 {}} {130 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1749 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1749) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-3:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-368 LOC {61 0.0 63 0.9516125999999999 63 0.9516125999999999 63 0.9999999573717948 107 0.9999999573717948} PREDS {{259 0 0 0-1748 {}} {258 0 0 0-1745 {}} {130 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1750 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1750) {AREA_SCORE {} NAME COMP_LOOP-3:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-369 LOC {61 0.0483874 63 1.0 63 1.0 107 1.0} PREDS {{259 0 0 0-1749 {}} {130 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1751 {}} {130 0 0 0-1752 {}}} CYCLES {}}
set a(0-1751) {AREA_SCORE {} NAME COMP_LOOP-3:not#1 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-370 LOC {61 0.0483874 91 1.0 91 1.0 107 1.0} PREDS {{259 0 0 0-1750 {}} {130 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1752 {}}} CYCLES {}}
set a(0-1752) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-371 LOC {89 0.0062499999999999995 91 1.0 91 1.0 107 1.0} PREDS {{259 0 0 0-1751 {}} {130 0 0 0-1750 {}} {130 0 0 0-1749 {}} {130 0 0 0-1748 {}} {130 0 0 0-1747 {}} {130 0 0 0-1746 {}} {130 0 0 0-1745 {}} {130 0 0 0-1744 {}} {130 0 0 0-1743 {}} {130 0 0 0-1742 {}} {130 0 0 0-1741 {}} {130 0 0 0-1740 {}} {130 0 0 0-1739 {}} {130 0 0 0-1738 {}} {130 0 0 0-1737 {}} {130 0 0 0-1736 {}} {130 0 0 0-1735 {}} {130 0 0 0-1733 {}} {130 0 0 0-1732 {}} {130 0 0 0-1730 {}} {130 0 0 0-1729 {}} {130 0 0 0-1728 {}} {130 0 0 0-1727 {}} {130 0 0 0-1726 {}} {130 0 0 0-1724 {}} {130 0 0 0-1723 {}} {130 0 0 0-1722 {}} {130 0 0 0-1721 {}} {130 0 0 0-1403 {}}} SUCCS {{128 0 0 0-1834 {}} {128 0 0 0-1836 {}} {128 0 0 0-1838 {}} {128 0 0 0-1840 {}} {128 0 0 0-1844 {}} {128 0 0 0-1845 {}} {128 0 0 0-1846 {}} {64 0 0 0-1404 {}}} CYCLES {}}
set a(0-1753) {AREA_SCORE {} NAME COMP_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-372 LOC {0 1.0 1 0.0 1 0.0 1 0.0 93 0.818942325} PREDS {} SUCCS {{259 0 0 0-1754 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1754) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-373 LOC {0 1.0 1 0.0 1 0.0 93 0.818942325} PREDS {{259 0 0 0-1753 {}}} SUCCS {{258 0 0 0-1758 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1755) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-374 LOC {0 1.0 1 0.0 1 0.0 1 0.0 93 0.818942325} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1756 {}} {130 0 0 0-1404 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1756) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#9 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-375 LOC {0 1.0 1 0.0 1 0.0 93 0.818942325} PREDS {{259 0 0 0-1755 {}}} SUCCS {{259 0 0 0-1757 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1757) {AREA_SCORE {} NAME COMP_LOOP:conc#10 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-376 LOC {0 1.0 1 0.965384625 1 0.965384625 93 0.818942325} PREDS {{259 0 0 0-1756 {}}} SUCCS {{259 0 0 0-1758 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1758) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {0.55 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-377 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 93 0.8535576471153846} PREDS {{259 0 0 0-1757 {}} {258 0 0 0-1754 {}}} SUCCS {{259 0 0 0-1759 {}} {258 0 0 0-1764 {}} {258 0 0 0-1766 {}} {258 0 0 0-1768 {}} {258 0 0 0-1770 {}} {258 0 0 0-1772 {}} {258 0 0 0-1778 {}} {258 0 0 0-1781 {}} {258 0 0 0-1786 {}} {258 0 0 0-1828 {}} {258 0 0 0-1833 {}} {258 0 0 0-1835 {}} {258 0 0 0-1837 {}} {258 0 0 0-1839 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1759) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-378 LOC {1 0.034615375 1 1.0 1 1.0 93 0.8535577} PREDS {{259 0 0 0-1758 {}}} SUCCS {{258 0 0 0-1762 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1760) {AREA_SCORE {} NAME COMP_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-379 LOC {0 1.0 1 0.0 1 0.0 1 0.0 93 0.8535577} PREDS {} SUCCS {{259 0 0 0-1761 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1761) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-380 LOC {0 1.0 1 0.0 1 0.0 93 0.8535577} PREDS {{259 0 0 0-1760 {}}} SUCCS {{259 0 0 0-1762 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1762) {AREA_SCORE {} NAME COMP_LOOP:conc#38 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-381 LOC {1 0.034615375 1 1.0 1 1.0 93 0.8535577} PREDS {{259 0 0 0-1761 {}} {258 0 0 0-1759 {}}} SUCCS {{259 0 0 0-1763 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1763) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-382 LOC {1 0.034615375 1 1.0 1 1.0 93 0.8535577} PREDS {{259 0 0 0-1762 {}}} SUCCS {{146 0 0 0-1764 {}} {146 0 0 0-1765 {}} {146 0 0 0-1766 {}} {146 0 0 0-1767 {}} {146 0 0 0-1768 {}} {146 0 0 0-1769 {}} {146 0 0 0-1770 {}} {146 0 0 0-1771 {}}} CYCLES {}}
set a(0-1764) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-383 LOC {1 0.034615375 91 0.0 91 0.0 93 0.8535577} PREDS {{146 0 0 0-1763 {}} {258 0 0 0-1758 {}}} SUCCS {{259 0 1.173 0-1765 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1765) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-384 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 94 0.09437493750000003} PREDS {{259 0 1.173 0-1764 {}} {146 0 0 0-1763 {}} {258 0 1.173 0-1736 {}} {258 0 1.173 0-1692 {}} {258 0 1.173 0-1604 {}} {258 0 1.173 0-1556 {}} {774 0 1.173 0-2009 {}} {774 0 1.173 0-1965 {}} {774 0 1.173 0-1878 {}} {774 0 1.173 0-1834 {}}} SUCCS {{772 0 0 0-1556 {}} {772 0 0 0-1604 {}} {772 0 0 0-1692 {}} {772 0 0 0-1736 {}} {258 0 0 0-1790 {}} {256 0 0 0-1834 {}} {130 0 0 0-1404 {}} {256 0 0 0-1878 {}} {256 0 0 0-1965 {}} {256 0 0 0-2009 {}}} CYCLES {}}
set a(0-1766) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-385 LOC {1 0.034615375 91 0.0 91 0.0 93 0.8535577} PREDS {{146 0 0 0-1763 {}} {258 0 0 0-1758 {}}} SUCCS {{259 0 1.173 0-1767 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1767) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-386 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 94 0.09437493750000003} PREDS {{259 0 1.173 0-1766 {}} {146 0 0 0-1763 {}} {258 0 1.173 0-1738 {}} {258 0 1.173 0-1694 {}} {258 0 1.173 0-1606 {}} {258 0 1.173 0-1557 {}} {774 0 1.173 0-2011 {}} {774 0 1.173 0-1967 {}} {774 0 1.173 0-1880 {}} {774 0 1.173 0-1836 {}}} SUCCS {{772 0 0 0-1557 {}} {772 0 0 0-1606 {}} {772 0 0 0-1694 {}} {772 0 0 0-1738 {}} {258 0 0 0-1790 {}} {256 0 0 0-1836 {}} {130 0 0 0-1404 {}} {256 0 0 0-1880 {}} {256 0 0 0-1967 {}} {256 0 0 0-2011 {}}} CYCLES {}}
set a(0-1768) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-387 LOC {1 0.034615375 91 0.0 91 0.0 93 0.8535577} PREDS {{146 0 0 0-1763 {}} {258 0 0 0-1758 {}}} SUCCS {{259 0 1.173 0-1769 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1769) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-388 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 94 0.09437493750000003} PREDS {{259 0 1.173 0-1768 {}} {146 0 0 0-1763 {}} {258 0 1.173 0-1740 {}} {258 0 1.173 0-1696 {}} {258 0 1.173 0-1608 {}} {258 0 1.173 0-1558 {}} {774 0 1.173 0-2013 {}} {774 0 1.173 0-1969 {}} {774 0 1.173 0-1882 {}} {774 0 1.173 0-1838 {}}} SUCCS {{772 0 0 0-1558 {}} {772 0 0 0-1608 {}} {772 0 0 0-1696 {}} {772 0 0 0-1740 {}} {258 0 0 0-1790 {}} {256 0 0 0-1838 {}} {130 0 0 0-1404 {}} {256 0 0 0-1882 {}} {256 0 0 0-1969 {}} {256 0 0 0-2013 {}}} CYCLES {}}
set a(0-1770) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-389 LOC {1 0.034615375 91 0.0 91 0.0 93 0.8535577} PREDS {{146 0 0 0-1763 {}} {258 0 0 0-1758 {}}} SUCCS {{259 0 1.173 0-1771 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1771) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-390 LOC {89 1.0 91 0.9415 91 1.0 92 0.09437493750000003 94 0.09437493750000003} PREDS {{259 0 1.173 0-1770 {}} {146 0 0 0-1763 {}} {258 0 1.173 0-1742 {}} {258 0 1.173 0-1698 {}} {258 0 1.173 0-1610 {}} {258 0 1.173 0-1559 {}} {774 0 1.173 0-2015 {}} {774 0 1.173 0-1971 {}} {774 0 1.173 0-1884 {}} {774 0 1.173 0-1840 {}}} SUCCS {{772 0 0 0-1559 {}} {772 0 0 0-1610 {}} {772 0 0 0-1698 {}} {772 0 0 0-1742 {}} {258 0 0 0-1790 {}} {256 0 0 0-1840 {}} {130 0 0 0-1404 {}} {256 0 0 0-1884 {}} {256 0 0 0-1971 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1772) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-391 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{258 0 0 0-1758 {}}} SUCCS {{258 0 0 0-1775 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1773) {AREA_SCORE {} NAME COMP_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-392 LOC {0 1.0 92 0.0 92 0.0 92 0.0 94 0.5036969} PREDS {} SUCCS {{259 0 0 0-1774 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1774) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-393 LOC {0 1.0 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1773 {}}} SUCCS {{259 0 0 0-1775 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1775) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#8 TYPE NOR PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-394 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1774 {}} {258 0 0 0-1772 {}}} SUCCS {{258 0 0 0-1790 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1776) {AREA_SCORE {} NAME COMP_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-395 LOC {0 1.0 92 0.0 92 0.0 92 0.0 94 0.5036969} PREDS {} SUCCS {{259 0 0 0-1777 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1777) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-396 LOC {0 1.0 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1776 {}}} SUCCS {{258 0 0 0-1780 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1778) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-397 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{258 0 0 0-1758 {}}} SUCCS {{259 0 0 0-1779 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1779) {AREA_SCORE {} NAME COMP_LOOP:not#32 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-398 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1778 {}}} SUCCS {{259 0 0 0-1780 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1780) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#24 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-399 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1779 {}} {258 0 0 0-1777 {}}} SUCCS {{258 0 0 0-1790 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1781) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-400 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{258 0 0 0-1758 {}}} SUCCS {{258 0 0 0-1785 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1782) {AREA_SCORE {} NAME COMP_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-401 LOC {0 1.0 92 0.0 92 0.0 92 0.0 94 0.5036969} PREDS {} SUCCS {{259 0 0 0-1783 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1783) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-402 LOC {0 1.0 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1782 {}}} SUCCS {{259 0 0 0-1784 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1784) {AREA_SCORE {} NAME COMP_LOOP:not#33 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-403 LOC {1 0.0 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1783 {}}} SUCCS {{259 0 0 0-1785 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1785) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#25 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-404 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1784 {}} {258 0 0 0-1781 {}}} SUCCS {{258 0 0 0-1790 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1786) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-405 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{258 0 0 0-1758 {}}} SUCCS {{258 0 0 0-1789 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1787) {AREA_SCORE {} NAME COMP_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-406 LOC {0 1.0 92 0.0 92 0.0 92 0.0 94 0.5036969} PREDS {} SUCCS {{259 0 0 0-1788 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1788) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-407 LOC {0 1.0 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1787 {}}} SUCCS {{259 0 0 0-1789 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1789) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#26 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-408 LOC {1 0.034615375 92 0.0 92 0.0 94 0.5036969} PREDS {{259 0 0 0-1788 {}} {258 0 0 0-1786 {}}} SUCCS {{259 0 0 0-1790 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1790) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#4 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-409 LOC {90 0.094375 92 0.9511217999999999 92 0.9511217999999999 92 0.999999942628205 94 0.5525750426282051} PREDS {{259 0 0 0-1789 {}} {258 0 0 0-1785 {}} {258 0 0 0-1780 {}} {258 0 0 0-1775 {}} {258 0 0 0-1771 {}} {258 0 0 0-1769 {}} {258 0 0 0-1767 {}} {258 0 0 0-1765 {}} {258 0 0 0-1462 {}} {258 0 0 0-1461 {}} {258 0 0 0-1460 {}} {258 0 0 0-1459 {}}} SUCCS {{258 0 0 0-1823 {}} {130 0 0 0-1404 {}} {258 0 0 0-1864 {}}} CYCLES {}}
set a(0-1791) {AREA_SCORE {} NAME operator+<64,false>:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-410 LOC {0 1.0 1 0.0 1 0.0 1 0.0 93 0.8013682} PREDS {} SUCCS {{259 0 0 0-1792 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1792) {AREA_SCORE {} NAME COMP_LOOP-3:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-411 LOC {0 1.0 1 0.0 1 0.0 93 0.8013682} PREDS {{259 0 0 0-1791 {}}} SUCCS {{258 0 0 0-1797 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1793) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-412 LOC {0 1.0 1 0.0 1 0.0 1 0.0 93 0.8013682} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1794 {}} {130 0 0 0-1404 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1794) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-413 LOC {0 1.0 1 0.0 1 0.0 93 0.8013682} PREDS {{259 0 0 0-1793 {}}} SUCCS {{259 0 0 0-1795 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1795) {AREA_SCORE {} NAME COMP_LOOP:conc#11 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-414 LOC {0 1.0 1 0.9478105 1 0.9478105 93 0.8013682} PREDS {{259 0 0 0-1794 {}}} SUCCS {{258 0 0 0-1797 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1796) {AREA_SCORE {} NAME COMP_LOOP-3:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-415 LOC {0 1.0 1 0.9478105 1 0.9478105 93 0.8013682} PREDS {} SUCCS {{259 0 0 0-1797 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1797) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-3:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-416 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 93 0.8535576407051282} PREDS {{259 0 0 0-1796 {}} {258 0 0 0-1795 {}} {258 0 0 0-1792 {}}} SUCCS {{259 0 0 0-1798 {}} {258 0 0 0-1800 {}} {258 0 0 0-1802 {}} {258 0 0 0-1804 {}} {258 0 0 0-1806 {}} {258 0 0 0-1808 {}} {258 0 0 0-1809 {}} {258 0 0 0-1811 {}} {258 0 0 0-1812 {}} {258 0 0 0-1815 {}} {258 0 0 0-1816 {}} {258 0 0 0-1819 {}} {258 0 0 0-1820 {}} {130 0 0 0-1404 {}} {258 0 0 0-1875 {}} {258 0 0 0-1877 {}} {258 0 0 0-1879 {}} {258 0 0 0-1881 {}} {258 0 0 0-1883 {}}} CYCLES {}}
set a(0-1798) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-417 LOC {1 0.0521895 1 1.0 1 1.0 93 0.8535577} PREDS {{259 0 0 0-1797 {}}} SUCCS {{259 0 0 0-1799 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1799) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-418 LOC {1 0.0521895 1 1.0 1 1.0 93 0.8535577} PREDS {{259 0 0 0-1798 {}}} SUCCS {{146 0 0 0-1800 {}} {146 0 0 0-1801 {}} {146 0 0 0-1802 {}} {146 0 0 0-1803 {}} {146 0 0 0-1804 {}} {146 0 0 0-1805 {}} {146 0 0 0-1806 {}} {146 0 0 0-1807 {}}} CYCLES {}}
set a(0-1800) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-419 LOC {1 0.0521895 92 0.8535577 92 0.8535577 93 0.8535577} PREDS {{146 0 0 0-1799 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 1.173 0-1801 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1801) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-420 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 94 0.09437493750000003} PREDS {{259 0 1.173 0-1800 {}} {146 0 0 0-1799 {}} {258 0 1.173 0-1736 {}} {258 0 1.173 0-1692 {}} {258 0 1.173 0-1604 {}} {258 0 1.173 0-1556 {}} {774 0 1.173 0-2009 {}} {774 0 1.173 0-1965 {}} {774 0 1.173 0-1878 {}} {774 0 1.173 0-1834 {}}} SUCCS {{772 0 0 0-1556 {}} {772 0 0 0-1604 {}} {772 0 0 0-1692 {}} {772 0 0 0-1736 {}} {258 0 0 0-1822 {}} {256 0 0 0-1834 {}} {130 0 0 0-1404 {}} {256 0 0 0-1878 {}} {256 0 0 0-1965 {}} {256 0 0 0-2009 {}}} CYCLES {}}
set a(0-1802) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-421 LOC {1 0.0521895 92 0.8535577 92 0.8535577 93 0.8535577} PREDS {{146 0 0 0-1799 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 1.173 0-1803 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1803) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-422 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 94 0.09437493750000003} PREDS {{259 0 1.173 0-1802 {}} {146 0 0 0-1799 {}} {258 0 1.173 0-1738 {}} {258 0 1.173 0-1694 {}} {258 0 1.173 0-1606 {}} {258 0 1.173 0-1557 {}} {774 0 1.173 0-2011 {}} {774 0 1.173 0-1967 {}} {774 0 1.173 0-1880 {}} {774 0 1.173 0-1836 {}}} SUCCS {{772 0 0 0-1557 {}} {772 0 0 0-1606 {}} {772 0 0 0-1694 {}} {772 0 0 0-1738 {}} {258 0 0 0-1822 {}} {256 0 0 0-1836 {}} {130 0 0 0-1404 {}} {256 0 0 0-1880 {}} {256 0 0 0-1967 {}} {256 0 0 0-2011 {}}} CYCLES {}}
set a(0-1804) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-423 LOC {1 0.0521895 92 0.8535577 92 0.8535577 93 0.8535577} PREDS {{146 0 0 0-1799 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 1.173 0-1805 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1805) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-424 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 94 0.09437493750000003} PREDS {{259 0 1.173 0-1804 {}} {146 0 0 0-1799 {}} {258 0 1.173 0-1740 {}} {258 0 1.173 0-1696 {}} {258 0 1.173 0-1608 {}} {258 0 1.173 0-1558 {}} {774 0 1.173 0-2013 {}} {774 0 1.173 0-1969 {}} {774 0 1.173 0-1882 {}} {774 0 1.173 0-1838 {}}} SUCCS {{772 0 0 0-1558 {}} {772 0 0 0-1608 {}} {772 0 0 0-1696 {}} {772 0 0 0-1740 {}} {258 0 0 0-1822 {}} {256 0 0 0-1838 {}} {130 0 0 0-1404 {}} {256 0 0 0-1882 {}} {256 0 0 0-1969 {}} {256 0 0 0-2013 {}}} CYCLES {}}
set a(0-1806) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-425 LOC {1 0.0521895 92 0.8535577 92 0.8535577 93 0.8535577} PREDS {{146 0 0 0-1799 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 1.173 0-1807 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1807) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-426 LOC {89 1.0 92 0.9415 92 1.0 93 0.09437493750000003 94 0.09437493750000003} PREDS {{259 0 1.173 0-1806 {}} {146 0 0 0-1799 {}} {258 0 1.173 0-1742 {}} {258 0 1.173 0-1698 {}} {258 0 1.173 0-1610 {}} {258 0 1.173 0-1559 {}} {774 0 1.173 0-2015 {}} {774 0 1.173 0-1971 {}} {774 0 1.173 0-1884 {}} {774 0 1.173 0-1840 {}}} SUCCS {{772 0 0 0-1559 {}} {772 0 0 0-1610 {}} {772 0 0 0-1698 {}} {772 0 0 0-1742 {}} {258 0 0 0-1822 {}} {256 0 0 0-1840 {}} {130 0 0 0-1404 {}} {256 0 0 0-1884 {}} {256 0 0 0-1971 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1808) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-427 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{258 0 0 0-1797 {}}} SUCCS {{258 0 0 0-1810 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1809) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-428 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{258 0 0 0-1797 {}}} SUCCS {{259 0 0 0-1810 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1810) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#9 TYPE NOR PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-429 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{259 0 0 0-1809 {}} {258 0 0 0-1808 {}}} SUCCS {{258 0 0 0-1822 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1811) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-430 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{258 0 0 0-1797 {}}} SUCCS {{258 0 0 0-1814 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1812) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-431 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{258 0 0 0-1797 {}}} SUCCS {{259 0 0 0-1813 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1813) {AREA_SCORE {} NAME COMP_LOOP:not#34 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-432 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{259 0 0 0-1812 {}}} SUCCS {{259 0 0 0-1814 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1814) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#27 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-433 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{259 0 0 0-1813 {}} {258 0 0 0-1811 {}}} SUCCS {{258 0 0 0-1822 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1815) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-434 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{258 0 0 0-1797 {}}} SUCCS {{258 0 0 0-1818 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1816) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#9 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-435 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{258 0 0 0-1797 {}}} SUCCS {{259 0 0 0-1817 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1817) {AREA_SCORE {} NAME COMP_LOOP:not#35 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-436 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{259 0 0 0-1816 {}}} SUCCS {{259 0 0 0-1818 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1818) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#28 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-437 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{259 0 0 0-1817 {}} {258 0 0 0-1815 {}}} SUCCS {{258 0 0 0-1822 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1819) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-438 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{258 0 0 0-1797 {}}} SUCCS {{258 0 0 0-1821 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1820) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#11 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-439 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{258 0 0 0-1797 {}}} SUCCS {{259 0 0 0-1821 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1821) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#29 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-440 LOC {1 0.0521895 93 0.0 93 0.0 94 0.5036969} PREDS {{259 0 0 0-1820 {}} {258 0 0 0-1819 {}}} SUCCS {{259 0 0 0-1822 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1822) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#5 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-441 LOC {90 0.094375 93 0.5036969 93 0.5036969 93 0.5525750426282051 94 0.5525750426282051} PREDS {{259 0 0 0-1821 {}} {258 0 0 0-1818 {}} {258 0 0 0-1814 {}} {258 0 0 0-1810 {}} {258 0 0 0-1807 {}} {258 0 0 0-1805 {}} {258 0 0 0-1803 {}} {258 0 0 0-1801 {}} {258 0 0 0-1458 {}} {258 0 0 0-1457 {}} {258 0 0 0-1456 {}} {258 0 0 0-1455 {}}} SUCCS {{259 0 0 0-1823 {}} {130 0 0 0-1404 {}} {258 0 0 0-1863 {}}} CYCLES {}}
set a(0-1823) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-3:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-442 LOC {90 0.1432532 93 0.5525751 93 0.5525751 93 0.6009624573717949 94 0.6009624573717949} PREDS {{259 0 0 0-1822 {}} {258 0 0 0-1790 {}}} SUCCS {{259 0 0 0-1824 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1824) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-443 LOC {90 0.1916406 93 0.6009625 93 0.6009625 94 0.6009625} PREDS {{259 0 0 0-1823 {}} {128 0 0 0-1826 {}}} SUCCS {{258 0 0 0-1826 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1825) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-444 LOC {90 0.0 93 0.6009625 93 0.6009625 94 0.6009625} PREDS {{128 0 0 0-1826 {}}} SUCCS {{259 0 0 0-1826 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1826) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-445 LOC {90 1.0 93 0.681 93 1.0 106 0.0064061875000001045 107 0.0064061875000001045} PREDS {{259 0 0 0-1825 {}} {258 0 0 0-1824 {}}} SUCCS {{128 0 0 0-1824 {}} {128 0 0 0-1825 {}} {259 0 0 0-1827 {}}} CYCLES {}}
set a(0-1827) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-446 LOC {103 0.006406225 106 0.8535577 106 0.8535577 107 0.8535577} PREDS {{259 0 0 0-1826 {}}} SUCCS {{258 0 1.173 0-1834 {}} {258 0 1.173 0-1836 {}} {258 0 1.173 0-1838 {}} {258 0 1.173 0-1840 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1828) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc.idiv(9:1))(0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-447 LOC {1 0.034615375 1 1.0 1 1.0 107 0.8535577} PREDS {{258 0 0 0-1758 {}}} SUCCS {{258 0 0 0-1831 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1829) {AREA_SCORE {} NAME COMP_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-448 LOC {0 1.0 1 0.0 1 0.0 1 0.0 107 0.8535577} PREDS {} SUCCS {{259 0 0 0-1830 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1830) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-449 LOC {0 1.0 1 0.0 1 0.0 107 0.8535577} PREDS {{259 0 0 0-1829 {}}} SUCCS {{259 0 0 0-1831 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1831) {AREA_SCORE {} NAME COMP_LOOP:conc#37 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-450 LOC {1 0.034615375 1 1.0 1 1.0 107 0.8535577} PREDS {{259 0 0 0-1830 {}} {258 0 0 0-1828 {}}} SUCCS {{259 0 0 0-1832 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1832) {AREA_SCORE {} NAME COMP_LOOP:switch#12 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-451 LOC {1 0.034615375 1 1.0 1 1.0 107 0.8535577} PREDS {{259 0 0 0-1831 {}}} SUCCS {{146 0 0 0-1833 {}} {130 0 0 0-1834 {}} {146 0 0 0-1835 {}} {130 0 0 0-1836 {}} {146 0 0 0-1837 {}} {130 0 0 0-1838 {}} {146 0 0 0-1839 {}} {130 0 0 0-1840 {}}} CYCLES {}}
set a(0-1833) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-452 LOC {1 0.034615375 106 0.0 106 0.0 107 0.8535577} PREDS {{146 0 0 0-1832 {}} {258 0 0 0-1758 {}}} SUCCS {{259 0 1.173 0-1834 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1834) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-453 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 108 0.006249937500000025} PREDS {{774 0 0 0-1834 {}} {259 0 1.173 0-1833 {}} {130 0 0 0-1832 {}} {258 0 1.173 0-1827 {}} {256 0 0 0-1801 {}} {256 0 0 0-1765 {}} {128 0 0 0-1752 {}} {258 0 0 0-1736 {}} {258 0 0 0-1692 {}} {256 0 0 0-1662 {}} {256 0 0 0-1630 {}} {258 0 0 0-1604 {}} {258 0 0 0-1556 {}} {256 0 0 0-1526 {}} {256 0 0 0-1489 {}} {774 0 0 0-2009 {}} {774 0 0 0-1965 {}} {772 0 0 0-1935 {}} {772 0 0 0-1903 {}} {774 0 0 0-1878 {}}} SUCCS {{774 0 1.173 0-1489 {}} {774 0 1.173 0-1526 {}} {774 0 0 0-1556 {}} {774 0 0 0-1604 {}} {774 0 1.173 0-1630 {}} {774 0 1.173 0-1662 {}} {774 0 0 0-1692 {}} {774 0 0 0-1736 {}} {774 0 1.173 0-1765 {}} {774 0 1.173 0-1801 {}} {774 0 0 0-1834 {}} {130 0 0 0-1404 {}} {258 0 0 0-1878 {}} {258 0 1.173 0-1903 {}} {258 0 1.173 0-1935 {}} {258 0 0 0-1965 {}} {258 0 0 0-2009 {}}} CYCLES {}}
set a(0-1835) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-454 LOC {1 0.034615375 106 0.0 106 0.0 107 0.8535577} PREDS {{146 0 0 0-1832 {}} {258 0 0 0-1758 {}}} SUCCS {{259 0 1.173 0-1836 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1836) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-455 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 108 0.006249937500000025} PREDS {{774 0 0 0-1836 {}} {259 0 1.173 0-1835 {}} {130 0 0 0-1832 {}} {258 0 1.173 0-1827 {}} {256 0 0 0-1803 {}} {256 0 0 0-1767 {}} {128 0 0 0-1752 {}} {258 0 0 0-1738 {}} {258 0 0 0-1694 {}} {256 0 0 0-1664 {}} {256 0 0 0-1632 {}} {258 0 0 0-1606 {}} {258 0 0 0-1557 {}} {256 0 0 0-1528 {}} {256 0 0 0-1490 {}} {774 0 0 0-2011 {}} {774 0 0 0-1967 {}} {772 0 0 0-1937 {}} {772 0 0 0-1905 {}} {774 0 0 0-1880 {}}} SUCCS {{774 0 1.173 0-1490 {}} {774 0 1.173 0-1528 {}} {774 0 0 0-1557 {}} {774 0 0 0-1606 {}} {774 0 1.173 0-1632 {}} {774 0 1.173 0-1664 {}} {774 0 0 0-1694 {}} {774 0 0 0-1738 {}} {774 0 1.173 0-1767 {}} {774 0 1.173 0-1803 {}} {774 0 0 0-1836 {}} {130 0 0 0-1404 {}} {258 0 0 0-1880 {}} {258 0 1.173 0-1905 {}} {258 0 1.173 0-1937 {}} {258 0 0 0-1967 {}} {258 0 0 0-2011 {}}} CYCLES {}}
set a(0-1837) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-456 LOC {1 0.034615375 106 0.0 106 0.0 107 0.8535577} PREDS {{146 0 0 0-1832 {}} {258 0 0 0-1758 {}}} SUCCS {{259 0 1.173 0-1838 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1838) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-457 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 108 0.006249937500000025} PREDS {{774 0 0 0-1838 {}} {259 0 1.173 0-1837 {}} {130 0 0 0-1832 {}} {258 0 1.173 0-1827 {}} {256 0 0 0-1805 {}} {256 0 0 0-1769 {}} {128 0 0 0-1752 {}} {258 0 0 0-1740 {}} {258 0 0 0-1696 {}} {256 0 0 0-1666 {}} {256 0 0 0-1634 {}} {258 0 0 0-1608 {}} {258 0 0 0-1558 {}} {256 0 0 0-1530 {}} {256 0 0 0-1491 {}} {774 0 0 0-2013 {}} {774 0 0 0-1969 {}} {772 0 0 0-1939 {}} {772 0 0 0-1907 {}} {774 0 0 0-1882 {}}} SUCCS {{774 0 1.173 0-1491 {}} {774 0 1.173 0-1530 {}} {774 0 0 0-1558 {}} {774 0 0 0-1608 {}} {774 0 1.173 0-1634 {}} {774 0 1.173 0-1666 {}} {774 0 0 0-1696 {}} {774 0 0 0-1740 {}} {774 0 1.173 0-1769 {}} {774 0 1.173 0-1805 {}} {774 0 0 0-1838 {}} {130 0 0 0-1404 {}} {258 0 0 0-1882 {}} {258 0 1.173 0-1907 {}} {258 0 1.173 0-1939 {}} {258 0 0 0-1969 {}} {258 0 0 0-2013 {}}} CYCLES {}}
set a(0-1839) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-458 LOC {1 0.034615375 106 0.0 106 0.0 107 0.8535577} PREDS {{146 0 0 0-1832 {}} {258 0 0 0-1758 {}}} SUCCS {{259 0 1.173 0-1840 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1840) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-459 LOC {103 1.0 106 0.9415 106 1.0 107 0.006249937500000025 108 0.006249937500000025} PREDS {{774 0 0 0-1840 {}} {259 0 1.173 0-1839 {}} {130 0 0 0-1832 {}} {258 0 1.173 0-1827 {}} {256 0 0 0-1807 {}} {256 0 0 0-1771 {}} {128 0 0 0-1752 {}} {258 0 0 0-1742 {}} {258 0 0 0-1698 {}} {256 0 0 0-1668 {}} {256 0 0 0-1636 {}} {258 0 0 0-1610 {}} {258 0 0 0-1559 {}} {256 0 0 0-1532 {}} {256 0 0 0-1492 {}} {774 0 0 0-2015 {}} {774 0 0 0-1971 {}} {772 0 0 0-1941 {}} {772 0 0 0-1909 {}} {774 0 0 0-1884 {}}} SUCCS {{774 0 1.173 0-1492 {}} {774 0 1.173 0-1532 {}} {774 0 0 0-1559 {}} {774 0 0 0-1610 {}} {774 0 1.173 0-1636 {}} {774 0 1.173 0-1668 {}} {774 0 0 0-1698 {}} {774 0 0 0-1742 {}} {774 0 1.173 0-1771 {}} {774 0 1.173 0-1807 {}} {774 0 0 0-1840 {}} {130 0 0 0-1404 {}} {258 0 0 0-1884 {}} {258 0 1.173 0-1909 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1971 {}} {258 0 0 0-2015 {}}} CYCLES {}}
set a(0-1841) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-460 LOC {0 1.0 107 0.0 107 0.0 107 0.0 108 1.0} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1842 {}} {130 0 0 0-1404 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1842) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#11 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-461 LOC {0 1.0 107 0.0 107 0.0 108 1.0} PREDS {{259 0 0 0-1841 {}}} SUCCS {{259 0 0 0-1843 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1843) {AREA_SCORE {} NAME COMP_LOOP-3:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-462 LOC {0 1.0 107 0.0 107 0.0 108 1.0} PREDS {{259 0 0 0-1842 {}}} SUCCS {{259 0 0 0-1844 {}} {130 0 0 0-1404 {}}} CYCLES {}}
set a(0-1844) {AREA_SCORE {} NAME COMP_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-463 LOC {89 0.0 107 0.0 107 0.0 107 0.0 108 1.0} PREDS {{259 0 0 0-1843 {}} {128 0 0 0-1752 {}} {772 0 0 0-1404 {}}} SUCCS {{258 0 0 0-1404 {}}} CYCLES {}}
set a(0-1845) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-464 LOC {89 0.0 107 1.0 107 1.0 107 1.0 108 1.0} PREDS {{128 0 0 0-1752 {}} {772 0 0 0-1869 {}} {772 0 0 0-1404 {}}} SUCCS {{258 0 0 0-1404 {}}} CYCLES {}}
set a(0-1846) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-3:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-465 LOC {89 0.0 107 1.0 107 1.0 107 1.0 108 1.0} PREDS {{128 0 0 0-1752 {}} {772 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1404 {}}} CYCLES {}}
set a(0-1847) {AREA_SCORE {} NAME modExp_dev#1:while:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-466 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1862 {}}} SUCCS {{259 0 0 0-1848 {}} {256 0 0 0-1862 {}}} CYCLES {}}
set a(0-1848) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-467 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1847 {}}} SUCCS {{128 0 0 0-1851 {}} {128 0 0 0-1856 {}} {128 0 0 0-1862 {}}} CYCLES {}}
set a(0-1849) {AREA_SCORE {} NAME modExp_dev#1:while:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-468 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-1851 {}}} SUCCS {{259 0 0 0-1850 {}} {256 0 0 0-1851 {}}} CYCLES {}}
set a(0-1850) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-469 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-1849 {}}} SUCCS {{259 0 0 0-1851 {}} {258 0 0 0-1857 {}}} CYCLES {}}
set a(0-1851) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-470 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-1851 {}} {259 0 0 0-1850 {}} {256 0 0 0-1849 {}} {128 0 0 0-1848 {}}} SUCCS {{774 0 0 0-1849 {}} {772 0 0 0-1851 {}}} CYCLES {}}
set a(0-1852) {AREA_SCORE {} NAME modExp_dev#1:while:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-471 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1856 {}}} SUCCS {{258 0 0 0-1854 {}} {256 0 0 0-1856 {}}} CYCLES {}}
set a(0-1853) {AREA_SCORE {} NAME modExp_dev#1:while:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-472 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1854 {}}} CYCLES {}}
set a(0-1854) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-473 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1853 {}} {258 0 0 0-1852 {}}} SUCCS {{259 0 0 0-1855 {}}} CYCLES {}}
set a(0-1855) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-3:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-474 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-1854 {}}} SUCCS {{259 0 0 0-1856 {}}} CYCLES {}}
set a(0-1856) {AREA_SCORE {} NAME modExp_dev#1:while:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-475 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-1856 {}} {259 0 0 0-1855 {}} {256 0 0 0-1852 {}} {128 0 0 0-1848 {}}} SUCCS {{774 0 0 0-1852 {}} {772 0 0 0-1856 {}}} CYCLES {}}
set a(0-1857) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:not TYPE NOT PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-476 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-1850 {}}} SUCCS {{259 0 0 0-1858 {}}} CYCLES {}}
set a(0-1858) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-477 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-1857 {}}} SUCCS {{259 0 0 0-1859 {}}} CYCLES {}}
set a(0-1859) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-3:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-478 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-1858 {}}} SUCCS {{259 0 0 0-1860 {}}} CYCLES {}}
set a(0-1860) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-479 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1859 {}}} SUCCS {{259 0 0 0-1861 {}}} CYCLES {}}
set a(0-1861) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:not TYPE NOT PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-480 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1860 {}}} SUCCS {{259 0 0 0-1862 {}}} CYCLES {}}
set a(0-1862) {AREA_SCORE {} NAME modExp_dev#1:while:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1404 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-481 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1862 {}} {259 0 0 0-1861 {}} {128 0 0 0-1848 {}} {256 0 0 0-1847 {}}} SUCCS {{774 0 0 0-1847 {}} {772 0 0 0-1862 {}}} CYCLES {}}
set a(0-1404) {CHI {0-1847 0-1848 0-1849 0-1850 0-1851 0-1852 0-1853 0-1854 0-1855 0-1856 0-1857 0-1858 0-1859 0-1860 0-1861 0-1862} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {15480 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 15480 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15480 NAME COMP_LOOP-3:modExp_dev#1:while TYPE LOOP DELAY {309620.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-482 LOC {104 1.0 107 1.0 107 1.0 108 1.0} PREDS {{259 0 0 0-1846 {}} {258 0 0 0-1845 {}} {258 0 0 0-1844 {}} {130 0 0 0-1843 {}} {130 0 0 0-1842 {}} {130 0 0 0-1841 {}} {130 0 0 0-1840 {}} {130 0 0 0-1839 {}} {130 0 0 0-1838 {}} {130 0 0 0-1837 {}} {130 0 0 0-1836 {}} {130 0 0 0-1835 {}} {130 0 0 0-1834 {}} {130 0 0 0-1833 {}} {130 0 0 0-1831 {}} {130 0 0 0-1830 {}} {130 0 0 0-1829 {}} {130 0 0 0-1828 {}} {130 0 0 0-1827 {}} {130 0 0 0-1825 {}} {130 0 0 0-1824 {}} {130 0 0 0-1823 {}} {130 0 0 0-1822 {}} {130 0 0 0-1821 {}} {130 0 0 0-1820 {}} {130 0 0 0-1819 {}} {130 0 0 0-1818 {}} {130 0 0 0-1817 {}} {130 0 0 0-1816 {}} {130 0 0 0-1815 {}} {130 0 0 0-1814 {}} {130 0 0 0-1813 {}} {130 0 0 0-1812 {}} {130 0 0 0-1811 {}} {130 0 0 0-1810 {}} {130 0 0 0-1809 {}} {130 0 0 0-1808 {}} {130 0 0 0-1807 {}} {130 0 0 0-1806 {}} {130 0 0 0-1805 {}} {130 0 0 0-1804 {}} {130 0 0 0-1803 {}} {130 0 0 0-1802 {}} {130 0 0 0-1801 {}} {130 0 0 0-1800 {}} {130 0 0 0-1798 {}} {130 0 0 0-1797 {}} {130 0 0 0-1796 {}} {130 0 0 0-1795 {}} {130 0 0 0-1794 {}} {130 0 0 0-1793 {}} {130 0 0 0-1792 {}} {130 0 0 0-1791 {}} {130 0 0 0-1790 {}} {130 0 0 0-1789 {}} {130 0 0 0-1788 {}} {130 0 0 0-1787 {}} {130 0 0 0-1786 {}} {130 0 0 0-1785 {}} {130 0 0 0-1784 {}} {130 0 0 0-1783 {}} {130 0 0 0-1782 {}} {130 0 0 0-1781 {}} {130 0 0 0-1780 {}} {130 0 0 0-1779 {}} {130 0 0 0-1778 {}} {130 0 0 0-1777 {}} {130 0 0 0-1776 {}} {130 0 0 0-1775 {}} {130 0 0 0-1774 {}} {130 0 0 0-1773 {}} {130 0 0 0-1772 {}} {130 0 0 0-1771 {}} {130 0 0 0-1770 {}} {130 0 0 0-1769 {}} {130 0 0 0-1768 {}} {130 0 0 0-1767 {}} {130 0 0 0-1766 {}} {130 0 0 0-1765 {}} {130 0 0 0-1764 {}} {130 0 0 0-1762 {}} {130 0 0 0-1761 {}} {130 0 0 0-1760 {}} {130 0 0 0-1759 {}} {130 0 0 0-1758 {}} {130 0 0 0-1757 {}} {130 0 0 0-1756 {}} {130 0 0 0-1755 {}} {130 0 0 0-1754 {}} {130 0 0 0-1753 {}} {64 0 0 0-1752 {}} {64 0 0 0-1403 {}}} SUCCS {{772 0 0 0-1844 {}} {772 0 0 0-1845 {}} {772 0 0 0-1846 {}} {131 0 0 0-1863 {}} {130 0 0 0-1864 {}} {130 0 0 0-1865 {}} {130 0 0 0-1866 {}} {130 0 0 0-1868 {}} {258 0 0 0-1869 {}} {130 0 0 0-1870 {}} {130 0 0 0-1871 {}} {130 0 0 0-1872 {}} {130 0 0 0-1874 {}} {130 0 0 0-1875 {}} {130 0 0 0-1877 {}} {130 0 0 0-1878 {}} {130 0 0 0-1879 {}} {130 0 0 0-1880 {}} {130 0 0 0-1881 {}} {130 0 0 0-1882 {}} {130 0 0 0-1883 {}} {130 0 0 0-1884 {}} {130 0 0 0-1885 {}} {130 0 0 0-1886 {}} {130 0 0 0-1887 {}} {130 0 0 0-1888 {}} {130 0 0 0-1889 {}} {130 0 0 0-1890 {}} {130 0 0 0-1891 {}} {130 0 0 0-1892 {}} {130 0 0 0-1893 {}} {64 0 0 0-1405 {}}} CYCLES {}}
set a(0-1863) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-483 LOC {104 1.0 108 0.5525751 108 0.5525751 109 0.5525751} PREDS {{131 0 0 0-1404 {}} {258 0 0 0-1822 {}}} SUCCS {{259 0 0 0-1864 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1864) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-3:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-484 LOC {105 0.0 108 0.5525751 108 0.5525751 108 0.6009624573717949 109 0.6009624573717949} PREDS {{259 0 0 0-1863 {}} {130 0 0 0-1404 {}} {258 0 0 0-1790 {}}} SUCCS {{259 0 0 0-1865 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1865) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-485 LOC {105 0.0483874 108 0.6009625 108 0.6009625 109 0.6009625} PREDS {{259 0 0 0-1864 {}} {130 0 0 0-1404 {}} {128 0 0 0-1867 {}}} SUCCS {{258 0 0 0-1867 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1866) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-486 LOC {105 0.0 108 0.6009625 108 0.6009625 109 0.6009625} PREDS {{130 0 0 0-1404 {}} {128 0 0 0-1867 {}}} SUCCS {{259 0 0 0-1867 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1867) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-487 LOC {105 1.0 108 0.681 108 1.0 121 0.0064061875000001045 122 0.0064061875000001045} PREDS {{259 0 0 0-1866 {}} {258 0 0 0-1865 {}}} SUCCS {{128 0 0 0-1865 {}} {128 0 0 0-1866 {}} {259 0 0 0-1868 {}}} CYCLES {}}
set a(0-1868) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-488 LOC {118 0.006406225 121 0.21615332499999998 121 0.21615332499999998 122 0.21615332499999998} PREDS {{259 0 0 0-1867 {}} {130 0 0 0-1404 {}}} SUCCS {{258 0 0 0-1870 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1869) {AREA_SCORE {} NAME COMP_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-489 LOC {104 1.0 121 0.21615332499999998 121 0.21615332499999998 121 0.21615332499999998 122 0.21615332499999998} PREDS {{258 0 0 0-1404 {}}} SUCCS {{772 0 0 0-1845 {}} {259 0 0 0-1870 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1870) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:mul TYPE MUL DELAY {12.54 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-490 LOC {118 0.006406225 121 0.21615332499999998 121 0.21615332499999998 121 0.9999999388496399 122 0.9999999388496399} PREDS {{259 0 0 0-1869 {}} {258 0 0 0-1868 {}} {130 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1871 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1871) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-491 LOC {119 0.0 122 0.6009625 122 0.6009625 123 0.6009625} PREDS {{259 0 0 0-1870 {}} {130 0 0 0-1404 {}} {128 0 0 0-1873 {}}} SUCCS {{258 0 0 0-1873 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1872) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-492 LOC {119 0.0 122 0.6009625 122 0.6009625 123 0.6009625} PREDS {{130 0 0 0-1404 {}} {128 0 0 0-1873 {}}} SUCCS {{259 0 0 0-1873 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1873) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-493 LOC {119 1.0 122 0.681 122 1.0 135 0.0064061875000001045 136 0.0064061875000001045} PREDS {{259 0 0 0-1872 {}} {258 0 0 0-1871 {}}} SUCCS {{128 0 0 0-1871 {}} {128 0 0 0-1872 {}} {259 0 0 0-1874 {}}} CYCLES {}}
set a(0-1874) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-494 LOC {132 0.006406225 135 0.8535577 135 0.8535577 136 0.8535577} PREDS {{259 0 0 0-1873 {}} {130 0 0 0-1404 {}}} SUCCS {{258 0 1.173 0-1878 {}} {258 0 1.173 0-1880 {}} {258 0 1.173 0-1882 {}} {258 0 1.173 0-1884 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1875) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-495 LOC {104 1.0 107 1.0 107 1.0 136 0.8535577} PREDS {{130 0 0 0-1404 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 0 0-1876 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1876) {AREA_SCORE {} NAME COMP_LOOP:switch#13 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-496 LOC {104 1.0 107 1.0 107 1.0 136 0.8535577} PREDS {{259 0 0 0-1875 {}}} SUCCS {{146 0 0 0-1877 {}} {130 0 0 0-1878 {}} {146 0 0 0-1879 {}} {130 0 0 0-1880 {}} {146 0 0 0-1881 {}} {130 0 0 0-1882 {}} {146 0 0 0-1883 {}} {130 0 0 0-1884 {}}} CYCLES {}}
set a(0-1877) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-497 LOC {104 1.0 135 0.0 135 0.0 136 0.8535577} PREDS {{146 0 0 0-1876 {}} {130 0 0 0-1404 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 1.173 0-1878 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1878) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-498 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 137 0.006249937500000025} PREDS {{774 0 0 0-1878 {}} {259 0 1.173 0-1877 {}} {130 0 0 0-1876 {}} {258 0 1.173 0-1874 {}} {130 0 0 0-1404 {}} {258 0 0 0-1834 {}} {256 0 0 0-1801 {}} {256 0 0 0-1765 {}} {258 0 0 0-1736 {}} {258 0 0 0-1692 {}} {256 0 0 0-1662 {}} {256 0 0 0-1630 {}} {258 0 0 0-1604 {}} {258 0 0 0-1556 {}} {256 0 0 0-1526 {}} {256 0 0 0-1489 {}} {774 0 0 0-2009 {}} {774 0 0 0-1965 {}} {772 0 0 0-1935 {}} {772 0 0 0-1903 {}}} SUCCS {{774 0 1.173 0-1489 {}} {774 0 1.173 0-1526 {}} {774 0 0 0-1556 {}} {774 0 0 0-1604 {}} {774 0 1.173 0-1630 {}} {774 0 1.173 0-1662 {}} {774 0 0 0-1692 {}} {774 0 0 0-1736 {}} {774 0 1.173 0-1765 {}} {774 0 1.173 0-1801 {}} {774 0 0 0-1834 {}} {774 0 0 0-1878 {}} {130 0 0 0-1893 {}} {258 0 1.173 0-1903 {}} {258 0 1.173 0-1935 {}} {258 0 0 0-1965 {}} {258 0 0 0-2009 {}}} CYCLES {}}
set a(0-1879) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-499 LOC {104 1.0 135 0.0 135 0.0 136 0.8535577} PREDS {{146 0 0 0-1876 {}} {130 0 0 0-1404 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 1.173 0-1880 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1880) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-500 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 137 0.006249937500000025} PREDS {{774 0 0 0-1880 {}} {259 0 1.173 0-1879 {}} {130 0 0 0-1876 {}} {258 0 1.173 0-1874 {}} {130 0 0 0-1404 {}} {258 0 0 0-1836 {}} {256 0 0 0-1803 {}} {256 0 0 0-1767 {}} {258 0 0 0-1738 {}} {258 0 0 0-1694 {}} {256 0 0 0-1664 {}} {256 0 0 0-1632 {}} {258 0 0 0-1606 {}} {258 0 0 0-1557 {}} {256 0 0 0-1528 {}} {256 0 0 0-1490 {}} {774 0 0 0-2011 {}} {774 0 0 0-1967 {}} {772 0 0 0-1937 {}} {772 0 0 0-1905 {}}} SUCCS {{774 0 1.173 0-1490 {}} {774 0 1.173 0-1528 {}} {774 0 0 0-1557 {}} {774 0 0 0-1606 {}} {774 0 1.173 0-1632 {}} {774 0 1.173 0-1664 {}} {774 0 0 0-1694 {}} {774 0 0 0-1738 {}} {774 0 1.173 0-1767 {}} {774 0 1.173 0-1803 {}} {774 0 0 0-1836 {}} {774 0 0 0-1880 {}} {130 0 0 0-1893 {}} {258 0 1.173 0-1905 {}} {258 0 1.173 0-1937 {}} {258 0 0 0-1967 {}} {258 0 0 0-2011 {}}} CYCLES {}}
set a(0-1881) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-501 LOC {104 1.0 135 0.0 135 0.0 136 0.8535577} PREDS {{146 0 0 0-1876 {}} {130 0 0 0-1404 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 1.173 0-1882 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1882) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-502 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 137 0.006249937500000025} PREDS {{774 0 0 0-1882 {}} {259 0 1.173 0-1881 {}} {130 0 0 0-1876 {}} {258 0 1.173 0-1874 {}} {130 0 0 0-1404 {}} {258 0 0 0-1838 {}} {256 0 0 0-1805 {}} {256 0 0 0-1769 {}} {258 0 0 0-1740 {}} {258 0 0 0-1696 {}} {256 0 0 0-1666 {}} {256 0 0 0-1634 {}} {258 0 0 0-1608 {}} {258 0 0 0-1558 {}} {256 0 0 0-1530 {}} {256 0 0 0-1491 {}} {774 0 0 0-2013 {}} {774 0 0 0-1969 {}} {772 0 0 0-1939 {}} {772 0 0 0-1907 {}}} SUCCS {{774 0 1.173 0-1491 {}} {774 0 1.173 0-1530 {}} {774 0 0 0-1558 {}} {774 0 0 0-1608 {}} {774 0 1.173 0-1634 {}} {774 0 1.173 0-1666 {}} {774 0 0 0-1696 {}} {774 0 0 0-1740 {}} {774 0 1.173 0-1769 {}} {774 0 1.173 0-1805 {}} {774 0 0 0-1838 {}} {774 0 0 0-1882 {}} {130 0 0 0-1893 {}} {258 0 1.173 0-1907 {}} {258 0 1.173 0-1939 {}} {258 0 0 0-1969 {}} {258 0 0 0-2013 {}}} CYCLES {}}
set a(0-1883) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-503 LOC {104 1.0 135 0.0 135 0.0 136 0.8535577} PREDS {{146 0 0 0-1876 {}} {130 0 0 0-1404 {}} {258 0 0 0-1797 {}}} SUCCS {{259 0 1.173 0-1884 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1884) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-504 LOC {132 1.0 135 0.9415 135 1.0 136 0.006249937500000025 137 0.006249937500000025} PREDS {{774 0 0 0-1884 {}} {259 0 1.173 0-1883 {}} {130 0 0 0-1876 {}} {258 0 1.173 0-1874 {}} {130 0 0 0-1404 {}} {258 0 0 0-1840 {}} {256 0 0 0-1807 {}} {256 0 0 0-1771 {}} {258 0 0 0-1742 {}} {258 0 0 0-1698 {}} {256 0 0 0-1668 {}} {256 0 0 0-1636 {}} {258 0 0 0-1610 {}} {258 0 0 0-1559 {}} {256 0 0 0-1532 {}} {256 0 0 0-1492 {}} {774 0 0 0-2015 {}} {774 0 0 0-1971 {}} {772 0 0 0-1941 {}} {772 0 0 0-1909 {}}} SUCCS {{774 0 1.173 0-1492 {}} {774 0 1.173 0-1532 {}} {774 0 0 0-1559 {}} {774 0 0 0-1610 {}} {774 0 1.173 0-1636 {}} {774 0 1.173 0-1668 {}} {774 0 0 0-1698 {}} {774 0 0 0-1742 {}} {774 0 1.173 0-1771 {}} {774 0 1.173 0-1807 {}} {774 0 0 0-1840 {}} {774 0 0 0-1884 {}} {130 0 0 0-1893 {}} {258 0 1.173 0-1909 {}} {258 0 1.173 0-1941 {}} {258 0 0 0-1971 {}} {258 0 0 0-2015 {}}} CYCLES {}}
set a(0-1885) {AREA_SCORE {} NAME operator<<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-3) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-505 LOC {104 1.0 108 0.9521134 108 0.9521134 151 0.9521134} PREDS {{130 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1886 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1886) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><64,false>:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-506 LOC {104 1.0 108 0.9521134 108 0.9521134 151 0.9521134} PREDS {{259 0 0 0-1885 {}} {130 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1887 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1887) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><64,false>:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-507 LOC {104 1.0 108 0.9521134 108 0.9521134 151 0.9521134} PREDS {{259 0 0 0-1886 {}} {130 0 0 0-1404 {}}} SUCCS {{258 0 0 0-1890 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1888) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-508 LOC {104 1.0 108 0.0 108 0.0 108 0.0 151 0.9521134} PREDS {{130 0 0 0-1404 {}} {774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1889 {}} {130 0 0 0-1893 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1889) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#12 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-509 LOC {104 1.0 108 0.0 108 0.0 151 0.9521134} PREDS {{259 0 0 0-1888 {}} {130 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1890 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1890) {AREA_SCORE 62.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(62,0,7,0,62) QUANTITY 1 NAME operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-510 LOC {105 0.0 108 0.9521134 108 0.9521134 108 0.9999999560897436 151 0.9999999560897436} PREDS {{259 0 0 0-1889 {}} {258 0 0 0-1887 {}} {130 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1891 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1891) {AREA_SCORE {} NAME operator<<64,false>:slc(operator<<64,false>:acc)(61) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-511 LOC {105 0.047886599999999994 108 1.0 108 1.0 151 1.0} PREDS {{259 0 0 0-1890 {}} {130 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1892 {}} {130 0 0 0-1893 {}}} CYCLES {}}
set a(0-1892) {AREA_SCORE {} NAME COMP_LOOP-4:not#1 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-512 LOC {105 0.047886599999999994 121 1.0 121 1.0 151 1.0} PREDS {{259 0 0 0-1891 {}} {130 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1893 {}}} CYCLES {}}
set a(0-1893) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-513 LOC {133 0.0062499999999999995 136 1.0 136 1.0 151 1.0} PREDS {{259 0 0 0-1892 {}} {130 0 0 0-1891 {}} {130 0 0 0-1890 {}} {130 0 0 0-1889 {}} {130 0 0 0-1888 {}} {130 0 0 0-1887 {}} {130 0 0 0-1886 {}} {130 0 0 0-1885 {}} {130 0 0 0-1884 {}} {130 0 0 0-1883 {}} {130 0 0 0-1882 {}} {130 0 0 0-1881 {}} {130 0 0 0-1880 {}} {130 0 0 0-1879 {}} {130 0 0 0-1878 {}} {130 0 0 0-1877 {}} {130 0 0 0-1875 {}} {130 0 0 0-1874 {}} {130 0 0 0-1872 {}} {130 0 0 0-1871 {}} {130 0 0 0-1870 {}} {130 0 0 0-1869 {}} {130 0 0 0-1868 {}} {130 0 0 0-1866 {}} {130 0 0 0-1865 {}} {130 0 0 0-1864 {}} {130 0 0 0-1863 {}} {130 0 0 0-1404 {}}} SUCCS {{128 0 0 0-1965 {}} {128 0 0 0-1967 {}} {128 0 0 0-1969 {}} {128 0 0 0-1971 {}} {128 0 0 0-1975 {}} {128 0 0 0-1976 {}} {128 0 0 0-1977 {}} {64 0 0 0-1405 {}}} CYCLES {}}
set a(0-1894) {AREA_SCORE {} NAME COMP_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-514 LOC {0 1.0 1 0.0 1 0.0 1 0.0 137 0.818691925} PREDS {} SUCCS {{259 0 0 0-1895 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1895) {AREA_SCORE {} NAME COMP_LOOP-4:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-515 LOC {0 1.0 1 0.0 1 0.0 137 0.818691925} PREDS {{259 0 0 0-1894 {}}} SUCCS {{258 0 0 0-1899 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1896) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-516 LOC {0 1.0 1 0.0 1 0.0 1 0.0 137 0.818691925} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1897 {}} {130 0 0 0-1405 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1897) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#13 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-517 LOC {0 1.0 1 0.0 1 0.0 137 0.818691925} PREDS {{259 0 0 0-1896 {}}} SUCCS {{259 0 0 0-1898 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1898) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-518 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 137 0.818691925} PREDS {{259 0 0 0-1897 {}}} SUCCS {{259 0 0 0-1899 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1899) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-4:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-519 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 137 0.8535576477564102} PREDS {{259 0 0 0-1898 {}} {258 0 0 0-1895 {}}} SUCCS {{259 0 0 0-1900 {}} {258 0 0 0-1902 {}} {258 0 0 0-1904 {}} {258 0 0 0-1906 {}} {258 0 0 0-1908 {}} {258 0 0 0-1910 {}} {258 0 0 0-1911 {}} {258 0 0 0-1913 {}} {258 0 0 0-1914 {}} {258 0 0 0-1917 {}} {258 0 0 0-1918 {}} {258 0 0 0-1921 {}} {258 0 0 0-1922 {}} {258 0 0 0-1962 {}} {258 0 0 0-1964 {}} {258 0 0 0-1966 {}} {258 0 0 0-1968 {}} {258 0 0 0-1970 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1900) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-520 LOC {1 0.034865775 1 1.0 1 1.0 137 0.8535577} PREDS {{259 0 0 0-1899 {}}} SUCCS {{259 0 0 0-1901 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1901) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-521 LOC {1 0.034865775 1 1.0 1 1.0 137 0.8535577} PREDS {{259 0 0 0-1900 {}}} SUCCS {{146 0 0 0-1902 {}} {146 0 0 0-1903 {}} {146 0 0 0-1904 {}} {146 0 0 0-1905 {}} {146 0 0 0-1906 {}} {146 0 0 0-1907 {}} {146 0 0 0-1908 {}} {146 0 0 0-1909 {}}} CYCLES {}}
set a(0-1902) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-522 LOC {1 0.034865775 136 0.0 136 0.0 137 0.8535577} PREDS {{146 0 0 0-1901 {}} {258 0 0 0-1899 {}}} SUCCS {{259 0 1.173 0-1903 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1903) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-523 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 138 0.09437493750000003} PREDS {{259 0 1.173 0-1902 {}} {146 0 0 0-1901 {}} {258 0 1.173 0-1878 {}} {258 0 1.173 0-1834 {}} {258 0 1.173 0-1736 {}} {258 0 1.173 0-1692 {}} {258 0 1.173 0-1604 {}} {258 0 1.173 0-1556 {}} {774 0 1.173 0-2009 {}} {774 0 1.173 0-1965 {}}} SUCCS {{772 0 0 0-1556 {}} {772 0 0 0-1604 {}} {772 0 0 0-1692 {}} {772 0 0 0-1736 {}} {772 0 0 0-1834 {}} {772 0 0 0-1878 {}} {258 0 0 0-1924 {}} {256 0 0 0-1965 {}} {130 0 0 0-1405 {}} {256 0 0 0-2009 {}}} CYCLES {}}
set a(0-1904) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-524 LOC {1 0.034865775 136 0.0 136 0.0 137 0.8535577} PREDS {{146 0 0 0-1901 {}} {258 0 0 0-1899 {}}} SUCCS {{259 0 1.173 0-1905 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1905) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-525 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 138 0.09437493750000003} PREDS {{259 0 1.173 0-1904 {}} {146 0 0 0-1901 {}} {258 0 1.173 0-1880 {}} {258 0 1.173 0-1836 {}} {258 0 1.173 0-1738 {}} {258 0 1.173 0-1694 {}} {258 0 1.173 0-1606 {}} {258 0 1.173 0-1557 {}} {774 0 1.173 0-2011 {}} {774 0 1.173 0-1967 {}}} SUCCS {{772 0 0 0-1557 {}} {772 0 0 0-1606 {}} {772 0 0 0-1694 {}} {772 0 0 0-1738 {}} {772 0 0 0-1836 {}} {772 0 0 0-1880 {}} {258 0 0 0-1924 {}} {256 0 0 0-1967 {}} {130 0 0 0-1405 {}} {256 0 0 0-2011 {}}} CYCLES {}}
set a(0-1906) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-526 LOC {1 0.034865775 136 0.0 136 0.0 137 0.8535577} PREDS {{146 0 0 0-1901 {}} {258 0 0 0-1899 {}}} SUCCS {{259 0 1.173 0-1907 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1907) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-527 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 138 0.09437493750000003} PREDS {{259 0 1.173 0-1906 {}} {146 0 0 0-1901 {}} {258 0 1.173 0-1882 {}} {258 0 1.173 0-1838 {}} {258 0 1.173 0-1740 {}} {258 0 1.173 0-1696 {}} {258 0 1.173 0-1608 {}} {258 0 1.173 0-1558 {}} {774 0 1.173 0-2013 {}} {774 0 1.173 0-1969 {}}} SUCCS {{772 0 0 0-1558 {}} {772 0 0 0-1608 {}} {772 0 0 0-1696 {}} {772 0 0 0-1740 {}} {772 0 0 0-1838 {}} {772 0 0 0-1882 {}} {258 0 0 0-1924 {}} {256 0 0 0-1969 {}} {130 0 0 0-1405 {}} {256 0 0 0-2013 {}}} CYCLES {}}
set a(0-1908) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-528 LOC {1 0.034865775 136 0.0 136 0.0 137 0.8535577} PREDS {{146 0 0 0-1901 {}} {258 0 0 0-1899 {}}} SUCCS {{259 0 1.173 0-1909 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1909) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-529 LOC {133 1.0 136 0.9415 136 1.0 137 0.09437493750000003 138 0.09437493750000003} PREDS {{259 0 1.173 0-1908 {}} {146 0 0 0-1901 {}} {258 0 1.173 0-1884 {}} {258 0 1.173 0-1840 {}} {258 0 1.173 0-1742 {}} {258 0 1.173 0-1698 {}} {258 0 1.173 0-1610 {}} {258 0 1.173 0-1559 {}} {774 0 1.173 0-2015 {}} {774 0 1.173 0-1971 {}}} SUCCS {{772 0 0 0-1559 {}} {772 0 0 0-1610 {}} {772 0 0 0-1698 {}} {772 0 0 0-1742 {}} {772 0 0 0-1840 {}} {772 0 0 0-1884 {}} {258 0 0 0-1924 {}} {256 0 0 0-1971 {}} {130 0 0 0-1405 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1910) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-530 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{258 0 0 0-1899 {}}} SUCCS {{258 0 0 0-1912 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1911) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-531 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{258 0 0 0-1899 {}}} SUCCS {{259 0 0 0-1912 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1912) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#12 TYPE NOR PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-532 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{259 0 0 0-1911 {}} {258 0 0 0-1910 {}}} SUCCS {{258 0 0 0-1924 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1913) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-533 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{258 0 0 0-1899 {}}} SUCCS {{258 0 0 0-1916 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1914) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-534 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{258 0 0 0-1899 {}}} SUCCS {{259 0 0 0-1915 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1915) {AREA_SCORE {} NAME COMP_LOOP:not#40 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-535 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{259 0 0 0-1914 {}}} SUCCS {{259 0 0 0-1916 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1916) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#36 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-536 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{259 0 0 0-1915 {}} {258 0 0 0-1913 {}}} SUCCS {{258 0 0 0-1924 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1917) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-537 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{258 0 0 0-1899 {}}} SUCCS {{258 0 0 0-1920 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1918) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#9 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-538 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{258 0 0 0-1899 {}}} SUCCS {{259 0 0 0-1919 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1919) {AREA_SCORE {} NAME COMP_LOOP:not#41 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-539 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{259 0 0 0-1918 {}}} SUCCS {{259 0 0 0-1920 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1920) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#37 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-540 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{259 0 0 0-1919 {}} {258 0 0 0-1917 {}}} SUCCS {{258 0 0 0-1924 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1921) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-541 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{258 0 0 0-1899 {}}} SUCCS {{258 0 0 0-1923 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1922) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#11 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-542 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{258 0 0 0-1899 {}}} SUCCS {{259 0 0 0-1923 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1923) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#38 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-543 LOC {1 0.034865775 137 0.0 137 0.0 138 0.5036969} PREDS {{259 0 0 0-1922 {}} {258 0 0 0-1921 {}}} SUCCS {{259 0 0 0-1924 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1924) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#6 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-544 LOC {134 0.094375 137 0.9511217999999999 137 0.9511217999999999 137 0.999999942628205 138 0.5525750426282051} PREDS {{259 0 0 0-1923 {}} {258 0 0 0-1920 {}} {258 0 0 0-1916 {}} {258 0 0 0-1912 {}} {258 0 0 0-1909 {}} {258 0 0 0-1907 {}} {258 0 0 0-1905 {}} {258 0 0 0-1903 {}} {258 0 0 0-1454 {}} {258 0 0 0-1453 {}} {258 0 0 0-1452 {}} {258 0 0 0-1451 {}}} SUCCS {{258 0 0 0-1957 {}} {130 0 0 0-1405 {}} {258 0 0 0-1995 {}}} CYCLES {}}
set a(0-1925) {AREA_SCORE {} NAME operator+<64,false>:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-545 LOC {0 1.0 1 0.0 1 0.0 1 0.0 137 0.8013682} PREDS {} SUCCS {{259 0 0 0-1926 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1926) {AREA_SCORE {} NAME COMP_LOOP-4:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-546 LOC {0 1.0 1 0.0 1 0.0 137 0.8013682} PREDS {{259 0 0 0-1925 {}}} SUCCS {{258 0 0 0-1931 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1927) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-547 LOC {0 1.0 1 0.0 1 0.0 1 0.0 137 0.8013682} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1928 {}} {130 0 0 0-1405 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1928) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#14 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-548 LOC {0 1.0 1 0.0 1 0.0 137 0.8013682} PREDS {{259 0 0 0-1927 {}}} SUCCS {{259 0 0 0-1929 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1929) {AREA_SCORE {} NAME COMP_LOOP:conc#16 TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-549 LOC {0 1.0 1 0.9478105 1 0.9478105 137 0.8013682} PREDS {{259 0 0 0-1928 {}}} SUCCS {{258 0 0 0-1931 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1930) {AREA_SCORE {} NAME COMP_LOOP-4:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-550 LOC {0 1.0 1 0.9478105 1 0.9478105 137 0.8013682} PREDS {} SUCCS {{259 0 0 0-1931 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1931) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-4:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-551 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 137 0.8535576407051282} PREDS {{259 0 0 0-1930 {}} {258 0 0 0-1929 {}} {258 0 0 0-1926 {}}} SUCCS {{259 0 0 0-1932 {}} {258 0 0 0-1934 {}} {258 0 0 0-1936 {}} {258 0 0 0-1938 {}} {258 0 0 0-1940 {}} {258 0 0 0-1942 {}} {258 0 0 0-1943 {}} {258 0 0 0-1945 {}} {258 0 0 0-1946 {}} {258 0 0 0-1949 {}} {258 0 0 0-1950 {}} {258 0 0 0-1953 {}} {258 0 0 0-1954 {}} {130 0 0 0-1405 {}} {258 0 0 0-2006 {}} {258 0 0 0-2008 {}} {258 0 0 0-2010 {}} {258 0 0 0-2012 {}} {258 0 0 0-2014 {}}} CYCLES {}}
set a(0-1932) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-552 LOC {1 0.0521895 1 1.0 1 1.0 137 0.8535577} PREDS {{259 0 0 0-1931 {}}} SUCCS {{259 0 0 0-1933 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1933) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-553 LOC {1 0.0521895 1 1.0 1 1.0 137 0.8535577} PREDS {{259 0 0 0-1932 {}}} SUCCS {{146 0 0 0-1934 {}} {146 0 0 0-1935 {}} {146 0 0 0-1936 {}} {146 0 0 0-1937 {}} {146 0 0 0-1938 {}} {146 0 0 0-1939 {}} {146 0 0 0-1940 {}} {146 0 0 0-1941 {}}} CYCLES {}}
set a(0-1934) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#2 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-554 LOC {1 0.0521895 137 0.8535577 137 0.8535577 137 0.8535577} PREDS {{146 0 0 0-1933 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 1.173 0-1935 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1935) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-555 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 138 0.09437493750000003} PREDS {{259 0 1.173 0-1934 {}} {146 0 0 0-1933 {}} {258 0 1.173 0-1878 {}} {258 0 1.173 0-1834 {}} {258 0 1.173 0-1736 {}} {258 0 1.173 0-1692 {}} {258 0 1.173 0-1604 {}} {258 0 1.173 0-1556 {}} {774 0 1.173 0-2009 {}} {774 0 1.173 0-1965 {}}} SUCCS {{772 0 0 0-1556 {}} {772 0 0 0-1604 {}} {772 0 0 0-1692 {}} {772 0 0 0-1736 {}} {772 0 0 0-1834 {}} {772 0 0 0-1878 {}} {258 0 0 0-1956 {}} {256 0 0 0-1965 {}} {130 0 0 0-1405 {}} {256 0 0 0-2009 {}}} CYCLES {}}
set a(0-1936) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-556 LOC {1 0.0521895 137 0.8535577 137 0.8535577 137 0.8535577} PREDS {{146 0 0 0-1933 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 1.173 0-1937 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1937) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-557 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 138 0.09437493750000003} PREDS {{259 0 1.173 0-1936 {}} {146 0 0 0-1933 {}} {258 0 1.173 0-1880 {}} {258 0 1.173 0-1836 {}} {258 0 1.173 0-1738 {}} {258 0 1.173 0-1694 {}} {258 0 1.173 0-1606 {}} {258 0 1.173 0-1557 {}} {774 0 1.173 0-2011 {}} {774 0 1.173 0-1967 {}}} SUCCS {{772 0 0 0-1557 {}} {772 0 0 0-1606 {}} {772 0 0 0-1694 {}} {772 0 0 0-1738 {}} {772 0 0 0-1836 {}} {772 0 0 0-1880 {}} {258 0 0 0-1956 {}} {256 0 0 0-1967 {}} {130 0 0 0-1405 {}} {256 0 0 0-2011 {}}} CYCLES {}}
set a(0-1938) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-558 LOC {1 0.0521895 137 0.8535577 137 0.8535577 137 0.8535577} PREDS {{146 0 0 0-1933 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 1.173 0-1939 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1939) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-559 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 138 0.09437493750000003} PREDS {{259 0 1.173 0-1938 {}} {146 0 0 0-1933 {}} {258 0 1.173 0-1882 {}} {258 0 1.173 0-1838 {}} {258 0 1.173 0-1740 {}} {258 0 1.173 0-1696 {}} {258 0 1.173 0-1608 {}} {258 0 1.173 0-1558 {}} {774 0 1.173 0-2013 {}} {774 0 1.173 0-1969 {}}} SUCCS {{772 0 0 0-1558 {}} {772 0 0 0-1608 {}} {772 0 0 0-1696 {}} {772 0 0 0-1740 {}} {772 0 0 0-1838 {}} {772 0 0 0-1882 {}} {258 0 0 0-1956 {}} {256 0 0 0-1969 {}} {130 0 0 0-1405 {}} {256 0 0 0-2013 {}}} CYCLES {}}
set a(0-1940) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-560 LOC {1 0.0521895 137 0.8535577 137 0.8535577 137 0.8535577} PREDS {{146 0 0 0-1933 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 1.173 0-1941 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1941) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-561 LOC {133 1.0 137 0.9415 137 1.0 138 0.09437493750000003 138 0.09437493750000003} PREDS {{259 0 1.173 0-1940 {}} {146 0 0 0-1933 {}} {258 0 1.173 0-1884 {}} {258 0 1.173 0-1840 {}} {258 0 1.173 0-1742 {}} {258 0 1.173 0-1698 {}} {258 0 1.173 0-1610 {}} {258 0 1.173 0-1559 {}} {774 0 1.173 0-2015 {}} {774 0 1.173 0-1971 {}}} SUCCS {{772 0 0 0-1559 {}} {772 0 0 0-1610 {}} {772 0 0 0-1698 {}} {772 0 0 0-1742 {}} {772 0 0 0-1840 {}} {772 0 0 0-1884 {}} {258 0 0 0-1956 {}} {256 0 0 0-1971 {}} {130 0 0 0-1405 {}} {256 0 0 0-2015 {}}} CYCLES {}}
set a(0-1942) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#4 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-562 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{258 0 0 0-1931 {}}} SUCCS {{258 0 0 0-1944 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1943) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-563 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{258 0 0 0-1931 {}}} SUCCS {{259 0 0 0-1944 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1944) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#13 TYPE NOR PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-564 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{259 0 0 0-1943 {}} {258 0 0 0-1942 {}}} SUCCS {{258 0 0 0-1956 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1945) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-565 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{258 0 0 0-1931 {}}} SUCCS {{258 0 0 0-1948 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1946) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-566 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{258 0 0 0-1931 {}}} SUCCS {{259 0 0 0-1947 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1947) {AREA_SCORE {} NAME COMP_LOOP:not#42 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-567 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{259 0 0 0-1946 {}}} SUCCS {{259 0 0 0-1948 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1948) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#39 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-568 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{259 0 0 0-1947 {}} {258 0 0 0-1945 {}}} SUCCS {{258 0 0 0-1956 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1949) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#8 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-569 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{258 0 0 0-1931 {}}} SUCCS {{258 0 0 0-1952 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1950) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#9 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-570 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{258 0 0 0-1931 {}}} SUCCS {{259 0 0 0-1951 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1951) {AREA_SCORE {} NAME COMP_LOOP:not#43 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-571 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{259 0 0 0-1950 {}}} SUCCS {{259 0 0 0-1952 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1952) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#40 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-572 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{259 0 0 0-1951 {}} {258 0 0 0-1949 {}}} SUCCS {{258 0 0 0-1956 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1953) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#10 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-573 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{258 0 0 0-1931 {}}} SUCCS {{258 0 0 0-1955 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1954) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#11 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-574 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{258 0 0 0-1931 {}}} SUCCS {{259 0 0 0-1955 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1955) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#41 TYPE AND PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-575 LOC {1 0.0521895 138 0.0 138 0.0 138 0.5036969} PREDS {{259 0 0 0-1954 {}} {258 0 0 0-1953 {}}} SUCCS {{259 0 0 0-1956 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1956) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#7 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-576 LOC {134 0.094375 138 0.5036969 138 0.5036969 138 0.5525750426282051 138 0.5525750426282051} PREDS {{259 0 0 0-1955 {}} {258 0 0 0-1952 {}} {258 0 0 0-1948 {}} {258 0 0 0-1944 {}} {258 0 0 0-1941 {}} {258 0 0 0-1939 {}} {258 0 0 0-1937 {}} {258 0 0 0-1935 {}} {258 0 0 0-1450 {}} {258 0 0 0-1449 {}} {258 0 0 0-1448 {}} {258 0 0 0-1447 {}}} SUCCS {{259 0 0 0-1957 {}} {130 0 0 0-1405 {}} {258 0 0 0-1994 {}}} CYCLES {}}
set a(0-1957) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-4:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-577 LOC {134 0.1432532 138 0.5525751 138 0.5525751 138 0.6009624573717949 138 0.6009624573717949} PREDS {{259 0 0 0-1956 {}} {258 0 0 0-1924 {}}} SUCCS {{259 0 0 0-1958 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1958) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-578 LOC {134 0.1916406 138 0.6009625 138 0.6009625 138 0.6009625} PREDS {{259 0 0 0-1957 {}} {128 0 0 0-1960 {}}} SUCCS {{258 0 0 0-1960 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1959) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-579 LOC {134 0.0 138 0.6009625 138 0.6009625 138 0.6009625} PREDS {{128 0 0 0-1960 {}}} SUCCS {{259 0 0 0-1960 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1960) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-580 LOC {134 1.0 138 0.681 138 1.0 151 0.0064061875000001045 151 0.0064061875000001045} PREDS {{259 0 0 0-1959 {}} {258 0 0 0-1958 {}}} SUCCS {{128 0 0 0-1958 {}} {128 0 0 0-1959 {}} {259 0 0 0-1961 {}}} CYCLES {}}
set a(0-1961) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-581 LOC {147 0.006406225 151 0.8535577 151 0.8535577 151 0.8535577} PREDS {{259 0 0 0-1960 {}}} SUCCS {{258 0 1.173 0-1965 {}} {258 0 1.173 0-1967 {}} {258 0 1.173 0-1969 {}} {258 0 1.173 0-1971 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1962) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-582 LOC {1 0.034865775 1 1.0 1 1.0 151 0.8535577} PREDS {{258 0 0 0-1899 {}}} SUCCS {{259 0 0 0-1963 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1963) {AREA_SCORE {} NAME COMP_LOOP:switch#14 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-583 LOC {1 0.034865775 1 1.0 1 1.0 151 0.8535577} PREDS {{259 0 0 0-1962 {}}} SUCCS {{146 0 0 0-1964 {}} {130 0 0 0-1965 {}} {146 0 0 0-1966 {}} {130 0 0 0-1967 {}} {146 0 0 0-1968 {}} {130 0 0 0-1969 {}} {146 0 0 0-1970 {}} {130 0 0 0-1971 {}}} CYCLES {}}
set a(0-1964) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-584 LOC {1 0.034865775 151 0.0 151 0.0 151 0.8535577} PREDS {{146 0 0 0-1963 {}} {258 0 0 0-1899 {}}} SUCCS {{259 0 1.173 0-1965 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1965) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-585 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 152 0.006249937500000025} PREDS {{774 0 0 0-1965 {}} {259 0 1.173 0-1964 {}} {130 0 0 0-1963 {}} {258 0 1.173 0-1961 {}} {256 0 0 0-1935 {}} {256 0 0 0-1903 {}} {128 0 0 0-1893 {}} {258 0 0 0-1878 {}} {258 0 0 0-1834 {}} {256 0 0 0-1801 {}} {256 0 0 0-1765 {}} {258 0 0 0-1736 {}} {258 0 0 0-1692 {}} {256 0 0 0-1662 {}} {256 0 0 0-1630 {}} {258 0 0 0-1604 {}} {258 0 0 0-1556 {}} {256 0 0 0-1526 {}} {256 0 0 0-1489 {}} {774 0 0 0-2009 {}}} SUCCS {{774 0 1.173 0-1489 {}} {774 0 1.173 0-1526 {}} {774 0 0 0-1556 {}} {774 0 0 0-1604 {}} {774 0 1.173 0-1630 {}} {774 0 1.173 0-1662 {}} {774 0 0 0-1692 {}} {774 0 0 0-1736 {}} {774 0 1.173 0-1765 {}} {774 0 1.173 0-1801 {}} {774 0 0 0-1834 {}} {774 0 0 0-1878 {}} {774 0 1.173 0-1903 {}} {774 0 1.173 0-1935 {}} {774 0 0 0-1965 {}} {130 0 0 0-1405 {}} {258 0 0 0-2009 {}}} CYCLES {}}
set a(0-1966) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-586 LOC {1 0.034865775 151 0.0 151 0.0 151 0.8535577} PREDS {{146 0 0 0-1963 {}} {258 0 0 0-1899 {}}} SUCCS {{259 0 1.173 0-1967 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1967) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-587 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 152 0.006249937500000025} PREDS {{774 0 0 0-1967 {}} {259 0 1.173 0-1966 {}} {130 0 0 0-1963 {}} {258 0 1.173 0-1961 {}} {256 0 0 0-1937 {}} {256 0 0 0-1905 {}} {128 0 0 0-1893 {}} {258 0 0 0-1880 {}} {258 0 0 0-1836 {}} {256 0 0 0-1803 {}} {256 0 0 0-1767 {}} {258 0 0 0-1738 {}} {258 0 0 0-1694 {}} {256 0 0 0-1664 {}} {256 0 0 0-1632 {}} {258 0 0 0-1606 {}} {258 0 0 0-1557 {}} {256 0 0 0-1528 {}} {256 0 0 0-1490 {}} {774 0 0 0-2011 {}}} SUCCS {{774 0 1.173 0-1490 {}} {774 0 1.173 0-1528 {}} {774 0 0 0-1557 {}} {774 0 0 0-1606 {}} {774 0 1.173 0-1632 {}} {774 0 1.173 0-1664 {}} {774 0 0 0-1694 {}} {774 0 0 0-1738 {}} {774 0 1.173 0-1767 {}} {774 0 1.173 0-1803 {}} {774 0 0 0-1836 {}} {774 0 0 0-1880 {}} {774 0 1.173 0-1905 {}} {774 0 1.173 0-1937 {}} {774 0 0 0-1967 {}} {130 0 0 0-1405 {}} {258 0 0 0-2011 {}}} CYCLES {}}
set a(0-1968) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-588 LOC {1 0.034865775 151 0.0 151 0.0 151 0.8535577} PREDS {{146 0 0 0-1963 {}} {258 0 0 0-1899 {}}} SUCCS {{259 0 1.173 0-1969 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1969) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-589 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 152 0.006249937500000025} PREDS {{774 0 0 0-1969 {}} {259 0 1.173 0-1968 {}} {130 0 0 0-1963 {}} {258 0 1.173 0-1961 {}} {256 0 0 0-1939 {}} {256 0 0 0-1907 {}} {128 0 0 0-1893 {}} {258 0 0 0-1882 {}} {258 0 0 0-1838 {}} {256 0 0 0-1805 {}} {256 0 0 0-1769 {}} {258 0 0 0-1740 {}} {258 0 0 0-1696 {}} {256 0 0 0-1666 {}} {256 0 0 0-1634 {}} {258 0 0 0-1608 {}} {258 0 0 0-1558 {}} {256 0 0 0-1530 {}} {256 0 0 0-1491 {}} {774 0 0 0-2013 {}}} SUCCS {{774 0 1.173 0-1491 {}} {774 0 1.173 0-1530 {}} {774 0 0 0-1558 {}} {774 0 0 0-1608 {}} {774 0 1.173 0-1634 {}} {774 0 1.173 0-1666 {}} {774 0 0 0-1696 {}} {774 0 0 0-1740 {}} {774 0 1.173 0-1769 {}} {774 0 1.173 0-1805 {}} {774 0 0 0-1838 {}} {774 0 0 0-1882 {}} {774 0 1.173 0-1907 {}} {774 0 1.173 0-1939 {}} {774 0 0 0-1969 {}} {130 0 0 0-1405 {}} {258 0 0 0-2013 {}}} CYCLES {}}
set a(0-1970) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-590 LOC {1 0.034865775 151 0.0 151 0.0 151 0.8535577} PREDS {{146 0 0 0-1963 {}} {258 0 0 0-1899 {}}} SUCCS {{259 0 1.173 0-1971 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1971) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-591 LOC {147 1.0 151 0.9415 151 1.0 152 0.006249937500000025 152 0.006249937500000025} PREDS {{774 0 0 0-1971 {}} {259 0 1.173 0-1970 {}} {130 0 0 0-1963 {}} {258 0 1.173 0-1961 {}} {256 0 0 0-1941 {}} {256 0 0 0-1909 {}} {128 0 0 0-1893 {}} {258 0 0 0-1884 {}} {258 0 0 0-1840 {}} {256 0 0 0-1807 {}} {256 0 0 0-1771 {}} {258 0 0 0-1742 {}} {258 0 0 0-1698 {}} {256 0 0 0-1668 {}} {256 0 0 0-1636 {}} {258 0 0 0-1610 {}} {258 0 0 0-1559 {}} {256 0 0 0-1532 {}} {256 0 0 0-1492 {}} {774 0 0 0-2015 {}}} SUCCS {{774 0 1.173 0-1492 {}} {774 0 1.173 0-1532 {}} {774 0 0 0-1559 {}} {774 0 0 0-1610 {}} {774 0 1.173 0-1636 {}} {774 0 1.173 0-1668 {}} {774 0 0 0-1698 {}} {774 0 0 0-1742 {}} {774 0 1.173 0-1771 {}} {774 0 1.173 0-1807 {}} {774 0 0 0-1840 {}} {774 0 0 0-1884 {}} {774 0 1.173 0-1909 {}} {774 0 1.173 0-1941 {}} {774 0 0 0-1971 {}} {130 0 0 0-1405 {}} {258 0 0 0-2015 {}}} CYCLES {}}
set a(0-1972) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-592 LOC {0 1.0 152 0.0 152 0.0 152 0.0 152 1.0} PREDS {{774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-1973 {}} {130 0 0 0-1405 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-1973) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#15 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-593 LOC {0 1.0 152 0.0 152 0.0 152 1.0} PREDS {{259 0 0 0-1972 {}}} SUCCS {{259 0 0 0-1974 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1974) {AREA_SCORE {} NAME COMP_LOOP-4:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-594 LOC {0 1.0 152 0.0 152 0.0 152 1.0} PREDS {{259 0 0 0-1973 {}}} SUCCS {{259 0 0 0-1975 {}} {130 0 0 0-1405 {}}} CYCLES {}}
set a(0-1975) {AREA_SCORE {} NAME COMP_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-595 LOC {133 0.0 152 0.0 152 0.0 152 0.0 152 1.0} PREDS {{259 0 0 0-1974 {}} {128 0 0 0-1893 {}} {772 0 0 0-1405 {}}} SUCCS {{258 0 0 0-1405 {}}} CYCLES {}}
set a(0-1976) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-596 LOC {133 0.0 152 1.0 152 1.0 152 1.0 152 1.0} PREDS {{128 0 0 0-1893 {}} {772 0 0 0-2000 {}} {772 0 0 0-1405 {}}} SUCCS {{258 0 0 0-1405 {}}} CYCLES {}}
set a(0-1977) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-4:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-597 LOC {133 0.0 152 1.0 152 1.0 152 1.0 152 1.0} PREDS {{128 0 0 0-1893 {}} {772 0 0 0-1405 {}}} SUCCS {{259 0 0 0-1405 {}}} CYCLES {}}
set a(0-1978) {AREA_SCORE {} NAME modExp_dev#1:while:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-598 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1993 {}}} SUCCS {{259 0 0 0-1979 {}} {256 0 0 0-1993 {}}} CYCLES {}}
set a(0-1979) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-599 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1978 {}}} SUCCS {{128 0 0 0-1982 {}} {128 0 0 0-1987 {}} {128 0 0 0-1993 {}}} CYCLES {}}
set a(0-1980) {AREA_SCORE {} NAME modExp_dev#1:while:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-600 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-1982 {}}} SUCCS {{259 0 0 0-1981 {}} {256 0 0 0-1982 {}}} CYCLES {}}
set a(0-1981) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-601 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-1980 {}}} SUCCS {{259 0 0 0-1982 {}} {258 0 0 0-1988 {}}} CYCLES {}}
set a(0-1982) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-602 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-1982 {}} {259 0 0 0-1981 {}} {256 0 0 0-1980 {}} {128 0 0 0-1979 {}}} SUCCS {{774 0 0 0-1980 {}} {772 0 0 0-1982 {}}} CYCLES {}}
set a(0-1983) {AREA_SCORE {} NAME modExp_dev#1:while:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-603 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1987 {}}} SUCCS {{258 0 0 0-1985 {}} {256 0 0 0-1987 {}}} CYCLES {}}
set a(0-1984) {AREA_SCORE {} NAME modExp_dev#1:while:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-604 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1985 {}}} CYCLES {}}
set a(0-1985) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-605 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1984 {}} {258 0 0 0-1983 {}}} SUCCS {{259 0 0 0-1986 {}}} CYCLES {}}
set a(0-1986) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-4:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-606 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-1985 {}}} SUCCS {{259 0 0 0-1987 {}}} CYCLES {}}
set a(0-1987) {AREA_SCORE {} NAME modExp_dev#1:while:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-607 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-1987 {}} {259 0 0 0-1986 {}} {256 0 0 0-1983 {}} {128 0 0 0-1979 {}}} SUCCS {{774 0 0 0-1983 {}} {772 0 0 0-1987 {}}} CYCLES {}}
set a(0-1988) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:not TYPE NOT PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-608 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-1981 {}}} SUCCS {{259 0 0 0-1989 {}}} CYCLES {}}
set a(0-1989) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-609 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-1988 {}}} SUCCS {{259 0 0 0-1990 {}}} CYCLES {}}
set a(0-1990) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-4:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-610 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-1989 {}}} SUCCS {{259 0 0 0-1991 {}}} CYCLES {}}
set a(0-1991) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-611 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1990 {}}} SUCCS {{259 0 0 0-1992 {}}} CYCLES {}}
set a(0-1992) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:not TYPE NOT PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-612 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1991 {}}} SUCCS {{259 0 0 0-1993 {}}} CYCLES {}}
set a(0-1993) {AREA_SCORE {} NAME modExp_dev#1:while:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1405 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-613 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1993 {}} {259 0 0 0-1992 {}} {128 0 0 0-1979 {}} {256 0 0 0-1978 {}}} SUCCS {{774 0 0 0-1978 {}} {772 0 0 0-1993 {}}} CYCLES {}}
set a(0-1405) {CHI {0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {15480 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 15480 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15480 NAME COMP_LOOP-4:modExp_dev#1:while TYPE LOOP DELAY {309620.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-614 LOC {148 1.0 152 1.0 152 1.0 152 1.0} PREDS {{259 0 0 0-1977 {}} {258 0 0 0-1976 {}} {258 0 0 0-1975 {}} {130 0 0 0-1974 {}} {130 0 0 0-1973 {}} {130 0 0 0-1972 {}} {130 0 0 0-1971 {}} {130 0 0 0-1970 {}} {130 0 0 0-1969 {}} {130 0 0 0-1968 {}} {130 0 0 0-1967 {}} {130 0 0 0-1966 {}} {130 0 0 0-1965 {}} {130 0 0 0-1964 {}} {130 0 0 0-1962 {}} {130 0 0 0-1961 {}} {130 0 0 0-1959 {}} {130 0 0 0-1958 {}} {130 0 0 0-1957 {}} {130 0 0 0-1956 {}} {130 0 0 0-1955 {}} {130 0 0 0-1954 {}} {130 0 0 0-1953 {}} {130 0 0 0-1952 {}} {130 0 0 0-1951 {}} {130 0 0 0-1950 {}} {130 0 0 0-1949 {}} {130 0 0 0-1948 {}} {130 0 0 0-1947 {}} {130 0 0 0-1946 {}} {130 0 0 0-1945 {}} {130 0 0 0-1944 {}} {130 0 0 0-1943 {}} {130 0 0 0-1942 {}} {130 0 0 0-1941 {}} {130 0 0 0-1940 {}} {130 0 0 0-1939 {}} {130 0 0 0-1938 {}} {130 0 0 0-1937 {}} {130 0 0 0-1936 {}} {130 0 0 0-1935 {}} {130 0 0 0-1934 {}} {130 0 0 0-1932 {}} {130 0 0 0-1931 {}} {130 0 0 0-1930 {}} {130 0 0 0-1929 {}} {130 0 0 0-1928 {}} {130 0 0 0-1927 {}} {130 0 0 0-1926 {}} {130 0 0 0-1925 {}} {130 0 0 0-1924 {}} {130 0 0 0-1923 {}} {130 0 0 0-1922 {}} {130 0 0 0-1921 {}} {130 0 0 0-1920 {}} {130 0 0 0-1919 {}} {130 0 0 0-1918 {}} {130 0 0 0-1917 {}} {130 0 0 0-1916 {}} {130 0 0 0-1915 {}} {130 0 0 0-1914 {}} {130 0 0 0-1913 {}} {130 0 0 0-1912 {}} {130 0 0 0-1911 {}} {130 0 0 0-1910 {}} {130 0 0 0-1909 {}} {130 0 0 0-1908 {}} {130 0 0 0-1907 {}} {130 0 0 0-1906 {}} {130 0 0 0-1905 {}} {130 0 0 0-1904 {}} {130 0 0 0-1903 {}} {130 0 0 0-1902 {}} {130 0 0 0-1900 {}} {130 0 0 0-1899 {}} {130 0 0 0-1898 {}} {130 0 0 0-1897 {}} {130 0 0 0-1896 {}} {130 0 0 0-1895 {}} {130 0 0 0-1894 {}} {64 0 0 0-1893 {}} {64 0 0 0-1404 {}}} SUCCS {{772 0 0 0-1975 {}} {772 0 0 0-1976 {}} {772 0 0 0-1977 {}} {131 0 0 0-1994 {}} {130 0 0 0-1995 {}} {130 0 0 0-1996 {}} {130 0 0 0-1997 {}} {130 0 0 0-1999 {}} {258 0 0 0-2000 {}} {130 0 0 0-2001 {}} {130 0 0 0-2002 {}} {130 0 0 0-2003 {}} {130 0 0 0-2005 {}} {130 0 0 0-2006 {}} {130 0 0 0-2008 {}} {130 0 0 0-2009 {}} {130 0 0 0-2010 {}} {130 0 0 0-2011 {}} {130 0 0 0-2012 {}} {130 0 0 0-2013 {}} {130 0 0 0-2014 {}} {130 0 0 0-2015 {}} {130 0 0 0-2016 {}} {130 0 0 0-2017 {}} {130 0 0 0-2018 {}} {130 0 0 0-2019 {}} {130 0 0 0-2020 {}} {130 0 0 0-2021 {}} {130 0 0 0-2022 {}} {130 0 0 0-2023 {}} {130 0 0 0-2024 {}} {130 0 0 0-2025 {}} {130 0 0 0-2026 {}} {130 0 0 0-2027 {}}} CYCLES {}}
set a(0-1994) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-615 LOC {148 1.0 153 0.5525751 153 0.5525751 153 0.5525751} PREDS {{131 0 0 0-1405 {}} {258 0 0 0-1956 {}}} SUCCS {{259 0 0 0-1995 {}}} CYCLES {}}
set a(0-1995) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-4:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-616 LOC {149 0.0 153 0.5525751 153 0.5525751 153 0.6009624573717949 153 0.6009624573717949} PREDS {{259 0 0 0-1994 {}} {130 0 0 0-1405 {}} {258 0 0 0-1924 {}}} SUCCS {{259 0 0 0-1996 {}}} CYCLES {}}
set a(0-1996) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-617 LOC {149 0.0483874 153 0.6009625 153 0.6009625 153 0.6009625} PREDS {{259 0 0 0-1995 {}} {130 0 0 0-1405 {}} {128 0 0 0-1998 {}}} SUCCS {{258 0 0 0-1998 {}}} CYCLES {}}
set a(0-1997) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-618 LOC {149 0.0 153 0.6009625 153 0.6009625 153 0.6009625} PREDS {{130 0 0 0-1405 {}} {128 0 0 0-1998 {}}} SUCCS {{259 0 0 0-1998 {}}} CYCLES {}}
set a(0-1998) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-619 LOC {149 1.0 153 0.681 153 1.0 166 0.0064061875000001045 166 0.0064061875000001045} PREDS {{259 0 0 0-1997 {}} {258 0 0 0-1996 {}}} SUCCS {{128 0 0 0-1996 {}} {128 0 0 0-1997 {}} {259 0 0 0-1999 {}}} CYCLES {}}
set a(0-1999) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-620 LOC {162 0.006406225 166 0.21615332499999998 166 0.21615332499999998 166 0.21615332499999998} PREDS {{259 0 0 0-1998 {}} {130 0 0 0-1405 {}}} SUCCS {{258 0 0 0-2001 {}}} CYCLES {}}
set a(0-2000) {AREA_SCORE {} NAME COMP_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-621 LOC {148 1.0 166 0.21615332499999998 166 0.21615332499999998 166 0.21615332499999998 166 0.21615332499999998} PREDS {{258 0 0 0-1405 {}}} SUCCS {{772 0 0 0-1976 {}} {259 0 0 0-2001 {}}} CYCLES {}}
set a(0-2001) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:mul TYPE MUL DELAY {12.54 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-622 LOC {162 0.006406225 166 0.21615332499999998 166 0.21615332499999998 166 0.9999999388496399 166 0.9999999388496399} PREDS {{259 0 0 0-2000 {}} {258 0 0 0-1999 {}} {130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2002 {}}} CYCLES {}}
set a(0-2002) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-623 LOC {163 0.0 167 0.6009625 167 0.6009625 167 0.6009625} PREDS {{259 0 0 0-2001 {}} {130 0 0 0-1405 {}} {128 0 0 0-2004 {}}} SUCCS {{258 0 0 0-2004 {}}} CYCLES {}}
set a(0-2003) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-624 LOC {163 0.0 167 0.6009625 167 0.6009625 167 0.6009625} PREDS {{130 0 0 0-1405 {}} {128 0 0 0-2004 {}}} SUCCS {{259 0 0 0-2004 {}}} CYCLES {}}
set a(0-2004) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-625 LOC {163 1.0 167 0.681 167 1.0 180 0.0064061875000001045 180 0.0064061875000001045} PREDS {{259 0 0 0-2003 {}} {258 0 0 0-2002 {}}} SUCCS {{128 0 0 0-2002 {}} {128 0 0 0-2003 {}} {259 0 0 0-2005 {}}} CYCLES {}}
set a(0-2005) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-626 LOC {176 0.006406225 180 0.8535577 180 0.8535577 180 0.8535577} PREDS {{259 0 0 0-2004 {}} {130 0 0 0-1405 {}}} SUCCS {{258 0 1.173 0-2009 {}} {258 0 1.173 0-2011 {}} {258 0 1.173 0-2013 {}} {258 0 1.173 0-2015 {}}} CYCLES {}}
set a(0-2006) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-627 LOC {148 1.0 152 1.0 152 1.0 180 0.8535577} PREDS {{130 0 0 0-1405 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 0 0-2007 {}}} CYCLES {}}
set a(0-2007) {AREA_SCORE {} NAME COMP_LOOP:switch#15 TYPE SELECT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-628 LOC {148 1.0 152 1.0 152 1.0 180 0.8535577} PREDS {{259 0 0 0-2006 {}}} SUCCS {{146 0 0 0-2008 {}} {130 0 0 0-2009 {}} {146 0 0 0-2010 {}} {130 0 0 0-2011 {}} {146 0 0 0-2012 {}} {130 0 0 0-2013 {}} {146 0 0 0-2014 {}} {130 0 0 0-2015 {}}} CYCLES {}}
set a(0-2008) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#5 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-629 LOC {148 1.0 180 0.0 180 0.0 180 0.8535577} PREDS {{146 0 0 0-2007 {}} {130 0 0 0-1405 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 1.173 0-2009 {}}} CYCLES {}}
set a(0-2009) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-630 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 181 0.006249937500000025} PREDS {{774 0 0 0-2009 {}} {259 0 1.173 0-2008 {}} {130 0 0 0-2007 {}} {258 0 1.173 0-2005 {}} {130 0 0 0-1405 {}} {258 0 0 0-1965 {}} {256 0 0 0-1935 {}} {256 0 0 0-1903 {}} {258 0 0 0-1878 {}} {258 0 0 0-1834 {}} {256 0 0 0-1801 {}} {256 0 0 0-1765 {}} {258 0 0 0-1736 {}} {258 0 0 0-1692 {}} {256 0 0 0-1662 {}} {256 0 0 0-1630 {}} {258 0 0 0-1604 {}} {258 0 0 0-1556 {}} {256 0 0 0-1526 {}} {256 0 0 0-1489 {}}} SUCCS {{774 0 1.173 0-1489 {}} {774 0 1.173 0-1526 {}} {774 0 0 0-1556 {}} {774 0 0 0-1604 {}} {774 0 1.173 0-1630 {}} {774 0 1.173 0-1662 {}} {774 0 0 0-1692 {}} {774 0 0 0-1736 {}} {774 0 1.173 0-1765 {}} {774 0 1.173 0-1801 {}} {774 0 0 0-1834 {}} {774 0 0 0-1878 {}} {774 0 1.173 0-1903 {}} {774 0 1.173 0-1935 {}} {774 0 0 0-1965 {}} {774 0 0 0-2009 {}}} CYCLES {}}
set a(0-2010) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#6 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-631 LOC {148 1.0 180 0.0 180 0.0 180 0.8535577} PREDS {{146 0 0 0-2007 {}} {130 0 0 0-1405 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 1.173 0-2011 {}}} CYCLES {}}
set a(0-2011) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-632 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 181 0.006249937500000025} PREDS {{774 0 0 0-2011 {}} {259 0 1.173 0-2010 {}} {130 0 0 0-2007 {}} {258 0 1.173 0-2005 {}} {130 0 0 0-1405 {}} {258 0 0 0-1967 {}} {256 0 0 0-1937 {}} {256 0 0 0-1905 {}} {258 0 0 0-1880 {}} {258 0 0 0-1836 {}} {256 0 0 0-1803 {}} {256 0 0 0-1767 {}} {258 0 0 0-1738 {}} {258 0 0 0-1694 {}} {256 0 0 0-1664 {}} {256 0 0 0-1632 {}} {258 0 0 0-1606 {}} {258 0 0 0-1557 {}} {256 0 0 0-1528 {}} {256 0 0 0-1490 {}}} SUCCS {{774 0 1.173 0-1490 {}} {774 0 1.173 0-1528 {}} {774 0 0 0-1557 {}} {774 0 0 0-1606 {}} {774 0 1.173 0-1632 {}} {774 0 1.173 0-1664 {}} {774 0 0 0-1694 {}} {774 0 0 0-1738 {}} {774 0 1.173 0-1767 {}} {774 0 1.173 0-1803 {}} {774 0 0 0-1836 {}} {774 0 0 0-1880 {}} {774 0 1.173 0-1905 {}} {774 0 1.173 0-1937 {}} {774 0 0 0-1967 {}} {774 0 0 0-2011 {}}} CYCLES {}}
set a(0-2012) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#7 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-633 LOC {148 1.0 180 0.0 180 0.0 180 0.8535577} PREDS {{146 0 0 0-2007 {}} {130 0 0 0-1405 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 1.173 0-2013 {}}} CYCLES {}}
set a(0-2013) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-634 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 181 0.006249937500000025} PREDS {{774 0 0 0-2013 {}} {259 0 1.173 0-2012 {}} {130 0 0 0-2007 {}} {258 0 1.173 0-2005 {}} {130 0 0 0-1405 {}} {258 0 0 0-1969 {}} {256 0 0 0-1939 {}} {256 0 0 0-1907 {}} {258 0 0 0-1882 {}} {258 0 0 0-1838 {}} {256 0 0 0-1805 {}} {256 0 0 0-1769 {}} {258 0 0 0-1740 {}} {258 0 0 0-1696 {}} {256 0 0 0-1666 {}} {256 0 0 0-1634 {}} {258 0 0 0-1608 {}} {258 0 0 0-1558 {}} {256 0 0 0-1530 {}} {256 0 0 0-1491 {}}} SUCCS {{774 0 1.173 0-1491 {}} {774 0 1.173 0-1530 {}} {774 0 0 0-1558 {}} {774 0 0 0-1608 {}} {774 0 1.173 0-1634 {}} {774 0 1.173 0-1666 {}} {774 0 0 0-1696 {}} {774 0 0 0-1740 {}} {774 0 1.173 0-1769 {}} {774 0 1.173 0-1805 {}} {774 0 0 0-1838 {}} {774 0 0 0-1882 {}} {774 0 1.173 0-1907 {}} {774 0 1.173 0-1939 {}} {774 0 0 0-1969 {}} {774 0 0 0-2013 {}}} CYCLES {}}
set a(0-2014) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#1 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-635 LOC {148 1.0 180 0.0 180 0.0 180 0.8535577} PREDS {{146 0 0 0-2007 {}} {130 0 0 0-1405 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 1.173 0-2015 {}}} CYCLES {}}
set a(0-2015) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-636 LOC {176 1.0 180 0.9415 180 1.0 181 0.006249937500000025 181 0.006249937500000025} PREDS {{774 0 0 0-2015 {}} {259 0 1.173 0-2014 {}} {130 0 0 0-2007 {}} {258 0 1.173 0-2005 {}} {130 0 0 0-1405 {}} {258 0 0 0-1971 {}} {256 0 0 0-1941 {}} {256 0 0 0-1909 {}} {258 0 0 0-1884 {}} {258 0 0 0-1840 {}} {256 0 0 0-1807 {}} {256 0 0 0-1771 {}} {258 0 0 0-1742 {}} {258 0 0 0-1698 {}} {256 0 0 0-1668 {}} {256 0 0 0-1636 {}} {258 0 0 0-1610 {}} {258 0 0 0-1559 {}} {256 0 0 0-1532 {}} {256 0 0 0-1492 {}}} SUCCS {{774 0 1.173 0-1492 {}} {774 0 1.173 0-1532 {}} {774 0 0 0-1559 {}} {774 0 0 0-1610 {}} {774 0 1.173 0-1636 {}} {774 0 1.173 0-1668 {}} {774 0 0 0-1698 {}} {774 0 0 0-1742 {}} {774 0 1.173 0-1771 {}} {774 0 1.173 0-1807 {}} {774 0 0 0-1840 {}} {774 0 0 0-1884 {}} {774 0 1.173 0-1909 {}} {774 0 1.173 0-1941 {}} {774 0 0 0-1971 {}} {774 0 0 0-2015 {}}} CYCLES {}}
set a(0-2016) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-637 LOC {148 1.0 152 1.0 152 1.0 152 1.0 181 0.917498025} PREDS {{130 0 0 0-1405 {}} {774 0 0 0-2019 {}}} SUCCS {{259 0 0 0-2017 {}} {256 0 0 0-2019 {}}} CYCLES {}}
set a(0-2017) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#3 TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-638 LOC {148 1.0 152 1.0 152 1.0 181 0.917498025} PREDS {{259 0 0 0-2016 {}} {130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2018 {}}} CYCLES {}}
set a(0-2018) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {0.55 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-639 LOC {149 0.0 153 0.917498025 153 0.917498025 153 0.9516125458333333 181 0.9516125458333333} PREDS {{259 0 0 0-2017 {}} {130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2019 {}} {258 0 0 0-2023 {}}} CYCLES {}}
set a(0-2019) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-640 LOC {149 0.034114575 153 0.9516125999999999 153 0.9516125999999999 153 0.9516125999999999 181 1.0} PREDS {{772 0 0 0-2019 {}} {259 0 0 0-2018 {}} {256 0 0 0-2016 {}} {130 0 0 0-1405 {}} {256 0 0 0-1972 {}} {256 0 0 0-1927 {}} {256 0 0 0-1896 {}} {256 0 0 0-1888 {}} {256 0 0 0-1841 {}} {256 0 0 0-1793 {}} {256 0 0 0-1755 {}} {256 0 0 0-1746 {}} {256 0 0 0-1699 {}} {256 0 0 0-1654 {}} {256 0 0 0-1623 {}} {256 0 0 0-1614 {}} {256 0 0 0-1565 {}} {256 0 0 0-1560 {}} {256 0 0 0-1518 {}} {256 0 0 0-1483 {}}} SUCCS {{774 0 0 0-1483 {}} {774 0 0 0-1518 {}} {774 0 0 0-1560 {}} {774 0 0 0-1565 {}} {774 0 0 0-1614 {}} {774 0 0 0-1623 {}} {774 0 0 0-1654 {}} {774 0 0 0-1699 {}} {774 0 0 0-1746 {}} {774 0 0 0-1755 {}} {774 0 0 0-1793 {}} {774 0 0 0-1841 {}} {774 0 0 0-1888 {}} {774 0 0 0-1896 {}} {774 0 0 0-1927 {}} {774 0 0 0-1972 {}} {774 0 0 0-2016 {}} {772 0 0 0-2019 {}}} CYCLES {}}
set a(0-2020) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-641 LOC {148 1.0 153 0.9516125999999999 153 0.9516125999999999 181 0.9516125999999999} PREDS {{130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2021 {}}} CYCLES {}}
set a(0-2021) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-642 LOC {148 1.0 153 0.9516125999999999 153 0.9516125999999999 181 0.9516125999999999} PREDS {{259 0 0 0-2020 {}} {130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2022 {}}} CYCLES {}}
set a(0-2022) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-643 LOC {148 1.0 153 0.9516125999999999 153 0.9516125999999999 181 0.9516125999999999} PREDS {{259 0 0 0-2021 {}} {130 0 0 0-1405 {}}} SUCCS {{258 0 0 0-2024 {}}} CYCLES {}}
set a(0-2023) {AREA_SCORE {} NAME operator<<64,false>:conc TYPE CONCATENATE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-644 LOC {149 0.034114575 153 0.9516125999999999 153 0.9516125999999999 181 0.9516125999999999} PREDS {{258 0 0 0-2018 {}} {130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2024 {}}} CYCLES {}}
set a(0-2024) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-1:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-645 LOC {149 0.034114575 153 0.9516125999999999 153 0.9516125999999999 153 0.9999999573717948 181 0.9999999573717948} PREDS {{259 0 0 0-2023 {}} {258 0 0 0-2022 {}} {130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2025 {}}} CYCLES {}}
set a(0-2025) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-646 LOC {149 0.08250197499999999 153 1.0 153 1.0 181 1.0} PREDS {{259 0 0 0-2024 {}} {130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2026 {}}} CYCLES {}}
set a(0-2026) {AREA_SCORE {} NAME COMP_LOOP-1:not#1 TYPE NOT PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-647 LOC {149 0.08250197499999999 153 1.0 153 1.0 181 1.0} PREDS {{259 0 0 0-2025 {}} {130 0 0 0-1405 {}}} SUCCS {{259 0 0 0-2027 {}}} CYCLES {}}
set a(0-2027) {AREA_SCORE {} NAME COMP_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1401 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-648 LOC {149 0.08250197499999999 153 1.0 153 1.0 153 1.0 181 1.0} PREDS {{772 0 0 0-2027 {}} {259 0 0 0-2026 {}} {130 0 0 0-1405 {}} {256 0 0 0-1479 {}}} SUCCS {{774 0 0 0-1479 {}} {772 0 0 0-2027 {}}} CYCLES {}}
set a(0-1401) {CHI {0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1402 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1695 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1403 0-1721 0-1722 0-1723 0-1724 0-1725 0-1726 0-1727 0-1728 0-1729 0-1730 0-1731 0-1732 0-1733 0-1734 0-1735 0-1736 0-1737 0-1738 0-1739 0-1740 0-1741 0-1742 0-1743 0-1744 0-1745 0-1746 0-1747 0-1748 0-1749 0-1750 0-1751 0-1752 0-1753 0-1754 0-1755 0-1756 0-1757 0-1758 0-1759 0-1760 0-1761 0-1762 0-1763 0-1764 0-1765 0-1766 0-1767 0-1768 0-1769 0-1770 0-1771 0-1772 0-1773 0-1774 0-1775 0-1776 0-1777 0-1778 0-1779 0-1780 0-1781 0-1782 0-1783 0-1784 0-1785 0-1786 0-1787 0-1788 0-1789 0-1790 0-1791 0-1792 0-1793 0-1794 0-1795 0-1796 0-1797 0-1798 0-1799 0-1800 0-1801 0-1802 0-1803 0-1804 0-1805 0-1806 0-1807 0-1808 0-1809 0-1810 0-1811 0-1812 0-1813 0-1814 0-1815 0-1816 0-1817 0-1818 0-1819 0-1820 0-1821 0-1822 0-1823 0-1824 0-1825 0-1826 0-1827 0-1828 0-1829 0-1830 0-1831 0-1832 0-1833 0-1834 0-1835 0-1836 0-1837 0-1838 0-1839 0-1840 0-1841 0-1842 0-1843 0-1844 0-1845 0-1846 0-1404 0-1863 0-1864 0-1865 0-1866 0-1867 0-1868 0-1869 0-1870 0-1871 0-1872 0-1873 0-1874 0-1875 0-1876 0-1877 0-1878 0-1879 0-1880 0-1881 0-1882 0-1883 0-1884 0-1885 0-1886 0-1887 0-1888 0-1889 0-1890 0-1891 0-1892 0-1893 0-1894 0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976 0-1977 0-1405 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 181 UNROLL 4 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295410 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 23349 TOTAL_CYCLES_IN 233490 TOTAL_CYCLES_UNDER 61920 TOTAL_CYCLES 295410 NAME COMP_LOOP TYPE LOOP DELAY {5908220.00 ns} PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-649 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1446 {}} {130 0 0 0-1445 {}} {130 0 0 0-1444 {}} {130 0 0 0-1443 {}} {130 0 0 0-1442 {}} {130 0 0 0-1441 {}} {130 0 0 0-1440 {}} {258 0 0 0-1439 {}} {774 0 0 0-2035 {}}} SUCCS {{772 0 0 0-1439 {}} {772 0 0 0-1446 {}} {131 0 0 0-2028 {}} {130 0 0 0-2029 {}} {130 0 0 0-2030 {}} {130 0 0 0-2031 {}} {130 0 0 0-2032 {}} {130 0 0 0-2033 {}} {130 0 0 0-2034 {}} {256 0 0 0-2035 {}}} CYCLES {}}
set a(0-2028) {AREA_SCORE {} NAME STAGE_VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-650 LOC {1 1.0 2 0.9217548499999999 2 0.9217548499999999 2 0.9217548499999999 2 0.9217548499999999} PREDS {{131 0 0 0-1401 {}} {774 0 0 0-2035 {}}} SUCCS {{259 0 0 0-2029 {}} {130 0 0 0-2034 {}} {256 0 0 0-2035 {}}} CYCLES {}}
set a(0-2029) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME STAGE_VEC_LOOP:acc#1 TYPE ACCU DELAY {0.65 ns} PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-651 LOC {2 0.0 2 0.9217548499999999 2 0.9217548499999999 2 0.9621293868589743 2 0.9621293868589743} PREDS {{259 0 0 0-2028 {}} {130 0 0 0-1401 {}}} SUCCS {{259 0 0 0-2030 {}} {130 0 0 0-2034 {}} {258 0 0 0-2035 {}}} CYCLES {}}
set a(0-2030) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-652 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.962129425} PREDS {{259 0 0 0-2029 {}} {130 0 0 0-1401 {}}} SUCCS {{259 0 0 0-2031 {}} {130 0 0 0-2034 {}}} CYCLES {}}
set a(0-2031) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME STAGE_VEC_LOOP:acc TYPE ACCU DELAY {0.61 ns} PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-653 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.9999999554487179 2 0.9999999554487179} PREDS {{259 0 0 0-2030 {}} {130 0 0 0-1401 {}}} SUCCS {{259 0 0 0-2032 {}} {130 0 0 0-2034 {}}} CYCLES {}}
set a(0-2032) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-654 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2031 {}} {130 0 0 0-1401 {}}} SUCCS {{259 0 0 0-2033 {}} {130 0 0 0-2034 {}}} CYCLES {}}
set a(0-2033) {AREA_SCORE {} NAME STAGE_VEC_LOOP:not TYPE NOT PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-655 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2032 {}} {130 0 0 0-1401 {}}} SUCCS {{259 0 0 0-2034 {}}} CYCLES {}}
set a(0-2034) {AREA_SCORE {} NAME STAGE_VEC_LOOP:break(STAGE_VEC_LOOP) TYPE TERMINATE PAR 0-1400 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-656 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2033 {}} {130 0 0 0-2032 {}} {130 0 0 0-2031 {}} {130 0 0 0-2030 {}} {130 0 0 0-2029 {}} {130 0 0 0-2028 {}} {130 0 0 0-1401 {}}} SUCCS {{129 0 0 0-2035 {}}} CYCLES {}}
set a(0-2035) {AREA_SCORE {} NAME asn(STAGE_VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1400 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.962129425 2 1.0} PREDS {{772 0 0 0-2035 {}} {129 0 0 0-2034 {}} {258 0 0 0-2029 {}} {256 0 0 0-2028 {}} {256 0 0 0-1401 {}}} SUCCS {{774 0 0 0-1401 {}} {774 0 0 0-2028 {}} {772 0 0 0-2035 {}}} CYCLES {}}
set a(0-1400) {CHI {0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1401 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295430 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 295410 TOTAL_CYCLES 295430 NAME STAGE_VEC_LOOP TYPE LOOP DELAY {5908620.00 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-657 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1438 {}} {258 0 0 0-1399 {}} {258 0 0 0-1411 {}}} SUCCS {{772 0 0 0-1415 {}} {772 0 0 0-1438 {}} {131 0 0 0-2036 {}} {130 0 0 0-2037 {}} {130 0 0 0-2038 {}}} CYCLES {}}
set a(0-2036) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc TYPE ACCU DELAY {0.25 ns} PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-658 LOC {5 0.0 5 0.984375 5 0.984375 5 0.9999999375 5 0.9999999375} PREDS {{131 0 0 0-1400 {}} {258 0 0 0-1410 {}}} SUCCS {{259 0 0 0-2037 {}} {130 0 0 0-2038 {}}} CYCLES {}}
set a(0-2037) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:slc(STAGE_MAIN_LOOP:acc)(4) TYPE READSLICE PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-659 LOC {5 0.015625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2036 {}} {130 0 0 0-1400 {}}} SUCCS {{259 0 0 0-2038 {}}} CYCLES {}}
set a(0-2038) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:break(STAGE_MAIN_LOOP) TYPE TERMINATE PAR 0-1398 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-660 LOC {5 0.015625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2037 {}} {130 0 0 0-2036 {}} {130 0 0 0-1400 {}}} SUCCS {{129 0 0 0-2039 {}}} CYCLES {}}
set a(0-2039) {AREA_SCORE {} NAME asn(STAGE_MAIN_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1398 LOC {5 0.0 5 0.0 5 0.0 5 0.0 5 1.0} PREDS {{772 0 0 0-2039 {}} {129 0 0 0-2038 {}} {258 0 0 0-1410 {}} {256 0 0 0-1409 {}}} SUCCS {{774 0 0 0-1409 {}} {772 0 0 0-2039 {}}} CYCLES {}}
set a(0-1398) {CHI {0-1409 0-1410 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1399 0-1438 0-1400 0-2036 0-2037 0-2038 0-2039} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295600 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 50 TOTAL_CYCLES_IN 50 TOTAL_CYCLES_UNDER 295550 TOTAL_CYCLES 295600 NAME STAGE_MAIN_LOOP TYPE LOOP DELAY {5912020.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-661 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1408 {}} {258 0 0 0-1407 {}} {258 0 0 0-1406 {}}} SUCCS {{772 0 0 0-1408 {}} {131 0 0 0-2040 {}} {130 0 0 0-2041 {}} {130 0 0 0-2042 {}} {130 0 0 0-2043 {}} {130 0 0 0-2044 {}} {130 0 0 0-2045 {}} {130 0 0 0-2046 {}} {130 0 0 0-2047 {}} {130 0 0 0-2048 {}} {130 0 0 0-2049 {}} {130 0 0 0-2050 {}} {130 0 0 0-2051 {}} {130 0 0 0-2052 {}} {130 0 0 0-2053 {}} {130 0 0 0-2054 {}} {130 0 0 0-2055 {}} {130 0 0 0-2056 {}} {130 0 0 0-2057 {}}} CYCLES {}}
set a(0-2040) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-662 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1398 {}} {128 0 0 0-2041 {}}} SUCCS {{259 0 0 0-2041 {}}} CYCLES {}}
set a(0-2041) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-663 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2041 {}} {259 0 0 0-2040 {}} {130 0 0 0-1398 {}} {256 0 0 0-1407 {}}} SUCCS {{774 0 0 0-1407 {}} {128 0 0 0-2040 {}} {772 0 0 0-2041 {}} {259 0 0 0-2042 {}}} CYCLES {}}
set a(0-2042) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-664 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2041 {}} {130 0 0 0-1398 {}}} SUCCS {} CYCLES {}}
set a(0-2043) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-665 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1398 {}} {128 0 0 0-2044 {}}} SUCCS {{259 0 0 0-2044 {}}} CYCLES {}}
set a(0-2044) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-666 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2044 {}} {259 0 0 0-2043 {}} {130 0 0 0-1398 {}} {256 0 0 0-1406 {}}} SUCCS {{774 0 0 0-1406 {}} {128 0 0 0-2043 {}} {772 0 0 0-2044 {}} {259 0 0 0-2045 {}}} CYCLES {}}
set a(0-2045) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-667 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2044 {}} {130 0 0 0-1398 {}}} SUCCS {} CYCLES {}}
set a(0-2046) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-668 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1398 {}} {128 0 0 0-2047 {}}} SUCCS {{259 0 0 0-2047 {}}} CYCLES {}}
set a(0-2047) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-669 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2047 {}} {259 0 0 0-2046 {}} {130 0 0 0-1398 {}}} SUCCS {{128 0 0 0-2046 {}} {772 0 0 0-2047 {}} {259 0 0 0-2048 {}}} CYCLES {}}
set a(0-2048) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-670 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2047 {}} {130 0 0 0-1398 {}}} SUCCS {} CYCLES {}}
set a(0-2049) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-671 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1398 {}} {128 0 0 0-2050 {}}} SUCCS {{259 0 0 0-2050 {}}} CYCLES {}}
set a(0-2050) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-672 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2050 {}} {259 0 0 0-2049 {}} {130 0 0 0-1398 {}}} SUCCS {{128 0 0 0-2049 {}} {772 0 0 0-2050 {}} {259 0 0 0-2051 {}}} CYCLES {}}
set a(0-2051) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-673 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2050 {}} {130 0 0 0-1398 {}}} SUCCS {} CYCLES {}}
set a(0-2052) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-674 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1398 {}} {128 0 0 0-2053 {}}} SUCCS {{259 0 0 0-2053 {}}} CYCLES {}}
set a(0-2053) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-675 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2053 {}} {259 0 0 0-2052 {}} {130 0 0 0-1398 {}}} SUCCS {{128 0 0 0-2052 {}} {772 0 0 0-2053 {}} {259 0 0 0-2054 {}}} CYCLES {}}
set a(0-2054) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-676 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2053 {}} {130 0 0 0-1398 {}}} SUCCS {} CYCLES {}}
set a(0-2055) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-677 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1398 {}} {128 0 0 0-2056 {}}} SUCCS {{259 0 0 0-2056 {}}} CYCLES {}}
set a(0-2056) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-678 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2056 {}} {259 0 0 0-2055 {}} {130 0 0 0-1398 {}}} SUCCS {{128 0 0 0-2055 {}} {772 0 0 0-2056 {}} {259 0 0 0-2057 {}}} CYCLES {}}
set a(0-2057) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1397 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-679 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2056 {}} {130 0 0 0-1398 {}}} SUCCS {} CYCLES {}}
set a(0-1397) {CHI {0-1406 0-1407 0-1408 0-1398 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057} ITERATIONS Infinite LATENCY {295597 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295602 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 295600 TOTAL_CYCLES 295602 NAME main TYPE LOOP DELAY {5912060.00 ns} PAR 0-1396 XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-680 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1396) {CHI 0-1397 ITERATIONS Infinite LATENCY {295597 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295602 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 295602 TOTAL_CYCLES 295602 NAME core:rlp TYPE LOOP DELAY {5912060.00 ns} PAR {} XREFS c96f9272-eb3c-4299-b5e4-9cde0f76a9e4-681 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1396-TOTALCYCLES) {295602}
set a(0-1396-QMOD) {ccs_in(5,64) 0-1406 ccs_in(6,64) 0-1407 mgc_add(4,0,1,1,4) 0-1410 mgc_shift_l(1,0,4,10) 0-1411 mgc_add(64,0,1,1,64) {0-1412 0-1426 0-1576 0-1708 0-1850 0-1981} mgc_div(64,10,0) 0-1413 mgc_add(65,0,2,1,65) {0-1419 0-1434 0-1585 0-1717 0-1859 0-1990} mgc_mul(64,0,64,0,64) {0-1429 0-1580 0-1596 0-1712 0-1728 0-1854 0-1870 0-1985 0-2001} mgc_rem(64,64,0) {0-1430 0-1581 0-1713 0-1855 0-1986} mgc_add(64,0,2,1,64) 0-1443 mgc_add(8,0,7,0,8) 0-1485 BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) {0-1489 0-1526 0-1556 0-1604 0-1630 0-1662 0-1692 0-1736 0-1765 0-1801 0-1834 0-1878 0-1903 0-1935 0-1965 0-2009} BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) {0-1490 0-1528 0-1557 0-1606 0-1632 0-1664 0-1694 0-1738 0-1767 0-1803 0-1836 0-1880 0-1905 0-1937 0-1967 0-2011} BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) {0-1491 0-1530 0-1558 0-1608 0-1634 0-1666 0-1696 0-1740 0-1769 0-1805 0-1838 0-1882 0-1907 0-1939 0-1969 0-2013} BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) {0-1492 0-1532 0-1559 0-1610 0-1636 0-1668 0-1698 0-1742 0-1771 0-1807 0-1840 0-1884 0-1909 0-1941 0-1971 0-2015} mgc_mux1hot(64,4) {0-1515 0-1547 0-1651 0-1683 0-1790 0-1822 0-1924 0-1956} mgc_add3(10,0,9,0,9,0,10) {0-1522 0-1658 0-1797 0-1931} mgc_add(64,0,64,0,64) {0-1548 0-1590 0-1617 0-1684 0-1722 0-1749 0-1823 0-1864 0-1957 0-1995 0-2024} modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() {0-1551 0-1593 0-1599 0-1687 0-1725 0-1731 0-1826 0-1867 0-1873 0-1960 0-1998 0-2004} mgc_add(8,0,2,1,8) 0-1569 mgc_add(10,0,9,0,10) {0-1626 0-1899} mgc_add(9,0,8,0,9) 0-1758 mgc_add(62,0,7,0,62) 0-1890 mgc_add(7,0,2,1,8) 0-2018 mgc_add(32,0,10,0,32) 0-2029 mgc_add(22,0,1,1,23) 0-2031 mgc_add(4,0,1,1,5) 0-2036 mgc_io_sync(0) {0-2041 0-2044 0-2047 0-2050 0-2053 0-2056}}
set a(0-1396-PROC_NAME) {core}
set a(0-1396-HIER_NAME) {/inPlaceNTT_DIF/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1396}

