#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 30 11:55:34 2023
# Process ID: 20380
# Current directory: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17172 D:\NUS\Vivado\Project\CAPTCHA_CIRCLES\CAPTCHA_CIRCLES.xpr
# Log file: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/vivado.log
# Journal file: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 747.816 ; gain = 97.648
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183739907A
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 13:15:45 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 13:15:45 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183739907A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 15:51:46 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 15:51:46 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183739907A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_project C:/Users/krist/Verilog/testbench/testbench.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.078 ; gain = 28.699
update_compile_order -fileset sources_1
current_project CAPTCHA_CIRCLES
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 16:06:26 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 16:06:26 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project testbench
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:378]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:380]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:382]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:383]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:384]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.555 ; gain = 0.043
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:160]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 30 16:09:40 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1553.570 ; gain = 4.016
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1569.609 ; gain = 13.297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.609 ; gain = 22.043
restart
INFO: [Simtcl 6-17] Simulation restarted
current_project CAPTCHA_CIRCLES
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project testbench
run 12288 ns
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 16:53:55 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 16:53:55 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project testbench
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 17:02:46 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 17:02:46 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:379]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:381]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:383]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:384]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:385]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project CAPTCHA_CIRCLES
current_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.125 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 17:09:11 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 17:09:11 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 17:12:56 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 17:12:56 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project testbench
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:397]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:399]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:401]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:402]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:403]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 6 for port rand_mod_R [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:179]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:44]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1604.051 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 17:40:13 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 17:40:13 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
open_hw
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 17:56:44 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 17:56:44 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 18:16:12 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 18:16:12 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:394]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:396]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:399]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:400]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port rand_mod_R on this module [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:38]
ERROR: [VRFC 10-2063] Module <DIST_CALC> not found while processing module instance <dist_calc_inst> [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:178]
ERROR: [VRFC 10-2063] Module <CLICK_DETECTOR> not found while processing module instance <click_detector_inst> [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project CAPTCHA_CIRCLES
open_hw
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project testbench
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:393]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:395]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:397]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:399]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:177]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1612.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:396]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:400]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:401]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:402]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:177]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1617.246 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:400]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:402]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:403]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:404]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:177]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 18:53:31 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 18:53:31 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:400]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:402]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:403]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:404]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:177]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1643.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:400]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:402]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:403]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:404]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:177]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 19:27:28 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 19:27:28 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project testbench
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:400]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:402]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:403]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:404]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:177]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:400]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:402]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:403]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:404]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:177]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-311] analyzing module CIRCLE_GENERATOR
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:398]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:400]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:402]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:403]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:404]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:177]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.CIRCLE_GENERATOR
Compiling module xil_defaultlib.CLICK_DETECTOR
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12288 ns
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 20:16:51 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 20:16:51 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 20:27:57 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 20:27:57 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 20:33:36 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 20:33:36 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 20:41:52 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 20:41:52 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 20:48:38 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 20:48:38 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 20:54:00 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 20:54:00 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 21:09:01 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 21:09:01 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 21:25:13 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 21:25:13 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 21:38:01 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 21:38:01 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 23:47:25 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 23:47:25 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_project C:/Users/krist/Verilog/Verilog_Evaluation/verilog_evaluation/verilog_evaluation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Mon Oct 30 23:56:56 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Mon Oct 30 23:56:56 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Tue Oct 31 00:03:12 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Tue Oct 31 00:03:12 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_project D:/NUS/Vivado/Project/MODS/MODS.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/NUS/Vivado/Project/MODS/MODS.srcs/sources_1/imports/MouseAudioDisplay/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1675.371 ; gain = 0.000
update_compile_order -fileset sources_1
current_project CAPTCHA_CIRCLES
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Tue Oct 31 00:14:59 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Tue Oct 31 00:14:59 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
current_project MODS
close_project
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Tue Oct 31 00:23:25 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Tue Oct 31 00:23:25 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
archive_project D:/NUS/Vivado/Project/CAPTCHA_CIRCLES_MK1.xpr.zip -temp_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/.Xil/Vivado-20380-MISFORTUNE -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/.Xil/Vivado-20380-MISFORTUNE' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/NUS/Vivado/Project/CAPTCHA_CIRCLES_MK1.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1864.426 ; gain = 189.055
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Tue Oct 31 01:02:19 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Tue Oct 31 01:02:19 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
reset_run synth_1
set_property top INTEGRATOR_PLACEHOLDER [current_fileset]
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/paint.v] -no_script -reset -force -quiet
remove_files  D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/paint.v
file delete -force D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/paint.v
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/module_pack.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/clk_divider.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/ss_display.v] -no_script -reset -force -quiet
remove_files  {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/module_pack.v D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/clk_divider.v D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/ss_display.v}
file delete -force D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/module_pack.v D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/clk_divider.v D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/ss_display.v
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/neural_net.v] -no_script -reset -force -quiet
remove_files  {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/neural_net.v}
file delete -force D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1 D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/neural_net.v
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/00.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/weights.coe] -no_script -reset -force -quiet
remove_files  {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/00.coe D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/weights.coe}
file delete -force D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/00.coe D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/weights.coe
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 01:04:01 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Tue Oct 31 01:04:01 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 01:08:37 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/INTEGRATOR_PLACEHOLDER.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 31 01:15:22 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Oct 31 01:16:46 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 31 01:18:22 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/INTEGRATOR_PLACEHOLDER.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
archive_project D:/NUS/Vivado/Project/CAPTCHA_CIRCLES.xpr.zip -temp_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/.Xil/Vivado-20380-MISFORTUNE -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/.Xil/Vivado-20380-MISFORTUNE' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/NUS/Vivado/Project/CAPTCHA_CIRCLES.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1871.766 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 01:24:24 2023...
