<pre>name: min_max_avg_delay
description: minimum, typical and maximum delay expressions test
should_fail: 0
tags: 11.11
files: <a href="../../../tests/chapter-11/11.11--min_max_avg_delay.sv" target="file-frame">tests/chapter-11/11.11--min_max_avg_delay.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-11/11.11--min_max_avg_delay.sv" target="file-frame">tests/chapter-11/11.11--min_max_avg_delay.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Done
Successfully finished Verilog frontend.
</pre>