<stg><name>depthwise_conv2d_fix.1</name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="6">
<![CDATA[
:4  %zext_ln28 = zext i6 %input_height_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="6">
<![CDATA[
:5  %zext_ln28_1_cast = zext i6 %input_width_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_1_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="5">
<![CDATA[
:6  %zext_ln36 = zext i5 %output_height_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="5">
<![CDATA[
:7  %zext_ln36_1_cast = zext i5 %output_width_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln36_1_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="5">
<![CDATA[
:8  %empty = trunc i5 %output_width_read to i4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="5">
<![CDATA[
:9  %empty_57 = trunc i5 %output_height_read to i4

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit8:0  %out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit8:1  %phi_mul = phi i7 [ 0, %0 ], [ %add_ln19_4, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit8:2  %phi_mul2 = phi i7 [ 0, %0 ], [ %add_ln19, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit8:3  %add_ln19 = add i7 %phi_mul2, %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit8:4  %add_ln19_4 = add i7 %phi_mul, %zext_ln28

]]></Node>
<StgValue><ssdm name="add_ln19_4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit8:5  %icmp_ln19 = icmp eq i4 %out_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit8:6  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit8:7  %out_d = add i4 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit8:8  br i1 %icmp_ln19, label %4, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
.preheader6.preheader:0  %zext_ln23 = zext i4 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:1  %bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="4">
<![CDATA[
.preheader6.preheader:2  %trunc_ln28 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader6.preheader:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln28, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
.preheader6.preheader:4  %zext_ln28_9 = zext i6 %shl_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:5  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0  %out_h_0 = phi i4 [ 0, %.preheader6.preheader ], [ %out_h, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2  %icmp_ln20 = icmp eq i4 %out_h_0, %empty_57

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:3  %out_h = add i4 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln20, label %.loopexit8.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="4">
<![CDATA[
.preheader5.preheader:0  %zext_ln28_3_cast = zext i4 %out_h_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln28_3_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:1  %tmp2 = add i7 %phi_mul2, %zext_ln28_3_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="7">
<![CDATA[
.preheader5.preheader:2  %tmp2_cast = zext i7 %tmp2 to i11

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:3  %tmp3 = mul i11 %tmp2_cast, %zext_ln36_1_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:4  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8.loopexit:0  br label %.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:0  %out_w_0 = phi i4 [ %out_w, %3 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:1  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:2  %icmp_ln21 = icmp eq i4 %out_w_0, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:3  %out_w = add i4 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln21, label %.preheader6.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="3">
<![CDATA[
:0  %buffer = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="3">
<![CDATA[
:0  %buffer = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="4">
<![CDATA[
:1  %zext_ln24 = zext i4 %out_w_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit:0  %buffer_0 = phi i16 [ %buffer, %1 ], [ %buffer_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:1  %k_h_0 = phi i2 [ 0, %1 ], [ %k_h, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h_0"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:2  %icmp_ln24 = icmp eq i2 %k_h_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:4  %k_h = add i2 %k_h_0, 1

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln24, label %3, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln28_10 = zext i2 %k_h_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %zext_ln28_11 = zext i2 %k_h_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln28_11"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %shl_ln28_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln28_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %zext_ln28_12 = zext i4 %shl_ln28_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln28_12"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %sub_ln28 = sub i5 %zext_ln28_12, %zext_ln28_10

]]></Node>
<StgValue><ssdm name="sub_ln28"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:5  %sext_ln28_4 = sext i5 %sub_ln28 to i8

]]></Node>
<StgValue><ssdm name="sext_ln28_4"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:6  %tmp4 = add i4 %zext_ln28_11, %out_h_0

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %tmp4_cast = zext i4 %tmp4 to i7

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:8  %tmp = add i7 %phi_mul, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:9  %tmp_cast = zext i7 %tmp to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:10  %tmp1 = mul i11 %zext_ln28_1_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  %add_ln28_5 = add i8 %sext_ln28_4, %zext_ln28_9

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln36 = add i11 %tmp3, %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln36_2 = zext i11 %add_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:3  store i16 %buffer_0, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %buffer_1 = phi i16 [ %buffer_7, %2 ], [ %buffer_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %k_w_0 = phi i2 [ %k_w, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_w_0"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %icmp_ln26 = icmp eq i2 %k_w_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %k_w = add i2 %k_w_0, 1

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln26, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="2">
<![CDATA[
:0  %zext_ln28_13 = zext i2 %k_w_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln28 = add i4 %zext_ln28_13, %out_w_0

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="4">
<![CDATA[
:2  %zext_ln28_14 = zext i4 %add_ln28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln28_2 = add i11 %zext_ln28_14, %tmp1

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="11">
<![CDATA[
:4  %zext_ln28_15 = zext i11 %add_ln28_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_15"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %add_ln28_6 = add i4 %out_d_0, %zext_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4">
<![CDATA[
:9  %zext_ln28_16 = zext i4 %add_ln28_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln28_16"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %add_ln28_4 = add i8 %zext_ln28_16, %add_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
:11  %sext_ln28_5 = sext i8 %add_ln28_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_5"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
:12  %zext_ln28_7 = zext i32 %sext_ln28_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_7

]]></Node>
<StgValue><ssdm name="kernel_0_addr"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="7">
<![CDATA[
:14  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="7">
<![CDATA[
:14  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="16">
<![CDATA[
:7  %sext_ln28 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="16">
<![CDATA[
:15  %sext_ln28_6 = sext i16 %kernel_0_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_6"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %mul_ln28 = mul i30 %sext_ln28_6, %sext_ln28

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="110" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %buffer_7 = add i16 %trunc_ln, %buffer_1

]]></Node>
<StgValue><ssdm name="buffer_7"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="128" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="129" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="130" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="132" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="133" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="bias" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="kernel_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i5" to="output_width_read" fromId="136" toId="11">
</dataflow>
<dataflow id="138" from="output_width" to="output_width_read" fromId="132" toId="11">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i5" to="output_height_read" fromId="136" toId="12">
</dataflow>
<dataflow id="140" from="output_height" to="output_height_read" fromId="131" toId="12">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i6" to="input_width_read" fromId="141" toId="13">
</dataflow>
<dataflow id="143" from="input_width" to="input_width_read" fromId="129" toId="13">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i6" to="input_height_read" fromId="141" toId="14">
</dataflow>
<dataflow id="145" from="input_height" to="input_height_read" fromId="128" toId="14">
</dataflow>
<dataflow id="146" from="input_height_read" to="zext_ln28" fromId="14" toId="15">
</dataflow>
<dataflow id="147" from="input_width_read" to="zext_ln28_1_cast" fromId="13" toId="16">
</dataflow>
<dataflow id="148" from="output_height_read" to="zext_ln36" fromId="12" toId="17">
</dataflow>
<dataflow id="149" from="output_width_read" to="zext_ln36_1_cast" fromId="11" toId="18">
</dataflow>
<dataflow id="150" from="output_width_read" to="empty" fromId="11" toId="19">
</dataflow>
<dataflow id="151" from="output_height_read" to="empty_57" fromId="12" toId="20">
</dataflow>
<dataflow id="153" from="StgValue_152" to="out_d_0" fromId="152" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln19" to="out_d_0" fromId="21" toId="22">
</dataflow>
<dataflow id="155" from="out_d" to="out_d_0" fromId="29" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln0" to="out_d_0" fromId="48" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="158" from="StgValue_157" to="phi_mul" fromId="157" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln19" to="phi_mul" fromId="21" toId="23">
</dataflow>
<dataflow id="160" from="add_ln19_4" to="phi_mul" fromId="26" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln0" to="phi_mul" fromId="48" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="162" from="StgValue_157" to="phi_mul2" fromId="157" toId="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln19" to="phi_mul2" fromId="21" toId="24">
</dataflow>
<dataflow id="164" from="add_ln19" to="phi_mul2" fromId="25" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln0" to="phi_mul2" fromId="48" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="166" from="phi_mul2" to="add_ln19" fromId="24" toId="25">
</dataflow>
<dataflow id="167" from="zext_ln36" to="add_ln19" fromId="17" toId="25">
</dataflow>
<dataflow id="168" from="phi_mul" to="add_ln19_4" fromId="23" toId="26">
</dataflow>
<dataflow id="169" from="zext_ln28" to="add_ln19_4" fromId="15" toId="26">
</dataflow>
<dataflow id="170" from="out_d_0" to="icmp_ln19" fromId="22" toId="27">
</dataflow>
<dataflow id="172" from="StgValue_171" to="icmp_ln19" fromId="171" toId="27">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopTripCount" to="empty_58" fromId="173" toId="28">
</dataflow>
<dataflow id="176" from="StgValue_175" to="empty_58" fromId="175" toId="28">
</dataflow>
<dataflow id="177" from="StgValue_175" to="empty_58" fromId="175" toId="28">
</dataflow>
<dataflow id="178" from="StgValue_175" to="empty_58" fromId="175" toId="28">
</dataflow>
<dataflow id="179" from="out_d_0" to="out_d" fromId="22" toId="29">
</dataflow>
<dataflow id="181" from="StgValue_180" to="out_d" fromId="180" toId="29">
</dataflow>
<dataflow id="182" from="icmp_ln19" to="br_ln19" fromId="27" toId="30">
</dataflow>
<dataflow id="183" from="out_d_0" to="zext_ln23" fromId="22" toId="31">
</dataflow>
<dataflow id="184" from="bias" to="bias_addr" fromId="134" toId="32">
</dataflow>
<dataflow id="186" from="StgValue_185" to="bias_addr" fromId="185" toId="32">
</dataflow>
<dataflow id="187" from="zext_ln23" to="bias_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="188" from="out_d_0" to="trunc_ln28" fromId="22" toId="33">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="189" toId="34">
</dataflow>
<dataflow id="191" from="trunc_ln28" to="shl_ln" fromId="33" toId="34">
</dataflow>
<dataflow id="193" from="StgValue_192" to="shl_ln" fromId="192" toId="34">
</dataflow>
<dataflow id="194" from="shl_ln" to="zext_ln28_9" fromId="34" toId="35">
</dataflow>
<dataflow id="195" from="StgValue_152" to="out_h_0" fromId="152" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln20" to="out_h_0" fromId="36" toId="38">
</dataflow>
<dataflow id="197" from="out_h" to="out_h_0" fromId="41" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="br_ln0" to="out_h_0" fromId="55" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopTripCount" to="empty_59" fromId="173" toId="39">
</dataflow>
<dataflow id="201" from="StgValue_200" to="empty_59" fromId="200" toId="39">
</dataflow>
<dataflow id="203" from="StgValue_202" to="empty_59" fromId="202" toId="39">
</dataflow>
<dataflow id="204" from="StgValue_185" to="empty_59" fromId="185" toId="39">
</dataflow>
<dataflow id="205" from="out_h_0" to="icmp_ln20" fromId="38" toId="40">
</dataflow>
<dataflow id="206" from="empty_57" to="icmp_ln20" fromId="20" toId="40">
</dataflow>
<dataflow id="207" from="out_h_0" to="out_h" fromId="38" toId="41">
</dataflow>
<dataflow id="208" from="StgValue_180" to="out_h" fromId="180" toId="41">
</dataflow>
<dataflow id="209" from="icmp_ln20" to="br_ln20" fromId="40" toId="42">
</dataflow>
<dataflow id="210" from="out_h_0" to="zext_ln28_3_cast" fromId="38" toId="43">
</dataflow>
<dataflow id="211" from="phi_mul2" to="tmp2" fromId="24" toId="44">
</dataflow>
<dataflow id="212" from="zext_ln28_3_cast" to="tmp2" fromId="43" toId="44">
</dataflow>
<dataflow id="213" from="tmp2" to="tmp2_cast" fromId="44" toId="45">
</dataflow>
<dataflow id="214" from="tmp2_cast" to="tmp3" fromId="45" toId="46">
</dataflow>
<dataflow id="215" from="zext_ln36_1_cast" to="tmp3" fromId="18" toId="46">
</dataflow>
<dataflow id="216" from="out_w" to="out_w_0" fromId="52" toId="49">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="217" from="br_ln21" to="out_w_0" fromId="82" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="218" from="StgValue_152" to="out_w_0" fromId="152" toId="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="br_ln21" to="out_w_0" fromId="47" toId="49">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopTripCount" to="empty_60" fromId="173" toId="50">
</dataflow>
<dataflow id="221" from="StgValue_200" to="empty_60" fromId="200" toId="50">
</dataflow>
<dataflow id="222" from="StgValue_202" to="empty_60" fromId="202" toId="50">
</dataflow>
<dataflow id="223" from="StgValue_185" to="empty_60" fromId="185" toId="50">
</dataflow>
<dataflow id="224" from="out_w_0" to="icmp_ln21" fromId="49" toId="51">
</dataflow>
<dataflow id="225" from="empty" to="icmp_ln21" fromId="19" toId="51">
</dataflow>
<dataflow id="226" from="out_w_0" to="out_w" fromId="49" toId="52">
</dataflow>
<dataflow id="227" from="StgValue_180" to="out_w" fromId="180" toId="52">
</dataflow>
<dataflow id="228" from="icmp_ln21" to="br_ln21" fromId="51" toId="53">
</dataflow>
<dataflow id="229" from="bias_addr" to="buffer" fromId="32" toId="54">
</dataflow>
<dataflow id="230" from="bias_addr" to="buffer" fromId="32" toId="56">
</dataflow>
<dataflow id="231" from="out_w_0" to="zext_ln24" fromId="49" toId="57">
</dataflow>
<dataflow id="232" from="buffer" to="buffer_0" fromId="56" toId="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="233" from="br_ln24" to="buffer_0" fromId="58" toId="59">
</dataflow>
<dataflow id="234" from="buffer_1" to="buffer_0" fromId="83" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="br_ln0" to="buffer_0" fromId="103" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="237" from="StgValue_236" to="k_h_0" fromId="236" toId="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="br_ln24" to="k_h_0" fromId="58" toId="60">
</dataflow>
<dataflow id="239" from="k_h" to="k_h_0" fromId="63" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="br_ln0" to="k_h_0" fromId="103" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="241" from="k_h_0" to="icmp_ln24" fromId="60" toId="61">
</dataflow>
<dataflow id="243" from="StgValue_242" to="icmp_ln24" fromId="242" toId="61">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="empty_61" fromId="173" toId="62">
</dataflow>
<dataflow id="246" from="StgValue_245" to="empty_61" fromId="245" toId="62">
</dataflow>
<dataflow id="247" from="StgValue_245" to="empty_61" fromId="245" toId="62">
</dataflow>
<dataflow id="248" from="StgValue_245" to="empty_61" fromId="245" toId="62">
</dataflow>
<dataflow id="249" from="k_h_0" to="k_h" fromId="60" toId="63">
</dataflow>
<dataflow id="251" from="StgValue_250" to="k_h" fromId="250" toId="63">
</dataflow>
<dataflow id="252" from="icmp_ln24" to="br_ln24" fromId="61" toId="64">
</dataflow>
<dataflow id="253" from="k_h_0" to="zext_ln28_10" fromId="60" toId="65">
</dataflow>
<dataflow id="254" from="k_h_0" to="zext_ln28_11" fromId="60" toId="66">
</dataflow>
<dataflow id="256" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln28_1" fromId="255" toId="67">
</dataflow>
<dataflow id="257" from="k_h_0" to="shl_ln28_1" fromId="60" toId="67">
</dataflow>
<dataflow id="258" from="StgValue_236" to="shl_ln28_1" fromId="236" toId="67">
</dataflow>
<dataflow id="259" from="shl_ln28_1" to="zext_ln28_12" fromId="67" toId="68">
</dataflow>
<dataflow id="260" from="zext_ln28_12" to="sub_ln28" fromId="68" toId="69">
</dataflow>
<dataflow id="261" from="zext_ln28_10" to="sub_ln28" fromId="65" toId="69">
</dataflow>
<dataflow id="262" from="sub_ln28" to="sext_ln28_4" fromId="69" toId="70">
</dataflow>
<dataflow id="263" from="zext_ln28_11" to="tmp4" fromId="66" toId="71">
</dataflow>
<dataflow id="264" from="out_h_0" to="tmp4" fromId="38" toId="71">
</dataflow>
<dataflow id="265" from="tmp4" to="tmp4_cast" fromId="71" toId="72">
</dataflow>
<dataflow id="266" from="phi_mul" to="tmp" fromId="23" toId="73">
</dataflow>
<dataflow id="267" from="tmp4_cast" to="tmp" fromId="72" toId="73">
</dataflow>
<dataflow id="268" from="tmp" to="tmp_cast" fromId="73" toId="74">
</dataflow>
<dataflow id="269" from="zext_ln28_1_cast" to="tmp1" fromId="16" toId="75">
</dataflow>
<dataflow id="270" from="tmp_cast" to="tmp1" fromId="74" toId="75">
</dataflow>
<dataflow id="271" from="sext_ln28_4" to="add_ln28_5" fromId="70" toId="76">
</dataflow>
<dataflow id="272" from="zext_ln28_9" to="add_ln28_5" fromId="35" toId="76">
</dataflow>
<dataflow id="273" from="tmp3" to="add_ln36" fromId="46" toId="78">
</dataflow>
<dataflow id="274" from="zext_ln24" to="add_ln36" fromId="57" toId="78">
</dataflow>
<dataflow id="275" from="add_ln36" to="zext_ln36_2" fromId="78" toId="79">
</dataflow>
<dataflow id="276" from="output_r" to="output_addr" fromId="133" toId="80">
</dataflow>
<dataflow id="277" from="StgValue_185" to="output_addr" fromId="185" toId="80">
</dataflow>
<dataflow id="278" from="zext_ln36_2" to="output_addr" fromId="79" toId="80">
</dataflow>
<dataflow id="279" from="buffer_0" to="store_ln36" fromId="59" toId="81">
</dataflow>
<dataflow id="280" from="output_addr" to="store_ln36" fromId="80" toId="81">
</dataflow>
<dataflow id="281" from="buffer_7" to="buffer_1" fromId="110" toId="83">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="br_ln26" to="buffer_1" fromId="111" toId="83">
<BackEdge/>
</dataflow>
<dataflow id="283" from="buffer_0" to="buffer_1" fromId="59" toId="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="284" from="br_ln26" to="buffer_1" fromId="77" toId="83">
</dataflow>
<dataflow id="285" from="k_w" to="k_w_0" fromId="87" toId="84">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="286" from="br_ln26" to="k_w_0" fromId="111" toId="84">
<BackEdge/>
</dataflow>
<dataflow id="287" from="StgValue_236" to="k_w_0" fromId="236" toId="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="288" from="br_ln26" to="k_w_0" fromId="77" toId="84">
</dataflow>
<dataflow id="289" from="k_w_0" to="icmp_ln26" fromId="84" toId="85">
</dataflow>
<dataflow id="290" from="StgValue_242" to="icmp_ln26" fromId="242" toId="85">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecLoopTripCount" to="empty_62" fromId="173" toId="86">
</dataflow>
<dataflow id="292" from="StgValue_245" to="empty_62" fromId="245" toId="86">
</dataflow>
<dataflow id="293" from="StgValue_245" to="empty_62" fromId="245" toId="86">
</dataflow>
<dataflow id="294" from="StgValue_245" to="empty_62" fromId="245" toId="86">
</dataflow>
<dataflow id="295" from="k_w_0" to="k_w" fromId="84" toId="87">
</dataflow>
<dataflow id="296" from="StgValue_250" to="k_w" fromId="250" toId="87">
</dataflow>
<dataflow id="297" from="icmp_ln26" to="br_ln26" fromId="85" toId="88">
</dataflow>
<dataflow id="298" from="k_w_0" to="zext_ln28_13" fromId="84" toId="89">
</dataflow>
<dataflow id="299" from="zext_ln28_13" to="add_ln28" fromId="89" toId="90">
</dataflow>
<dataflow id="300" from="out_w_0" to="add_ln28" fromId="49" toId="90">
</dataflow>
<dataflow id="301" from="add_ln28" to="zext_ln28_14" fromId="90" toId="91">
</dataflow>
<dataflow id="302" from="zext_ln28_14" to="add_ln28_2" fromId="91" toId="92">
</dataflow>
<dataflow id="303" from="tmp1" to="add_ln28_2" fromId="75" toId="92">
</dataflow>
<dataflow id="304" from="add_ln28_2" to="zext_ln28_15" fromId="92" toId="93">
</dataflow>
<dataflow id="305" from="input_r" to="input_addr" fromId="130" toId="94">
</dataflow>
<dataflow id="306" from="StgValue_185" to="input_addr" fromId="185" toId="94">
</dataflow>
<dataflow id="307" from="zext_ln28_15" to="input_addr" fromId="93" toId="94">
</dataflow>
<dataflow id="308" from="input_addr" to="input_load" fromId="94" toId="95">
</dataflow>
<dataflow id="309" from="out_d_0" to="add_ln28_6" fromId="22" toId="96">
</dataflow>
<dataflow id="310" from="zext_ln28_13" to="add_ln28_6" fromId="89" toId="96">
</dataflow>
<dataflow id="311" from="add_ln28_6" to="zext_ln28_16" fromId="96" toId="97">
</dataflow>
<dataflow id="312" from="zext_ln28_16" to="add_ln28_4" fromId="97" toId="98">
</dataflow>
<dataflow id="313" from="add_ln28_5" to="add_ln28_4" fromId="76" toId="98">
</dataflow>
<dataflow id="314" from="add_ln28_4" to="sext_ln28_5" fromId="98" toId="99">
</dataflow>
<dataflow id="315" from="sext_ln28_5" to="zext_ln28_7" fromId="99" toId="100">
</dataflow>
<dataflow id="316" from="kernel_0" to="kernel_0_addr" fromId="135" toId="101">
</dataflow>
<dataflow id="317" from="StgValue_185" to="kernel_0_addr" fromId="185" toId="101">
</dataflow>
<dataflow id="318" from="zext_ln28_7" to="kernel_0_addr" fromId="100" toId="101">
</dataflow>
<dataflow id="319" from="kernel_0_addr" to="kernel_0_load" fromId="101" toId="102">
</dataflow>
<dataflow id="320" from="input_addr" to="input_load" fromId="94" toId="104">
</dataflow>
<dataflow id="321" from="kernel_0_addr" to="kernel_0_load" fromId="101" toId="105">
</dataflow>
<dataflow id="322" from="input_load" to="sext_ln28" fromId="104" toId="106">
</dataflow>
<dataflow id="323" from="kernel_0_load" to="sext_ln28_6" fromId="105" toId="107">
</dataflow>
<dataflow id="324" from="sext_ln28_6" to="mul_ln28" fromId="107" toId="108">
</dataflow>
<dataflow id="325" from="sext_ln28" to="mul_ln28" fromId="106" toId="108">
</dataflow>
<dataflow id="327" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln" fromId="326" toId="109">
</dataflow>
<dataflow id="328" from="mul_ln28" to="trunc_ln" fromId="108" toId="109">
</dataflow>
<dataflow id="330" from="StgValue_329" to="trunc_ln" fromId="329" toId="109">
</dataflow>
<dataflow id="332" from="StgValue_331" to="trunc_ln" fromId="331" toId="109">
</dataflow>
<dataflow id="333" from="trunc_ln" to="buffer_7" fromId="109" toId="110">
</dataflow>
<dataflow id="334" from="buffer_1" to="buffer_7" fromId="83" toId="110">
</dataflow>
<dataflow id="335" from="icmp_ln19" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="336" from="icmp_ln20" to="StgValue_3" fromId="40" toId="3">
</dataflow>
<dataflow id="337" from="icmp_ln21" to="StgValue_4" fromId="51" toId="4">
</dataflow>
<dataflow id="338" from="icmp_ln24" to="StgValue_6" fromId="61" toId="6">
</dataflow>
<dataflow id="339" from="icmp_ln26" to="StgValue_7" fromId="85" toId="7">
</dataflow>
</dataflows>


</stg>
