// Seed: 855317904
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    output wor id_4
);
  logic id_6 = -1;
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply0 id_2
    , id_4
);
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3
    , id_14,
    output tri id_4,
    input tri id_5,
    input tri id_6,
    output wand id_7,
    input wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wand id_11,
    output wor id_12
);
  assign id_7 = -1'b0;
  or primCall (id_0, id_6, id_10, id_2, id_1, id_11);
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_0
  );
endmodule
