###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Wed May  4 16:42:32 2022
#  Design:            NextZ80
#  Command:           eval_legacy {timeDesign -postRoute}
###############################################################
Path 1: MET (0.985 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.234 (P)          0.000 (I)
          Arrival:=          2.834              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.834
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.648
            Slack:=          0.985
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.780   0.096    1.475  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.170   0.171    1.645  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90950/Q                                      -      A->Q  F     NO2X1           1  0.220   0.051    1.696  
  CPU_REGS_regs_hi_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.152    1.848  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.848  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.112    2.834  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.006    2.834  
#------------------------------------------------------------------------------------------------------------
Path 2: MET (0.989 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.233 (P)          0.000 (I)
          Arrival:=          2.833              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.644
            Slack:=          0.989
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.780   0.096    1.474  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.170   0.171    1.645  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90953/Q                                      -      A->Q  F     NO2X1           1  0.220   0.051    1.696  
  CPU_REGS_regs_hi_n_34                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q  F     OR2X1           1  0.085   0.148    1.844  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.844  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.112    2.833  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.005    2.833  
#------------------------------------------------------------------------------------------------------------
Path 3: MET (0.992 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.233 (P)          0.000 (I)
          Arrival:=          2.833              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.642
            Slack:=          0.992
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.780   0.096    1.475  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.170   0.170    1.645  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90951/Q                                      -      A->Q  F     NO2X1           1  0.220   0.047    1.692  
  CPU_REGS_regs_hi_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q  F     OR2X1           1  0.062   0.149    1.842  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.842  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.112    2.833  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.005    2.833  
#------------------------------------------------------------------------------------------------------------
Path 4: MET (0.993 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.233 (P)          0.000 (I)
          Arrival:=          2.833              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.640
            Slack:=          0.993
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.780   0.096    1.474  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.170   0.170    1.645  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90952/Q                                      -      A->Q  F     NO2X1           1  0.220   0.048    1.692  
  CPU_REGS_regs_hi_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q  F     OR2X1           1  0.082   0.148    1.840  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.840  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.112    2.833  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.005    2.833  
#------------------------------------------------------------------------------------------------------------
Path 5: MET (1.010 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.233 (P)          0.000 (I)
          Arrival:=          2.833              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.623
            Slack:=          1.010
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.780   0.096    1.474  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.170   0.151    1.625  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90948/Q                                      -      A->Q  F     NO2X1           1  0.185   0.047    1.672  
  CPU_REGS_regs_hi_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.151    1.823  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.823  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.112    2.833  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.005    2.833  
#------------------------------------------------------------------------------------------------------------
Path 6: MET (1.014 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.234 (P)          0.000 (I)
          Arrival:=          2.834              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.834
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.620
            Slack:=          1.014
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.780   0.096    1.474  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.170   0.151    1.625  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90944/Q                                      -      A->Q  F     NO2X1           1  0.185   0.046    1.671  
  CPU_REGS_regs_hi_n_30                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q  F     OR2X1           1  0.082   0.149    1.820  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.820  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.112    2.834  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.006    2.834  
#------------------------------------------------------------------------------------------------------------
Path 7: MET (1.017 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.233 (P)          0.000 (I)
          Arrival:=          2.833              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.616
            Slack:=          1.017
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.780   0.096    1.475  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.170   0.151    1.625  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90943/Q                                      -      A->Q  F     NO2X1           1  0.185   0.044    1.670  
  CPU_REGS_regs_hi_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q  F     OR2X1           1  0.078   0.146    1.816  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.816  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.112    2.833  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.005    2.833  
#------------------------------------------------------------------------------------------------------------
Path 8: MET (1.019 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.233 (P)          0.000 (I)
          Arrival:=          2.833              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.614
            Slack:=          1.019
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.780   0.096    1.474  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.170   0.151    1.625  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90965/Q                                      -      A->Q  F     NO2X1           1  0.185   0.047    1.672  
  CPU_REGS_regs_hi_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q  F     OR2X1           1  0.059   0.142    1.814  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.814  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.112    2.833  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.005    2.833  
#------------------------------------------------------------------------------------------------------------
Path 9: MET (1.097 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.236 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.539
            Slack:=          1.097
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.501    1.377  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91092/Q                                      -      C->Q  F     NO3X0           1  0.780   0.159    1.536  
  CPU_REGS_regs_hi_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q  F     OR2X1           1  0.277   0.203    1.739  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D     F     DLLQX1          1  0.065   0.000    1.739  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.115    2.836  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.008    2.836  
#------------------------------------------------------------------------------------------------------------
Path 10: MET (1.135 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.235 (P)          0.000 (I)
          Arrival:=          2.835              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.835
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.500
            Slack:=          1.135
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91193/Q                                      -      C->Q  F     NO3X0           1  0.780   0.129    1.508  
  CPU_REGS_regs_hi_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q  F     OR2X1           1  0.249   0.192    1.700  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.700  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.113    2.835  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.007    2.835  
#------------------------------------------------------------------------------------------------------------
Path 11: MET (1.166 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.232 (P)          0.000 (I)
          Arrival:=          2.832              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.832
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.466
            Slack:=          1.166
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91192/Q                                      -      C->Q  F     NO3X1           1  0.780   0.113    1.492  
  CPU_REGS_regs_hi_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q  F     OR2X1           1  0.188   0.174    1.666  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.666  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.111    2.832  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.004    2.832  
#------------------------------------------------------------------------------------------------------------
Path 12: MET (1.169 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.235 (P)          0.000 (I)
          Arrival:=          2.835              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.835
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.466
            Slack:=          1.169
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.502    1.378  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91028/Q                                      -      C->Q  F     NO3X1           1  0.780   0.113    1.491  
  CPU_REGS_regs_hi_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q  F     OR2X1           1  0.188   0.175    1.666  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.666  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.114    2.835  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.007    2.835  
#------------------------------------------------------------------------------------------------------------
Path 13: MET (1.213 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.232 (P)          0.000 (I)
          Arrival:=          2.832              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.832
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.419
            Slack:=          1.213
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.078   0.101    0.778  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.168   0.098    0.876  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.317   0.503    1.379  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g90847/Q                                      -      B->Q  F     NO2X1           1  0.780   0.076    1.454  
  CPU_REGS_regs_hi_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q  F     OR2X1           1  0.154   0.165    1.619  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.619  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.111    2.832  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.004    2.832  
#------------------------------------------------------------------------------------------------------------
Path 14: MET (1.578 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.237 (P)          0.000 (I)
          Arrival:=          2.837              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.837
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.059
            Slack:=          1.578
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.521   0.232    1.054  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90947/Q                                      -      A->Q  F     NO2X1           1  0.179   0.055    1.108  
  CPU_REGS_regs_lo_n_30                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q  F     OR2X1           1  0.091   0.151    1.259  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.259  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.116    2.837  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.009    2.837  
#------------------------------------------------------------------------------------------------------------
Path 15: MET (1.583 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.055
            Slack:=          1.583
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.521   0.232    1.054  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90946/Q                                      -      A->Q  F     NO2X1           1  0.179   0.050    1.103  
  CPU_REGS_regs_lo_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.151    1.255  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.255  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.117    2.838  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.010    2.838  
#------------------------------------------------------------------------------------------------------------
Path 16: MET (1.587 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.051
            Slack:=          1.587
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.521   0.232    1.054  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90945/Q                                      -      A->Q  F     NO2X1           1  0.179   0.050    1.104  
  CPU_REGS_regs_lo_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q  F     OR2X1           1  0.062   0.147    1.251  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.251  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.117    2.838  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.010    2.838  
#------------------------------------------------------------------------------------------------------------
Path 17: MET (1.588 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.049
            Slack:=          1.588
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.521   0.232    1.054  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90949/Q                                      -      A->Q  F     NO2X1           1  0.179   0.046    1.099  
  CPU_REGS_regs_lo_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q  F     OR2X1           1  0.082   0.150    1.249  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.249  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.116    2.838  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.010    2.838  
#------------------------------------------------------------------------------------------------------------
Path 18: MET (1.597 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.237 (P)          0.000 (I)
          Arrival:=          2.837              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.837
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.040
            Slack:=          1.597
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.521   0.219    1.041  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90954/Q                                      -      A->Q  F     NO2X1           1  0.157   0.048    1.089  
  CPU_REGS_regs_lo_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.151    1.240  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.240  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.116    2.837  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.009    2.837  
#------------------------------------------------------------------------------------------------------------
Path 19: MET (1.601 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.037
            Slack:=          1.601
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.521   0.219    1.041  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90955/Q                                      -      A->Q  F     NO2X1           1  0.157   0.046    1.087  
  CPU_REGS_regs_lo_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q  F     OR2X1           1  0.084   0.150    1.237  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.237  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.116    2.838  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.010    2.838  
#------------------------------------------------------------------------------------------------------------
Path 20: MET (1.604 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.033
            Slack:=          1.604
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.521   0.219    1.041  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90957/Q                                      -      A->Q  F     NO2X1           1  0.157   0.044    1.085  
  CPU_REGS_regs_lo_n_34                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q  F     OR2X1           1  0.081   0.148    1.234  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.234  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.116    2.838  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.010    2.838  
#------------------------------------------------------------------------------------------------------------
Path 21: MET (1.606 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.031
            Slack:=          1.606
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.521   0.219    1.041  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90956/Q                                      -      A->Q  F     NO2X1           1  0.157   0.047    1.088  
  CPU_REGS_regs_lo_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q  F     OR2X1           1  0.061   0.143    1.231  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.231  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.116    2.838  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.010    2.838  
#------------------------------------------------------------------------------------------------------------
Path 22: MET (1.673 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.236 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.963
            Slack:=          1.673
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)       9  0.135   0.025    0.225  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  R     INX1           10  0.140   0.220    0.445  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  F     NA2X1           7  0.335   0.248    0.692  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91110/Q                                      -      B->Q  R     NO3X0           1  0.353   0.332    1.024  
  CPU_REGS_regs_lo_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q  R     OR2X1           1  0.445   0.138    1.163  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D     R     DLLQX1          1  0.071   0.000    1.163  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.115    2.836  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.008    2.836  
#------------------------------------------------------------------------------------------------------------
Path 23: MET (1.733 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.228 (P)          0.000 (I)
          Arrival:=          2.828              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.828
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.895
            Slack:=          1.733
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g92416/Q                             -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                -      -     -     (net)           2      -       -        -  
  g92342/Q                             -      A->Q  F     INX1            2  0.168   0.071    0.677  
  n_739                                -      -     -     (net)           2      -       -        -  
  g91461/Q                             -      F->Q  F     AO33X1          1  0.078   0.257    0.935  
  CPU_REGS_n_152                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q  F     OR2X1           1  0.118   0.160    1.095  
  CPU_REGS_RC_CG_HIER_INST8/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.095  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.104    2.828  
  CLK__L2_N1                            -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.013    2.828  
#---------------------------------------------------------------------------------------------------
Path 24: MET (1.737 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.236 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.900
            Slack:=          1.737
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91124/Q                                      -      C->Q  F     NO3X1           1  0.521   0.105    0.927  
  CPU_REGS_regs_lo_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q  F     OR2X1           1  0.147   0.173    1.100  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D     F     DLLQX1          1  0.066   0.000    1.100  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.115    2.836  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.009    2.836  
#------------------------------------------------------------------------------------------------------------
Path 25: MET (1.742 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.236 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.894
            Slack:=          1.742
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91126/Q                                      -      C->Q  F     NO3X1           1  0.521   0.106    0.928  
  CPU_REGS_regs_lo_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q  F     OR2X1           1  0.148   0.166    1.094  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.094  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.114    2.836  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.008    2.836  
#------------------------------------------------------------------------------------------------------------
Path 26: MET (1.742 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.237 (P)          0.000 (I)
          Arrival:=          2.837              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.837
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.895
            Slack:=          1.742
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91029/Q                                      -      C->Q  F     NO3X1           1  0.521   0.106    0.928  
  CPU_REGS_regs_lo_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q  F     OR2X1           1  0.148   0.167    1.095  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.095  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.116    2.837  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.009    2.837  
#------------------------------------------------------------------------------------------------------------
Path 27: MET (1.754 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.229 (P)          0.000 (I)
          Arrival:=          2.829              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.829
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.874
            Slack:=          1.754
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.026    0.226  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g91658/Q                             -      C->Q  R     AN211X0         1  0.140   0.501    0.726  
  n_1409                               -      -     -     (net)           1      -       -        -  
  g91537/Q                             -      C->Q  F     ON21X1          2  0.601   0.145    0.872  
  n_1509                               -      -     -     (net)           2      -       -        -  
  g91504/Q                             -      A->Q  R     NO2X1           1  0.198   0.089    0.960  
  CPU_REGS_n_151                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q  R     OR2X1           1  0.099   0.114    1.074  
  CPU_REGS_RC_CG_HIER_INST9/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D     R     DLLQX1          1  0.073   0.000    1.074  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.104    2.829  
  CLK__L2_N1                            -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.013    2.829  
#---------------------------------------------------------------------------------------------------
Path 28: MET (1.757 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.228 (P)          0.000 (I)
          Arrival:=          2.828              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.828
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.871
            Slack:=          1.757
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.026    0.226  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g91658/Q                             -      C->Q  R     AN211X0         1  0.140   0.501    0.726  
  n_1409                               -      -     -     (net)           1      -       -        -  
  g91537/Q                             -      C->Q  F     ON21X1          2  0.601   0.145    0.872  
  n_1509                               -      -     -     (net)           2      -       -        -  
  g91503/Q                             -      A->Q  R     NO2X1           1  0.198   0.092    0.964  
  CPU_REGS_n_143                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q  R     OR2X1           1  0.105   0.108    1.071  
  CPU_REGS_RC_CG_HIER_INST7/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D     R     DLLQX1          1  0.061   0.000    1.071  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.104    2.828  
  CLK__L2_N1                            -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.013    2.828  
#---------------------------------------------------------------------------------------------------
Path 29: MET (1.777 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.237 (P)          0.000 (I)
          Arrival:=          2.837              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.837
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.861
            Slack:=          1.777
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.288   0.379    0.822  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g90848/Q                                      -      B->Q  F     NO2X1           1  0.521   0.076    0.898  
  CPU_REGS_regs_lo_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q  F     OR2X1           1  0.122   0.162    1.061  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.061  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.131   0.120    2.721  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.077   0.116    2.837  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN    F     DLLQX1         40  0.081   0.009    2.837  
#------------------------------------------------------------------------------------------------------------
Path 30: MET (1.886 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.000 (I)
          Arrival:=          2.827              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.827
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.741
            Slack:=          1.886
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.210   0.216    0.442  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g92074/Q                    -      C->Q  F     OA21X1          1  0.288   0.166    0.608  
  n_1008                      -      -     -     (net)           1      -       -        -  
  g90225/Q                    -      C->Q  R     ON21X1          2  0.072   0.099    0.707  
  n_2479                      -      -     -     (net)           2      -       -        -  
  g90223/Q                    -      C->Q  F     ON21X1          1  0.206   0.081    0.788  
  n_2560                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g7/Q       -      A->Q  F     OR2X1           1  0.091   0.153    0.941  
  RC_CG_HIER_INST4/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.941  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                   -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                 -      A->Q  F     BUX20          16  0.078   0.102    2.827  
  CLK__L2_N1                   -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST4/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.011    2.827  
#------------------------------------------------------------------------------------------
Path 31: MET (1.905 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.000 (I)
          Arrival:=          2.827              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.827
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.722
            Slack:=          1.905
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g92416/Q                             -      B->Q  R     NA2X1           2  0.288   0.163    0.606  
  n_738                                -      -     -     (net)           2      -       -        -  
  g91464/Q                             -      D->Q  F     ON22X1          1  0.168   0.134    0.740  
  CPU_REGS_n_125                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q  F     OR2X1           1  0.152   0.182    0.922  
  CPU_REGS_RC_CG_HIER_INST5/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D     F     DLLQX1          1  0.074   0.000    0.922  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.103    2.827  
  CLK__L2_N1                            -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.012    2.827  
#---------------------------------------------------------------------------------------------------
Path 32: MET (1.907 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.228 (P)          0.000 (I)
          Arrival:=          2.828              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.828
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.721
            Slack:=          1.907
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.025    0.225  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  R     INX1           10  0.140   0.220    0.445  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g91491/Q                             -      C->Q  R     OA21X0          1  0.335   0.316    0.761  
  CPU_REGS_n_126                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q  R     OR2X1           1  0.320   0.159    0.921  
  CPU_REGS_RC_CG_HIER_INST6/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D     R     DLLQX1          1  0.111   0.000    0.921  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.131   0.125    2.727  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                          -      A->Q  F     BUX20          17  0.078   0.101    2.828  
  CLK__L2_N2                            -      -     -     (net)          17      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN    F     DLLQX1         17  0.061   0.006    2.828  
#---------------------------------------------------------------------------------------------------
Path 33: MET (1.926 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.000 (I)
          Arrival:=          2.827              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.827
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.701
            Slack:=          1.926
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.210   0.216    0.442  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g92074/Q                    -      C->Q  F     OA21X1          1  0.288   0.166    0.608  
  n_1008                      -      -     -     (net)           1      -       -        -  
  g90225/Q                    -      C->Q  R     ON21X1          2  0.072   0.099    0.707  
  n_2479                      -      -     -     (net)           2      -       -        -  
  g90224/Q                    -      A->Q  F     INX1            1  0.206   0.047    0.753  
  n_2562                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/g7/Q       -      A->Q  F     OR2X1           1  0.059   0.147    0.901  
  RC_CG_HIER_INST3/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    0.901  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                   -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                 -      A->Q  F     BUX20          16  0.078   0.102    2.827  
  CLK__L2_N1                   -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST3/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.011    2.827  
#------------------------------------------------------------------------------------------
Path 34: MET (2.058 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.000 (I)
          Arrival:=          2.826              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.826
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.568
            Slack:=          2.058
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.210   0.216    0.442  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g91324/Q                    -      B->Q  F     AND2X1          1  0.288   0.185    0.628  
  n_2561                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g7/Q       -      A->Q  F     OR2X1           1  0.050   0.140    0.768  
  RC_CG_HIER_INST2/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.768  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                   -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                 -      A->Q  F     BUX20          16  0.078   0.102    2.826  
  CLK__L2_N1                   -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST2/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.010    2.826  
#------------------------------------------------------------------------------------------
Path 35: MET (2.080 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.000 (I)
          Arrival:=          2.826              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.826
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.547
            Slack:=          2.080
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  WAIT                                  -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                                  -      -     -     (net)           9      -       -        -  
  g93017/Q                              -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                                -      -     -     (net)          10      -       -        -  
  g91122/Q                              -      C->Q  F     OA21X1          1  0.288   0.156    0.600  
  CPU_REGS_n_131                        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q  F     OR2X1           1  0.076   0.147    0.747  
  CPU_REGS_RC_CG_HIER_INST10/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.747  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                    -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                                    -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                           -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                             -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                           -      A->Q  F     BUX20          16  0.078   0.102    2.826  
  CLK__L2_N1                             -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.011    2.826  
#----------------------------------------------------------------------------------------------------
Path 36: MET (2.184 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.000 (I)
          Arrival:=          2.826              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.826
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.442
            Slack:=          2.184
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.210   0.216    0.442  
  n_2594                      -      -     -     (net)          10      -       -        -  
  RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.288   0.200    0.642  
  RC_CG_HIER_INST1/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    0.642  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.130   0.002    2.602  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20           3  0.131   0.123    2.724  
  CLK__L1_N0                   -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                 -      A->Q  F     BUX20          16  0.078   0.101    2.826  
  CLK__L2_N1                   -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST1/enl_reg/GN  -      GN    F     DLLQX1         16  0.060   0.010    2.826  
#------------------------------------------------------------------------------------------
Path 37: MET (4.316 ns) Setup Check with Pin CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.215 (P)          0.000 (I)
          Arrival:=          5.415              0.000
 
            Setup:-          0.416
    Required Time:=          4.999
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.483
            Slack:=          4.316
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  WAIT                  -      WAIT  R     (arrival)       9  0.207   0.026    0.226  
  WAIT                  -      -     -     (net)           9      -       -        -  
  g93017/Q              -      A->Q  F     INX1           10  0.210   0.217    0.443  
  n_2594                -      -     -     (net)          10      -       -        -  
  g91211/Q              -      B->Q  F     AND2X1          1  0.288   0.197    0.640  
  CPU_REGS_n_138        -      -     -     (net)           1      -       -        -  
  g15234/Q              -      A->Q  R     INX1            1  0.063   0.043    0.683  
  n_9                   -      -     -     (net)           1      -       -        -  
  CPU_REGS_r_reg[7]/SE  -      SE    R     SDFRQX0         1  0.051   0.000    0.683  
#-----------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------
# Timing Point         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  CLK                  -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                  -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q         -      A->Q  R     BUX20           3  0.200   0.115    5.323  
  CLK__L1_N0           -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q         -      A->Q  R     BUX20          16  0.083   0.091    5.415  
  CLK__L2_N1           -      -     -     (net)          16      -       -        -  
  CPU_REGS_r_reg[7]/C  -      C     R     SDFRQX0        16  0.063   0.012    5.415  
#----------------------------------------------------------------------------------
Path 38: MET (4.590 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[3][6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[6]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[3][6]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=          5.616              0.000
 
            Setup:-          0.139
    Required Time:=          5.477
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.686
            Slack:=          4.590
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[6]                              -      DI[6]  R     (arrival)       3  0.207   0.055    0.255  
  DI[6]                              -      -      -     (net)           3      -       -        -  
  g15059/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.159    0.414  
  n_108                              -      -      -     (net)           2      -       -        -  
  g15036/Q                           -      AN->Q  R     NA2I1X1        13  0.191   0.472    0.886  
  n_132                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[3][6]/D  -      D      R     DFRQX1         13  0.658   0.005    0.886  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.094    5.420  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.103    5.523  
  CPU_REGS_regs_lo_rc_gclk_2135             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2135__L1_I0/Q    -      A->Q  F     INX4            1  0.073   0.043    5.567  
  CPU_REGS_regs_lo_rc_gclk_2135__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2135__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.049    5.616  
  CPU_REGS_regs_lo_rc_gclk_2135__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[3][6]/C         -      C     R     DFRQX1          8  0.066   0.002    5.616  
#-------------------------------------------------------------------------------------------------------
Path 39: MET (4.591 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[6][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[6][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.408 (P)          0.000 (I)
          Arrival:=          5.608              0.000
 
            Setup:-          0.143
    Required Time:=          5.465
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.674
            Slack:=          4.591
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.034    0.234  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.141    0.375  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.499    0.874  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[6][5]/D  -      D      R     DFRQX1         13  0.776   0.013    0.874  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.088    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/Q  -      A->Q  R     AND2X4          1  0.064   0.099    5.513  
  CPU_REGS_regs_hi_rc_gclk_2143             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2143__L1_I0/Q    -      A->Q  F     INX4            1  0.067   0.042    5.555  
  CPU_REGS_regs_hi_rc_gclk_2143__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2143__L2_I0/Q    -      A->Q  R     INX6            8  0.048   0.053    5.608  
  CPU_REGS_regs_hi_rc_gclk_2143__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[6][5]/C         -      C     R     DFRQX1          8  0.073   0.002    5.608  
#-------------------------------------------------------------------------------------------------------
Path 40: MET (4.592 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[7][6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[6]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[7][6]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.417 (P)          0.000 (I)
          Arrival:=          5.617              0.000
 
            Setup:-          0.139
    Required Time:=          5.477
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.685
            Slack:=          4.592
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[6]                              -      DI[6]  R     (arrival)       3  0.207   0.055    0.255  
  DI[6]                              -      -      -     (net)           3      -       -        -  
  g15059/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.159    0.414  
  n_108                              -      -      -     (net)           2      -       -        -  
  g15036/Q                           -      AN->Q  R     NA2I1X1        13  0.191   0.471    0.885  
  n_132                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][6]/D  -      D      R     DFRQX1         13  0.657   0.004    0.885  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.095    5.421  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.100    5.520  
  CPU_REGS_regs_lo_rc_gclk_2149             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2149__L1_I0/Q    -      A->Q  F     INX4            1  0.067   0.043    5.563  
  CPU_REGS_regs_lo_rc_gclk_2149__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2149__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.054    5.617  
  CPU_REGS_regs_lo_rc_gclk_2149__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][6]/C         -      C     R     DFRQX1          8  0.073   0.002    5.617  
#-------------------------------------------------------------------------------------------------------
Path 41: MET (4.592 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[6][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[6][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.415 (P)          0.000 (I)
          Arrival:=          5.615              0.000
 
            Setup:-          0.141
    Required Time:=          5.474
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.682
            Slack:=          4.592
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.207   0.022    0.222  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  g15061/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.142    0.364  
  n_106                              -      -      -     (net)           2      -       -        -  
  g15046/Q                           -      C->Q   R     AO21X1         13  0.163   0.518    0.882  
  n_122                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][2]/D  -      D      R     DFRQX1         13  0.727   0.007    0.882  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.095    5.421  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.099    5.519  
  CPU_REGS_regs_lo_rc_gclk_2143             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_I0/Q    -      A->Q  F     INX4            1  0.065   0.042    5.562  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_I0/Q    -      A->Q  R     INX6            8  0.048   0.054    5.615  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][2]/C         -      C     R     DFRQX1          8  0.074   0.002    5.615  
#-------------------------------------------------------------------------------------------------------
Path 42: MET (4.593 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[3][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[3][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=          5.616              0.000
 
            Setup:-          0.141
    Required Time:=          5.475
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.682
            Slack:=          4.593
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.207   0.022    0.222  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  g15061/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.142    0.364  
  n_106                              -      -      -     (net)           2      -       -        -  
  g15046/Q                           -      C->Q   R     AO21X1         13  0.163   0.517    0.882  
  n_122                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[3][2]/D  -      D      R     DFRQX1         13  0.727   0.007    0.882  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.094    5.420  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.103    5.523  
  CPU_REGS_regs_lo_rc_gclk_2135             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2135__L1_I0/Q    -      A->Q  F     INX4            1  0.073   0.043    5.567  
  CPU_REGS_regs_lo_rc_gclk_2135__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2135__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.049    5.616  
  CPU_REGS_regs_lo_rc_gclk_2135__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[3][2]/C         -      C     R     DFRQX1          8  0.066   0.002    5.616  
#-------------------------------------------------------------------------------------------------------
Path 43: MET (4.593 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[6][6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[6]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[6][6]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.415 (P)          0.000 (I)
          Arrival:=          5.615              0.000
 
            Setup:-          0.139
    Required Time:=          5.476
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.683
            Slack:=          4.593
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[6]                              -      DI[6]  R     (arrival)       3  0.207   0.055    0.255  
  DI[6]                              -      -      -     (net)           3      -       -        -  
  g15059/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.159    0.414  
  n_108                              -      -      -     (net)           2      -       -        -  
  g15036/Q                           -      AN->Q  R     NA2I1X1        13  0.191   0.468    0.883  
  n_132                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][6]/D  -      D      R     DFRQX1         13  0.657   0.001    0.883  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.095    5.421  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.099    5.519  
  CPU_REGS_regs_lo_rc_gclk_2143             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_I0/Q    -      A->Q  F     INX4            1  0.065   0.042    5.562  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_I0/Q    -      A->Q  R     INX6            8  0.048   0.053    5.615  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][6]/C         -      C     R     DFRQX1          8  0.074   0.002    5.615  
#-------------------------------------------------------------------------------------------------------
Path 44: MET (4.593 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[7][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[7][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=          5.616              0.000
 
            Setup:-          0.141
    Required Time:=          5.475
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.682
            Slack:=          4.593
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.207   0.022    0.222  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  g15061/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.142    0.364  
  n_106                              -      -      -     (net)           2      -       -        -  
  g15046/Q                           -      C->Q   R     AO21X1         13  0.163   0.517    0.882  
  n_122                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][2]/D  -      D      R     DFRQX1         13  0.727   0.007    0.882  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.095    5.421  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.100    5.520  
  CPU_REGS_regs_lo_rc_gclk_2149             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2149__L1_I0/Q    -      A->Q  F     INX4            1  0.067   0.043    5.563  
  CPU_REGS_regs_lo_rc_gclk_2149__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2149__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.053    5.616  
  CPU_REGS_regs_lo_rc_gclk_2149__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][2]/C         -      C     R     DFRQX1          8  0.073   0.002    5.616  
#-------------------------------------------------------------------------------------------------------
Path 45: MET (4.594 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[9][6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[6]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[9][6]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.421 (P)          0.000 (I)
          Arrival:=          5.621              0.000
 
            Setup:-          0.139
    Required Time:=          5.482
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.688
            Slack:=          4.594
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[6]                              -      DI[6]  R     (arrival)       3  0.207   0.055    0.255  
  DI[6]                              -      -      -     (net)           3      -       -        -  
  g15059/Q                           -      AN->Q  R     NO2I1X1         2  0.208   0.159    0.414  
  n_108                              -      -      -     (net)           2      -       -        -  
  g15036/Q                           -      AN->Q  R     NA2I1X1        13  0.191   0.474    0.888  
  n_132                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[9][6]/D  -      D      R     DFRQX1         13  0.658   0.007    0.888  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.094    5.420  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.105    5.525  
  CPU_REGS_regs_lo_rc_gclk_2153             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2153__L1_I0/Q    -      A->Q  F     INX4            1  0.076   0.045    5.570  
  CPU_REGS_regs_lo_rc_gclk_2153__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2153__L2_I0/Q    -      A->Q  R     INX6            8  0.051   0.051    5.621  
  CPU_REGS_regs_lo_rc_gclk_2153__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[9][6]/C         -      C     R     DFRQX1          8  0.069   0.002    5.621  
#-------------------------------------------------------------------------------------------------------
Path 46: MET (4.596 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[3][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[3][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.413 (P)          0.000 (I)
          Arrival:=          5.612              0.000
 
            Setup:-          0.143
    Required Time:=          5.470
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.674
            Slack:=          4.596
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.034    0.234  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.141    0.375  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.500    0.874  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[3][5]/D  -      D      R     DFRQX1         13  0.776   0.013    0.874  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.089    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/Q  -      A->Q  R     AND2X4          1  0.064   0.103    5.517  
  CPU_REGS_regs_hi_rc_gclk_2135             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2135__L1_I0/Q    -      A->Q  F     INX4            1  0.072   0.043    5.560  
  CPU_REGS_regs_hi_rc_gclk_2135__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2135__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.052    5.612  
  CPU_REGS_regs_hi_rc_gclk_2135__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[3][5]/C         -      C     R     DFRQX1          8  0.071   0.003    5.612  
#-------------------------------------------------------------------------------------------------------
Path 47: MET (4.596 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[12][6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[6]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[12][6]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          5.623              0.000
 
            Setup:-          0.139
    Required Time:=          5.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.688
            Slack:=          4.596
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[6]                               -      DI[6]  R     (arrival)       3  0.207   0.055    0.255  
  DI[6]                               -      -      -     (net)           3      -       -        -  
  g15059/Q                            -      AN->Q  R     NO2I1X1         2  0.208   0.159    0.414  
  n_108                               -      -      -     (net)           2      -       -        -  
  g15036/Q                            -      AN->Q  R     NA2I1X1        13  0.191   0.474    0.888  
  n_132                               -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[12][6]/D  -      D      R     DFRQX1         13  0.658   0.007    0.888  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.105    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/Q  -      A->Q  R     AND2X4          1  0.087   0.103    5.528  
  CPU_REGS_regs_lo_rc_gclk_2131             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2131__L1_I0/Q    -      A->Q  F     INX4            1  0.067   0.042    5.570  
  CPU_REGS_regs_lo_rc_gclk_2131__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2131__L2_I0/Q    -      A->Q  R     INX6            8  0.048   0.053    5.623  
  CPU_REGS_regs_lo_rc_gclk_2131__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[12][6]/C        -      C     R     DFRQX1          8  0.072   0.004    5.623  
#-------------------------------------------------------------------------------------------------------
Path 48: MET (4.596 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[7][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[7][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.413 (P)          0.000 (I)
          Arrival:=          5.613              0.000
 
            Setup:-          0.143
    Required Time:=          5.470
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.674
            Slack:=          4.596
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.034    0.234  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.141    0.375  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.500    0.874  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[7][5]/D  -      D      R     DFRQX1         13  0.776   0.013    0.874  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.088    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/Q  -      A->Q  R     AND2X4          1  0.064   0.101    5.515  
  CPU_REGS_regs_hi_rc_gclk_2149             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2149__L1_I0/Q    -      A->Q  F     INX4            1  0.070   0.043    5.558  
  CPU_REGS_regs_hi_rc_gclk_2149__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2149__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.054    5.613  
  CPU_REGS_regs_hi_rc_gclk_2149__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[7][5]/C         -      C     R     DFRQX1          8  0.074   0.003    5.613  
#-------------------------------------------------------------------------------------------------------
Path 49: MET (4.597 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[2][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[2][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.412 (P)          0.000 (I)
          Arrival:=          5.612              0.000
 
            Setup:-          0.143
    Required Time:=          5.470
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.673
            Slack:=          4.597
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.034    0.234  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.141    0.375  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.498    0.873  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[2][5]/D  -      D      R     DFRQX1         13  0.776   0.012    0.873  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.089    5.415  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/Q  -      A->Q  R     AND2X4          1  0.064   0.098    5.512  
  CPU_REGS_regs_hi_rc_gclk_2133             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2133__L1_I0/Q    -      A->Q  F     INX4            1  0.065   0.042    5.555  
  CPU_REGS_regs_hi_rc_gclk_2133__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2133__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.057    5.612  
  CPU_REGS_regs_hi_rc_gclk_2133__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[2][5]/C         -      C     R     DFRQX1          8  0.079   0.002    5.612  
#-------------------------------------------------------------------------------------------------------
Path 50: MET (4.597 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[5][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[5][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.408 (P)          0.000 (I)
          Arrival:=          5.609              0.000
 
            Setup:-          0.143
    Required Time:=          5.466
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.669
            Slack:=          4.597
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.034    0.234  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.141    0.375  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.494    0.869  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[5][5]/D  -      D      R     DFRQX1         13  0.776   0.008    0.869  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.087    5.413  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/Q  -      A->Q  R     AND2X4          1  0.063   0.102    5.515  
  CPU_REGS_regs_hi_rc_gclk_2141             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2141__L1_I0/Q    -      A->Q  F     INX4            1  0.072   0.043    5.558  
  CPU_REGS_regs_hi_rc_gclk_2141__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2141__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.050    5.609  
  CPU_REGS_regs_hi_rc_gclk_2141__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[5][5]/C         -      C     R     DFRQX1          8  0.068   0.002    5.609  
#-------------------------------------------------------------------------------------------------------

