CAPI=1
[main]

[fileset rtl_files]
files =
 include/defines_event_unit.sv[is_include_file]
 apb_event_unit.sv
 sleep_unit.sv
 generic_service_unit.sv

file_type = systemVerilogSource
usage = sim synth

[provider]
name = github
user = pulp-platform
repo = apb_event_unit
version = 5fa8db8
