
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003434  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000014  20000000  08006568  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000b4  20000014  0800657c  00008014  2**2
                  ALLOC
  4 ._usrstack    00000100  200000c8  08006630  00008014  2**0
                  ALLOC
  5 .comment      00000340  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000370  00000000  00000000  00008358  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002541  00000000  00000000  000086c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000a29b  00000000  00000000  0000ac09  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002294  00000000  00000000  00014ea4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000221f  00000000  00000000  00017138  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001cd8  00000000  00000000  00019358  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000037a3  00000000  00000000  0001b030  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003192  00000000  00000000  0001e7d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  00021965  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000248  00000000  00000000  00021998  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	080064f1 	.word	0x080064f1
 8003008:	08003441 	.word	0x08003441
 800300c:	08003445 	.word	0x08003445
 8003010:	08003449 	.word	0x08003449
 8003014:	0800344d 	.word	0x0800344d
 8003018:	08003451 	.word	0x08003451
	...
 800302c:	08003459 	.word	0x08003459
 8003030:	08003455 	.word	0x08003455
 8003034:	00000000 	.word	0x00000000
 8003038:	0800345d 	.word	0x0800345d
 800303c:	08003569 	.word	0x08003569
 8003040:	08003461 	.word	0x08003461
 8003044:	08003465 	.word	0x08003465
 8003048:	08003469 	.word	0x08003469
 800304c:	0800346d 	.word	0x0800346d
 8003050:	08003471 	.word	0x08003471
 8003054:	08003475 	.word	0x08003475
 8003058:	08003479 	.word	0x08003479
 800305c:	0800347d 	.word	0x0800347d
 8003060:	08003481 	.word	0x08003481
 8003064:	08003485 	.word	0x08003485
 8003068:	08003489 	.word	0x08003489
	...
 8003088:	080034a9 	.word	0x080034a9
 800308c:	080034ad 	.word	0x080034ad
 8003090:	080034b1 	.word	0x080034b1
 8003094:	080034b5 	.word	0x080034b5
 8003098:	080034b9 	.word	0x080034b9
 800309c:	080034bd 	.word	0x080034bd
 80030a0:	080034c1 	.word	0x080034c1
 80030a4:	080034c5 	.word	0x080034c5
 80030a8:	080034c9 	.word	0x080034c9
 80030ac:	080034cd 	.word	0x080034cd
 80030b0:	0800355d 	.word	0x0800355d
 80030b4:	080034d1 	.word	0x080034d1
 80030b8:	080034d5 	.word	0x080034d5
 80030bc:	080034d9 	.word	0x080034d9
 80030c0:	080034dd 	.word	0x080034dd
 80030c4:	080034e1 	.word	0x080034e1
 80030c8:	080034e5 	.word	0x080034e5
 80030cc:	080034e9 	.word	0x080034e9
 80030d0:	080034ed 	.word	0x080034ed
 80030d4:	08003551 	.word	0x08003551
 80030d8:	080034f1 	.word	0x080034f1
 80030dc:	08003545 	.word	0x08003545
 80030e0:	080034f5 	.word	0x080034f5
 80030e4:	080034f9 	.word	0x080034f9
 80030e8:	080034fd 	.word	0x080034fd
 80030ec:	08003501 	.word	0x08003501
 80030f0:	08003505 	.word	0x08003505
 80030f4:	08003509 	.word	0x08003509
 80030f8:	0800350d 	.word	0x0800350d
 80030fc:	08003511 	.word	0x08003511
 8003100:	08003515 	.word	0x08003515
 8003104:	08003519 	.word	0x08003519
 8003108:	0800351d 	.word	0x0800351d
 800310c:	08003521 	.word	0x08003521
 8003110:	08003525 	.word	0x08003525
 8003114:	08003529 	.word	0x08003529
 8003118:	0800352d 	.word	0x0800352d
 800311c:	08003531 	.word	0x08003531
 8003120:	08003535 	.word	0x08003535
 8003124:	08003539 	.word	0x08003539
 8003128:	0800353d 	.word	0x0800353d
 800312c:	08003541 	.word	0x08003541
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000088 	.word	0x20000088

08003148 <startIRsweep>:
void startIRsweep()
{

	IRsweepDone = 0;
 8003148:	4b05      	ldr	r3, [pc, #20]	(8003160 <startIRsweep+0x18>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
	ADCres_buf_index = 0;
 800314e:	4b05      	ldr	r3, [pc, #20]	(8003164 <startIRsweep+0x1c>)
 8003150:	801a      	strh	r2, [r3, #0]
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 8003152:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003156:	849a      	strh	r2, [r3, #36]
	TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
 8003158:	f04f 0201 	mov.w	r2, #1	; 0x1
 800315c:	801a      	strh	r2, [r3, #0]

}
 800315e:	4770      	bx	lr
 8003160:	2000007e 	.word	0x2000007e
 8003164:	20000014 	.word	0x20000014

08003168 <setWallTrackSide>:

void setWallTrackSide()
{
 8003168:	b510      	push	{r4, lr}
	set_IR_position(330);
 800316a:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 800316e:	f000 fd6d 	bl	8003c4c <set_IR_position>
	set_IR_position(330);
 8003172:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8003176:	f000 fd69 	bl	8003c4c <set_IR_position>
	mDelay(500);
 800317a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800317e:	f000 fb31 	bl	80037e4 <mDelay>
	ADCres_buf[0] = sampleADC(NUM_ADC6);
 8003182:	2005      	movs	r0, #5
 8003184:	f000 fdb4 	bl	8003cf0 <sampleADC>
 8003188:	4c10      	ldr	r4, [pc, #64]	(80031cc <setWallTrackSide+0x64>)
 800318a:	8020      	strh	r0, [r4, #0]


	set_IR_position(698);
 800318c:	f240 20ba 	movw	r0, #698	; 0x2ba
 8003190:	f000 fd5c 	bl	8003c4c <set_IR_position>
	set_IR_position(698);
 8003194:	f240 20ba 	movw	r0, #698	; 0x2ba
 8003198:	f000 fd58 	bl	8003c4c <set_IR_position>
	mDelay(500);
 800319c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80031a0:	f000 fb20 	bl	80037e4 <mDelay>
	ADCres_buf[1] = sampleADC(NUM_ADC6);
 80031a4:	2005      	movs	r0, #5
 80031a6:	f000 fda3 	bl	8003cf0 <sampleADC>

	if(ADCres_buf[0] > ADCres_buf[1])
 80031aa:	8823      	ldrh	r3, [r4, #0]


	set_IR_position(698);
	set_IR_position(698);
	mDelay(500);
	ADCres_buf[1] = sampleADC(NUM_ADC6);
 80031ac:	8060      	strh	r0, [r4, #2]

	if(ADCres_buf[0] > ADCres_buf[1])
 80031ae:	4283      	cmp	r3, r0
 80031b0:	4a07      	ldr	r2, [pc, #28]	(80031d0 <setWallTrackSide+0x68>)
 80031b2:	d904      	bls.n	80031be <setWallTrackSide+0x56>
	{
		wallTrackSide = WALL_TRACK_RIGHT;
 80031b4:	2300      	movs	r3, #0
 80031b6:	7013      	strb	r3, [r2, #0]
		set_IR_position(330);
 80031b8:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 80031bc:	e003      	b.n	80031c6 <setWallTrackSide+0x5e>

	}
	else
	{

		wallTrackSide = WALL_TRACK_LEFT;
 80031be:	2301      	movs	r3, #1
 80031c0:	7013      	strb	r3, [r2, #0]
		set_IR_position(698);
 80031c2:	f240 20ba 	movw	r0, #698	; 0x2ba
 80031c6:	f000 fd41 	bl	8003c4c <set_IR_position>

	}
}
 80031ca:	bd10      	pop	{r4, pc}
 80031cc:	2000001a 	.word	0x2000001a
 80031d0:	20000018 	.word	0x20000018

080031d4 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 80031d4:	b530      	push	{r4, r5, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 80031d6:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
	return 0;
}


void __TIM2_ISR()
{
 80031da:	b081      	sub	sp, #4
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 80031dc:	4628      	mov	r0, r5
 80031de:	2102      	movs	r1, #2
 80031e0:	f002 fef8 	bl	8005fd4 <TIM_GetITStatus>
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d03d      	beq.n	8003264 <__TIM2_ISR+0x90>
	{


		ADCres_buf_index++;
 80031e8:	4b1f      	ldr	r3, [pc, #124]	(8003268 <__TIM2_ISR+0x94>)

		//DXL_read_byte(2,MOVING); // If sweep is done (Motor is not moving)

		if(1)//!(DXL_RX_com_buf[5]&0x01)) // disable intterupt
		{
			ADCres_buf[ADCres_buf_index] =sampleADC(NUM_ADC6);// ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1) + ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1);
 80031ea:	2005      	movs	r0, #5
{
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
	{


		ADCres_buf_index++;
 80031ec:	881c      	ldrh	r4, [r3, #0]
 80031ee:	3401      	adds	r4, #1
 80031f0:	b2a4      	uxth	r4, r4
 80031f2:	801c      	strh	r4, [r3, #0]
		TIM2->SR &= ~TIM_IT_CC1;
 80031f4:	8a2b      	ldrh	r3, [r5, #16]
 80031f6:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80031fa:	041b      	lsls	r3, r3, #16
 80031fc:	0c1b      	lsrs	r3, r3, #16
 80031fe:	822b      	strh	r3, [r5, #16]
		TIM2->CNT = 0;
 8003200:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003204:	84ab      	strh	r3, [r5, #36]

		//DXL_read_byte(2,MOVING); // If sweep is done (Motor is not moving)

		if(1)//!(DXL_RX_com_buf[5]&0x01)) // disable intterupt
		{
			ADCres_buf[ADCres_buf_index] =sampleADC(NUM_ADC6);// ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1) + ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1);
 8003206:	f000 fd73 	bl	8003cf0 <sampleADC>
 800320a:	4b18      	ldr	r3, [pc, #96]	(800326c <__TIM2_ISR+0x98>)
 800320c:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]


			if(sweepDirection == 0)
 8003210:	4b17      	ldr	r3, [pc, #92]	(8003270 <__TIM2_ISR+0x9c>)
 8003212:	4c18      	ldr	r4, [pc, #96]	(8003274 <__TIM2_ISR+0xa0>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	b933      	cbnz	r3, 8003226 <__TIM2_ISR+0x52>
			{
				set_IR_position(count);
 8003218:	8820      	ldrh	r0, [r4, #0]
 800321a:	b280      	uxth	r0, r0
 800321c:	f000 fd16 	bl	8003c4c <set_IR_position>
				count += 60;
 8003220:	8823      	ldrh	r3, [r4, #0]
 8003222:	333c      	adds	r3, #60
 8003224:	e005      	b.n	8003232 <__TIM2_ISR+0x5e>
			}
			else
			{
				set_IR_position(count);
 8003226:	8820      	ldrh	r0, [r4, #0]
 8003228:	b280      	uxth	r0, r0
 800322a:	f000 fd0f 	bl	8003c4c <set_IR_position>
				count -= 60;
 800322e:	8823      	ldrh	r3, [r4, #0]
 8003230:	3b3c      	subs	r3, #60
 8003232:	b29b      	uxth	r3, r3
			}

			if(count >=814 || count <= 214)
 8003234:	490f      	ldr	r1, [pc, #60]	(8003274 <__TIM2_ISR+0xa0>)
				count += 60;
			}
			else
			{
				set_IR_position(count);
				count -= 60;
 8003236:	8023      	strh	r3, [r4, #0]
			}

			if(count >=814 || count <= 214)
 8003238:	880a      	ldrh	r2, [r1, #0]
 800323a:	f240 332d 	movw	r3, #813	; 0x32d
 800323e:	429a      	cmp	r2, r3
 8003240:	d802      	bhi.n	8003248 <__TIM2_ISR+0x74>
 8003242:	880b      	ldrh	r3, [r1, #0]
 8003244:	2bd6      	cmp	r3, #214
 8003246:	d80d      	bhi.n	8003264 <__TIM2_ISR+0x90>
			{
				TIM2->CR1 &= TIM_CR1_CEN;
 8003248:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800324c:	8813      	ldrh	r3, [r2, #0]
 800324e:	f003 0301 	and.w	r3, r3, #1	; 0x1
 8003252:	8013      	strh	r3, [r2, #0]
				IRsweepDone = 1;
 8003254:	4b08      	ldr	r3, [pc, #32]	(8003278 <__TIM2_ISR+0xa4>)
 8003256:	2201      	movs	r2, #1
 8003258:	701a      	strb	r2, [r3, #0]
				sweepDirection ^= 0x01;
 800325a:	4a05      	ldr	r2, [pc, #20]	(8003270 <__TIM2_ISR+0x9c>)
 800325c:	7813      	ldrb	r3, [r2, #0]
 800325e:	f083 0301 	eor.w	r3, r3, #1	; 0x1
 8003262:	7013      	strb	r3, [r2, #0]
			}
		}


	}
}
 8003264:	b001      	add	sp, #4
 8003266:	bd30      	pop	{r4, r5, pc}
 8003268:	20000014 	.word	0x20000014
 800326c:	2000001a 	.word	0x2000001a
 8003270:	20000019 	.word	0x20000019
 8003274:	20000008 	.word	0x20000008
 8003278:	2000007e 	.word	0x2000007e

0800327c <main>:




int main(void)
{
 800327c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800327e:	b083      	sub	sp, #12
	u16 tempADCres, j = 0, k = 0;
	u16 sum, avg;
	float hans;
	double bo;
    /* System Clocks Configuration */
	RCC_Configuration();
 8003280:	f000 fa3c 	bl	80036fc <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003284:	f000 fa10 	bl	80036a8 <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 8003288:	f000 f994 	bl	80035b4 <GPIO_Configuration>
	//GPIO_Start();

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 800328c:	f000 f988 	bl	80035a0 <SysTick_Configuration>

	DXL_init(1000000);
 8003290:	4864      	ldr	r0, [pc, #400]	(8003424 <main+0x1a8>)
 8003292:	f000 fb7f 	bl	8003994 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 8003296:	4b64      	ldr	r3, [pc, #400]	(8003428 <main+0x1ac>)
 8003298:	2002      	movs	r0, #2
 800329a:	6819      	ldr	r1, [r3, #0]
 800329c:	f000 fb04 	bl	80038a8 <USART_Configuration>

	Init_Timer2();
 80032a0:	f000 f968 	bl	8003574 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 80032a4:	4861      	ldr	r0, [pc, #388]	(800342c <main+0x1b0>)
 80032a6:	f000 faf1 	bl	800388c <TxDString>
	DXL_RX_com_buf[14] = 0;
 80032aa:	4b61      	ldr	r3, [pc, #388]	(8003430 <main+0x1b4>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	739a      	strb	r2, [r3, #14]

	init_ADC();
 80032b0:	f000 fcde 	bl	8003c70 <init_ADC>

	GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 80032b4:	485f      	ldr	r0, [pc, #380]	(8003434 <main+0x1b8>)
 80032b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032ba:	f001 fb15 	bl	80048e8 <GPIO_SetBits>
	GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 80032be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032c2:	485c      	ldr	r0, [pc, #368]	(8003434 <main+0x1b8>)
 80032c4:	f001 fb12 	bl	80048ec <GPIO_ResetBits>
	mDelay(1000);
 80032c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032cc:	f000 fa8a 	bl	80037e4 <mDelay>
//	set_IR_position(300);

	setWallTrackSide();
 80032d0:	f7ff ff4a 	bl	8003168 <setWallTrackSide>
	mDelay(1000);
 80032d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032d8:	f000 fa84 	bl	80037e4 <mDelay>
	//startIRsweep();

	move_forward(MAX_SPEED);
 80032dc:	f44f 7048 	mov.w	r0, #800	; 0x320
 80032e0:	f000 fc9a 	bl	8003c18 <move_forward>
 80032e4:	e09c      	b.n	8003420 <main+0x1a4>
// SIMPLE ORIENTATION BEHAVIOUR


		for (j = 0; j<6; j++)
		{
			ADCres_buf[j] = (sampleADC(NUM_ADC1+j)+sampleADC(NUM_ADC1+j) + sampleADC(NUM_ADC1+j)+sampleADC(NUM_ADC1+j))>>2;
 80032e6:	b2fd      	uxtb	r5, r7
 80032e8:	4628      	mov	r0, r5
 80032ea:	f000 fd01 	bl	8003cf0 <sampleADC>
 80032ee:	9001      	str	r0, [sp, #4]
 80032f0:	4628      	mov	r0, r5
 80032f2:	f000 fcfd 	bl	8003cf0 <sampleADC>
 80032f6:	4604      	mov	r4, r0
 80032f8:	4628      	mov	r0, r5
 80032fa:	f000 fcf9 	bl	8003cf0 <sampleADC>
 80032fe:	4606      	mov	r6, r0
 8003300:	4628      	mov	r0, r5
 8003302:	f000 fcf5 	bl	8003cf0 <sampleADC>
 8003306:	9901      	ldr	r1, [sp, #4]
 8003308:	4a4b      	ldr	r2, [pc, #300]	(8003438 <main+0x1bc>)
 800330a:	1864      	adds	r4, r4, r1
 800330c:	19a4      	adds	r4, r4, r6
 800330e:	1824      	adds	r4, r4, r0
 8003310:	10a4      	asrs	r4, r4, #2
		mDelay(2000);
*/
// SIMPLE ORIENTATION BEHAVIOUR


		for (j = 0; j<6; j++)
 8003312:	1c7b      	adds	r3, r7, #1
		{
			ADCres_buf[j] = (sampleADC(NUM_ADC1+j)+sampleADC(NUM_ADC1+j) + sampleADC(NUM_ADC1+j)+sampleADC(NUM_ADC1+j))>>2;
 8003314:	f822 4017 	strh.w	r4, [r2, r7, lsl #1]
		mDelay(2000);
*/
// SIMPLE ORIENTATION BEHAVIOUR


		for (j = 0; j<6; j++)
 8003318:	b29f      	uxth	r7, r3
 800331a:	2f05      	cmp	r7, #5
 800331c:	d9e3      	bls.n	80032e6 <main+0x6a>
		{
			ADCres_buf[j] = (sampleADC(NUM_ADC1+j)+sampleADC(NUM_ADC1+j) + sampleADC(NUM_ADC1+j)+sampleADC(NUM_ADC1+j))>>2;

		}

		if(ADCres_buf[IR_SENSOR_FRONT] > 0)
 800331e:	4c46      	ldr	r4, [pc, #280]	(8003438 <main+0x1bc>)
 8003320:	8863      	ldrh	r3, [r4, #2]
 8003322:	b36b      	cbz	r3, 8003380 <main+0x104>
			//{
			//	move_forward(j);
			//	mDelay(40);
			//}

			move_break();
 8003324:	f000 fc1a 	bl	8003b5c <move_break>

			mDelay(300);
 8003328:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800332c:	e011      	b.n	8003352 <main+0xd6>

		while((sampleADC(IR_SENSOR_FRONT) + sampleADC(IR_SENSOR_FRONT) + sampleADC(IR_SENSOR_FRONT)+sampleADC(IR_SENSOR_FRONT))>>2){	


			if(wallTrackSide == WALL_TRACK_RIGHT)
 800332e:	4943      	ldr	r1, [pc, #268]	(800343c <main+0x1c0>)
 8003330:	780b      	ldrb	r3, [r1, #0]
 8003332:	b923      	cbnz	r3, 800333e <main+0xc2>
				{
					turnLeftOnSpot(700);
 8003334:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8003338:	f000 fc02 	bl	8003b40 <turnLeftOnSpot>
 800333c:	e003      	b.n	8003346 <main+0xca>
				}
				else
				{
					turnRightOnSpot(700);
 800333e:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8003342:	f000 fbef 	bl	8003b24 <turnRightOnSpot>
				}

				mDelay(50);
 8003346:	2032      	movs	r0, #50
 8003348:	f000 fa4c 	bl	80037e4 <mDelay>
				
				move_break();
 800334c:	f000 fc06 	bl	8003b5c <move_break>

				mDelay(150);
 8003350:	2096      	movs	r0, #150
 8003352:	f000 fa47 	bl	80037e4 <mDelay>

			move_break();

			mDelay(300);

		while((sampleADC(IR_SENSOR_FRONT) + sampleADC(IR_SENSOR_FRONT) + sampleADC(IR_SENSOR_FRONT)+sampleADC(IR_SENSOR_FRONT))>>2){	
 8003356:	2001      	movs	r0, #1
 8003358:	f000 fcca 	bl	8003cf0 <sampleADC>
 800335c:	4606      	mov	r6, r0
 800335e:	2001      	movs	r0, #1
 8003360:	f000 fcc6 	bl	8003cf0 <sampleADC>
 8003364:	4604      	mov	r4, r0
 8003366:	2001      	movs	r0, #1
 8003368:	f000 fcc2 	bl	8003cf0 <sampleADC>
 800336c:	4605      	mov	r5, r0
 800336e:	2001      	movs	r0, #1
 8003370:	f000 fcbe 	bl	8003cf0 <sampleADC>
 8003374:	19a4      	adds	r4, r4, r6
 8003376:	1964      	adds	r4, r4, r5
 8003378:	1824      	adds	r4, r4, r0
 800337a:	08a4      	lsrs	r4, r4, #2
 800337c:	d1d7      	bne.n	800332e <main+0xb2>
 800337e:	e048      	b.n	8003412 <main+0x196>
			}

			move_forward(800);

		}
		else if((ADCres_buf[IR_SENSOR_RIGHT] >ADCres_buf[IR_SENSOR_LEFT]) || (ADCres_buf[IR_SENSOR_RIGHT_front] > ADCres_buf[IR_SENSOR_LEFT_front]))
 8003380:	4a2d      	ldr	r2, [pc, #180]	(8003438 <main+0x1bc>)
 8003382:	8891      	ldrh	r1, [r2, #4]
 8003384:	8910      	ldrh	r0, [r2, #8]
 8003386:	4281      	cmp	r1, r0
 8003388:	d804      	bhi.n	8003394 <main+0x118>
 800338a:	4c2b      	ldr	r4, [pc, #172]	(8003438 <main+0x1bc>)
 800338c:	88d2      	ldrh	r2, [r2, #6]
 800338e:	8823      	ldrh	r3, [r4, #0]
 8003390:	429a      	cmp	r2, r3
 8003392:	d90c      	bls.n	80033ae <main+0x132>
		{
			move_left(((ADCres_buf[IR_SENSOR_RIGHT] - ADCres_buf[IR_SENSOR_LEFT])) + (((ADCres_buf[IR_SENSOR_RIGHT_front]-ADCres_buf[IR_SENSOR_LEFT_front]))*6) + ADCres_buf[IR_SENSOR_RIGHT_front]*8);
 8003394:	4a28      	ldr	r2, [pc, #160]	(8003438 <main+0x1bc>)
 8003396:	ebc0 0001 	rsb	r0, r0, r1
 800339a:	88d3      	ldrh	r3, [r2, #6]
 800339c:	8812      	ldrh	r2, [r2, #0]
 800339e:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80033a2:	1a9b      	subs	r3, r3, r2
 80033a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80033a8:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80033ac:	e02d      	b.n	800340a <main+0x18e>
		}
		else if((ADCres_buf[IR_SENSOR_LEFT] > ADCres_buf[IR_SENSOR_RIGHT]) || (ADCres_buf[IR_SENSOR_LEFT_front] > ADCres_buf[IR_SENSOR_RIGHT_front]) )
 80033ae:	4288      	cmp	r0, r1
 80033b0:	d801      	bhi.n	80033b6 <main+0x13a>
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d908      	bls.n	80033c8 <main+0x14c>
		{
			move_right(((ADCres_buf[IR_SENSOR_LEFT] - ADCres_buf[IR_SENSOR_RIGHT])) + (((ADCres_buf[IR_SENSOR_LEFT_front]-ADCres_buf[IR_SENSOR_RIGHT_front]))*6) + ADCres_buf[IR_SENSOR_RIGHT_front]*8);
 80033b6:	1a40      	subs	r0, r0, r1
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 80033be:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80033c2:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80033c6:	e019      	b.n	80033fc <main+0x180>
		}
		else if(ADCres_buf[IR_LONG_DIST] >= 850)//Wall track
 80033c8:	4b1b      	ldr	r3, [pc, #108]	(8003438 <main+0x1bc>)
 80033ca:	895a      	ldrh	r2, [r3, #10]
 80033cc:	f240 3351 	movw	r3, #849	; 0x351
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d90a      	bls.n	80033ea <main+0x16e>
		{
			if(wallTrackSide == WALL_TRACK_RIGHT)
 80033d4:	4c19      	ldr	r4, [pc, #100]	(800343c <main+0x1c0>)
 80033d6:	7823      	ldrb	r3, [r4, #0]
 80033d8:	b91b      	cbnz	r3, 80033e2 <main+0x166>
			{
				move_left((ADCres_buf[IR_LONG_DIST]-805));
 80033da:	f64f 40db 	movw	r0, #64731	; 0xfcdb
 80033de:	4410      	add	r0, r2
 80033e0:	e013      	b.n	800340a <main+0x18e>
			}
			else
			{
				move_right((ADCres_buf[IR_LONG_DIST]-805));
 80033e2:	f64f 40db 	movw	r0, #64731	; 0xfcdb
 80033e6:	4410      	add	r0, r2
 80033e8:	e008      	b.n	80033fc <main+0x180>
			}
			
		}
		else if(ADCres_buf[IR_LONG_DIST] <= 700) // wall track
 80033ea:	f5b2 7f2f 	cmp.w	r2, #700	; 0x2bc
 80033ee:	d810      	bhi.n	8003412 <main+0x196>
		{
			if(wallTrackSide == WALL_TRACK_RIGHT)
 80033f0:	4912      	ldr	r1, [pc, #72]	(800343c <main+0x1c0>)
 80033f2:	780b      	ldrb	r3, [r1, #0]
 80033f4:	b933      	cbnz	r3, 8003404 <main+0x188>
			{
				move_right((745-(ADCres_buf[IR_LONG_DIST])));
 80033f6:	f5c2 703a 	rsb	r0, r2, #744	; 0x2e8
 80033fa:	3001      	adds	r0, #1
 80033fc:	b280      	uxth	r0, r0
 80033fe:	f000 fbbb 	bl	8003b78 <move_right>
 8003402:	e00a      	b.n	800341a <main+0x19e>
			}
			else
			{
				move_left((745-(ADCres_buf[IR_LONG_DIST])));
 8003404:	f5c2 703a 	rsb	r0, r2, #744	; 0x2e8
 8003408:	3001      	adds	r0, #1
 800340a:	b280      	uxth	r0, r0
 800340c:	f000 fbcc 	bl	8003ba8 <move_left>
 8003410:	e003      	b.n	800341a <main+0x19e>
			}
			
		}
		else
		{
			move_forward(MAX_SPEED);
 8003412:	f44f 7048 	mov.w	r0, #800	; 0x320
 8003416:	f000 fbff 	bl	8003c18 <move_forward>
		}

		uDelay(10);
 800341a:	200a      	movs	r0, #10
 800341c:	f000 f9cc 	bl	80037b8 <uDelay>
 8003420:	2700      	movs	r7, #0
 8003422:	e77a      	b.n	800331a <main+0x9e>
 8003424:	000f4240 	.word	0x000f4240
 8003428:	20000004 	.word	0x20000004
 800342c:	08006558 	.word	0x08006558
 8003430:	200000a8 	.word	0x200000a8
 8003434:	40010c00 	.word	0x40010c00
 8003438:	2000001a 	.word	0x2000001a
 800343c:	20000018 	.word	0x20000018

08003440 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003440:	4770      	bx	lr
 8003442:	46c0      	nop			(mov r8, r8)

08003444 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003444:	e7fe      	b.n	8003444 <HardFaultException>
 8003446:	46c0      	nop			(mov r8, r8)

08003448 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8003448:	e7fe      	b.n	8003448 <MemManageException>
 800344a:	46c0      	nop			(mov r8, r8)

0800344c <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800344c:	e7fe      	b.n	800344c <BusFaultException>
 800344e:	46c0      	nop			(mov r8, r8)

08003450 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003450:	e7fe      	b.n	8003450 <UsageFaultException>
 8003452:	46c0      	nop			(mov r8, r8)

08003454 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 8003454:	4770      	bx	lr
 8003456:	46c0      	nop			(mov r8, r8)

08003458 <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 8003458:	4770      	bx	lr
 800345a:	46c0      	nop			(mov r8, r8)

0800345c <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 800345c:	4770      	bx	lr
 800345e:	46c0      	nop			(mov r8, r8)

08003460 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003460:	4770      	bx	lr
 8003462:	46c0      	nop			(mov r8, r8)

08003464 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 8003464:	4770      	bx	lr
 8003466:	46c0      	nop			(mov r8, r8)

08003468 <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 8003468:	4770      	bx	lr
 800346a:	46c0      	nop			(mov r8, r8)

0800346c <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 800346c:	4770      	bx	lr
 800346e:	46c0      	nop			(mov r8, r8)

08003470 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003470:	4770      	bx	lr
 8003472:	46c0      	nop			(mov r8, r8)

08003474 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 8003474:	4770      	bx	lr
 8003476:	46c0      	nop			(mov r8, r8)

08003478 <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 8003478:	4770      	bx	lr
 800347a:	46c0      	nop			(mov r8, r8)

0800347c <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 800347c:	4770      	bx	lr
 800347e:	46c0      	nop			(mov r8, r8)

08003480 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003480:	4770      	bx	lr
 8003482:	46c0      	nop			(mov r8, r8)

08003484 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 8003484:	4770      	bx	lr
 8003486:	46c0      	nop			(mov r8, r8)

08003488 <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 8003488:	4770      	bx	lr
 800348a:	46c0      	nop			(mov r8, r8)

0800348c <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 800348c:	4770      	bx	lr
 800348e:	46c0      	nop			(mov r8, r8)

08003490 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003490:	4770      	bx	lr
 8003492:	46c0      	nop			(mov r8, r8)

08003494 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 8003494:	4770      	bx	lr
 8003496:	46c0      	nop			(mov r8, r8)

08003498 <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 8003498:	4770      	bx	lr
 800349a:	46c0      	nop			(mov r8, r8)

0800349c <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 800349c:	4770      	bx	lr
 800349e:	46c0      	nop			(mov r8, r8)

080034a0 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 80034a0:	4770      	bx	lr
 80034a2:	46c0      	nop			(mov r8, r8)

080034a4 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 80034a4:	4770      	bx	lr
 80034a6:	46c0      	nop			(mov r8, r8)

080034a8 <ADC1_2_IRQHandler>:
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
  //TxDString("hej");
}
 80034a8:	4770      	bx	lr
 80034aa:	46c0      	nop			(mov r8, r8)

080034ac <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 80034ac:	4770      	bx	lr
 80034ae:	46c0      	nop			(mov r8, r8)

080034b0 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 80034b0:	4770      	bx	lr
 80034b2:	46c0      	nop			(mov r8, r8)

080034b4 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 80034b4:	4770      	bx	lr
 80034b6:	46c0      	nop			(mov r8, r8)

080034b8 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 80034b8:	4770      	bx	lr
 80034ba:	46c0      	nop			(mov r8, r8)

080034bc <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 80034bc:	4770      	bx	lr
 80034be:	46c0      	nop			(mov r8, r8)

080034c0 <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 80034c0:	4770      	bx	lr
 80034c2:	46c0      	nop			(mov r8, r8)

080034c4 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 80034c4:	4770      	bx	lr
 80034c6:	46c0      	nop			(mov r8, r8)

080034c8 <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 80034c8:	4770      	bx	lr
 80034ca:	46c0      	nop			(mov r8, r8)

080034cc <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 80034cc:	4770      	bx	lr
 80034ce:	46c0      	nop			(mov r8, r8)

080034d0 <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 80034d0:	4770      	bx	lr
 80034d2:	46c0      	nop			(mov r8, r8)

080034d4 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 80034d4:	4770      	bx	lr
 80034d6:	46c0      	nop			(mov r8, r8)

080034d8 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 80034d8:	4770      	bx	lr
 80034da:	46c0      	nop			(mov r8, r8)

080034dc <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 80034dc:	4770      	bx	lr
 80034de:	46c0      	nop			(mov r8, r8)

080034e0 <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 80034e0:	4770      	bx	lr
 80034e2:	46c0      	nop			(mov r8, r8)

080034e4 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 80034e4:	4770      	bx	lr
 80034e6:	46c0      	nop			(mov r8, r8)

080034e8 <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 80034e8:	4770      	bx	lr
 80034ea:	46c0      	nop			(mov r8, r8)

080034ec <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 80034ec:	4770      	bx	lr
 80034ee:	46c0      	nop			(mov r8, r8)

080034f0 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 80034f0:	4770      	bx	lr
 80034f2:	46c0      	nop			(mov r8, r8)

080034f4 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 80034f4:	4770      	bx	lr
 80034f6:	46c0      	nop			(mov r8, r8)

080034f8 <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 80034f8:	4770      	bx	lr
 80034fa:	46c0      	nop			(mov r8, r8)

080034fc <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 80034fc:	4770      	bx	lr
 80034fe:	46c0      	nop			(mov r8, r8)

08003500 <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 8003500:	4770      	bx	lr
 8003502:	46c0      	nop			(mov r8, r8)

08003504 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 8003504:	4770      	bx	lr
 8003506:	46c0      	nop			(mov r8, r8)

08003508 <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 8003508:	4770      	bx	lr
 800350a:	46c0      	nop			(mov r8, r8)

0800350c <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 800350c:	4770      	bx	lr
 800350e:	46c0      	nop			(mov r8, r8)

08003510 <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 8003510:	4770      	bx	lr
 8003512:	46c0      	nop			(mov r8, r8)

08003514 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 8003514:	4770      	bx	lr
 8003516:	46c0      	nop			(mov r8, r8)

08003518 <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 8003518:	4770      	bx	lr
 800351a:	46c0      	nop			(mov r8, r8)

0800351c <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 800351c:	4770      	bx	lr
 800351e:	46c0      	nop			(mov r8, r8)

08003520 <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 8003520:	4770      	bx	lr
 8003522:	46c0      	nop			(mov r8, r8)

08003524 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 8003524:	4770      	bx	lr
 8003526:	46c0      	nop			(mov r8, r8)

08003528 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 8003528:	4770      	bx	lr
 800352a:	46c0      	nop			(mov r8, r8)

0800352c <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 800352c:	4770      	bx	lr
 800352e:	46c0      	nop			(mov r8, r8)

08003530 <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 8003530:	4770      	bx	lr
 8003532:	46c0      	nop			(mov r8, r8)

08003534 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003534:	4770      	bx	lr
 8003536:	46c0      	nop			(mov r8, r8)

08003538 <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 8003538:	4770      	bx	lr
 800353a:	46c0      	nop			(mov r8, r8)

0800353c <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 800353c:	4770      	bx	lr
 800353e:	46c0      	nop			(mov r8, r8)

08003540 <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 8003540:	4770      	bx	lr
 8003542:	46c0      	nop			(mov r8, r8)

08003544 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003544:	b500      	push	{lr}
 8003546:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 8003548:	f000 f91a 	bl	8003780 <__PC_com_RX_ISR>
}
 800354c:	b001      	add	sp, #4
 800354e:	bd00      	pop	{pc}

08003550 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 8003550:	b500      	push	{lr}
 8003552:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 8003554:	f000 fa24 	bl	80039a0 <DXL_RX_interrupt>
}
 8003558:	b001      	add	sp, #4
 800355a:	bd00      	pop	{pc}

0800355c <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 800355c:	b500      	push	{lr}
 800355e:	b081      	sub	sp, #4
	__TIM2_ISR();
 8003560:	f7ff fe38 	bl	80031d4 <__TIM2_ISR>
}
 8003564:	b001      	add	sp, #4
 8003566:	bd00      	pop	{pc}

08003568 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 8003568:	b500      	push	{lr}
 800356a:	b081      	sub	sp, #4
	__ISR_DELAY();
 800356c:	f7ff fde2 	bl	8003134 <__ISR_DELAY>
}
 8003570:	b001      	add	sp, #4
 8003572:	bd00      	pop	{pc}

08003574 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 8003574:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003578:	f04f 0200 	mov.w	r2, #0	; 0x0
 800357c:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x0F5F; // Prescaler
 800357e:	f640 725f 	movw	r2, #3935	; 0xf5f
 8003582:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 8003584:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003588:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 800358a:	f04f 0200 	mov.w	r2, #0	; 0x0
 800358e:	831a      	strh	r2, [r3, #24]
	//TIM2->DIER = 0x0002; // CC1IE UIE
	TIM2->CCR1 = 0xFF00; // CCR1 value = ~10 times overflow pr rotation of IR sensor
 8003590:	f64f 7200 	movw	r2, #65280	; 0xff00
 8003594:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 8003596:	f04f 0200 	mov.w	r2, #0	; 0x0
 800359a:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 800359c:	4770      	bx	lr
 800359e:	46c0      	nop			(mov r8, r8)

080035a0 <SysTick_Configuration>:

}


void SysTick_Configuration(void)
{
 80035a0:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 80035a2:	2009      	movs	r0, #9

}


void SysTick_Configuration(void)
{
 80035a4:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 80035a6:	f001 fe85 	bl	80052b4 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 80035aa:	2001      	movs	r0, #1
 80035ac:	f001 fe9e 	bl	80052ec <SysTick_ITConfig>
}
 80035b0:	b001      	add	sp, #4
 80035b2:	bd00      	pop	{pc}

080035b4 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80035b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035b6:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80035b8:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80035ba:	4c38      	ldr	r4, [pc, #224]	(800369c <GPIO_Configuration+0xe8>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80035bc:	4628      	mov	r0, r5
 80035be:	f001 f977 	bl	80048b0 <GPIO_StructInit>


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80035c2:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80035c4:	2710      	movs	r7, #16
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80035c6:	f04f 03cf 	mov.w	r3, #207	; 0xcf
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80035ca:	4629      	mov	r1, r5
 80035cc:	4834      	ldr	r0, [pc, #208]	(80036a0 <GPIO_Configuration+0xec>)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80035ce:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80035d2:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80035d6:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80035da:	f001 f915 	bl	8004808 <GPIO_Init>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80035de:	f44f 734c 	mov.w	r3, #816	; 0x330
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80035e2:	4620      	mov	r0, r4
 80035e4:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80035e6:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80035ea:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80035ee:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80035f2:	f001 f909 	bl	8004808 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 80035f6:	f44f 6308 	mov.w	r3, #2176	; 0x880
 80035fa:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80035fe:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003600:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003602:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003604:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003608:	f001 f8fe 	bl	8004808 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 800360c:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8003610:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003614:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003616:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003618:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800361a:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800361e:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003622:	f001 f8f1 	bl	8004808 <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 8003626:	2004      	movs	r0, #4
 8003628:	2101      	movs	r1, #1
 800362a:	f001 f987 	bl	800493c <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 800362e:	2101      	movs	r1, #1
 8003630:	481c      	ldr	r0, [pc, #112]	(80036a4 <GPIO_Configuration+0xf0>)
 8003632:	f001 f983 	bl	800493c <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003636:	4620      	mov	r0, r4
 8003638:	2110      	movs	r1, #16
 800363a:	f001 f957 	bl	80048ec <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800363e:	4620      	mov	r0, r4
 8003640:	2120      	movs	r1, #32
 8003642:	f001 f951 	bl	80048e8 <GPIO_SetBits>

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003646:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800364a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800364e:	f506 3686 	add.w	r6, r6, #68608	; 0x10c00
 8003652:	f506 767f 	add.w	r6, r6, #1020	; 0x3fc
 8003656:	3601      	adds	r6, #1

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 8003658:	f642 3306 	movw	r3, #11014	; 0x2b06
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800365c:	4630      	mov	r0, r6
 800365e:	4629      	mov	r1, r5

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 8003660:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003664:	2400      	movs	r4, #0
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003666:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800366a:	f001 f8cd 	bl	8004808 <GPIO_Init>

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 800366e:	f04f 0309 	mov.w	r3, #9	; 0x9
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003672:	4630      	mov	r0, r6
 8003674:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 8003676:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800367a:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 800367e:	f001 f8c3 	bl	8004808 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 8003682:	f04f 0320 	mov.w	r3, #32	; 0x20
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 8003686:	4806      	ldr	r0, [pc, #24]	(80036a0 <GPIO_Configuration+0xec>)
 8003688:	4629      	mov	r1, r5
	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 800368a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800368e:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 8003692:	f001 f8b9 	bl	8004808 <GPIO_Init>


}
 8003696:	b003      	add	sp, #12
 8003698:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800369a:	46c0      	nop			(mov r8, r8)
 800369c:	40010c00 	.word	0x40010c00
 80036a0:	40010800 	.word	0x40010800
 80036a4:	00300400 	.word	0x00300400

080036a8 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80036a8:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80036aa:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80036ae:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80036b0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80036b4:	f001 fabc 	bl	8004c30 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80036b8:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80036ba:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80036be:	f001 fa19 	bl	8004af4 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80036c2:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80036c4:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80036c6:	2401      	movs	r4, #1
	NVIC_Init(&NVIC_InitStructure);
 80036c8:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80036ca:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80036ce:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80036d2:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80036d6:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80036da:	f001 fa15 	bl	8004b08 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80036de:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80036e0:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80036e2:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80036e6:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80036ea:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80036ee:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80036f2:	f001 fa09 	bl	8004b08 <NVIC_Init>
	//NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQChannel;
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	//NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	//NVIC_Init(&NVIC_InitStructure);
}
 80036f6:	b002      	add	sp, #8
 80036f8:	bd70      	pop	{r4, r5, r6, pc}
 80036fa:	46c0      	nop			(mov r8, r8)

080036fc <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80036fc:	b500      	push	{lr}
 80036fe:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 8003700:	f001 fbf8 	bl	8004ef4 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8003704:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003708:	f001 fc14 	bl	8004f34 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800370c:	f001 fc2c 	bl	8004f68 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 8003710:	2801      	cmp	r0, #1
 8003712:	d124      	bne.n	800375e <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003714:	2010      	movs	r0, #16
 8003716:	f000 fdfb 	bl	8004310 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 800371a:	2002      	movs	r0, #2
 800371c:	f000 fde0 	bl	80042e0 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8003720:	2000      	movs	r0, #0
 8003722:	f001 fc6b 	bl	8004ffc <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 8003726:	2000      	movs	r0, #0
 8003728:	f001 fc7c 	bl	8005024 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 800372c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003730:	f001 fc6e 	bl	8005010 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8003734:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003738:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800373c:	f001 fc3c 	bl	8004fb8 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 8003740:	2001      	movs	r0, #1
 8003742:	f001 fc43 	bl	8004fcc <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8003746:	2039      	movs	r0, #57
 8003748:	f001 fd6c 	bl	8005224 <RCC_GetFlagStatus>
 800374c:	2800      	cmp	r0, #0
 800374e:	d0fa      	beq.n	8003746 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8003750:	2002      	movs	r0, #2
 8003752:	f001 fc41 	bl	8004fd8 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 8003756:	f001 fc49 	bl	8004fec <RCC_GetSYSCLKSource>
 800375a:	2808      	cmp	r0, #8
 800375c:	d1fb      	bne.n	8003756 <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC	 | RCC_APB2Periph_ADC1, ENABLE);
 800375e:	2101      	movs	r1, #1
 8003760:	f244 201c 	movw	r0, #16924	; 0x421c
 8003764:	f001 fd14 	bl	8005190 <RCC_APB2PeriphClockCmd>


	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 8003768:	4804      	ldr	r0, [pc, #16]	(800377c <RCC_Configuration+0x80>)
 800376a:	2101      	movs	r1, #1
 800376c:	f001 fd1e 	bl	80051ac <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 8003770:	2001      	movs	r0, #1
 8003772:	f001 fb4f 	bl	8004e14 <PWR_BackupAccessCmd>
}
 8003776:	b001      	add	sp, #4
 8003778:	bd00      	pop	{pc}
 800377a:	46c0      	nop			(mov r8, r8)
 800377c:	00040001 	.word	0x00040001

08003780 <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 8003780:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003782:	4809      	ldr	r0, [pc, #36]	(80037a8 <__PC_com_RX_ISR+0x28>)
 8003784:	f240 5125 	movw	r1, #1317	; 0x525
 8003788:	f002 fdb4 	bl	80062f4 <USART_GetITStatus>
 800378c:	b150      	cbz	r0, 80037a4 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 800378e:	4b07      	ldr	r3, [pc, #28]	(80037ac <__PC_com_RX_ISR+0x2c>)
 8003790:	4805      	ldr	r0, [pc, #20]	(80037a8 <__PC_com_RX_ISR+0x28>)
 8003792:	681c      	ldr	r4, [r3, #0]
 8003794:	f002 fd40 	bl	8006218 <USART_ReceiveData>
 8003798:	4b05      	ldr	r3, [pc, #20]	(80037b0 <__PC_com_RX_ISR+0x30>)
 800379a:	b2c0      	uxtb	r0, r0
 800379c:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 800379e:	4b05      	ldr	r3, [pc, #20]	(80037b4 <__PC_com_RX_ISR+0x34>)
 80037a0:	2201      	movs	r2, #1
 80037a2:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 80037a4:	bd10      	pop	{r4, pc}
 80037a6:	46c0      	nop			(mov r8, r8)
 80037a8:	40004800 	.word	0x40004800
 80037ac:	20000080 	.word	0x20000080
 80037b0:	20000090 	.word	0x20000090
 80037b4:	20000084 	.word	0x20000084

080037b8 <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 80037b8:	b510      	push	{r4, lr}
 80037ba:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80037bc:	2001      	movs	r0, #1
 80037be:	f001 fd7f 	bl	80052c0 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 80037c2:	4b07      	ldr	r3, [pc, #28]	(80037e0 <uDelay+0x28>)
 80037c4:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 80037c6:	461a      	mov	r2, r3
 80037c8:	6813      	ldr	r3, [r2, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1fc      	bne.n	80037c8 <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80037ce:	f06f 0001 	mvn.w	r0, #1	; 0x1
 80037d2:	f001 fd75 	bl	80052c0 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80037d6:	2000      	movs	r0, #0
 80037d8:	f001 fd72 	bl	80052c0 <SysTick_CounterCmd>
}
 80037dc:	bd10      	pop	{r4, pc}
 80037de:	46c0      	nop			(mov r8, r8)
 80037e0:	20000088 	.word	0x20000088

080037e4 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80037e4:	b500      	push	{lr}
	uDelay(nTime*1000);
 80037e6:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 80037ea:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80037ee:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 80037f0:	00c0      	lsls	r0, r0, #3
 80037f2:	f7ff ffe1 	bl	80037b8 <uDelay>
}
 80037f6:	b001      	add	sp, #4
 80037f8:	bd00      	pop	{pc}
 80037fa:	46c0      	nop			(mov r8, r8)

080037fc <TxDByte_PC>:
		*bData+=1;
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80037fc:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 80037fe:	b281      	uxth	r1, r0
		*bData+=1;
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003800:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 8003802:	4805      	ldr	r0, [pc, #20]	(8003818 <TxDByte_PC+0x1c>)
 8003804:	f002 fd04 	bl	8006210 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8003808:	4803      	ldr	r0, [pc, #12]	(8003818 <TxDByte_PC+0x1c>)
 800380a:	2140      	movs	r1, #64
 800380c:	f002 fd66 	bl	80062dc <USART_GetFlagStatus>
 8003810:	2800      	cmp	r0, #0
 8003812:	d0f9      	beq.n	8003808 <TxDByte_PC+0xc>
}
 8003814:	b001      	add	sp, #4
 8003816:	bd00      	pop	{pc}
 8003818:	40004800 	.word	0x40004800

0800381c <TxDWord16>:
	{
		TxDByte_PC(*bData++);
	}
}

void TxDWord16(u16 wSentData) {
 800381c:	b510      	push	{r4, lr}
 800381e:	4604      	mov	r4, r0
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
 8003820:	b2e4      	uxtb	r4, r4
		TxDByte_PC(*bData++);
	}
}

void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
 8003822:	0a00      	lsrs	r0, r0, #8
 8003824:	f7ff ffea 	bl	80037fc <TxDByte_PC>
	TxDByte_PC(wSentData & 0xff);
 8003828:	4620      	mov	r0, r4
 800382a:	f7ff ffe7 	bl	80037fc <TxDByte_PC>
}
 800382e:	bd10      	pop	{r4, pc}

08003830 <TxWordArray>:
void TxWordArray(u16 *bData, u8 len)
{
 8003830:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
 8003832:	4b0e      	ldr	r3, [pc, #56]	(800386c <TxWordArray+0x3c>)
void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
 8003834:	b083      	sub	sp, #12
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
 8003836:	b2de      	uxtb	r6, r3
		TxDByte_PC("\r");
 8003838:	4b0d      	ldr	r3, [pc, #52]	(8003870 <TxWordArray+0x40>)
void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
 800383a:	4605      	mov	r5, r0
 800383c:	460f      	mov	r7, r1
 800383e:	2400      	movs	r4, #0
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
 8003840:	f88d 3007 	strb.w	r3, [sp, #7]
 8003844:	e00d      	b.n	8003862 <TxWordArray+0x32>
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
 8003846:	b2a8      	uxth	r0, r5
 8003848:	f7ff ffe8 	bl	800381c <TxDWord16>
		TxDByte_PC("\n");
 800384c:	4630      	mov	r0, r6
 800384e:	f7ff ffd5 	bl	80037fc <TxDByte_PC>
		TxDByte_PC("\r");
 8003852:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003856:	f7ff ffd1 	bl	80037fc <TxDByte_PC>
		*bData+=1;
 800385a:	882b      	ldrh	r3, [r5, #0]
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 800385c:	3401      	adds	r4, #1
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
		*bData+=1;
 800385e:	3301      	adds	r3, #1
 8003860:	802b      	strh	r3, [r5, #0]
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003862:	42bc      	cmp	r4, r7
 8003864:	dbef      	blt.n	8003846 <TxWordArray+0x16>
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
		*bData+=1;
	}
}
 8003866:	b003      	add	sp, #12
 8003868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800386a:	46c0      	nop			(mov r8, r8)
 800386c:	08006564 	.word	0x08006564
 8003870:	08006562 	.word	0x08006562

08003874 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003874:	b570      	push	{r4, r5, r6, lr}
 8003876:	4606      	mov	r6, r0
 8003878:	460d      	mov	r5, r1
 800387a:	2400      	movs	r4, #0
 800387c:	e003      	b.n	8003886 <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 800387e:	5d30      	ldrb	r0, [r6, r4]
 8003880:	f7ff ffbc 	bl	80037fc <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003884:	3401      	adds	r4, #1
 8003886:	42ac      	cmp	r4, r5
 8003888:	dbf9      	blt.n	800387e <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 800388a:	bd70      	pop	{r4, r5, r6, pc}

0800388c <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 800388c:	b530      	push	{r4, r5, lr}
 800388e:	4605      	mov	r5, r0
 8003890:	b081      	sub	sp, #4
 8003892:	2400      	movs	r4, #0
 8003894:	e001      	b.n	800389a <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 8003896:	f7ff ffb1 	bl	80037fc <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 800389a:	5d28      	ldrb	r0, [r5, r4]
 800389c:	3401      	adds	r4, #1
 800389e:	2800      	cmp	r0, #0
 80038a0:	d1f9      	bne.n	8003896 <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 80038a2:	b001      	add	sp, #4
 80038a4:	bd30      	pop	{r4, r5, pc}
 80038a6:	46c0      	nop			(mov r8, r8)

080038a8 <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80038a8:	b570      	push	{r4, r5, r6, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80038ae:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80038b0:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80038b2:	f002 fc07 	bl	80060c4 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80038b6:	f04f 0300 	mov.w	r3, #0	; 0x0
 80038ba:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80038be:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80038c2:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80038c6:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80038ca:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80038ce:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 80038d0:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80038d2:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80038d6:	b98d      	cbnz	r5, 80038fc <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 80038d8:	4814      	ldr	r0, [pc, #80]	(800392c <USART_Configuration+0x84>)
 80038da:	f002 fd87 	bl	80063ec <USART_DeInit>
		mDelay(10);
 80038de:	200a      	movs	r0, #10
 80038e0:	f7ff ff80 	bl	80037e4 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80038e4:	4811      	ldr	r0, [pc, #68]	(800392c <USART_Configuration+0x84>)
 80038e6:	4669      	mov	r1, sp
 80038e8:	f002 fd32 	bl	8006350 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80038ec:	480f      	ldr	r0, [pc, #60]	(800392c <USART_Configuration+0x84>)
 80038ee:	f240 5125 	movw	r1, #1317	; 0x525
 80038f2:	2201      	movs	r2, #1
 80038f4:	f002 fc20 	bl	8006138 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80038f8:	480c      	ldr	r0, [pc, #48]	(800392c <USART_Configuration+0x84>)
 80038fa:	e012      	b.n	8003922 <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 80038fc:	2d02      	cmp	r5, #2
 80038fe:	d113      	bne.n	8003928 <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 8003900:	480b      	ldr	r0, [pc, #44]	(8003930 <USART_Configuration+0x88>)
 8003902:	f002 fd73 	bl	80063ec <USART_DeInit>
		mDelay(10);
 8003906:	200a      	movs	r0, #10
 8003908:	f7ff ff6c 	bl	80037e4 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 800390c:	4808      	ldr	r0, [pc, #32]	(8003930 <USART_Configuration+0x88>)
 800390e:	4669      	mov	r1, sp
 8003910:	f002 fd1e 	bl	8006350 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8003914:	4806      	ldr	r0, [pc, #24]	(8003930 <USART_Configuration+0x88>)
 8003916:	f240 5125 	movw	r1, #1317	; 0x525
 800391a:	2201      	movs	r2, #1
 800391c:	f002 fc0c 	bl	8006138 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 8003920:	4803      	ldr	r0, [pc, #12]	(8003930 <USART_Configuration+0x88>)
 8003922:	2101      	movs	r1, #1
 8003924:	f002 fbfa 	bl	800611c <USART_Cmd>
	}
}
 8003928:	b004      	add	sp, #16
 800392a:	bd70      	pop	{r4, r5, r6, pc}
 800392c:	40013800 	.word	0x40013800
 8003930:	40004800 	.word	0x40004800

08003934 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 8003934:	b530      	push	{r4, r5, lr}
 8003936:	b085      	sub	sp, #20
 8003938:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800393a:	4668      	mov	r0, sp
 800393c:	f002 fbc2 	bl	80060c4 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 8003940:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003942:	4c13      	ldr	r4, [pc, #76]	(8003990 <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003944:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003948:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800394c:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003950:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003954:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003958:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800395a:	f04f 030c 	mov.w	r3, #12	; 0xc
 800395e:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 8003962:	f002 fd43 	bl	80063ec <USART_DeInit>
		mDelay(10);
 8003966:	200a      	movs	r0, #10
 8003968:	f7ff ff3c 	bl	80037e4 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800396c:	4620      	mov	r0, r4
 800396e:	4669      	mov	r1, sp
 8003970:	f002 fcee 	bl	8006350 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003974:	4620      	mov	r0, r4
 8003976:	f240 5125 	movw	r1, #1317	; 0x525
 800397a:	2201      	movs	r2, #1
 800397c:	f002 fbdc 	bl	8006138 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003980:	4620      	mov	r0, r4
 8003982:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003984:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003986:	f002 fbc9 	bl	800611c <USART_Cmd>

}
 800398a:	b005      	add	sp, #20
 800398c:	bd30      	pop	{r4, r5, pc}
 800398e:	46c0      	nop			(mov r8, r8)
 8003990:	40013800 	.word	0x40013800

08003994 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 8003994:	b500      	push	{lr}
 8003996:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 8003998:	f7ff ffcc 	bl	8003934 <USARTConfiguration>
}
 800399c:	b001      	add	sp, #4
 800399e:	bd00      	pop	{pc}

080039a0 <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 80039a0:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80039a2:	480a      	ldr	r0, [pc, #40]	(80039cc <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 80039a4:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80039a6:	f240 5125 	movw	r1, #1317	; 0x525
 80039aa:	f002 fca3 	bl	80062f4 <USART_GetITStatus>
 80039ae:	b150      	cbz	r0, 80039c6 <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 80039b0:	4c07      	ldr	r4, [pc, #28]	(80039d0 <DXL_RX_interrupt+0x30>)
 80039b2:	4806      	ldr	r0, [pc, #24]	(80039cc <DXL_RX_interrupt+0x2c>)
 80039b4:	6825      	ldr	r5, [r4, #0]
 80039b6:	f002 fc2f 	bl	8006218 <USART_ReceiveData>
 80039ba:	4b06      	ldr	r3, [pc, #24]	(80039d4 <DXL_RX_interrupt+0x34>)
 80039bc:	b2c0      	uxtb	r0, r0
 80039be:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 80039c0:	6823      	ldr	r3, [r4, #0]
 80039c2:	3301      	adds	r3, #1
 80039c4:	6023      	str	r3, [r4, #0]
	}
}
 80039c6:	b001      	add	sp, #4
 80039c8:	bd30      	pop	{r4, r5, pc}
 80039ca:	46c0      	nop			(mov r8, r8)
 80039cc:	40013800 	.word	0x40013800
 80039d0:	200000a0 	.word	0x200000a0
 80039d4:	200000a8 	.word	0x200000a8

080039d8 <DXL_TX>:




void DXL_TX(u8 data)
{
 80039d8:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80039da:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 80039dc:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80039de:	480d      	ldr	r0, [pc, #52]	(8003a14 <DXL_TX+0x3c>)
 80039e0:	f000 ff84 	bl	80048ec <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 80039e4:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80039e6:	480b      	ldr	r0, [pc, #44]	(8003a14 <DXL_TX+0x3c>)
 80039e8:	2110      	movs	r1, #16
 80039ea:	f000 ff7d 	bl	80048e8 <GPIO_SetBits>



		USART_SendData(USART1, data);
 80039ee:	480a      	ldr	r0, [pc, #40]	(8003a18 <DXL_TX+0x40>)
 80039f0:	4621      	mov	r1, r4
 80039f2:	f002 fc0d 	bl	8006210 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 80039f6:	4808      	ldr	r0, [pc, #32]	(8003a18 <DXL_TX+0x40>)
 80039f8:	2140      	movs	r1, #64
 80039fa:	f002 fc6f 	bl	80062dc <USART_GetFlagStatus>
 80039fe:	2800      	cmp	r0, #0
 8003a00:	d0f9      	beq.n	80039f6 <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003a02:	2110      	movs	r1, #16
 8003a04:	4803      	ldr	r0, [pc, #12]	(8003a14 <DXL_TX+0x3c>)
 8003a06:	f000 ff71 	bl	80048ec <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8003a0a:	4802      	ldr	r0, [pc, #8]	(8003a14 <DXL_TX+0x3c>)
 8003a0c:	2120      	movs	r1, #32
 8003a0e:	f000 ff6b 	bl	80048e8 <GPIO_SetBits>

}
 8003a12:	bd10      	pop	{r4, pc}
 8003a14:	40010c00 	.word	0x40010c00
 8003a18:	40013800 	.word	0x40013800

08003a1c <DXL_read_byte>:

void DXL_read_byte(u8 devId, u8 add)
{

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 8003a1c:	4b1b      	ldr	r3, [pc, #108]	(8003a8c <DXL_read_byte+0x70>)
 8003a1e:	2200      	movs	r2, #0




void DXL_read_byte(u8 devId, u8 add)
{
 8003a20:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 8003a22:	601a      	str	r2, [r3, #0]
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003a24:	4a1a      	ldr	r2, [pc, #104]	(8003a90 <DXL_read_byte+0x74>)
 8003a26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a2a:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 8003a2c:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 8003a2e:	2304      	movs	r3, #4
 8003a30:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 8003a32:	2302      	movs	r3, #2
 8003a34:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003a36:	2301      	movs	r3, #1
	DXL_RX_buff_index = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 8003a38:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 8003a3a:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 8003a3c:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003a3e:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003a40:	f04f 0e04 	mov.w	lr, #4	; 0x4
 8003a44:	2100      	movs	r1, #0
 8003a46:	2000      	movs	r0, #0
 8003a48:	e006      	b.n	8003a58 <DXL_read_byte+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003a4a:	eb02 0301 	add.w	r3, r2, r1
 8003a4e:	789b      	ldrb	r3, [r3, #2]
 8003a50:	4403      	add	r3, r0
 8003a52:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003a54:	1c4b      	adds	r3, r1, #1
 8003a56:	b2d9      	uxtb	r1, r3
 8003a58:	458e      	cmp	lr, r1
 8003a5a:	f8df c034 	ldr.w	ip, [pc, #52]	; 8003a90 <DXL_read_byte+0x74>
 8003a5e:	daf4      	bge.n	8003a4a <DXL_read_byte+0x2e>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 8003a60:	ea6f 0300 	mvn.w	r3, r0
 8003a64:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 8003a68:	4b08      	ldr	r3, [pc, #32]	(8003a8c <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003a70:	601a      	str	r2, [r3, #0]
 8003a72:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003a74:	4665      	mov	r5, ip
 8003a76:	5d28      	ldrb	r0, [r5, r4]
 8003a78:	3401      	adds	r4, #1
 8003a7a:	f7ff ffad 	bl	80039d8 <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 8003a7e:	2c08      	cmp	r4, #8
 8003a80:	d1f9      	bne.n	8003a76 <DXL_read_byte+0x5a>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	uDelay(100); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 8003a82:	2064      	movs	r0, #100
 8003a84:	f7ff fe98 	bl	80037b8 <uDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 8003a88:	b001      	add	sp, #4
 8003a8a:	bd30      	pop	{r4, r5, pc}
 8003a8c:	200000a0 	.word	0x200000a0
 8003a90:	200000b7 	.word	0x200000b7

08003a94 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003a94:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003a96:	f8df c080 	ldr.w	ip, [pc, #128]	; 8003b18 <DXL_send_word+0x84>
 8003a9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a9e:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 8003aa2:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 8003aa6:	2305      	movs	r3, #5
 8003aa8:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 8003aac:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 8003ab0:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003ab2:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 8003ab4:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003ab8:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003abc:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 8003abe:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 8003ac2:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003ac6:	f04f 0e05 	mov.w	lr, #5	; 0x5
 8003aca:	2200      	movs	r2, #0
 8003acc:	2100      	movs	r1, #0
 8003ace:	e006      	b.n	8003ade <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003ad0:	eb0c 0302 	add.w	r3, ip, r2
 8003ad4:	789b      	ldrb	r3, [r3, #2]
 8003ad6:	440b      	add	r3, r1
 8003ad8:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003ada:	1c53      	adds	r3, r2, #1
 8003adc:	b29a      	uxth	r2, r3
 8003ade:	4596      	cmp	lr, r2
 8003ae0:	480d      	ldr	r0, [pc, #52]	(8003b18 <DXL_send_word+0x84>)
 8003ae2:	daf5      	bge.n	8003ad0 <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 8003ae4:	ea6f 0301 	mvn.w	r3, r1
 8003ae8:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 8003aea:	4b0c      	ldr	r3, [pc, #48]	(8003b1c <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 8003aec:	2200      	movs	r2, #0
 8003aee:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003af4:	4605      	mov	r5, r0
 8003af6:	5d28      	ldrb	r0, [r5, r4]
 8003af8:	3401      	adds	r4, #1
 8003afa:	f7ff ff6d 	bl	80039d8 <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 8003afe:	2c09      	cmp	r4, #9
 8003b00:	d1f9      	bne.n	8003af6 <DXL_send_word+0x62>
 8003b02:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 8003b04:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 8003b08:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d1fa      	bne.n	8003b08 <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 8003b12:	b001      	add	sp, #4
 8003b14:	bd30      	pop	{r4, r5, pc}
 8003b16:	46c0      	nop			(mov r8, r8)
 8003b18:	200000b7 	.word	0x200000b7
 8003b1c:	200000a0 	.word	0x200000a0

08003b20 <init_motors>:
void init_motors()
{



}
 8003b20:	4770      	bx	lr
 8003b22:	46c0      	nop			(mov r8, r8)

08003b24 <turnRightOnSpot>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed^1024);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
}

void turnRightOnSpot(u16 speed)
{
 8003b24:	b510      	push	{r4, lr}
 8003b26:	4604      	mov	r4, r0

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003b28:	2120      	movs	r1, #32
 8003b2a:	200a      	movs	r0, #10
 8003b2c:	4622      	mov	r2, r4
 8003b2e:	f7ff ffb1 	bl	8003a94 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);	
 8003b32:	2009      	movs	r0, #9
 8003b34:	2120      	movs	r1, #32
 8003b36:	4622      	mov	r2, r4
 8003b38:	f7ff ffac 	bl	8003a94 <DXL_send_word>
	
}
 8003b3c:	bd10      	pop	{r4, pc}
 8003b3e:	46c0      	nop			(mov r8, r8)

08003b40 <turnLeftOnSpot>:


}

void turnLeftOnSpot(u16 speed)
{
 8003b40:	b510      	push	{r4, lr}
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed^1024);
 8003b42:	f480 6480 	eor.w	r4, r0, #1024	; 0x400
 8003b46:	2120      	movs	r1, #32
 8003b48:	200a      	movs	r0, #10
 8003b4a:	4622      	mov	r2, r4
 8003b4c:	f7ff ffa2 	bl	8003a94 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003b50:	2009      	movs	r0, #9
 8003b52:	2120      	movs	r1, #32
 8003b54:	4622      	mov	r2, r4
 8003b56:	f7ff ff9d 	bl	8003a94 <DXL_send_word>
}
 8003b5a:	bd10      	pop	{r4, pc}

08003b5c <move_break>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed^1024);

}

void move_break()
{
 8003b5c:	b500      	push	{lr}
	//DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, 0);
	//DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, 0);

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, 0);//250-RIGHT_MOTOR_CORR);
 8003b5e:	200a      	movs	r0, #10
 8003b60:	2120      	movs	r1, #32
 8003b62:	2200      	movs	r2, #0
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed^1024);

}

void move_break()
{
 8003b64:	b081      	sub	sp, #4
	//DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, 0);
	//DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, 0);

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, 0);//250-RIGHT_MOTOR_CORR);
 8003b66:	f7ff ff95 	bl	8003a94 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, 0);//1024+250);
 8003b6a:	2009      	movs	r0, #9
 8003b6c:	2120      	movs	r1, #32
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f7ff ff90 	bl	8003a94 <DXL_send_word>
}
 8003b74:	b001      	add	sp, #4
 8003b76:	bd00      	pop	{pc}

08003b78 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003b78:	b510      	push	{r4, lr}
	{
		speed = MAX_SPEED;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003b7a:	4c0a      	ldr	r4, [pc, #40]	(8003ba4 <move_right+0x2c>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003b7c:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
 8003b80:	bf28      	it	cs
 8003b82:	f44f 7048 	movcs.w	r0, #800	; 0x320
	{
		speed = MAX_SPEED;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003b86:	8822      	ldrh	r2, [r4, #0]
 8003b88:	2120      	movs	r1, #32
 8003b8a:	1a12      	subs	r2, r2, r0
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	200a      	movs	r0, #10
 8003b90:	f7ff ff80 	bl	8003a94 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed^1024);
 8003b94:	8822      	ldrh	r2, [r4, #0]
 8003b96:	2009      	movs	r0, #9
 8003b98:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 8003b9c:	2120      	movs	r1, #32
 8003b9e:	f7ff ff79 	bl	8003a94 <DXL_send_word>

}
 8003ba2:	bd10      	pop	{r4, pc}
 8003ba4:	20000010 	.word	0x20000010

08003ba8 <move_left>:

	if(speed > MAX_SPEED)
	{
		speed = MAX_SPEED;
	}
	speed = old_speed - speed;
 8003ba8:	4b0c      	ldr	r3, [pc, #48]	(8003bdc <move_left+0x34>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003baa:	b530      	push	{r4, r5, lr}

	if(speed > MAX_SPEED)
	{
		speed = MAX_SPEED;
	}
	speed = old_speed - speed;
 8003bac:	881c      	ldrh	r4, [r3, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003bae:	4605      	mov	r5, r0
 8003bb0:	f5b5 7f48 	cmp.w	r5, #800	; 0x320
 8003bb4:	bf28      	it	cs
 8003bb6:	f44f 7548 	movcs.w	r5, #800	; 0x320
	{
		speed = MAX_SPEED;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003bba:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003bbc:	1b64      	subs	r4, r4, r5
 8003bbe:	f484 6480 	eor.w	r4, r4, #1024	; 0x400
	{
		speed = MAX_SPEED;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003bc2:	200a      	movs	r0, #10
 8003bc4:	2120      	movs	r1, #32
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003bc6:	b081      	sub	sp, #4
		speed = MAX_SPEED;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003bc8:	b2a4      	uxth	r4, r4
	{
		speed = MAX_SPEED;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003bca:	f7ff ff63 	bl	8003a94 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003bce:	2009      	movs	r0, #9
 8003bd0:	2120      	movs	r1, #32
 8003bd2:	4622      	mov	r2, r4
 8003bd4:	f7ff ff5e 	bl	8003a94 <DXL_send_word>

}
 8003bd8:	b001      	add	sp, #4
 8003bda:	bd30      	pop	{r4, r5, pc}
 8003bdc:	20000010 	.word	0x20000010

08003be0 <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp-RIGHT_MOTOR_CORR);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 8003be0:	b510      	push	{r4, lr}
	{
		speed = MAX_SPEED;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003be2:	4b0c      	ldr	r3, [pc, #48]	(8003c14 <move_backward+0x34>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp-RIGHT_MOTOR_CORR);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 8003be4:	4604      	mov	r4, r0
 8003be6:	f5b4 7f48 	cmp.w	r4, #800	; 0x320
 8003bea:	bf28      	it	cs
 8003bec:	f44f 7448 	movcs.w	r4, #800	; 0x320
	{
		speed = MAX_SPEED;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003bf0:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed-RIGHT_MOTOR_CORR);
 8003bf2:	f1a4 022d 	sub.w	r2, r4, #45	; 0x2d
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003bf6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = MAX_SPEED;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed-RIGHT_MOTOR_CORR);
 8003bfa:	200a      	movs	r0, #10
 8003bfc:	2120      	movs	r1, #32
 8003bfe:	b292      	uxth	r2, r2
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003c00:	b2a4      	uxth	r4, r4
		speed = MAX_SPEED;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed-RIGHT_MOTOR_CORR);
 8003c02:	f7ff ff47 	bl	8003a94 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003c06:	2009      	movs	r0, #9
 8003c08:	2120      	movs	r1, #32
 8003c0a:	4622      	mov	r2, r4
 8003c0c:	f7ff ff42 	bl	8003a94 <DXL_send_word>

}
 8003c10:	bd10      	pop	{r4, pc}
 8003c12:	46c0      	nop			(mov r8, r8)
 8003c14:	20000010 	.word	0x20000010

08003c18 <move_forward>:
	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);

}

void move_forward(u16 speed)
{
 8003c18:	b510      	push	{r4, lr}
 8003c1a:	4604      	mov	r4, r0
 8003c1c:	f5b4 7f48 	cmp.w	r4, #800	; 0x320
 8003c20:	bf28      	it	cs
 8003c22:	f44f 7448 	movcs.w	r4, #800	; 0x320
	{
		speed = MAX_SPEED;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = temp; // save speed for "turn" function
 8003c26:	4b08      	ldr	r3, [pc, #32]	(8003c48 <move_forward+0x30>)
	if(speed > MAX_SPEED)
	{
		speed = MAX_SPEED;
	}

	temp = 1024 + speed; //Set MSB!
 8003c28:	f504 6280 	add.w	r2, r4, #1024	; 0x400
 8003c2c:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 8003c2e:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp-RIGHT_MOTOR_CORR);
 8003c30:	3a2d      	subs	r2, #45
 8003c32:	200a      	movs	r0, #10
 8003c34:	2120      	movs	r1, #32
 8003c36:	b292      	uxth	r2, r2
 8003c38:	f7ff ff2c 	bl	8003a94 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 8003c3c:	2009      	movs	r0, #9
 8003c3e:	2120      	movs	r1, #32
 8003c40:	4622      	mov	r2, r4
 8003c42:	f7ff ff27 	bl	8003a94 <DXL_send_word>
}
 8003c46:	bd10      	pop	{r4, pc}
 8003c48:	20000010 	.word	0x20000010

08003c4c <set_IR_position>:

u16 old_speed = MAX_SPEED;


void set_IR_position(u16 pos)
{
 8003c4c:	b500      	push	{lr}
 8003c4e:	4602      	mov	r2, r0
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 8003c50:	f240 33ff 	movw	r3, #1023	; 0x3ff

u16 old_speed = MAX_SPEED;


void set_IR_position(u16 pos)
{
 8003c54:	b081      	sub	sp, #4
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 8003c56:	429a      	cmp	r2, r3
 8003c58:	bf28      	it	cs
 8003c5a:	461a      	movcs	r2, r3
 8003c5c:	2002      	movs	r0, #2
 8003c5e:	211e      	movs	r1, #30
 8003c60:	f7ff ff18 	bl	8003a94 <DXL_send_word>

}
 8003c64:	b001      	add	sp, #4
 8003c66:	bd00      	pop	{pc}

08003c68 <isZero>:
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 75){
 8003c68:	284b      	cmp	r0, #75
 8003c6a:	bf98      	it	ls
 8003c6c:	2000      	movls	r0, #0
		return ADCres;
	}
	else{
		return 0;
	}
}
 8003c6e:	4770      	bx	lr

08003c70 <init_ADC>:

	return ADCres;
}

void init_ADC()
{
 8003c70:	b510      	push	{r4, lr}
 8003c72:	b086      	sub	sp, #24
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);
 8003c74:	ac01      	add	r4, sp, #4
 8003c76:	4620      	mov	r0, r4
 8003c78:	f000 f98c 	bl	8003f94 <ADC_StructInit>

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003c7c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003c80:	2200      	movs	r2, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003c82:	9303      	str	r3, [sp, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 8003c84:	4819      	ldr	r0, [pc, #100]	(8003cec <init_ADC+0x7c>)
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003c86:	2301      	movs	r3, #1

	ADC_Init(ADC1, &ADC_InitStructure);
 8003c88:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003c8a:	9201      	str	r2, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8003c8c:	f88d 2008 	strb.w	r2, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8003c90:	f88d 2009 	strb.w	r2, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003c94:	9204      	str	r2, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003c96:	f88d 3014 	strb.w	r3, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8003c9a:	f000 f957 	bl	8003f4c <ADC_Init>

	/* ADC1 regular channels configuration */
	ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003c9e:	4813      	ldr	r0, [pc, #76]	(8003cec <init_ADC+0x7c>)
 8003ca0:	210a      	movs	r1, #10
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	2307      	movs	r3, #7
 8003ca6:	f000 f9d9 	bl	800405c <ADC_RegularChannelConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8003caa:	4810      	ldr	r0, [pc, #64]	(8003cec <init_ADC+0x7c>)
 8003cac:	2101      	movs	r1, #1
 8003cae:	f000 f97b 	bl	8003fa8 <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	/* Check the end of ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8003cb2:	480e      	ldr	r0, [pc, #56]	(8003cec <init_ADC+0x7c>)
 8003cb4:	f000 f998 	bl	8003fe8 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8003cb8:	480c      	ldr	r0, [pc, #48]	(8003cec <init_ADC+0x7c>)
 8003cba:	f000 f99b 	bl	8003ff4 <ADC_GetResetCalibrationStatus>
 8003cbe:	2800      	cmp	r0, #0
 8003cc0:	d1fa      	bne.n	8003cb8 <init_ADC+0x48>


	/* Start ADC1 calibration */
	/* Check the end of ADC1 calibration */
	ADC_StartCalibration(ADC1);
 8003cc2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003cc6:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003cca:	f000 f999 	bl	8004000 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8003cce:	4807      	ldr	r0, [pc, #28]	(8003cec <init_ADC+0x7c>)
 8003cd0:	f000 f99c 	bl	800400c <ADC_GetCalibrationStatus>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	d1fa      	bne.n	8003cce <init_ADC+0x5e>


	/* Start ADC1 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003cd8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003cdc:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003ce0:	2101      	movs	r1, #1
 8003ce2:	f000 f999 	bl	8004018 <ADC_SoftwareStartConvCmd>
}
 8003ce6:	b006      	add	sp, #24
 8003ce8:	bd10      	pop	{r4, pc}
 8003cea:	46c0      	nop			(mov r8, r8)
 8003cec:	40012400 	.word	0x40012400

08003cf0 <sampleADC>:
 #include "MotorControl.h"



u16 sampleADC(u8 ADCnum)
{
 8003cf0:	b510      	push	{r4, lr}
	u16 ADCres = 0;


	switch(ADCnum)
 8003cf2:	2805      	cmp	r0, #5
 8003cf4:	d807      	bhi.n	8003d06 <sampleADC+0x16>
 8003cf6:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003cfa:	0008      	.short	0x0008
 8003cfc:	00660036 	.word	0x00660036
 8003d00:	00c60094 	.word	0x00c60094
 8003d04:	00f8      	.short	0x00f8
 8003d06:	2400      	movs	r4, #0
 8003d08:	e115      	b.n	8003f36 <sampleADC+0x246>
	{
		case NUM_ADC1:

			//TxDString("starting ADC\n\r");
			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003d0a:	488c      	ldr	r0, [pc, #560]	(8003f3c <sampleADC+0x24c>)
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	f000 fdeb 	bl	80048e8 <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003d12:	488a      	ldr	r0, [pc, #552]	(8003f3c <sampleADC+0x24c>)
 8003d14:	2102      	movs	r1, #2
 8003d16:	f000 fde9 	bl	80048ec <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003d1a:	4889      	ldr	r0, [pc, #548]	(8003f40 <sampleADC+0x250>)
 8003d1c:	2102      	movs	r1, #2
 8003d1e:	f000 fde5 	bl	80048ec <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003d22:	4887      	ldr	r0, [pc, #540]	(8003f40 <sampleADC+0x250>)
 8003d24:	2104      	movs	r1, #4
 8003d26:	f000 fde1 	bl	80048ec <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	2307      	movs	r3, #7
 8003d2e:	210a      	movs	r1, #10
 8003d30:	4884      	ldr	r0, [pc, #528]	(8003f44 <sampleADC+0x254>)
 8003d32:	f000 f993 	bl	800405c <ADC_RegularChannelConfig>

			uDelay(30);
 8003d36:	201e      	movs	r0, #30
 8003d38:	f7ff fd3e 	bl	80037b8 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	4881      	ldr	r0, [pc, #516]	(8003f44 <sampleADC+0x254>)
 8003d40:	f000 f96a 	bl	8004018 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003d44:	2005      	movs	r0, #5
 8003d46:	f7ff fd37 	bl	80037b8 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003d4a:	487e      	ldr	r0, [pc, #504]	(8003f44 <sampleADC+0x254>)
 8003d4c:	f000 f9dc 	bl	8004108 <ADC_GetConversionValue>
 8003d50:	4604      	mov	r4, r0

			ADCres = isZero(ADCres);

			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003d52:	2101      	movs	r1, #1
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 75){
 8003d54:	284b      	cmp	r0, #75
 8003d56:	bf98      	it	ls
 8003d58:	2400      	movls	r4, #0

			ADCres = (ADC_GetConversionValue(ADC1));

			ADCres = isZero(ADCres);

			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003d5a:	4878      	ldr	r0, [pc, #480]	(8003f3c <sampleADC+0x24c>)
 8003d5c:	f000 fdc6 	bl	80048ec <GPIO_ResetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003d60:	4876      	ldr	r0, [pc, #472]	(8003f3c <sampleADC+0x24c>)
 8003d62:	2102      	movs	r1, #2
 8003d64:	e02c      	b.n	8003dc0 <sampleADC+0xd0>
			break;

		case NUM_ADC2:


			GPIO_SetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003d66:	4875      	ldr	r0, [pc, #468]	(8003f3c <sampleADC+0x24c>)
 8003d68:	2104      	movs	r1, #4
 8003d6a:	f000 fdbd 	bl	80048e8 <GPIO_SetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003d6e:	4873      	ldr	r0, [pc, #460]	(8003f3c <sampleADC+0x24c>)
 8003d70:	2108      	movs	r1, #8
 8003d72:	f000 fdbb 	bl	80048ec <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003d76:	4872      	ldr	r0, [pc, #456]	(8003f40 <sampleADC+0x250>)
 8003d78:	2102      	movs	r1, #2
 8003d7a:	f000 fdb5 	bl	80048e8 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003d7e:	4870      	ldr	r0, [pc, #448]	(8003f40 <sampleADC+0x250>)
 8003d80:	2104      	movs	r1, #4
 8003d82:	f000 fdb3 	bl	80048ec <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003d86:	2201      	movs	r2, #1
 8003d88:	2307      	movs	r3, #7
 8003d8a:	210a      	movs	r1, #10
 8003d8c:	486d      	ldr	r0, [pc, #436]	(8003f44 <sampleADC+0x254>)
 8003d8e:	f000 f965 	bl	800405c <ADC_RegularChannelConfig>

			uDelay(30);
 8003d92:	201e      	movs	r0, #30
 8003d94:	f7ff fd10 	bl	80037b8 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003d98:	2101      	movs	r1, #1
 8003d9a:	486a      	ldr	r0, [pc, #424]	(8003f44 <sampleADC+0x254>)
 8003d9c:	f000 f93c 	bl	8004018 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003da0:	2005      	movs	r0, #5
 8003da2:	f7ff fd09 	bl	80037b8 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003da6:	4867      	ldr	r0, [pc, #412]	(8003f44 <sampleADC+0x254>)
 8003da8:	f000 f9ae 	bl	8004108 <ADC_GetConversionValue>
 8003dac:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003dae:	2104      	movs	r1, #4
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 75){
 8003db0:	284b      	cmp	r0, #75
 8003db2:	bf98      	it	ls
 8003db4:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003db6:	4861      	ldr	r0, [pc, #388]	(8003f3c <sampleADC+0x24c>)
 8003db8:	f000 fd98 	bl	80048ec <GPIO_ResetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003dbc:	485f      	ldr	r0, [pc, #380]	(8003f3c <sampleADC+0x24c>)
 8003dbe:	2108      	movs	r1, #8
 8003dc0:	f000 fd94 	bl	80048ec <GPIO_ResetBits>
 8003dc4:	e0b7      	b.n	8003f36 <sampleADC+0x246>
			break;

		case NUM_ADC3:

			
			GPIO_SetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003dc6:	485e      	ldr	r0, [pc, #376]	(8003f40 <sampleADC+0x250>)
 8003dc8:	2140      	movs	r1, #64
 8003dca:	f000 fd8d 	bl	80048e8 <GPIO_SetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003dce:	485c      	ldr	r0, [pc, #368]	(8003f40 <sampleADC+0x250>)
 8003dd0:	2180      	movs	r1, #128
 8003dd2:	f000 fd8b 	bl	80048ec <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003dd6:	485a      	ldr	r0, [pc, #360]	(8003f40 <sampleADC+0x250>)
 8003dd8:	2102      	movs	r1, #2
 8003dda:	f000 fd87 	bl	80048ec <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003dde:	4858      	ldr	r0, [pc, #352]	(8003f40 <sampleADC+0x250>)
 8003de0:	2104      	movs	r1, #4
 8003de2:	f000 fd81 	bl	80048e8 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003de6:	2201      	movs	r2, #1
 8003de8:	2307      	movs	r3, #7
 8003dea:	210a      	movs	r1, #10
 8003dec:	4855      	ldr	r0, [pc, #340]	(8003f44 <sampleADC+0x254>)
 8003dee:	f000 f935 	bl	800405c <ADC_RegularChannelConfig>

			uDelay(30);
 8003df2:	201e      	movs	r0, #30
 8003df4:	f7ff fce0 	bl	80037b8 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003df8:	2101      	movs	r1, #1
 8003dfa:	4852      	ldr	r0, [pc, #328]	(8003f44 <sampleADC+0x254>)
 8003dfc:	f000 f90c 	bl	8004018 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003e00:	2005      	movs	r0, #5
 8003e02:	f7ff fcd9 	bl	80037b8 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003e06:	484f      	ldr	r0, [pc, #316]	(8003f44 <sampleADC+0x254>)
 8003e08:	f000 f97e 	bl	8004108 <ADC_GetConversionValue>
 8003e0c:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003e0e:	2140      	movs	r1, #64
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 75){
 8003e10:	284b      	cmp	r0, #75
 8003e12:	bf98      	it	ls
 8003e14:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003e16:	484a      	ldr	r0, [pc, #296]	(8003f40 <sampleADC+0x250>)
 8003e18:	f000 fd68 	bl	80048ec <GPIO_ResetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003e1c:	4848      	ldr	r0, [pc, #288]	(8003f40 <sampleADC+0x250>)
 8003e1e:	2180      	movs	r1, #128
 8003e20:	e7ce      	b.n	8003dc0 <sampleADC+0xd0>

			break;

		case NUM_ADC4:

			GPIO_SetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003e22:	4847      	ldr	r0, [pc, #284]	(8003f40 <sampleADC+0x250>)
 8003e24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e28:	f000 fd5e 	bl	80048e8 <GPIO_SetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003e2c:	4844      	ldr	r0, [pc, #272]	(8003f40 <sampleADC+0x250>)
 8003e2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e32:	f000 fd5b 	bl	80048ec <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003e36:	4842      	ldr	r0, [pc, #264]	(8003f40 <sampleADC+0x250>)
 8003e38:	2102      	movs	r1, #2
 8003e3a:	f000 fd57 	bl	80048ec <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003e3e:	4840      	ldr	r0, [pc, #256]	(8003f40 <sampleADC+0x250>)
 8003e40:	2104      	movs	r1, #4
 8003e42:	f000 fd53 	bl	80048ec <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003e46:	2201      	movs	r2, #1
 8003e48:	2307      	movs	r3, #7
 8003e4a:	2105      	movs	r1, #5
 8003e4c:	483d      	ldr	r0, [pc, #244]	(8003f44 <sampleADC+0x254>)
 8003e4e:	f000 f905 	bl	800405c <ADC_RegularChannelConfig>

			uDelay(30);
 8003e52:	201e      	movs	r0, #30
 8003e54:	f7ff fcb0 	bl	80037b8 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003e58:	2101      	movs	r1, #1
 8003e5a:	483a      	ldr	r0, [pc, #232]	(8003f44 <sampleADC+0x254>)
 8003e5c:	f000 f8dc 	bl	8004018 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003e60:	2005      	movs	r0, #5
 8003e62:	f7ff fca9 	bl	80037b8 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003e66:	4837      	ldr	r0, [pc, #220]	(8003f44 <sampleADC+0x254>)
 8003e68:	f000 f94e 	bl	8004108 <ADC_GetConversionValue>
 8003e6c:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003e6e:	f44f 7180 	mov.w	r1, #256	; 0x100
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 75){
 8003e72:	284b      	cmp	r0, #75
 8003e74:	bf98      	it	ls
 8003e76:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003e78:	4831      	ldr	r0, [pc, #196]	(8003f40 <sampleADC+0x250>)
 8003e7a:	f000 fd37 	bl	80048ec <GPIO_ResetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003e7e:	4830      	ldr	r0, [pc, #192]	(8003f40 <sampleADC+0x250>)
 8003e80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e84:	e79c      	b.n	8003dc0 <sampleADC+0xd0>

			break;

		case NUM_ADC5:

			GPIO_SetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003e86:	482d      	ldr	r0, [pc, #180]	(8003f3c <sampleADC+0x24c>)
 8003e88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e8c:	f000 fd2c 	bl	80048e8 <GPIO_SetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003e90:	482a      	ldr	r0, [pc, #168]	(8003f3c <sampleADC+0x24c>)
 8003e92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e96:	f000 fd29 	bl	80048ec <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003e9a:	4829      	ldr	r0, [pc, #164]	(8003f40 <sampleADC+0x250>)
 8003e9c:	2102      	movs	r1, #2
 8003e9e:	f000 fd23 	bl	80048e8 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003ea2:	4827      	ldr	r0, [pc, #156]	(8003f40 <sampleADC+0x250>)
 8003ea4:	2104      	movs	r1, #4
 8003ea6:	f000 fd21 	bl	80048ec <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003eaa:	2201      	movs	r2, #1
 8003eac:	2307      	movs	r3, #7
 8003eae:	2105      	movs	r1, #5
 8003eb0:	4824      	ldr	r0, [pc, #144]	(8003f44 <sampleADC+0x254>)
 8003eb2:	f000 f8d3 	bl	800405c <ADC_RegularChannelConfig>

			uDelay(30);
 8003eb6:	201e      	movs	r0, #30
 8003eb8:	f7ff fc7e 	bl	80037b8 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003ebc:	2101      	movs	r1, #1
 8003ebe:	4821      	ldr	r0, [pc, #132]	(8003f44 <sampleADC+0x254>)
 8003ec0:	f000 f8aa 	bl	8004018 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003ec4:	2005      	movs	r0, #5
 8003ec6:	f7ff fc77 	bl	80037b8 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003eca:	481e      	ldr	r0, [pc, #120]	(8003f44 <sampleADC+0x254>)
 8003ecc:	f000 f91c 	bl	8004108 <ADC_GetConversionValue>
 8003ed0:	4604      	mov	r4, r0
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003ed2:	f44f 7180 	mov.w	r1, #256	; 0x100
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
}

u16 isZero(u16 ADCres){

	if(ADCres > 75){
 8003ed6:	284b      	cmp	r0, #75
 8003ed8:	bf98      	it	ls
 8003eda:	2400      	movls	r4, #0
			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
			ADCres = isZero(ADCres);
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003edc:	4817      	ldr	r0, [pc, #92]	(8003f3c <sampleADC+0x24c>)
 8003ede:	f000 fd05 	bl	80048ec <GPIO_ResetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003ee2:	4816      	ldr	r0, [pc, #88]	(8003f3c <sampleADC+0x24c>)
 8003ee4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003ee8:	e76a      	b.n	8003dc0 <sampleADC+0xd0>

			break;

		case NUM_ADC6:

			GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003eea:	4817      	ldr	r0, [pc, #92]	(8003f48 <sampleADC+0x258>)
 8003eec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ef0:	f000 fcfa 	bl	80048e8 <GPIO_SetBits>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003ef4:	4814      	ldr	r0, [pc, #80]	(8003f48 <sampleADC+0x258>)
 8003ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003efa:	f000 fcf7 	bl	80048ec <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003efe:	4810      	ldr	r0, [pc, #64]	(8003f40 <sampleADC+0x250>)
 8003f00:	2102      	movs	r1, #2
 8003f02:	f000 fcf3 	bl	80048ec <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003f06:	480e      	ldr	r0, [pc, #56]	(8003f40 <sampleADC+0x250>)
 8003f08:	2104      	movs	r1, #4
 8003f0a:	f000 fced 	bl	80048e8 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003f0e:	2201      	movs	r2, #1
 8003f10:	2307      	movs	r3, #7
 8003f12:	2105      	movs	r1, #5
 8003f14:	480b      	ldr	r0, [pc, #44]	(8003f44 <sampleADC+0x254>)
 8003f16:	f000 f8a1 	bl	800405c <ADC_RegularChannelConfig>

			uDelay(30);
 8003f1a:	201e      	movs	r0, #30
 8003f1c:	f7ff fc4c 	bl	80037b8 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003f20:	2101      	movs	r1, #1
 8003f22:	4808      	ldr	r0, [pc, #32]	(8003f44 <sampleADC+0x254>)
 8003f24:	f000 f878 	bl	8004018 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(7);
 8003f28:	2007      	movs	r0, #7
 8003f2a:	f7ff fc45 	bl	80037b8 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003f2e:	4805      	ldr	r0, [pc, #20]	(8003f44 <sampleADC+0x254>)
 8003f30:	f000 f8ea 	bl	8004108 <ADC_GetConversionValue>
 8003f34:	4604      	mov	r4, r0
			break;

	}

	return ADCres;
}
 8003f36:	4620      	mov	r0, r4
 8003f38:	bd10      	pop	{r4, pc}
 8003f3a:	46c0      	nop			(mov r8, r8)
 8003f3c:	40010800 	.word	0x40010800
 8003f40:	40011000 	.word	0x40011000
 8003f44:	40012400 	.word	0x40012400
 8003f48:	40010c00 	.word	0x40010c00

08003f4c <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003f4c:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003f4e:	680a      	ldr	r2, [r1, #0]
 8003f50:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003f54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	790a      	ldrb	r2, [r1, #4]
 8003f5c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003f60:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003f62:	68cb      	ldr	r3, [r1, #12]
 8003f64:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003f66:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003f6a:	431a      	orrs	r2, r3
 8003f6c:	4b08      	ldr	r3, [pc, #32]	(8003f90 <ADC_Init+0x44>)
 8003f6e:	ea0c 0303 	and.w	r3, ip, r3
 8003f72:	431a      	orrs	r2, r3
 8003f74:	794b      	ldrb	r3, [r1, #5]
 8003f76:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003f7a:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003f7c:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003f7e:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003f80:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003f82:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003f8c:	62c2      	str	r2, [r0, #44]
}
 8003f8e:	4770      	bx	lr
 8003f90:	fff1f7fd 	.word	0xfff1f7fd

08003f94 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003f94:	2300      	movs	r3, #0
 8003f96:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003f98:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003f9a:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003f9c:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003f9e:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	7403      	strb	r3, [r0, #16]
}
 8003fa4:	4770      	bx	lr
 8003fa6:	46c0      	nop			(mov r8, r8)

08003fa8 <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fa8:	b119      	cbz	r1, 8003fb2 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003faa:	6883      	ldr	r3, [r0, #8]
 8003fac:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003fb0:	e002      	b.n	8003fb8 <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003fb2:	6883      	ldr	r3, [r0, #8]
 8003fb4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8003fb8:	6083      	str	r3, [r0, #8]
  }
}
 8003fba:	4770      	bx	lr

08003fbc <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fbc:	b119      	cbz	r1, 8003fc6 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003fbe:	6883      	ldr	r3, [r0, #8]
 8003fc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc4:	e002      	b.n	8003fcc <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003fc6:	6883      	ldr	r3, [r0, #8]
 8003fc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fcc:	6083      	str	r3, [r0, #8]
  }
}
 8003fce:	4770      	bx	lr

08003fd0 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8003fd0:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8003fd2:	b11a      	cbz	r2, 8003fdc <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003fd4:	6843      	ldr	r3, [r0, #4]
 8003fd6:	ea41 0303 	orr.w	r3, r1, r3
 8003fda:	e002      	b.n	8003fe2 <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8003fdc:	6843      	ldr	r3, [r0, #4]
 8003fde:	ea23 0301 	bic.w	r3, r3, r1
 8003fe2:	6043      	str	r3, [r0, #4]
  }
}
 8003fe4:	4770      	bx	lr
 8003fe6:	46c0      	nop			(mov r8, r8)

08003fe8 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003fe8:	6883      	ldr	r3, [r0, #8]
 8003fea:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8003fee:	6083      	str	r3, [r0, #8]
}
 8003ff0:	4770      	bx	lr
 8003ff2:	46c0      	nop			(mov r8, r8)

08003ff4 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8003ff4:	6880      	ldr	r0, [r0, #8]
 8003ff6:	08c0      	lsrs	r0, r0, #3
 8003ff8:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003ffc:	4770      	bx	lr
 8003ffe:	46c0      	nop			(mov r8, r8)

08004000 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8004000:	6883      	ldr	r3, [r0, #8]
 8004002:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004006:	6083      	str	r3, [r0, #8]
}
 8004008:	4770      	bx	lr
 800400a:	46c0      	nop			(mov r8, r8)

0800400c <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 800400c:	6880      	ldr	r0, [r0, #8]
 800400e:	0880      	lsrs	r0, r0, #2
 8004010:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8004014:	4770      	bx	lr
 8004016:	46c0      	nop			(mov r8, r8)

08004018 <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004018:	b119      	cbz	r1, 8004022 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800401a:	6883      	ldr	r3, [r0, #8]
 800401c:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8004020:	e002      	b.n	8004028 <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8004022:	6883      	ldr	r3, [r0, #8]
 8004024:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8004028:	6083      	str	r3, [r0, #8]
  }
}
 800402a:	4770      	bx	lr

0800402c <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 800402c:	6880      	ldr	r0, [r0, #8]
 800402e:	0d80      	lsrs	r0, r0, #22
 8004030:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8004034:	4770      	bx	lr
 8004036:	46c0      	nop			(mov r8, r8)

08004038 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8004038:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 800403a:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 800403c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8004040:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8004044:	6043      	str	r3, [r0, #4]
}
 8004046:	4770      	bx	lr

08004048 <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004048:	b119      	cbz	r1, 8004052 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 800404a:	6843      	ldr	r3, [r0, #4]
 800404c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004050:	e002      	b.n	8004058 <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8004052:	6843      	ldr	r3, [r0, #4]
 8004054:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004058:	6043      	str	r3, [r0, #4]
  }
}
 800405a:	4770      	bx	lr

0800405c <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800405c:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 800405e:	b530      	push	{r4, r5, lr}
 8004060:	4694      	mov	ip, r2
 8004062:	460c      	mov	r4, r1
 8004064:	461d      	mov	r5, r3
 8004066:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800406a:	d90b      	bls.n	8004084 <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 800406c:	1912      	adds	r2, r2, r4
 800406e:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004070:	2307      	movs	r3, #7
 8004072:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8004074:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8004078:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 800407a:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 800407e:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8004080:	60c1      	str	r1, [r0, #12]
 8004082:	e009      	b.n	8004098 <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8004084:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004086:	2307      	movs	r3, #7
 8004088:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 800408a:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800408e:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004090:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8004094:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8004096:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8004098:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 800409c:	d80c      	bhi.n	80040b8 <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 800409e:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 80040a2:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80040a4:	231f      	movs	r3, #31
 80040a6:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80040a8:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80040ac:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80040ae:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80040b2:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80040b4:	6341      	str	r1, [r0, #52]
 80040b6:	e01b      	b.n	80040f0 <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80040b8:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 80040bc:	ea4f 028c 	mov.w	r2, ip, lsl #2
 80040c0:	d80b      	bhi.n	80040da <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80040c2:	4462      	add	r2, ip
 80040c4:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80040c6:	231f      	movs	r3, #31
 80040c8:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80040ca:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80040ce:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80040d0:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80040d4:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80040d6:	6301      	str	r1, [r0, #48]
 80040d8:	e00a      	b.n	80040f0 <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 80040da:	4462      	add	r2, ip
 80040dc:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80040de:	231f      	movs	r3, #31
 80040e0:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80040e2:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80040e6:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80040e8:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80040ec:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80040ee:	62c1      	str	r1, [r0, #44]
  }
}
 80040f0:	bd30      	pop	{r4, r5, pc}
 80040f2:	46c0      	nop			(mov r8, r8)

080040f4 <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80040f4:	b119      	cbz	r1, 80040fe <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 80040f6:	6883      	ldr	r3, [r0, #8]
 80040f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040fc:	e002      	b.n	8004104 <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 80040fe:	6883      	ldr	r3, [r0, #8]
 8004100:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004104:	6083      	str	r3, [r0, #8]
  }
}
 8004106:	4770      	bx	lr

08004108 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8004108:	6cc0      	ldr	r0, [r0, #76]
 800410a:	b280      	uxth	r0, r0
}
 800410c:	4770      	bx	lr
 800410e:	46c0      	nop			(mov r8, r8)

08004110 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8004110:	4b01      	ldr	r3, [pc, #4]	(8004118 <ADC_GetDualModeConversionValue+0x8>)
 8004112:	6818      	ldr	r0, [r3, #0]
}
 8004114:	4770      	bx	lr
 8004116:	46c0      	nop			(mov r8, r8)
 8004118:	4001244c 	.word	0x4001244c

0800411c <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800411c:	b119      	cbz	r1, 8004126 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 800411e:	6843      	ldr	r3, [r0, #4]
 8004120:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004124:	e002      	b.n	800412c <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8004126:	6843      	ldr	r3, [r0, #4]
 8004128:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800412c:	6043      	str	r3, [r0, #4]
  }
}
 800412e:	4770      	bx	lr

08004130 <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004130:	b119      	cbz	r1, 800413a <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8004132:	6843      	ldr	r3, [r0, #4]
 8004134:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004138:	e002      	b.n	8004140 <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 800413a:	6843      	ldr	r3, [r0, #4]
 800413c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004140:	6043      	str	r3, [r0, #4]
  }
}
 8004142:	4770      	bx	lr

08004144 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8004144:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8004146:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 800414a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 800414c:	6081      	str	r1, [r0, #8]
}
 800414e:	4770      	bx	lr

08004150 <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004150:	b119      	cbz	r1, 800415a <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8004152:	6883      	ldr	r3, [r0, #8]
 8004154:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004158:	e002      	b.n	8004160 <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 800415a:	6883      	ldr	r3, [r0, #8]
 800415c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004160:	6083      	str	r3, [r0, #8]
  }
}
 8004162:	4770      	bx	lr

08004164 <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004164:	b119      	cbz	r1, 800416e <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8004166:	6883      	ldr	r3, [r0, #8]
 8004168:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 800416c:	e002      	b.n	8004174 <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 800416e:	6883      	ldr	r3, [r0, #8]
 8004170:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8004174:	6083      	str	r3, [r0, #8]
  }
}
 8004176:	4770      	bx	lr

08004178 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8004178:	6880      	ldr	r0, [r0, #8]
 800417a:	0d40      	lsrs	r0, r0, #21
 800417c:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8004180:	4770      	bx	lr
 8004182:	46c0      	nop			(mov r8, r8)

08004184 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8004184:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8004186:	b530      	push	{r4, r5, lr}
 8004188:	468c      	mov	ip, r1
 800418a:	4615      	mov	r5, r2
 800418c:	461c      	mov	r4, r3
 800418e:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8004192:	d90b      	bls.n	80041ac <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8004194:	4462      	add	r2, ip
 8004196:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004198:	2307      	movs	r3, #7
 800419a:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 800419c:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80041a0:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80041a2:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80041a6:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80041a8:	60c1      	str	r1, [r0, #12]
 80041aa:	e009      	b.n	80041c0 <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80041ac:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80041ae:	2307      	movs	r3, #7
 80041b0:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80041b2:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80041b6:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80041b8:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80041bc:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80041be:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80041c0:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80041c2:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 80041c4:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 80041c8:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 80041cc:	442a      	add	r2, r5
 80041ce:	3203      	adds	r2, #3
 80041d0:	b2d2      	uxtb	r2, r2
 80041d2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80041d6:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80041d8:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80041dc:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80041e0:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80041e2:	6383      	str	r3, [r0, #56]
}
 80041e4:	bd30      	pop	{r4, r5, pc}
 80041e6:	46c0      	nop			(mov r8, r8)

080041e8 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80041e8:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80041ea:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 80041ec:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80041f0:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80041f4:	6383      	str	r3, [r0, #56]
}
 80041f6:	4770      	bx	lr

080041f8 <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 80041f8:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 80041fa:	500a      	str	r2, [r1, r0]
}
 80041fc:	b002      	add	sp, #8
 80041fe:	4770      	bx	lr

08004200 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8004200:	b082      	sub	sp, #8
 8004202:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8004204:	3028      	adds	r0, #40
 8004206:	5840      	ldr	r0, [r0, r1]
 8004208:	b280      	uxth	r0, r0
}
 800420a:	b002      	add	sp, #8
 800420c:	4770      	bx	lr
 800420e:	46c0      	nop			(mov r8, r8)

08004210 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004210:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8004212:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004216:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 800421a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800421c:	6041      	str	r1, [r0, #4]
}
 800421e:	4770      	bx	lr

08004220 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8004220:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8004222:	6282      	str	r2, [r0, #40]
}
 8004224:	4770      	bx	lr
 8004226:	46c0      	nop			(mov r8, r8)

08004228 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004228:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 800422a:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 800422e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8004230:	6041      	str	r1, [r0, #4]
}
 8004232:	4770      	bx	lr

08004234 <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004234:	b120      	cbz	r0, 8004240 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8004236:	4a05      	ldr	r2, [pc, #20]	(800424c <ADC_TempSensorVrefintCmd+0x18>)
 8004238:	6893      	ldr	r3, [r2, #8]
 800423a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800423e:	e003      	b.n	8004248 <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8004240:	4a02      	ldr	r2, [pc, #8]	(800424c <ADC_TempSensorVrefintCmd+0x18>)
 8004242:	6893      	ldr	r3, [r2, #8]
 8004244:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004248:	6093      	str	r3, [r2, #8]
  }
}
 800424a:	4770      	bx	lr
 800424c:	40012400 	.word	0x40012400

08004250 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8004250:	6803      	ldr	r3, [r0, #0]
 8004252:	4219      	tst	r1, r3
 8004254:	bf0c      	ite	eq
 8004256:	2000      	moveq	r0, #0
 8004258:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 800425a:	4770      	bx	lr

0800425c <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 800425c:	ea6f 0101 	mvn.w	r1, r1
 8004260:	6001      	str	r1, [r0, #0]
}
 8004262:	4770      	bx	lr

08004264 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8004264:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8004266:	6803      	ldr	r3, [r0, #0]
 8004268:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 800426c:	d101      	bne.n	8004272 <ADC_GetITStatus+0xe>
 800426e:	2000      	movs	r0, #0
 8004270:	e004      	b.n	800427c <ADC_GetITStatus+0x18>
 8004272:	b2cb      	uxtb	r3, r1
 8004274:	4213      	tst	r3, r2
 8004276:	bf0c      	ite	eq
 8004278:	2000      	moveq	r0, #0
 800427a:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 800427c:	4770      	bx	lr
 800427e:	46c0      	nop			(mov r8, r8)

08004280 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8004280:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8004284:	6001      	str	r1, [r0, #0]
}
 8004286:	4770      	bx	lr

08004288 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004288:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 800428a:	4b14      	ldr	r3, [pc, #80]	(80042dc <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 800428c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 800428e:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004290:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8004292:	d00f      	beq.n	80042b4 <ADC_DeInit+0x2c>
 8004294:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8004298:	4298      	cmp	r0, r3
 800429a:	d013      	beq.n	80042c4 <ADC_DeInit+0x3c>
 800429c:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 80042a0:	4298      	cmp	r0, r3
 80042a2:	d119      	bne.n	80042d8 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 80042a4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80042a8:	2101      	movs	r1, #1
 80042aa:	f000 ff8d 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 80042ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80042b2:	e00e      	b.n	80042d2 <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 80042b4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80042b8:	2101      	movs	r1, #1
 80042ba:	f000 ff85 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 80042be:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80042c2:	e006      	b.n	80042d2 <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 80042c4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80042c8:	2101      	movs	r1, #1
 80042ca:	f000 ff7d 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80042ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80042d2:	2100      	movs	r1, #0
 80042d4:	f000 ff78 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 80042d8:	b003      	add	sp, #12
 80042da:	bd00      	pop	{pc}
 80042dc:	40012800 	.word	0x40012800

080042e0 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 80042e0:	4a04      	ldr	r2, [pc, #16]	(80042f4 <FLASH_SetLatency+0x14>)
 80042e2:	6813      	ldr	r3, [r2, #0]
 80042e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80042e8:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 80042ea:	6813      	ldr	r3, [r2, #0]
 80042ec:	4318      	orrs	r0, r3
 80042ee:	6010      	str	r0, [r2, #0]
}
 80042f0:	4770      	bx	lr
 80042f2:	46c0      	nop			(mov r8, r8)
 80042f4:	40022000 	.word	0x40022000

080042f8 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80042f8:	4a04      	ldr	r2, [pc, #16]	(800430c <FLASH_HalfCycleAccessCmd+0x14>)
 80042fa:	6813      	ldr	r3, [r2, #0]
 80042fc:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8004300:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8004302:	6813      	ldr	r3, [r2, #0]
 8004304:	4318      	orrs	r0, r3
 8004306:	6010      	str	r0, [r2, #0]
}
 8004308:	4770      	bx	lr
 800430a:	46c0      	nop			(mov r8, r8)
 800430c:	40022000 	.word	0x40022000

08004310 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004310:	4a04      	ldr	r2, [pc, #16]	(8004324 <FLASH_PrefetchBufferCmd+0x14>)
 8004312:	6813      	ldr	r3, [r2, #0]
 8004314:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004318:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800431a:	6813      	ldr	r3, [r2, #0]
 800431c:	4318      	orrs	r0, r3
 800431e:	6010      	str	r0, [r2, #0]
}
 8004320:	4770      	bx	lr
 8004322:	46c0      	nop			(mov r8, r8)
 8004324:	40022000 	.word	0x40022000

08004328 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8004328:	4b03      	ldr	r3, [pc, #12]	(8004338 <FLASH_Unlock+0x10>)
 800432a:	4a04      	ldr	r2, [pc, #16]	(800433c <FLASH_Unlock+0x14>)
 800432c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800432e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8004332:	605a      	str	r2, [r3, #4]
}
 8004334:	4770      	bx	lr
 8004336:	46c0      	nop			(mov r8, r8)
 8004338:	40022000 	.word	0x40022000
 800433c:	45670123 	.word	0x45670123

08004340 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8004340:	4a02      	ldr	r2, [pc, #8]	(800434c <FLASH_Lock+0xc>)
 8004342:	6913      	ldr	r3, [r2, #16]
 8004344:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004348:	6113      	str	r3, [r2, #16]
}
 800434a:	4770      	bx	lr
 800434c:	40022000 	.word	0x40022000

08004350 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8004350:	4b01      	ldr	r3, [pc, #4]	(8004358 <FLASH_GetUserOptionByte+0x8>)
 8004352:	69d8      	ldr	r0, [r3, #28]
 8004354:	0880      	lsrs	r0, r0, #2
}
 8004356:	4770      	bx	lr
 8004358:	40022000 	.word	0x40022000

0800435c <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 800435c:	4b01      	ldr	r3, [pc, #4]	(8004364 <FLASH_GetWriteProtectionOptionByte+0x8>)
 800435e:	6a18      	ldr	r0, [r3, #32]
}
 8004360:	4770      	bx	lr
 8004362:	46c0      	nop			(mov r8, r8)
 8004364:	40022000 	.word	0x40022000

08004368 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8004368:	4b02      	ldr	r3, [pc, #8]	(8004374 <FLASH_GetReadOutProtectionStatus+0xc>)
 800436a:	69d8      	ldr	r0, [r3, #28]
 800436c:	0840      	lsrs	r0, r0, #1
 800436e:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8004372:	4770      	bx	lr
 8004374:	40022000 	.word	0x40022000

08004378 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8004378:	4b02      	ldr	r3, [pc, #8]	(8004384 <FLASH_GetPrefetchBufferStatus+0xc>)
 800437a:	6818      	ldr	r0, [r3, #0]
 800437c:	0940      	lsrs	r0, r0, #5
 800437e:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8004382:	4770      	bx	lr
 8004384:	40022000 	.word	0x40022000

08004388 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8004388:	b121      	cbz	r1, 8004394 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800438a:	4a05      	ldr	r2, [pc, #20]	(80043a0 <FLASH_ITConfig+0x18>)
 800438c:	6913      	ldr	r3, [r2, #16]
 800438e:	ea40 0303 	orr.w	r3, r0, r3
 8004392:	e003      	b.n	800439c <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 8004394:	4a02      	ldr	r2, [pc, #8]	(80043a0 <FLASH_ITConfig+0x18>)
 8004396:	6913      	ldr	r3, [r2, #16]
 8004398:	ea23 0300 	bic.w	r3, r3, r0
 800439c:	6113      	str	r3, [r2, #16]
  }
}
 800439e:	4770      	bx	lr
 80043a0:	40022000 	.word	0x40022000

080043a4 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80043a4:	2801      	cmp	r0, #1
 80043a6:	d104      	bne.n	80043b2 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 80043a8:	4b05      	ldr	r3, [pc, #20]	(80043c0 <FLASH_GetFlagStatus+0x1c>)
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	f003 0001 	and.w	r0, r3, #1	; 0x1
 80043b0:	e005      	b.n	80043be <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 80043b2:	4b03      	ldr	r3, [pc, #12]	(80043c0 <FLASH_GetFlagStatus+0x1c>)
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	4218      	tst	r0, r3
 80043b8:	bf0c      	ite	eq
 80043ba:	2000      	moveq	r0, #0
 80043bc:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80043be:	4770      	bx	lr
 80043c0:	40022000 	.word	0x40022000

080043c4 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80043c4:	4b01      	ldr	r3, [pc, #4]	(80043cc <FLASH_ClearFlag+0x8>)
 80043c6:	60d8      	str	r0, [r3, #12]
}
 80043c8:	4770      	bx	lr
 80043ca:	46c0      	nop			(mov r8, r8)
 80043cc:	40022000 	.word	0x40022000

080043d0 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80043d0:	4a09      	ldr	r2, [pc, #36]	(80043f8 <FLASH_GetStatus+0x28>)
 80043d2:	68d3      	ldr	r3, [r2, #12]
 80043d4:	f013 0f01 	tst.w	r3, #1	; 0x1
 80043d8:	d001      	beq.n	80043de <FLASH_GetStatus+0xe>
 80043da:	2001      	movs	r0, #1
 80043dc:	e00b      	b.n	80043f6 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80043de:	68d3      	ldr	r3, [r2, #12]
 80043e0:	f013 0f04 	tst.w	r3, #4	; 0x4
 80043e4:	d001      	beq.n	80043ea <FLASH_GetStatus+0x1a>
 80043e6:	2002      	movs	r0, #2
 80043e8:	e005      	b.n	80043f6 <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80043ea:	68d3      	ldr	r3, [r2, #12]
 80043ec:	f013 0f10 	tst.w	r3, #16	; 0x10
 80043f0:	bf14      	ite	ne
 80043f2:	2003      	movne	r0, #3
 80043f4:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80043f6:	4770      	bx	lr
 80043f8:	40022000 	.word	0x40022000

080043fc <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80043fc:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80043fe:	4a23      	ldr	r2, [pc, #140]	(800448c <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004400:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004402:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004404:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004406:	f013 0f01 	tst.w	r3, #1	; 0x1
 800440a:	d001      	beq.n	8004410 <FLASH_WaitForLastOperation+0x14>
 800440c:	2001      	movs	r0, #1
 800440e:	e02a      	b.n	8004466 <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004410:	68d3      	ldr	r3, [r2, #12]
 8004412:	f013 0f04 	tst.w	r3, #4	; 0x4
 8004416:	d001      	beq.n	800441c <FLASH_WaitForLastOperation+0x20>
 8004418:	2002      	movs	r0, #2
 800441a:	e024      	b.n	8004466 <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800441c:	68d3      	ldr	r3, [r2, #12]
 800441e:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004422:	bf14      	ite	ne
 8004424:	2003      	movne	r0, #3
 8004426:	2004      	moveq	r0, #4
 8004428:	e01d      	b.n	8004466 <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800442a:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 800442c:	f8cd c004 	str.w	ip, [sp, #4]
 8004430:	e002      	b.n	8004438 <FLASH_WaitForLastOperation+0x3c>
 8004432:	9b01      	ldr	r3, [sp, #4]
 8004434:	3b01      	subs	r3, #1
 8004436:	9301      	str	r3, [sp, #4]
 8004438:	9b01      	ldr	r3, [sp, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1f9      	bne.n	8004432 <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800443e:	68d3      	ldr	r3, [r2, #12]
 8004440:	f013 0f01 	tst.w	r3, #1	; 0x1
 8004444:	d001      	beq.n	800444a <FLASH_WaitForLastOperation+0x4e>
 8004446:	2001      	movs	r0, #1
 8004448:	e00b      	b.n	8004462 <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800444a:	68d3      	ldr	r3, [r2, #12]
 800444c:	f013 0f04 	tst.w	r3, #4	; 0x4
 8004450:	d001      	beq.n	8004456 <FLASH_WaitForLastOperation+0x5a>
 8004452:	2002      	movs	r0, #2
 8004454:	e005      	b.n	8004462 <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004456:	68d3      	ldr	r3, [r2, #12]
 8004458:	f013 0f10 	tst.w	r3, #16	; 0x10
 800445c:	bf14      	ite	ne
 800445e:	2003      	movne	r0, #3
 8004460:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 8004462:	3901      	subs	r1, #1
 8004464:	e003      	b.n	800446e <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004466:	4a09      	ldr	r2, [pc, #36]	(800448c <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8004468:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 800446a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800446e:	1e0b      	subs	r3, r1, #0
 8004470:	bf18      	it	ne
 8004472:	2301      	movne	r3, #1
 8004474:	2801      	cmp	r0, #1
 8004476:	bf14      	ite	ne
 8004478:	2300      	movne	r3, #0
 800447a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1d3      	bne.n	800442a <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 8004482:	2900      	cmp	r1, #0
 8004484:	bf08      	it	eq
 8004486:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 8004488:	b002      	add	sp, #8
 800448a:	bd10      	pop	{r4, pc}
 800448c:	40022000 	.word	0x40022000

08004490 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004490:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004492:	4b13      	ldr	r3, [pc, #76]	(80044e0 <FLASH_UserOptionByteConfig+0x50>)
 8004494:	4c13      	ldr	r4, [pc, #76]	(80044e4 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004496:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004498:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 800449a:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800449e:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 80044a0:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044a2:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80044a4:	460e      	mov	r6, r1
 80044a6:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044a8:	f7ff ffa8 	bl	80043fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80044ac:	2804      	cmp	r0, #4
 80044ae:	d115      	bne.n	80044dc <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80044b0:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 80044b2:	4a0d      	ldr	r2, [pc, #52]	(80044e8 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80044b4:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80044b8:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 80044ba:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 80044be:	ea46 0303 	orr.w	r3, r6, r3
 80044c2:	ea47 0303 	orr.w	r3, r7, r3
 80044c6:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044c8:	200f      	movs	r0, #15
 80044ca:	f7ff ff97 	bl	80043fc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80044ce:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80044d0:	bf1f      	itttt	ne
 80044d2:	6922      	ldrne	r2, [r4, #16]
 80044d4:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80044d8:	4013      	andne	r3, r2
 80044da:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 80044dc:	b001      	add	sp, #4
 80044de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044e0:	45670123 	.word	0x45670123
 80044e4:	40022000 	.word	0x40022000
 80044e8:	1ffff800 	.word	0x1ffff800

080044ec <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 80044ec:	b530      	push	{r4, r5, lr}
 80044ee:	4605      	mov	r5, r0
 80044f0:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 80044f2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80044f6:	f7ff ff81 	bl	80043fc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80044fa:	2804      	cmp	r0, #4
 80044fc:	d13c      	bne.n	8004578 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044fe:	4c1f      	ldr	r4, [pc, #124]	(800457c <FLASH_ReadOutProtection+0x90>)
 8004500:	4b1f      	ldr	r3, [pc, #124]	(8004580 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004502:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004506:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004508:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800450c:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 800450e:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004510:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 8004512:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8004516:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004518:	6923      	ldr	r3, [r4, #16]
 800451a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800451e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004520:	f7ff ff6c 	bl	80043fc <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8004524:	2804      	cmp	r0, #4
 8004526:	d120      	bne.n	800456a <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004528:	6923      	ldr	r3, [r4, #16]
 800452a:	f641 72df 	movw	r2, #8159	; 0x1fdf
 800452e:	ea03 0202 	and.w	r2, r3, r2
 8004532:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8004534:	6923      	ldr	r3, [r4, #16]
 8004536:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800453a:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 800453c:	b11d      	cbz	r5, 8004546 <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 800453e:	4b11      	ldr	r3, [pc, #68]	(8004584 <FLASH_ReadOutProtection+0x98>)
 8004540:	f04f 0200 	mov.w	r2, #0	; 0x0
 8004544:	e002      	b.n	800454c <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8004546:	4b0f      	ldr	r3, [pc, #60]	(8004584 <FLASH_ReadOutProtection+0x98>)
 8004548:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 800454c:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 800454e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004552:	f7ff ff53 	bl	80043fc <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8004556:	2801      	cmp	r0, #1
 8004558:	d00e      	beq.n	8004578 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 800455a:	4908      	ldr	r1, [pc, #32]	(800457c <FLASH_ReadOutProtection+0x90>)
 800455c:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004560:	690a      	ldr	r2, [r1, #16]
 8004562:	ea02 0303 	and.w	r3, r2, r3
 8004566:	610b      	str	r3, [r1, #16]
 8004568:	e006      	b.n	8004578 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 800456a:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 800456c:	bf1f      	itttt	ne
 800456e:	6922      	ldrne	r2, [r4, #16]
 8004570:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8004574:	4013      	andne	r3, r2
 8004576:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004578:	b001      	add	sp, #4
 800457a:	bd30      	pop	{r4, r5, pc}
 800457c:	40022000 	.word	0x40022000
 8004580:	45670123 	.word	0x45670123
 8004584:	1ffff800 	.word	0x1ffff800

08004588 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8004588:	b510      	push	{r4, lr}
 800458a:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800458c:	200f      	movs	r0, #15
 800458e:	f7ff ff35 	bl	80043fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004592:	2804      	cmp	r0, #4
 8004594:	d150      	bne.n	8004638 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004596:	4a29      	ldr	r2, [pc, #164]	(800463c <FLASH_EnableWriteProtection+0xb4>)
 8004598:	4b29      	ldr	r3, [pc, #164]	(8004640 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 800459a:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800459e:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80045a0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80045a4:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 80045a6:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 80045a8:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 80045aa:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 80045ae:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 80045b0:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 80045b2:	d004      	beq.n	80045be <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 80045b4:	4b23      	ldr	r3, [pc, #140]	(8004644 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045b6:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 80045b8:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045ba:	f7ff ff1f 	bl	80043fc <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 80045be:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 80045c2:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 80045c4:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 80045c8:	bf18      	it	ne
 80045ca:	2301      	movne	r3, #1
 80045cc:	2804      	cmp	r0, #4
 80045ce:	bf14      	ite	ne
 80045d0:	2300      	movne	r3, #0
 80045d2:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80045d6:	b123      	cbz	r3, 80045e2 <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 80045d8:	4b1a      	ldr	r3, [pc, #104]	(8004644 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045da:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 80045dc:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045de:	f7ff ff0d 	bl	80043fc <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 80045e2:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 80045e6:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 80045e8:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 80045ec:	bf18      	it	ne
 80045ee:	2301      	movne	r3, #1
 80045f0:	2804      	cmp	r0, #4
 80045f2:	bf14      	ite	ne
 80045f4:	2300      	movne	r3, #0
 80045f6:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80045fa:	b123      	cbz	r3, 8004606 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 80045fc:	4b11      	ldr	r3, [pc, #68]	(8004644 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045fe:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004600:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004602:	f7ff fefb 	bl	80043fc <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8004606:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004608:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800460c:	bf18      	it	ne
 800460e:	2301      	movne	r3, #1
 8004610:	2804      	cmp	r0, #4
 8004612:	bf14      	ite	ne
 8004614:	2300      	movne	r3, #0
 8004616:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800461a:	b123      	cbz	r3, 8004626 <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 800461c:	4b09      	ldr	r3, [pc, #36]	(8004644 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800461e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8004620:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004622:	f7ff feeb 	bl	80043fc <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8004626:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004628:	bf1f      	itttt	ne
 800462a:	4904      	ldrne	r1, [pc, #16]	(800463c <FLASH_EnableWriteProtection+0xb4>)
 800462c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004630:	690a      	ldrne	r2, [r1, #16]
 8004632:	4013      	andne	r3, r2
 8004634:	bf18      	it	ne
 8004636:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004638:	bd10      	pop	{r4, pc}
 800463a:	46c0      	nop			(mov r8, r8)
 800463c:	40022000 	.word	0x40022000
 8004640:	45670123 	.word	0x45670123
 8004644:	1ffff800 	.word	0x1ffff800

08004648 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8004648:	b570      	push	{r4, r5, r6, lr}
 800464a:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800464c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 800464e:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004650:	f7ff fed4 	bl	80043fc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8004654:	2804      	cmp	r0, #4
 8004656:	d114      	bne.n	8004682 <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004658:	4c0a      	ldr	r4, [pc, #40]	(8004684 <FLASH_ProgramOptionByteData+0x3c>)
 800465a:	4b0b      	ldr	r3, [pc, #44]	(8004688 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800465c:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800465e:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004660:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004664:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004666:	6923      	ldr	r3, [r4, #16]
 8004668:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800466c:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 800466e:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004670:	f7ff fec4 	bl	80043fc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004674:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004676:	bf1f      	itttt	ne
 8004678:	6922      	ldrne	r2, [r4, #16]
 800467a:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 800467e:	4013      	andne	r3, r2
 8004680:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8004682:	bd70      	pop	{r4, r5, r6, pc}
 8004684:	40022000 	.word	0x40022000
 8004688:	45670123 	.word	0x45670123

0800468c <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 800468c:	b570      	push	{r4, r5, r6, lr}
 800468e:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004690:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8004692:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004694:	f7ff feb2 	bl	80043fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004698:	2804      	cmp	r0, #4
 800469a:	d10f      	bne.n	80046bc <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800469c:	4c08      	ldr	r4, [pc, #32]	(80046c0 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800469e:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80046a0:	6923      	ldr	r3, [r4, #16]
 80046a2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80046a6:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 80046a8:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046aa:	f7ff fea7 	bl	80043fc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80046ae:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 80046b0:	bf1f      	itttt	ne
 80046b2:	6922      	ldrne	r2, [r4, #16]
 80046b4:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 80046b8:	4013      	andne	r3, r2
 80046ba:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 80046bc:	bd70      	pop	{r4, r5, r6, pc}
 80046be:	46c0      	nop			(mov r8, r8)
 80046c0:	40022000 	.word	0x40022000

080046c4 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80046c4:	b570      	push	{r4, r5, r6, lr}
 80046c6:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046c8:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80046ca:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046cc:	f7ff fe96 	bl	80043fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80046d0:	2804      	cmp	r0, #4
 80046d2:	d117      	bne.n	8004704 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80046d4:	4c0c      	ldr	r4, [pc, #48]	(8004708 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046d6:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80046d8:	6923      	ldr	r3, [r4, #16]
 80046da:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80046de:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 80046e0:	b2ab      	uxth	r3, r5
 80046e2:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046e4:	f7ff fe8a 	bl	80043fc <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 80046e8:	2804      	cmp	r0, #4
 80046ea:	d104      	bne.n	80046f6 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 80046ec:	0c2b      	lsrs	r3, r5, #16
 80046ee:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80046f0:	200f      	movs	r0, #15
 80046f2:	f7ff fe83 	bl	80043fc <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80046f6:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 80046f8:	bf1f      	itttt	ne
 80046fa:	6922      	ldrne	r2, [r4, #16]
 80046fc:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004700:	4013      	andne	r3, r2
 8004702:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004704:	bd70      	pop	{r4, r5, r6, pc}
 8004706:	46c0      	nop			(mov r8, r8)
 8004708:	40022000 	.word	0x40022000

0800470c <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 800470c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800470e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004712:	f7ff fe73 	bl	80043fc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8004716:	2804      	cmp	r0, #4
 8004718:	d12c      	bne.n	8004774 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800471a:	4c17      	ldr	r4, [pc, #92]	(8004778 <FLASH_EraseOptionBytes+0x6c>)
 800471c:	4b17      	ldr	r3, [pc, #92]	(800477c <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800471e:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004722:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004724:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004728:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800472a:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800472c:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800472e:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8004732:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004734:	6923      	ldr	r3, [r4, #16]
 8004736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800473a:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800473c:	f7ff fe5e 	bl	80043fc <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8004740:	2804      	cmp	r0, #4
 8004742:	d110      	bne.n	8004766 <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004744:	6922      	ldr	r2, [r4, #16]
 8004746:	f641 73df 	movw	r3, #8159	; 0x1fdf
 800474a:	ea02 0303 	and.w	r3, r2, r3
 800474e:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004750:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004752:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004756:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800475a:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 800475c:	4b08      	ldr	r3, [pc, #32]	(8004780 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800475e:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8004760:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004762:	f7ff fe4b 	bl	80043fc <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004766:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004768:	bf1f      	itttt	ne
 800476a:	6922      	ldrne	r2, [r4, #16]
 800476c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004770:	4013      	andne	r3, r2
 8004772:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8004774:	bd10      	pop	{r4, pc}
 8004776:	46c0      	nop			(mov r8, r8)
 8004778:	40022000 	.word	0x40022000
 800477c:	45670123 	.word	0x45670123
 8004780:	1ffff800 	.word	0x1ffff800

08004784 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 8004784:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004786:	f640 70ff 	movw	r0, #4095	; 0xfff
 800478a:	f7ff fe37 	bl	80043fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800478e:	2804      	cmp	r0, #4
 8004790:	d113      	bne.n	80047ba <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8004792:	4c0a      	ldr	r4, [pc, #40]	(80047bc <FLASH_EraseAllPages+0x38>)
 8004794:	6923      	ldr	r3, [r4, #16]
 8004796:	4303      	orrs	r3, r0
 8004798:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 800479a:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800479c:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 80047a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047a4:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80047a6:	301b      	adds	r0, #27
 80047a8:	f7ff fe28 	bl	80043fc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80047ac:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 80047ae:	bf1f      	itttt	ne
 80047b0:	6922      	ldrne	r2, [r4, #16]
 80047b2:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 80047b6:	4013      	andne	r3, r2
 80047b8:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 80047ba:	bd10      	pop	{r4, pc}
 80047bc:	40022000 	.word	0x40022000

080047c0 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 80047c0:	b530      	push	{r4, r5, lr}
 80047c2:	4605      	mov	r5, r0
 80047c4:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80047c6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80047ca:	f7ff fe17 	bl	80043fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80047ce:	2804      	cmp	r0, #4
 80047d0:	d115      	bne.n	80047fe <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80047d2:	4c0c      	ldr	r4, [pc, #48]	(8004804 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80047d4:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80047d8:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80047da:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80047dc:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80047e0:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 80047e2:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 80047e4:	6923      	ldr	r3, [r4, #16]
 80047e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047ea:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80047ec:	f7ff fe06 	bl	80043fc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80047f0:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 80047f2:	bf1f      	itttt	ne
 80047f4:	6922      	ldrne	r2, [r4, #16]
 80047f6:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 80047fa:	4013      	andne	r3, r2
 80047fc:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80047fe:	b001      	add	sp, #4
 8004800:	bd30      	pop	{r4, r5, pc}
 8004802:	46c0      	nop			(mov r8, r8)
 8004804:	40022000 	.word	0x40022000

08004808 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004808:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800480a:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800480c:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 800480e:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8004812:	bf18      	it	ne
 8004814:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8004816:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800481a:	bf18      	it	ne
 800481c:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800481e:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004822:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004824:	d01e      	beq.n	8004864 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 8004826:	6804      	ldr	r4, [r0, #0]
 8004828:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 800482a:	2201      	movs	r2, #1
 800482c:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004830:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 8004834:	459c      	cmp	ip, r3
 8004836:	d111      	bne.n	800485c <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8004838:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 800483a:	230f      	movs	r3, #15
 800483c:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800483e:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004842:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004846:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004848:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 800484a:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 800484c:	bf08      	it	eq
 800484e:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004852:	d003      	beq.n	800485c <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004854:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8004856:	bf08      	it	eq
 8004858:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800485c:	3101      	adds	r1, #1
 800485e:	2908      	cmp	r1, #8
 8004860:	d1e3      	bne.n	800482a <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8004862:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8004864:	2eff      	cmp	r6, #255
 8004866:	d920      	bls.n	80048aa <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 8004868:	6844      	ldr	r4, [r0, #4]
 800486a:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 800486c:	2201      	movs	r2, #1
 800486e:	f101 0308 	add.w	r3, r1, #8	; 0x8
 8004872:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8004876:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 800487a:	459c      	cmp	ip, r3
 800487c:	d111      	bne.n	80048a2 <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 800487e:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 8004880:	230f      	movs	r3, #15
 8004882:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004884:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004888:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800488c:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800488e:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004890:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8004892:	bf08      	it	eq
 8004894:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004898:	d003      	beq.n	80048a2 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800489a:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 800489c:	bf08      	it	eq
 800489e:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80048a2:	3101      	adds	r1, #1
 80048a4:	2908      	cmp	r1, #8
 80048a6:	d1e1      	bne.n	800486c <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80048a8:	6044      	str	r4, [r0, #4]
  }
}
 80048aa:	b003      	add	sp, #12
 80048ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048ae:	46c0      	nop			(mov r8, r8)

080048b0 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80048b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80048b4:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80048b6:	2302      	movs	r3, #2
 80048b8:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80048ba:	2304      	movs	r3, #4
 80048bc:	70c3      	strb	r3, [r0, #3]
}
 80048be:	4770      	bx	lr

080048c0 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 80048c0:	6883      	ldr	r3, [r0, #8]
 80048c2:	4219      	tst	r1, r3
 80048c4:	bf0c      	ite	eq
 80048c6:	2000      	moveq	r0, #0
 80048c8:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 80048ca:	4770      	bx	lr

080048cc <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 80048cc:	6880      	ldr	r0, [r0, #8]
 80048ce:	b280      	uxth	r0, r0
}
 80048d0:	4770      	bx	lr
 80048d2:	46c0      	nop			(mov r8, r8)

080048d4 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 80048d4:	68c3      	ldr	r3, [r0, #12]
 80048d6:	4219      	tst	r1, r3
 80048d8:	bf0c      	ite	eq
 80048da:	2000      	moveq	r0, #0
 80048dc:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 80048de:	4770      	bx	lr

080048e0 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 80048e0:	68c0      	ldr	r0, [r0, #12]
 80048e2:	b280      	uxth	r0, r0
}
 80048e4:	4770      	bx	lr
 80048e6:	46c0      	nop			(mov r8, r8)

080048e8 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80048e8:	6101      	str	r1, [r0, #16]
}
 80048ea:	4770      	bx	lr

080048ec <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80048ec:	6141      	str	r1, [r0, #20]
}
 80048ee:	4770      	bx	lr

080048f0 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 80048f0:	b10a      	cbz	r2, 80048f6 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048f2:	6101      	str	r1, [r0, #16]
 80048f4:	e000      	b.n	80048f8 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 80048f6:	6141      	str	r1, [r0, #20]
  }
}
 80048f8:	4770      	bx	lr
 80048fa:	46c0      	nop			(mov r8, r8)

080048fc <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 80048fc:	60c1      	str	r1, [r0, #12]
}
 80048fe:	4770      	bx	lr

08004900 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004900:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004904:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004906:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004908:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800490a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800490c:	6983      	ldr	r3, [r0, #24]
}
 800490e:	4770      	bx	lr

08004910 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004910:	f8df c018 	ldr.w	ip, [pc, #24]	; 800492c <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004914:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004918:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 800491c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004920:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8004924:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 8004926:	f8cc 1000 	str.w	r1, [ip]
}
 800492a:	4770      	bx	lr
 800492c:	40010000 	.word	0x40010000

08004930 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8004930:	4b01      	ldr	r3, [pc, #4]	(8004938 <GPIO_EventOutputCmd+0x8>)
 8004932:	6018      	str	r0, [r3, #0]
}
 8004934:	4770      	bx	lr
 8004936:	46c0      	nop			(mov r8, r8)
 8004938:	4220001c 	.word	0x4220001c

0800493c <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 800493c:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800493e:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8004942:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8004944:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8004946:	4914      	ldr	r1, [pc, #80]	(8004998 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8004948:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800494a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800494e:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8004952:	d106      	bne.n	8004962 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8004954:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8004956:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800495a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800495e:	604b      	str	r3, [r1, #4]
 8004960:	e010      	b.n	8004984 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8004962:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8004966:	d005      	beq.n	8004974 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 8004968:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 800496c:	0c12      	lsrs	r2, r2, #16
 800496e:	2303      	movs	r3, #3
 8004970:	4093      	lsls	r3, r2
 8004972:	e003      	b.n	800497c <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004974:	0d43      	lsrs	r3, r0, #21
 8004976:	011b      	lsls	r3, r3, #4
 8004978:	fa14 f303 	lsls.w	r3, r4, r3
 800497c:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004980:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8004984:	b125      	cbz	r5, 8004990 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004986:	0d43      	lsrs	r3, r0, #21
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	fa14 f303 	lsls.w	r3, r4, r3
 800498e:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 8004990:	4b01      	ldr	r3, [pc, #4]	(8004998 <GPIO_PinRemapConfig+0x5c>)
 8004992:	605a      	str	r2, [r3, #4]
}
 8004994:	bd30      	pop	{r4, r5, pc}
 8004996:	46c0      	nop			(mov r8, r8)
 8004998:	40010000 	.word	0x40010000

0800499c <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 800499c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 800499e:	f001 0403 	and.w	r4, r1, #3	; 0x3
 80049a2:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80049a4:	230f      	movs	r3, #15
 80049a6:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 80049a8:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80049aa:	f8df c020 	ldr.w	ip, [pc, #32]	; 80049cc <GPIO_EXTILineConfig+0x30>
 80049ae:	0889      	lsrs	r1, r1, #2
 80049b0:	3102      	adds	r1, #2
 80049b2:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 80049b6:	ea22 0203 	bic.w	r2, r2, r3
 80049ba:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 80049be:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 80049c2:	4318      	orrs	r0, r3
 80049c4:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 80049c8:	bd10      	pop	{r4, pc}
 80049ca:	46c0      	nop			(mov r8, r8)
 80049cc:	40010000 	.word	0x40010000

080049d0 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 80049d0:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 80049d2:	2001      	movs	r0, #1
 80049d4:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 80049d6:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 80049d8:	f000 fbf6 	bl	80051c8 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 80049dc:	2001      	movs	r0, #1
 80049de:	2100      	movs	r1, #0
 80049e0:	f000 fbf2 	bl	80051c8 <RCC_APB2PeriphResetCmd>
}
 80049e4:	b001      	add	sp, #4
 80049e6:	bd00      	pop	{pc}

080049e8 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80049e8:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 80049ea:	4b27      	ldr	r3, [pc, #156]	(8004a88 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80049ec:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 80049ee:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80049f0:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 80049f2:	d02b      	beq.n	8004a4c <GPIO_DeInit+0x64>
 80049f4:	d80c      	bhi.n	8004a10 <GPIO_DeInit+0x28>
 80049f6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80049fa:	4298      	cmp	r0, r3
 80049fc:	d01a      	beq.n	8004a34 <GPIO_DeInit+0x4c>
 80049fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a02:	4298      	cmp	r0, r3
 8004a04:	d01c      	beq.n	8004a40 <GPIO_DeInit+0x58>
 8004a06:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004a0a:	4298      	cmp	r0, r3
 8004a0c:	d13a      	bne.n	8004a84 <GPIO_DeInit+0x9c>
 8004a0e:	e00b      	b.n	8004a28 <GPIO_DeInit+0x40>
 8004a10:	4b1e      	ldr	r3, [pc, #120]	(8004a8c <GPIO_DeInit+0xa4>)
 8004a12:	4298      	cmp	r0, r3
 8004a14:	d026      	beq.n	8004a64 <GPIO_DeInit+0x7c>
 8004a16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a1a:	4298      	cmp	r0, r3
 8004a1c:	d028      	beq.n	8004a70 <GPIO_DeInit+0x88>
 8004a1e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004a22:	4298      	cmp	r0, r3
 8004a24:	d12e      	bne.n	8004a84 <GPIO_DeInit+0x9c>
 8004a26:	e017      	b.n	8004a58 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8004a28:	2004      	movs	r0, #4
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	f000 fbcc 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8004a30:	2004      	movs	r0, #4
 8004a32:	e024      	b.n	8004a7e <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8004a34:	2008      	movs	r0, #8
 8004a36:	2101      	movs	r1, #1
 8004a38:	f000 fbc6 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8004a3c:	2008      	movs	r0, #8
 8004a3e:	e01e      	b.n	8004a7e <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8004a40:	2010      	movs	r0, #16
 8004a42:	2101      	movs	r1, #1
 8004a44:	f000 fbc0 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8004a48:	2010      	movs	r0, #16
 8004a4a:	e018      	b.n	8004a7e <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8004a4c:	2020      	movs	r0, #32
 8004a4e:	2101      	movs	r1, #1
 8004a50:	f000 fbba 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8004a54:	2020      	movs	r0, #32
 8004a56:	e012      	b.n	8004a7e <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8004a58:	2040      	movs	r0, #64
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	f000 fbb4 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8004a60:	2040      	movs	r0, #64
 8004a62:	e00c      	b.n	8004a7e <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8004a64:	2080      	movs	r0, #128
 8004a66:	2101      	movs	r1, #1
 8004a68:	f000 fbae 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8004a6c:	2080      	movs	r0, #128
 8004a6e:	e006      	b.n	8004a7e <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8004a70:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004a74:	2101      	movs	r1, #1
 8004a76:	f000 fba7 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8004a7a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004a7e:	2100      	movs	r1, #0
 8004a80:	f000 fba2 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 8004a84:	b003      	add	sp, #12
 8004a86:	bd00      	pop	{pc}
 8004a88:	40011400 	.word	0x40011400
 8004a8c:	40011c00 	.word	0x40011c00

08004a90 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004a90:	4b0b      	ldr	r3, [pc, #44]	(8004ac0 <NVIC_DeInit+0x30>)
 8004a92:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004a96:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004a9a:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004a9e:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004aa0:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8004aa4:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004aa8:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004aac:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004aae:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004ab0:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004ab4:	3201      	adds	r2, #1
 8004ab6:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8004ab8:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004abc:	d1f8      	bne.n	8004ab0 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8004abe:	4770      	bx	lr
 8004ac0:	e000e100 	.word	0xe000e100

08004ac4 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004ac4:	4a09      	ldr	r2, [pc, #36]	(8004aec <NVIC_SCBDeInit+0x28>)
 8004ac6:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004aca:	4909      	ldr	r1, [pc, #36]	(8004af0 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004acc:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004ad2:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 8004ad4:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 8004ad6:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8004ad8:	6193      	str	r3, [r2, #24]
 8004ada:	61d3      	str	r3, [r2, #28]
 8004adc:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 8004ade:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8004ae4:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 8004ae6:	6313      	str	r3, [r2, #48]
}
 8004ae8:	4770      	bx	lr
 8004aea:	46c0      	nop			(mov r8, r8)
 8004aec:	e000ed00 	.word	0xe000ed00
 8004af0:	05fa0000 	.word	0x05fa0000

08004af4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004af4:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8004af8:	4b02      	ldr	r3, [pc, #8]	(8004b04 <NVIC_PriorityGroupConfig+0x10>)
 8004afa:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 8004afe:	60d8      	str	r0, [r3, #12]
}
 8004b00:	4770      	bx	lr
 8004b02:	46c0      	nop			(mov r8, r8)
 8004b04:	e000ed00 	.word	0xe000ed00

08004b08 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004b08:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004b0a:	78c3      	ldrb	r3, [r0, #3]
 8004b0c:	7805      	ldrb	r5, [r0, #0]
 8004b0e:	b35b      	cbz	r3, 8004b68 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004b10:	4b1a      	ldr	r3, [pc, #104]	(8004b7c <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004b12:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004b14:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004b16:	4c1a      	ldr	r4, [pc, #104]	(8004b80 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004b18:	ea6f 0202 	mvn.w	r2, r2
 8004b1c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004b20:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004b22:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 8004b26:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004b28:	230f      	movs	r3, #15
 8004b2a:	40d3      	lsrs	r3, r2
 8004b2c:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004b2e:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004b32:	4013      	ands	r3, r2
 8004b34:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004b36:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8004b38:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004b3a:	22ff      	movs	r2, #255
 8004b3c:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004b3e:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004b40:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 8004b44:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 8004b48:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 8004b4c:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8004b4e:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 8004b52:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8004b54:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004b58:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	4093      	lsls	r3, r2
 8004b60:	0969      	lsrs	r1, r5, #5
 8004b62:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 8004b66:	e008      	b.n	8004b7a <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8004b68:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	4093      	lsls	r3, r2
 8004b70:	0969      	lsrs	r1, r5, #5
 8004b72:	4a03      	ldr	r2, [pc, #12]	(8004b80 <NVIC_Init+0x78>)
 8004b74:	3120      	adds	r1, #32
 8004b76:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 8004b7a:	bd30      	pop	{r4, r5, pc}
 8004b7c:	e000ed00 	.word	0xe000ed00
 8004b80:	e000e100 	.word	0xe000e100

08004b84 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8004b84:	2300      	movs	r3, #0
 8004b86:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8004b88:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8004b8a:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8004b8c:	70c3      	strb	r3, [r0, #3]
}
 8004b8e:	4770      	bx	lr

08004b90 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8004b90:	4b03      	ldr	r3, [pc, #12]	(8004ba0 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 8004b92:	4804      	ldr	r0, [pc, #16]	(8004ba4 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	ea03 0000 	and.w	r0, r3, r0
 8004b9a:	0b00      	lsrs	r0, r0, #12
}
 8004b9c:	4770      	bx	lr
 8004b9e:	46c0      	nop			(mov r8, r8)
 8004ba0:	e000ed00 	.word	0xe000ed00
 8004ba4:	003ff000 	.word	0x003ff000

08004ba8 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004ba8:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004bac:	2201      	movs	r2, #1
 8004bae:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8004bb0:	0940      	lsrs	r0, r0, #5
 8004bb2:	4b05      	ldr	r3, [pc, #20]	(8004bc8 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8004bb4:	3040      	adds	r0, #64
 8004bb6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004bba:	4010      	ands	r0, r2
 8004bbc:	4290      	cmp	r0, r2
 8004bbe:	bf14      	ite	ne
 8004bc0:	2000      	movne	r0, #0
 8004bc2:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8004bc4:	4770      	bx	lr
 8004bc6:	46c0      	nop			(mov r8, r8)
 8004bc8:	e000e100 	.word	0xe000e100

08004bcc <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8004bcc:	4b01      	ldr	r3, [pc, #4]	(8004bd4 <NVIC_SetIRQChannelPendingBit+0x8>)
 8004bce:	6018      	str	r0, [r3, #0]
}
 8004bd0:	4770      	bx	lr
 8004bd2:	46c0      	nop			(mov r8, r8)
 8004bd4:	e000ef00 	.word	0xe000ef00

08004bd8 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8004bd8:	0941      	lsrs	r1, r0, #5
 8004bda:	2301      	movs	r3, #1
 8004bdc:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004be0:	4083      	lsls	r3, r0
 8004be2:	4a02      	ldr	r2, [pc, #8]	(8004bec <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004be4:	3160      	adds	r1, #96
 8004be6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8004bea:	4770      	bx	lr
 8004bec:	e000e100 	.word	0xe000e100

08004bf0 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004bf0:	4b02      	ldr	r3, [pc, #8]	(8004bfc <NVIC_GetCurrentActiveHandler+0xc>)
 8004bf2:	6858      	ldr	r0, [r3, #4]
 8004bf4:	0580      	lsls	r0, r0, #22
 8004bf6:	0d80      	lsrs	r0, r0, #22
}
 8004bf8:	4770      	bx	lr
 8004bfa:	46c0      	nop			(mov r8, r8)
 8004bfc:	e000ed00 	.word	0xe000ed00

08004c00 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004c00:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004c04:	2201      	movs	r2, #1
 8004c06:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004c08:	0940      	lsrs	r0, r0, #5
 8004c0a:	4b05      	ldr	r3, [pc, #20]	(8004c20 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8004c0c:	3080      	adds	r0, #128
 8004c0e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004c12:	4010      	ands	r0, r2
 8004c14:	4290      	cmp	r0, r2
 8004c16:	bf14      	ite	ne
 8004c18:	2000      	movne	r0, #0
 8004c1a:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8004c1c:	4770      	bx	lr
 8004c1e:	46c0      	nop			(mov r8, r8)
 8004c20:	e000e100 	.word	0xe000e100

08004c24 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004c24:	4b01      	ldr	r3, [pc, #4]	(8004c2c <NVIC_GetCPUID+0x8>)
 8004c26:	6818      	ldr	r0, [r3, #0]
}
 8004c28:	4770      	bx	lr
 8004c2a:	46c0      	nop			(mov r8, r8)
 8004c2c:	e000ed00 	.word	0xe000ed00

08004c30 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8004c30:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8004c34:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8004c38:	4b01      	ldr	r3, [pc, #4]	(8004c40 <NVIC_SetVectorTable+0x10>)
 8004c3a:	4301      	orrs	r1, r0
 8004c3c:	6099      	str	r1, [r3, #8]
}
 8004c3e:	4770      	bx	lr
 8004c40:	e000ed00 	.word	0xe000ed00

08004c44 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8004c44:	4a01      	ldr	r2, [pc, #4]	(8004c4c <NVIC_GenerateSystemReset+0x8>)
 8004c46:	4b02      	ldr	r3, [pc, #8]	(8004c50 <NVIC_GenerateSystemReset+0xc>)
 8004c48:	60da      	str	r2, [r3, #12]
}
 8004c4a:	4770      	bx	lr
 8004c4c:	05fa0004 	.word	0x05fa0004
 8004c50:	e000ed00 	.word	0xe000ed00

08004c54 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8004c54:	4a01      	ldr	r2, [pc, #4]	(8004c5c <NVIC_GenerateCoreReset+0x8>)
 8004c56:	4b02      	ldr	r3, [pc, #8]	(8004c60 <NVIC_GenerateCoreReset+0xc>)
 8004c58:	60da      	str	r2, [r3, #12]
}
 8004c5a:	4770      	bx	lr
 8004c5c:	05fa0001 	.word	0x05fa0001
 8004c60:	e000ed00 	.word	0xe000ed00

08004c64 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8004c64:	b121      	cbz	r1, 8004c70 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 8004c66:	4a05      	ldr	r2, [pc, #20]	(8004c7c <NVIC_SystemLPConfig+0x18>)
 8004c68:	6913      	ldr	r3, [r2, #16]
 8004c6a:	ea40 0303 	orr.w	r3, r0, r3
 8004c6e:	e003      	b.n	8004c78 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8004c70:	4a02      	ldr	r2, [pc, #8]	(8004c7c <NVIC_SystemLPConfig+0x18>)
 8004c72:	6913      	ldr	r3, [r2, #16]
 8004c74:	ea23 0300 	bic.w	r3, r3, r0
 8004c78:	6113      	str	r3, [r2, #16]
  }
}
 8004c7a:	4770      	bx	lr
 8004c7c:	e000ed00 	.word	0xe000ed00

08004c80 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8004c80:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004c84:	2301      	movs	r3, #1
 8004c86:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 8004c8a:	b121      	cbz	r1, 8004c96 <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 8004c8c:	4a05      	ldr	r2, [pc, #20]	(8004ca4 <NVIC_SystemHandlerConfig+0x24>)
 8004c8e:	6a53      	ldr	r3, [r2, #36]
 8004c90:	ea40 0303 	orr.w	r3, r0, r3
 8004c94:	e003      	b.n	8004c9e <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004c96:	4a03      	ldr	r2, [pc, #12]	(8004ca4 <NVIC_SystemHandlerConfig+0x24>)
 8004c98:	6a53      	ldr	r3, [r2, #36]
 8004c9a:	ea23 0300 	bic.w	r3, r3, r0
 8004c9e:	6253      	str	r3, [r2, #36]
  }
}
 8004ca0:	4770      	bx	lr
 8004ca2:	46c0      	nop			(mov r8, r8)
 8004ca4:	e000ed00 	.word	0xe000ed00

08004ca8 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004ca8:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004caa:	4c14      	ldr	r4, [pc, #80]	(8004cfc <NVIC_SystemHandlerPriorityConfig+0x54>)
 8004cac:	68e3      	ldr	r3, [r4, #12]
 8004cae:	ea6f 0303 	mvn.w	r3, r3
 8004cb2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004cb6:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004cb8:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 8004cbc:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004cc0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004cc4:	fa2c f303 	lsr.w	r3, ip, r3
 8004cc8:	401a      	ands	r2, r3
 8004cca:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 8004ccc:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004cd0:	0940      	lsrs	r0, r0, #5
 8004cd2:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004cd6:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004cda:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8004cdc:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8004cde:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004ce0:	3106      	adds	r1, #6
 8004ce2:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004ce6:	ea23 030c 	bic.w	r3, r3, ip
 8004cea:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 8004cee:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004cf8:	bd10      	pop	{r4, pc}
 8004cfa:	46c0      	nop			(mov r8, r8)
 8004cfc:	e000ed00 	.word	0xe000ed00

08004d00 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004d00:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004d02:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004d06:	2301      	movs	r3, #1
 8004d08:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004d0a:	4a04      	ldr	r2, [pc, #16]	(8004d1c <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 8004d0c:	6a50      	ldr	r0, [r2, #36]
 8004d0e:	ea03 0000 	and.w	r0, r3, r0
 8004d12:	4298      	cmp	r0, r3
 8004d14:	bf14      	ite	ne
 8004d16:	2000      	movne	r0, #0
 8004d18:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004d1a:	4770      	bx	lr
 8004d1c:	e000ed00 	.word	0xe000ed00

08004d20 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004d20:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004d24:	2301      	movs	r3, #1
 8004d26:	4083      	lsls	r3, r0
 8004d28:	4a02      	ldr	r2, [pc, #8]	(8004d34 <NVIC_SetSystemHandlerPendingBit+0x14>)
 8004d2a:	6851      	ldr	r1, [r2, #4]
 8004d2c:	430b      	orrs	r3, r1
 8004d2e:	6053      	str	r3, [r2, #4]
}
 8004d30:	4770      	bx	lr
 8004d32:	46c0      	nop			(mov r8, r8)
 8004d34:	e000ed00 	.word	0xe000ed00

08004d38 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004d38:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004d3c:	3801      	subs	r0, #1
 8004d3e:	2301      	movs	r3, #1
 8004d40:	4083      	lsls	r3, r0
 8004d42:	4a02      	ldr	r2, [pc, #8]	(8004d4c <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8004d44:	6851      	ldr	r1, [r2, #4]
 8004d46:	430b      	orrs	r3, r1
 8004d48:	6053      	str	r3, [r2, #4]
}
 8004d4a:	4770      	bx	lr
 8004d4c:	e000ed00 	.word	0xe000ed00

08004d50 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004d50:	0b80      	lsrs	r0, r0, #14
 8004d52:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004d56:	2301      	movs	r3, #1
 8004d58:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004d5a:	4a04      	ldr	r2, [pc, #16]	(8004d6c <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 8004d5c:	6a50      	ldr	r0, [r2, #36]
 8004d5e:	ea03 0000 	and.w	r0, r3, r0
 8004d62:	4298      	cmp	r0, r3
 8004d64:	bf14      	ite	ne
 8004d66:	2000      	movne	r0, #0
 8004d68:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004d6a:	4770      	bx	lr
 8004d6c:	e000ed00 	.word	0xe000ed00

08004d70 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004d70:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004d72:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 8004d76:	d102      	bne.n	8004d7e <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8004d78:	4b0d      	ldr	r3, [pc, #52]	(8004db0 <NVIC_GetFaultHandlerSources+0x40>)
 8004d7a:	6ad8      	ldr	r0, [r3, #44]
 8004d7c:	e017      	b.n	8004dae <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d113      	bne.n	8004daa <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004d82:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004d86:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8004d8a:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004d8c:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004d8e:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004d90:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004d94:	6a99      	ldr	r1, [r3, #40]
 8004d96:	00d3      	lsls	r3, r2, #3
 8004d98:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 8004d9c:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8004d9e:	bf14      	ite	ne
 8004da0:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004da4:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8004da8:	e001      	b.n	8004dae <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8004daa:	4b01      	ldr	r3, [pc, #4]	(8004db0 <NVIC_GetFaultHandlerSources+0x40>)
 8004dac:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 8004dae:	4770      	bx	lr
 8004db0:	e000ed00 	.word	0xe000ed00

08004db4 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004db4:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004db8:	bf0b      	itete	eq
 8004dba:	4b02      	ldreq	r3, [pc, #8]	(8004dc4 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004dbc:	4b01      	ldrne	r3, [pc, #4]	(8004dc4 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8004dbe:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004dc0:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8004dc2:	4770      	bx	lr
 8004dc4:	e000ed00 	.word	0xe000ed00

08004dc8 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8004dc8:	b500      	push	{lr}
 8004dca:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 8004dcc:	f001 fb88 	bl	80064e0 <__GetBASEPRI>
}
 8004dd0:	b001      	add	sp, #4
 8004dd2:	bd00      	pop	{pc}

08004dd4 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004dd4:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004dd6:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004dd8:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004dda:	f001 fb7e 	bl	80064da <__BASEPRICONFIG>
}
 8004dde:	b001      	add	sp, #4
 8004de0:	bd00      	pop	{pc}
 8004de2:	46c0      	nop			(mov r8, r8)

08004de4 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004de4:	b500      	push	{lr}
 8004de6:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004de8:	f001 fb75 	bl	80064d6 <__RESETFAULTMASK>
}
 8004dec:	b001      	add	sp, #4
 8004dee:	bd00      	pop	{pc}

08004df0 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004df0:	b500      	push	{lr}
 8004df2:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004df4:	f001 fb6d 	bl	80064d2 <__SETFAULTMASK>
}
 8004df8:	b001      	add	sp, #4
 8004dfa:	bd00      	pop	{pc}

08004dfc <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 8004dfc:	b500      	push	{lr}
 8004dfe:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004e00:	f001 fb65 	bl	80064ce <__RESETPRIMASK>
}
 8004e04:	b001      	add	sp, #4
 8004e06:	bd00      	pop	{pc}

08004e08 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004e08:	b500      	push	{lr}
 8004e0a:	b081      	sub	sp, #4
  __SETPRIMASK();
 8004e0c:	f001 fb5d 	bl	80064ca <__SETPRIMASK>
}
 8004e10:	b001      	add	sp, #4
 8004e12:	bd00      	pop	{pc}

08004e14 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004e14:	4b01      	ldr	r3, [pc, #4]	(8004e1c <PWR_BackupAccessCmd+0x8>)
 8004e16:	6018      	str	r0, [r3, #0]
}
 8004e18:	4770      	bx	lr
 8004e1a:	46c0      	nop			(mov r8, r8)
 8004e1c:	420e0020 	.word	0x420e0020

08004e20 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004e20:	4b01      	ldr	r3, [pc, #4]	(8004e28 <PWR_PVDCmd+0x8>)
 8004e22:	6018      	str	r0, [r3, #0]
}
 8004e24:	4770      	bx	lr
 8004e26:	46c0      	nop			(mov r8, r8)
 8004e28:	420e0010 	.word	0x420e0010

08004e2c <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004e2c:	4a03      	ldr	r2, [pc, #12]	(8004e3c <PWR_PVDLevelConfig+0x10>)
 8004e2e:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004e30:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004e34:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004e36:	6010      	str	r0, [r2, #0]
}
 8004e38:	4770      	bx	lr
 8004e3a:	46c0      	nop			(mov r8, r8)
 8004e3c:	40007000 	.word	0x40007000

08004e40 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004e40:	4b01      	ldr	r3, [pc, #4]	(8004e48 <PWR_WakeUpPinCmd+0x8>)
 8004e42:	6018      	str	r0, [r3, #0]
}
 8004e44:	4770      	bx	lr
 8004e46:	46c0      	nop			(mov r8, r8)
 8004e48:	420e00a0 	.word	0x420e00a0

08004e4c <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8004e4c:	4b03      	ldr	r3, [pc, #12]	(8004e5c <PWR_GetFlagStatus+0x10>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	4218      	tst	r0, r3
 8004e52:	bf0c      	ite	eq
 8004e54:	2000      	moveq	r0, #0
 8004e56:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004e58:	4770      	bx	lr
 8004e5a:	46c0      	nop			(mov r8, r8)
 8004e5c:	40007000 	.word	0x40007000

08004e60 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004e60:	4a02      	ldr	r2, [pc, #8]	(8004e6c <PWR_ClearFlag+0xc>)
 8004e62:	6813      	ldr	r3, [r2, #0]
 8004e64:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004e68:	6013      	str	r3, [r2, #0]
}
 8004e6a:	4770      	bx	lr
 8004e6c:	40007000 	.word	0x40007000

08004e70 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004e70:	4a0b      	ldr	r2, [pc, #44]	(8004ea0 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004e72:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004e74:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004e76:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004e78:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004e7c:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004e7e:	6813      	ldr	r3, [r2, #0]
 8004e80:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004e84:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004e86:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004e8a:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004e8e:	3210      	adds	r2, #16
 8004e90:	6813      	ldr	r3, [r2, #0]
 8004e92:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004e96:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004e98:	f001 faf2 	bl	8006480 <__WFI>
}
 8004e9c:	b001      	add	sp, #4
 8004e9e:	bd00      	pop	{pc}
 8004ea0:	40007000 	.word	0x40007000

08004ea4 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004ea4:	4a0c      	ldr	r2, [pc, #48]	(8004ed8 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004ea6:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004ea8:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004eaa:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004eac:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004eb0:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004eb2:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004eb4:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004eb8:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004ebc:	3210      	adds	r2, #16
 8004ebe:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004ec0:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004ec2:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004ec6:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004ec8:	d102      	bne.n	8004ed0 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004eca:	f001 fad9 	bl	8006480 <__WFI>
 8004ece:	e001      	b.n	8004ed4 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004ed0:	f001 fad8 	bl	8006484 <__WFE>
  }
}
 8004ed4:	b001      	add	sp, #4
 8004ed6:	bd00      	pop	{pc}
 8004ed8:	40007000 	.word	0x40007000

08004edc <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004edc:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004ede:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	2101      	movs	r1, #1
 8004ee6:	f000 f97d 	bl	80051e4 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004eea:	4620      	mov	r0, r4
 8004eec:	2100      	movs	r1, #0
 8004eee:	f000 f979 	bl	80051e4 <RCC_APB1PeriphResetCmd>
}
 8004ef2:	bd10      	pop	{r4, pc}

08004ef4 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004ef4:	4a0d      	ldr	r2, [pc, #52]	(8004f2c <RCC_DeInit+0x38>)
 8004ef6:	6813      	ldr	r3, [r2, #0]
 8004ef8:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004efc:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004efe:	6851      	ldr	r1, [r2, #4]
 8004f00:	4b0b      	ldr	r3, [pc, #44]	(8004f30 <RCC_DeInit+0x3c>)
 8004f02:	ea01 0303 	and.w	r3, r1, r3
 8004f06:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004f08:	6813      	ldr	r3, [r2, #0]
 8004f0a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004f0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f12:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004f14:	6813      	ldr	r3, [r2, #0]
 8004f16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f1a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004f1c:	6853      	ldr	r3, [r2, #4]
 8004f1e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004f22:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004f24:	2300      	movs	r3, #0
 8004f26:	6093      	str	r3, [r2, #8]
}
 8004f28:	4770      	bx	lr
 8004f2a:	46c0      	nop			(mov r8, r8)
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	f8ff0000 	.word	0xf8ff0000

08004f34 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004f34:	4a0b      	ldr	r2, [pc, #44]	(8004f64 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004f36:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004f3a:	6813      	ldr	r3, [r2, #0]
 8004f3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f40:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004f42:	6813      	ldr	r3, [r2, #0]
 8004f44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f48:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004f4a:	d003      	beq.n	8004f54 <RCC_HSEConfig+0x20>
 8004f4c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004f50:	d107      	bne.n	8004f62 <RCC_HSEConfig+0x2e>
 8004f52:	e002      	b.n	8004f5a <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004f54:	6813      	ldr	r3, [r2, #0]
 8004f56:	4303      	orrs	r3, r0
 8004f58:	e002      	b.n	8004f60 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004f5a:	6813      	ldr	r3, [r2, #0]
 8004f5c:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004f60:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004f62:	4770      	bx	lr
 8004f64:	40021000 	.word	0x40021000

08004f68 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004f68:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8004f6a:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004f6c:	4909      	ldr	r1, [pc, #36]	(8004f94 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8004f6e:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004f70:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004f72:	9b01      	ldr	r3, [sp, #4]
 8004f74:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004f76:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004f7a:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004f7c:	d103      	bne.n	8004f86 <RCC_WaitForHSEStartUp+0x1e>
 8004f7e:	9b01      	ldr	r3, [sp, #4]
 8004f80:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004f84:	d1f4      	bne.n	8004f70 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004f86:	4b03      	ldr	r3, [pc, #12]	(8004f94 <RCC_WaitForHSEStartUp+0x2c>)
 8004f88:	6818      	ldr	r0, [r3, #0]
 8004f8a:	0c40      	lsrs	r0, r0, #17
 8004f8c:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8004f90:	b002      	add	sp, #8
 8004f92:	4770      	bx	lr
 8004f94:	40021000 	.word	0x40021000

08004f98 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004f98:	4a03      	ldr	r2, [pc, #12]	(8004fa8 <RCC_AdjustHSICalibrationValue+0x10>)
 8004f9a:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004f9c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004fa0:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004fa4:	6013      	str	r3, [r2, #0]
}
 8004fa6:	4770      	bx	lr
 8004fa8:	40021000 	.word	0x40021000

08004fac <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004fac:	4b01      	ldr	r3, [pc, #4]	(8004fb4 <RCC_HSICmd+0x8>)
 8004fae:	6018      	str	r0, [r3, #0]
}
 8004fb0:	4770      	bx	lr
 8004fb2:	46c0      	nop			(mov r8, r8)
 8004fb4:	42420000 	.word	0x42420000

08004fb8 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004fb8:	4a03      	ldr	r2, [pc, #12]	(8004fc8 <RCC_PLLConfig+0x10>)
 8004fba:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004fbc:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004fc0:	4318      	orrs	r0, r3
 8004fc2:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004fc4:	6050      	str	r0, [r2, #4]
}
 8004fc6:	4770      	bx	lr
 8004fc8:	40021000 	.word	0x40021000

08004fcc <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004fcc:	4b01      	ldr	r3, [pc, #4]	(8004fd4 <RCC_PLLCmd+0x8>)
 8004fce:	6018      	str	r0, [r3, #0]
}
 8004fd0:	4770      	bx	lr
 8004fd2:	46c0      	nop			(mov r8, r8)
 8004fd4:	42420060 	.word	0x42420060

08004fd8 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004fd8:	4a03      	ldr	r2, [pc, #12]	(8004fe8 <RCC_SYSCLKConfig+0x10>)
 8004fda:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004fdc:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004fe0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004fe2:	6050      	str	r0, [r2, #4]
}
 8004fe4:	4770      	bx	lr
 8004fe6:	46c0      	nop			(mov r8, r8)
 8004fe8:	40021000 	.word	0x40021000

08004fec <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004fec:	4b02      	ldr	r3, [pc, #8]	(8004ff8 <RCC_GetSYSCLKSource+0xc>)
 8004fee:	6858      	ldr	r0, [r3, #4]
 8004ff0:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004ff4:	4770      	bx	lr
 8004ff6:	46c0      	nop			(mov r8, r8)
 8004ff8:	40021000 	.word	0x40021000

08004ffc <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004ffc:	4a03      	ldr	r2, [pc, #12]	(800500c <RCC_HCLKConfig+0x10>)
 8004ffe:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8005000:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8005004:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005006:	6050      	str	r0, [r2, #4]
}
 8005008:	4770      	bx	lr
 800500a:	46c0      	nop			(mov r8, r8)
 800500c:	40021000 	.word	0x40021000

08005010 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8005010:	4a03      	ldr	r2, [pc, #12]	(8005020 <RCC_PCLK1Config+0x10>)
 8005012:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8005014:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8005018:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800501a:	6050      	str	r0, [r2, #4]
}
 800501c:	4770      	bx	lr
 800501e:	46c0      	nop			(mov r8, r8)
 8005020:	40021000 	.word	0x40021000

08005024 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8005024:	4a03      	ldr	r2, [pc, #12]	(8005034 <RCC_PCLK2Config+0x10>)
 8005026:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8005028:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800502c:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005030:	6053      	str	r3, [r2, #4]
}
 8005032:	4770      	bx	lr
 8005034:	40021000 	.word	0x40021000

08005038 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005038:	b121      	cbz	r1, 8005044 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800503a:	4a05      	ldr	r2, [pc, #20]	(8005050 <RCC_ITConfig+0x18>)
 800503c:	7813      	ldrb	r3, [r2, #0]
 800503e:	ea40 0303 	orr.w	r3, r0, r3
 8005042:	e003      	b.n	800504c <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8005044:	4a02      	ldr	r2, [pc, #8]	(8005050 <RCC_ITConfig+0x18>)
 8005046:	7813      	ldrb	r3, [r2, #0]
 8005048:	ea23 0300 	bic.w	r3, r3, r0
 800504c:	7013      	strb	r3, [r2, #0]
  }
}
 800504e:	4770      	bx	lr
 8005050:	40021009 	.word	0x40021009

08005054 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8005054:	4b01      	ldr	r3, [pc, #4]	(800505c <RCC_USBCLKConfig+0x8>)
 8005056:	6018      	str	r0, [r3, #0]
}
 8005058:	4770      	bx	lr
 800505a:	46c0      	nop			(mov r8, r8)
 800505c:	424200d8 	.word	0x424200d8

08005060 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8005060:	4a03      	ldr	r2, [pc, #12]	(8005070 <RCC_ADCCLKConfig+0x10>)
 8005062:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8005064:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8005068:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800506a:	6050      	str	r0, [r2, #4]
}
 800506c:	4770      	bx	lr
 800506e:	46c0      	nop			(mov r8, r8)
 8005070:	40021000 	.word	0x40021000

08005074 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005074:	4a06      	ldr	r2, [pc, #24]	(8005090 <RCC_LSEConfig+0x1c>)
 8005076:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8005078:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800507a:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800507c:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 800507e:	bf08      	it	eq
 8005080:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8005082:	d003      	beq.n	800508c <RCC_LSEConfig+0x18>
 8005084:	2804      	cmp	r0, #4
 8005086:	d101      	bne.n	800508c <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8005088:	2305      	movs	r3, #5
 800508a:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 800508c:	4770      	bx	lr
 800508e:	46c0      	nop			(mov r8, r8)
 8005090:	40021020 	.word	0x40021020

08005094 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8005094:	4b01      	ldr	r3, [pc, #4]	(800509c <RCC_LSICmd+0x8>)
 8005096:	6018      	str	r0, [r3, #0]
}
 8005098:	4770      	bx	lr
 800509a:	46c0      	nop			(mov r8, r8)
 800509c:	42420480 	.word	0x42420480

080050a0 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80050a0:	4a02      	ldr	r2, [pc, #8]	(80050ac <RCC_RTCCLKConfig+0xc>)
 80050a2:	6a13      	ldr	r3, [r2, #32]
 80050a4:	4318      	orrs	r0, r3
 80050a6:	6210      	str	r0, [r2, #32]
}
 80050a8:	4770      	bx	lr
 80050aa:	46c0      	nop			(mov r8, r8)
 80050ac:	40021000 	.word	0x40021000

080050b0 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 80050b0:	4b01      	ldr	r3, [pc, #4]	(80050b8 <RCC_RTCCLKCmd+0x8>)
 80050b2:	6018      	str	r0, [r3, #0]
}
 80050b4:	4770      	bx	lr
 80050b6:	46c0      	nop			(mov r8, r8)
 80050b8:	4242043c 	.word	0x4242043c

080050bc <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80050bc:	4929      	ldr	r1, [pc, #164]	(8005164 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80050be:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80050c0:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 80050c2:	f003 030c 	and.w	r3, r3, #12	; 0xc
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	d021      	beq.n	800510e <RCC_GetClocksFreq+0x52>
 80050ca:	2b08      	cmp	r3, #8
 80050cc:	d11f      	bne.n	800510e <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80050ce:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 80050d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80050d4:	0c9b      	lsrs	r3, r3, #18
 80050d6:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80050d8:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 80050da:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 80050de:	bf08      	it	eq
 80050e0:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80050e4:	d006      	beq.n	80050f4 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80050e6:	684b      	ldr	r3, [r1, #4]
 80050e8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80050ec:	ea4f 1342 	mov.w	r3, r2, lsl #5
 80050f0:	d006      	beq.n	8005100 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80050f2:	1a9b      	subs	r3, r3, r2
 80050f4:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 80050f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80050fc:	021b      	lsls	r3, r3, #8
 80050fe:	e007      	b.n	8005110 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8005100:	1a9b      	subs	r3, r3, r2
 8005102:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8005106:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800510a:	025b      	lsls	r3, r3, #9
 800510c:	e000      	b.n	8005110 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 800510e:	4b16      	ldr	r3, [pc, #88]	(8005168 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005110:	4814      	ldr	r0, [pc, #80]	(8005164 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8005112:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005116:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8005118:	4a14      	ldr	r2, [pc, #80]	(800516c <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800511a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800511e:	091b      	lsrs	r3, r3, #4
 8005120:	5cd3      	ldrb	r3, [r2, r3]
 8005122:	f8dc 1000 	ldr.w	r1, [ip]
 8005126:	40d9      	lsrs	r1, r3
 8005128:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800512c:	6843      	ldr	r3, [r0, #4]
 800512e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005132:	0a1b      	lsrs	r3, r3, #8
 8005134:	5cd3      	ldrb	r3, [r2, r3]
 8005136:	fa31 f303 	lsrs.w	r3, r1, r3
 800513a:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800513e:	6843      	ldr	r3, [r0, #4]
 8005140:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005144:	0adb      	lsrs	r3, r3, #11
 8005146:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8005148:	4a09      	ldr	r2, [pc, #36]	(8005170 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800514a:	40d9      	lsrs	r1, r3
 800514c:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8005150:	6843      	ldr	r3, [r0, #4]
 8005152:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8005156:	0b9b      	lsrs	r3, r3, #14
 8005158:	5cd3      	ldrb	r3, [r2, r3]
 800515a:	fbb1 f1f3 	udiv	r1, r1, r3
 800515e:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8005162:	4770      	bx	lr
 8005164:	40021000 	.word	0x40021000
 8005168:	007a1200 	.word	0x007a1200
 800516c:	08006544 	.word	0x08006544
 8005170:	08006554 	.word	0x08006554

08005174 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005174:	b121      	cbz	r1, 8005180 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8005176:	4a05      	ldr	r2, [pc, #20]	(800518c <RCC_AHBPeriphClockCmd+0x18>)
 8005178:	6953      	ldr	r3, [r2, #20]
 800517a:	ea40 0303 	orr.w	r3, r0, r3
 800517e:	e003      	b.n	8005188 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8005180:	4a02      	ldr	r2, [pc, #8]	(800518c <RCC_AHBPeriphClockCmd+0x18>)
 8005182:	6953      	ldr	r3, [r2, #20]
 8005184:	ea23 0300 	bic.w	r3, r3, r0
 8005188:	6153      	str	r3, [r2, #20]
  }
}
 800518a:	4770      	bx	lr
 800518c:	40021000 	.word	0x40021000

08005190 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005190:	b121      	cbz	r1, 800519c <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005192:	4a05      	ldr	r2, [pc, #20]	(80051a8 <RCC_APB2PeriphClockCmd+0x18>)
 8005194:	6993      	ldr	r3, [r2, #24]
 8005196:	ea40 0303 	orr.w	r3, r0, r3
 800519a:	e003      	b.n	80051a4 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800519c:	4a02      	ldr	r2, [pc, #8]	(80051a8 <RCC_APB2PeriphClockCmd+0x18>)
 800519e:	6993      	ldr	r3, [r2, #24]
 80051a0:	ea23 0300 	bic.w	r3, r3, r0
 80051a4:	6193      	str	r3, [r2, #24]
  }
}
 80051a6:	4770      	bx	lr
 80051a8:	40021000 	.word	0x40021000

080051ac <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80051ac:	b121      	cbz	r1, 80051b8 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80051ae:	4a05      	ldr	r2, [pc, #20]	(80051c4 <RCC_APB1PeriphClockCmd+0x18>)
 80051b0:	69d3      	ldr	r3, [r2, #28]
 80051b2:	ea40 0303 	orr.w	r3, r0, r3
 80051b6:	e003      	b.n	80051c0 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80051b8:	4a02      	ldr	r2, [pc, #8]	(80051c4 <RCC_APB1PeriphClockCmd+0x18>)
 80051ba:	69d3      	ldr	r3, [r2, #28]
 80051bc:	ea23 0300 	bic.w	r3, r3, r0
 80051c0:	61d3      	str	r3, [r2, #28]
  }
}
 80051c2:	4770      	bx	lr
 80051c4:	40021000 	.word	0x40021000

080051c8 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80051c8:	b121      	cbz	r1, 80051d4 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80051ca:	4a05      	ldr	r2, [pc, #20]	(80051e0 <RCC_APB2PeriphResetCmd+0x18>)
 80051cc:	68d3      	ldr	r3, [r2, #12]
 80051ce:	ea40 0303 	orr.w	r3, r0, r3
 80051d2:	e003      	b.n	80051dc <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80051d4:	4a02      	ldr	r2, [pc, #8]	(80051e0 <RCC_APB2PeriphResetCmd+0x18>)
 80051d6:	68d3      	ldr	r3, [r2, #12]
 80051d8:	ea23 0300 	bic.w	r3, r3, r0
 80051dc:	60d3      	str	r3, [r2, #12]
  }
}
 80051de:	4770      	bx	lr
 80051e0:	40021000 	.word	0x40021000

080051e4 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80051e4:	b121      	cbz	r1, 80051f0 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80051e6:	4a05      	ldr	r2, [pc, #20]	(80051fc <RCC_APB1PeriphResetCmd+0x18>)
 80051e8:	6913      	ldr	r3, [r2, #16]
 80051ea:	ea40 0303 	orr.w	r3, r0, r3
 80051ee:	e003      	b.n	80051f8 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80051f0:	4a02      	ldr	r2, [pc, #8]	(80051fc <RCC_APB1PeriphResetCmd+0x18>)
 80051f2:	6913      	ldr	r3, [r2, #16]
 80051f4:	ea23 0300 	bic.w	r3, r3, r0
 80051f8:	6113      	str	r3, [r2, #16]
  }
}
 80051fa:	4770      	bx	lr
 80051fc:	40021000 	.word	0x40021000

08005200 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8005200:	4b01      	ldr	r3, [pc, #4]	(8005208 <RCC_BackupResetCmd+0x8>)
 8005202:	6018      	str	r0, [r3, #0]
}
 8005204:	4770      	bx	lr
 8005206:	46c0      	nop			(mov r8, r8)
 8005208:	42420440 	.word	0x42420440

0800520c <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 800520c:	4b01      	ldr	r3, [pc, #4]	(8005214 <RCC_ClockSecuritySystemCmd+0x8>)
 800520e:	6018      	str	r0, [r3, #0]
}
 8005210:	4770      	bx	lr
 8005212:	46c0      	nop			(mov r8, r8)
 8005214:	4242004c 	.word	0x4242004c

08005218 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8005218:	4b01      	ldr	r3, [pc, #4]	(8005220 <RCC_MCOConfig+0x8>)
 800521a:	7018      	strb	r0, [r3, #0]
}
 800521c:	4770      	bx	lr
 800521e:	46c0      	nop			(mov r8, r8)
 8005220:	40021007 	.word	0x40021007

08005224 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8005224:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8005226:	2b01      	cmp	r3, #1
 8005228:	d108      	bne.n	800523c <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 800522a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800522e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005232:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8005236:	3307      	adds	r3, #7
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	e00c      	b.n	8005256 <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800523c:	2b02      	cmp	r3, #2
 800523e:	d108      	bne.n	8005252 <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8005240:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005244:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005248:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 800524c:	3306      	adds	r3, #6
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	e001      	b.n	8005256 <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8005252:	4b04      	ldr	r3, [pc, #16]	(8005264 <RCC_GetFlagStatus+0x40>)
 8005254:	6a5b      	ldr	r3, [r3, #36]
 8005256:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 800525a:	fa33 f000 	lsrs.w	r0, r3, r0
 800525e:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8005262:	4770      	bx	lr
 8005264:	40021000 	.word	0x40021000

08005268 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8005268:	4a02      	ldr	r2, [pc, #8]	(8005274 <RCC_ClearFlag+0xc>)
 800526a:	6a53      	ldr	r3, [r2, #36]
 800526c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005270:	6253      	str	r3, [r2, #36]
}
 8005272:	4770      	bx	lr
 8005274:	40021000 	.word	0x40021000

08005278 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8005278:	4b03      	ldr	r3, [pc, #12]	(8005288 <RCC_GetITStatus+0x10>)
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	4218      	tst	r0, r3
 800527e:	bf0c      	ite	eq
 8005280:	2000      	moveq	r0, #0
 8005282:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8005284:	4770      	bx	lr
 8005286:	46c0      	nop			(mov r8, r8)
 8005288:	40021000 	.word	0x40021000

0800528c <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 800528c:	4b01      	ldr	r3, [pc, #4]	(8005294 <RCC_ClearITPendingBit+0x8>)
 800528e:	7018      	strb	r0, [r3, #0]
}
 8005290:	4770      	bx	lr
 8005292:	46c0      	nop			(mov r8, r8)
 8005294:	4002100a 	.word	0x4002100a

08005298 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8005298:	2804      	cmp	r0, #4
 800529a:	d103      	bne.n	80052a4 <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800529c:	4a04      	ldr	r2, [pc, #16]	(80052b0 <SysTick_CLKSourceConfig+0x18>)
 800529e:	6813      	ldr	r3, [r2, #0]
 80052a0:	4303      	orrs	r3, r0
 80052a2:	e003      	b.n	80052ac <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80052a4:	4a02      	ldr	r2, [pc, #8]	(80052b0 <SysTick_CLKSourceConfig+0x18>)
 80052a6:	6813      	ldr	r3, [r2, #0]
 80052a8:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80052ac:	6013      	str	r3, [r2, #0]
  }
}
 80052ae:	4770      	bx	lr
 80052b0:	e000e010 	.word	0xe000e010

080052b4 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80052b4:	4b01      	ldr	r3, [pc, #4]	(80052bc <SysTick_SetReload+0x8>)
 80052b6:	6058      	str	r0, [r3, #4]
}
 80052b8:	4770      	bx	lr
 80052ba:	46c0      	nop			(mov r8, r8)
 80052bc:	e000e010 	.word	0xe000e010

080052c0 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80052c0:	2801      	cmp	r0, #1
 80052c2:	d103      	bne.n	80052cc <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80052c4:	4a08      	ldr	r2, [pc, #32]	(80052e8 <SysTick_CounterCmd+0x28>)
 80052c6:	6813      	ldr	r3, [r2, #0]
 80052c8:	4303      	orrs	r3, r0
 80052ca:	e006      	b.n	80052da <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80052cc:	f110 0f02 	cmn.w	r0, #2	; 0x2
 80052d0:	d105      	bne.n	80052de <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80052d2:	4a05      	ldr	r2, [pc, #20]	(80052e8 <SysTick_CounterCmd+0x28>)
 80052d4:	6813      	ldr	r3, [r2, #0]
 80052d6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80052da:	6013      	str	r3, [r2, #0]
 80052dc:	e002      	b.n	80052e4 <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80052de:	4b02      	ldr	r3, [pc, #8]	(80052e8 <SysTick_CounterCmd+0x28>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	609a      	str	r2, [r3, #8]
  }    
}
 80052e4:	4770      	bx	lr
 80052e6:	46c0      	nop			(mov r8, r8)
 80052e8:	e000e010 	.word	0xe000e010

080052ec <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80052ec:	b120      	cbz	r0, 80052f8 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80052ee:	4a05      	ldr	r2, [pc, #20]	(8005304 <SysTick_ITConfig+0x18>)
 80052f0:	6813      	ldr	r3, [r2, #0]
 80052f2:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80052f6:	e003      	b.n	8005300 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 80052f8:	4a02      	ldr	r2, [pc, #8]	(8005304 <SysTick_ITConfig+0x18>)
 80052fa:	6813      	ldr	r3, [r2, #0]
 80052fc:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005300:	6013      	str	r3, [r2, #0]
  }
}
 8005302:	4770      	bx	lr
 8005304:	e000e010 	.word	0xe000e010

08005308 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8005308:	4b01      	ldr	r3, [pc, #4]	(8005310 <SysTick_GetCounter+0x8>)
 800530a:	6898      	ldr	r0, [r3, #8]
}
 800530c:	4770      	bx	lr
 800530e:	46c0      	nop			(mov r8, r8)
 8005310:	e000e010 	.word	0xe000e010

08005314 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8005314:	08c3      	lsrs	r3, r0, #3
 8005316:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 8005318:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800531a:	d106      	bne.n	800532a <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 800531c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8005320:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8005324:	330e      	adds	r3, #14
 8005326:	6818      	ldr	r0, [r3, #0]
 8005328:	e001      	b.n	800532e <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800532a:	4b03      	ldr	r3, [pc, #12]	(8005338 <SysTick_GetFlagStatus+0x24>)
 800532c:	68d8      	ldr	r0, [r3, #12]
 800532e:	40d0      	lsrs	r0, r2
 8005330:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005334:	4770      	bx	lr
 8005336:	46c0      	nop			(mov r8, r8)
 8005338:	e000e010 	.word	0xe000e010

0800533c <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 800533c:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800533e:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8005340:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8005344:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8005346:	8803      	ldrh	r3, [r0, #0]
 8005348:	88ca      	ldrh	r2, [r1, #6]
 800534a:	b29b      	uxth	r3, r3
 800534c:	4313      	orrs	r3, r2
 800534e:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8005350:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8005352:	4313      	orrs	r3, r2
 8005354:	b29b      	uxth	r3, r3
 8005356:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8005358:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 800535a:	4a0b      	ldr	r2, [pc, #44]	(8005388 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800535c:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800535e:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8005360:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8005362:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8005364:	f04f 0301 	mov.w	r3, #1	; 0x1
 8005368:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 800536a:	4b08      	ldr	r3, [pc, #32]	(800538c <TIM_TimeBaseInit+0x50>)
 800536c:	4298      	cmp	r0, r3
 800536e:	bf14      	ite	ne
 8005370:	2300      	movne	r3, #0
 8005372:	2301      	moveq	r3, #1
 8005374:	4290      	cmp	r0, r2
 8005376:	bf08      	it	eq
 8005378:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 800537c:	b113      	cbz	r3, 8005384 <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800537e:	f89c 3008 	ldrb.w	r3, [ip, #8]
 8005382:	8603      	strh	r3, [r0, #48]
  }        
}
 8005384:	b002      	add	sp, #8
 8005386:	4770      	bx	lr
 8005388:	40012c00 	.word	0x40012c00
 800538c:	40013400 	.word	0x40013400

08005390 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005390:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005392:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005394:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005398:	041b      	lsls	r3, r3, #16
 800539a:	0c1b      	lsrs	r3, r3, #16
 800539c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800539e:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a0:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a4:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053a6:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80053a8:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ac:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80053ae:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80053b2:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80053b6:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80053b8:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80053ba:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80053bc:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80053be:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80053c2:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80053c6:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80053ca:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053cc:	4b1a      	ldr	r3, [pc, #104]	(8005438 <TIM_OC1Init+0xa8>)
 80053ce:	4a1b      	ldr	r2, [pc, #108]	(800543c <TIM_OC1Init+0xac>)
 80053d0:	4298      	cmp	r0, r3
 80053d2:	bf14      	ite	ne
 80053d4:	2300      	movne	r3, #0
 80053d6:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053d8:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053da:	4290      	cmp	r0, r2
 80053dc:	bf08      	it	eq
 80053de:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80053e2:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80053e4:	b1eb      	cbz	r3, 8005422 <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 80053e6:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80053ea:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80053ee:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 80053f2:	3a09      	subs	r2, #9
 80053f4:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80053f8:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 80053fa:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 80053fe:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005402:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005406:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800540a:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800540e:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 8005412:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8005416:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800541a:	4313      	orrs	r3, r2
 800541c:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800541e:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005422:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005426:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800542a:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800542c:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800542e:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005430:	8404      	strh	r4, [r0, #32]
}
 8005432:	b003      	add	sp, #12
 8005434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005436:	46c0      	nop			(mov r8, r8)
 8005438:	40013400 	.word	0x40013400
 800543c:	40012c00 	.word	0x40012c00

08005440 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005440:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005442:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005444:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005448:	041b      	lsls	r3, r3, #16
 800544a:	0c1b      	lsrs	r3, r3, #16
 800544c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800544e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005450:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8005452:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005456:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005458:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 800545a:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800545c:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800545e:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8005460:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8005462:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8005466:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8005468:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 800546a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800546e:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8005470:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005472:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8005474:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005476:	4b1e      	ldr	r3, [pc, #120]	(80054f0 <TIM_OC2Init+0xb0>)
 8005478:	4a1e      	ldr	r2, [pc, #120]	(80054f4 <TIM_OC2Init+0xb4>)
 800547a:	4298      	cmp	r0, r3
 800547c:	bf14      	ite	ne
 800547e:	2300      	movne	r3, #0
 8005480:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005482:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005484:	4290      	cmp	r0, r2
 8005486:	bf08      	it	eq
 8005488:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800548c:	9001      	str	r0, [sp, #4]
 800548e:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005490:	b30b      	cbz	r3, 80054d6 <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8005492:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8005496:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800549a:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800549e:	3a01      	subs	r2, #1
 80054a0:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80054a4:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 80054a8:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80054ac:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80054b0:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 80054b4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80054b8:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80054ba:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 80054be:	f247 33ff 	movw	r3, #29695	; 0x73ff
 80054c2:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80054c6:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80054ca:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80054ce:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80054d0:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 80054d4:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80054d6:	f648 73ff 	movw	r3, #36863	; 0x8fff
 80054da:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80054de:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80054e2:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054e4:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054e6:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054e8:	8404      	strh	r4, [r0, #32]
}
 80054ea:	b003      	add	sp, #12
 80054ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054ee:	46c0      	nop			(mov r8, r8)
 80054f0:	40013400 	.word	0x40013400
 80054f4:	40012c00 	.word	0x40012c00

080054f8 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80054f8:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80054fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80054fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005500:	041b      	lsls	r3, r3, #16
 8005502:	0c1b      	lsrs	r3, r3, #16
 8005504:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005506:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005508:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800550a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800550e:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005510:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005512:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005514:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005516:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005518:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800551a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 800551e:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005520:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005522:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005526:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005528:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800552a:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800552c:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800552e:	4b1d      	ldr	r3, [pc, #116]	(80055a4 <TIM_OC3Init+0xac>)
 8005530:	4a1d      	ldr	r2, [pc, #116]	(80055a8 <TIM_OC3Init+0xb0>)
 8005532:	4298      	cmp	r0, r3
 8005534:	bf14      	ite	ne
 8005536:	2300      	movne	r3, #0
 8005538:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800553a:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800553c:	4290      	cmp	r0, r2
 800553e:	bf08      	it	eq
 8005540:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005544:	9001      	str	r0, [sp, #4]
 8005546:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005548:	b30b      	cbz	r3, 800558e <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 800554a:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 800554e:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8005552:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8005556:	3a01      	subs	r2, #1
 8005558:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800555c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8005560:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8005564:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8005568:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 800556c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005570:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8005572:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8005576:	f644 73ff 	movw	r3, #20479	; 0x4fff
 800557a:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800557e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005582:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8005586:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005588:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800558c:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 800558e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005592:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005596:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005598:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800559a:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800559c:	8404      	strh	r4, [r0, #32]
}
 800559e:	b003      	add	sp, #12
 80055a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055a2:	46c0      	nop			(mov r8, r8)
 80055a4:	40013400 	.word	0x40013400
 80055a8:	40012c00 	.word	0x40012c00

080055ac <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80055ac:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80055ae:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80055b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055b4:	041b      	lsls	r3, r3, #16
 80055b6:	0c1b      	lsrs	r3, r3, #16
 80055b8:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ba:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80055bc:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055be:	b29b      	uxth	r3, r3
 80055c0:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055c2:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80055c4:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055c6:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055ca:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80055cc:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055ce:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80055d0:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80055d2:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80055d4:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80055d8:	4b17      	ldr	r3, [pc, #92]	(8005638 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80055da:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80055dc:	4a17      	ldr	r2, [pc, #92]	(800563c <TIM_OC4Init+0x90>)
 80055de:	4298      	cmp	r0, r3
 80055e0:	bf14      	ite	ne
 80055e2:	2300      	movne	r3, #0
 80055e4:	2301      	moveq	r3, #1
 80055e6:	4290      	cmp	r0, r2
 80055e8:	bf08      	it	eq
 80055ea:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80055ee:	9003      	str	r0, [sp, #12]
 80055f0:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80055f2:	b13b      	cbz	r3, 8005604 <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 80055f4:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80055f8:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 80055fa:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80055fc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8005600:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005604:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005608:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800560c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8005610:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8005612:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005614:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8005618:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800561a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800561e:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005622:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005626:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005628:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800562a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800562e:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005630:	8403      	strh	r3, [r0, #32]
}
 8005632:	b005      	add	sp, #20
 8005634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005636:	46c0      	nop			(mov r8, r8)
 8005638:	40013400 	.word	0x40013400
 800563c:	40012c00 	.word	0x40012c00

08005640 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005640:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005642:	b530      	push	{r4, r5, lr}
 8005644:	4604      	mov	r4, r0
 8005646:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005648:	bb43      	cbnz	r3, 800569c <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800564a:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800564c:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800564e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005652:	041b      	lsls	r3, r3, #16
 8005654:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005656:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 800565a:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800565c:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 800565e:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8005660:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005662:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005666:	041b      	lsls	r3, r3, #16
 8005668:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800566a:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800566e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005672:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005674:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005676:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005678:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800567c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005680:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005682:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005684:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005686:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005688:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800568a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800568e:	041b      	lsls	r3, r3, #16
 8005690:	0c1b      	lsrs	r3, r3, #16
 8005692:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005694:	8b23      	ldrh	r3, [r4, #24]
 8005696:	b29b      	uxth	r3, r3
 8005698:	4313      	orrs	r3, r2
 800569a:	e02e      	b.n	80056fa <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 800569c:	2b04      	cmp	r3, #4
 800569e:	d12e      	bne.n	80056fe <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80056a0:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80056a2:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80056a6:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80056aa:	041b      	lsls	r3, r3, #16
 80056ac:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80056ae:	8888      	ldrh	r0, [r1, #4]
 80056b0:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80056b2:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 80056b4:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 80056b6:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056bc:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056be:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056c2:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056c4:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056c6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056ca:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056cc:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056ce:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80056d2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056d6:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80056d8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056da:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056de:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80056e0:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80056e2:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80056e4:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80056e6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80056ea:	041b      	lsls	r3, r3, #16
 80056ec:	0c1b      	lsrs	r3, r3, #16
 80056ee:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80056f0:	8b23      	ldrh	r3, [r4, #24]
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	8323      	strh	r3, [r4, #24]
 80056fc:	e055      	b.n	80057aa <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80056fe:	2b08      	cmp	r3, #8
 8005700:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8005704:	8888      	ldrh	r0, [r1, #4]
 8005706:	8909      	ldrh	r1, [r1, #8]
 8005708:	d125      	bne.n	8005756 <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800570a:	8c23      	ldrh	r3, [r4, #32]
 800570c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005710:	041b      	lsls	r3, r3, #16
 8005712:	0c1b      	lsrs	r3, r3, #16
 8005714:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8005716:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8005718:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800571a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800571e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005722:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005724:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005726:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005728:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800572a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800572e:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005732:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005734:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005736:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005738:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800573c:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 800573e:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005740:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005742:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005744:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005748:	041b      	lsls	r3, r3, #16
 800574a:	0c1b      	lsrs	r3, r3, #16
 800574c:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 800574e:	8ba3      	ldrh	r3, [r4, #28]
 8005750:	b29b      	uxth	r3, r3
 8005752:	4313      	orrs	r3, r2
 8005754:	e028      	b.n	80057a8 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005756:	8c23      	ldrh	r3, [r4, #32]
 8005758:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800575c:	041b      	lsls	r3, r3, #16
 800575e:	0c1b      	lsrs	r3, r3, #16
 8005760:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8005762:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8005764:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005766:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800576a:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800576c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005770:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005772:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005774:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005778:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 800577a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800577c:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005780:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005784:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005786:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005788:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800578c:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 800578e:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005790:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005792:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005794:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005798:	041b      	lsls	r3, r3, #16
 800579a:	0c1b      	lsrs	r3, r3, #16
 800579c:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 800579e:	8ba3      	ldrh	r3, [r4, #28]
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80057aa:	bd30      	pop	{r4, r5, pc}

080057ac <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80057ac:	468c      	mov	ip, r1
 80057ae:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80057b0:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80057b4:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80057b6:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80057b8:	2c00      	cmp	r4, #0
 80057ba:	bf0c      	ite	eq
 80057bc:	2702      	moveq	r7, #2
 80057be:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80057c0:	2901      	cmp	r1, #1
 80057c2:	bf0c      	ite	eq
 80057c4:	2602      	moveq	r6, #2
 80057c6:	2601      	movne	r6, #1
 80057c8:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d14b      	bne.n	8005868 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80057d0:	8c03      	ldrh	r3, [r0, #32]
 80057d2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80057d6:	041b      	lsls	r3, r3, #16
 80057d8:	0c1b      	lsrs	r3, r3, #16
 80057da:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80057dc:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80057de:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80057e0:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80057e4:	041b      	lsls	r3, r3, #16
 80057e6:	0c1b      	lsrs	r3, r3, #16
 80057e8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80057ec:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80057f0:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80057f2:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80057f4:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80057f6:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80057f8:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 80057fc:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057fe:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005800:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005802:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005804:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005808:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800580c:	041b      	lsls	r3, r3, #16
 800580e:	0c1b      	lsrs	r3, r3, #16
 8005810:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005812:	8b03      	ldrh	r3, [r0, #24]
 8005814:	b29b      	uxth	r3, r3
 8005816:	430b      	orrs	r3, r1
 8005818:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800581a:	8c03      	ldrh	r3, [r0, #32]
 800581c:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005820:	041b      	lsls	r3, r3, #16
 8005822:	0c1b      	lsrs	r3, r3, #16
 8005824:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005826:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005828:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800582a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800582e:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005830:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005834:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005836:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005838:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800583c:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800583e:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005840:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005844:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005848:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800584c:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800584e:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005850:	8b03      	ldrh	r3, [r0, #24]
 8005852:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005856:	041b      	lsls	r3, r3, #16
 8005858:	0c1b      	lsrs	r3, r3, #16
 800585a:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 800585c:	8b03      	ldrh	r3, [r0, #24]
 800585e:	b29b      	uxth	r3, r3
 8005860:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005864:	b29b      	uxth	r3, r3
 8005866:	e04c      	b.n	8005902 <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005868:	8c03      	ldrh	r3, [r0, #32]
 800586a:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800586e:	041b      	lsls	r3, r3, #16
 8005870:	0c1b      	lsrs	r3, r3, #16
 8005872:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005874:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005876:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005878:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800587c:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800587e:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005882:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005884:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005886:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800588a:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800588c:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800588e:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005892:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005896:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005898:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800589a:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800589e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80058a0:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80058a2:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80058a4:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80058a8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80058ac:	041b      	lsls	r3, r3, #16
 80058ae:	0c1b      	lsrs	r3, r3, #16
 80058b0:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80058b2:	8b03      	ldrh	r3, [r0, #24]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80058be:	8c03      	ldrh	r3, [r0, #32]
 80058c0:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80058c4:	041b      	lsls	r3, r3, #16
 80058c6:	0c1b      	lsrs	r3, r3, #16
 80058c8:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80058ca:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80058cc:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058ce:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80058d2:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058d4:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058d8:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058da:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058dc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058e0:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058e2:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058e4:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058e8:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058ea:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058ec:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80058ee:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80058f0:	8b03      	ldrh	r3, [r0, #24]
 80058f2:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80058f6:	041b      	lsls	r3, r3, #16
 80058f8:	0c1b      	lsrs	r3, r3, #16
 80058fa:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80058fc:	8b03      	ldrh	r3, [r0, #24]
 80058fe:	b29b      	uxth	r3, r3
 8005900:	430b      	orrs	r3, r1
 8005902:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005906:	46c0      	nop			(mov r8, r8)

08005908 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005908:	880a      	ldrh	r2, [r1, #0]
 800590a:	884b      	ldrh	r3, [r1, #2]
 800590c:	4313      	orrs	r3, r2
 800590e:	888a      	ldrh	r2, [r1, #4]
 8005910:	4313      	orrs	r3, r2
 8005912:	88ca      	ldrh	r2, [r1, #6]
 8005914:	4313      	orrs	r3, r2
 8005916:	890a      	ldrh	r2, [r1, #8]
 8005918:	4313      	orrs	r3, r2
 800591a:	894a      	ldrh	r2, [r1, #10]
 800591c:	4313      	orrs	r3, r2
 800591e:	898a      	ldrh	r2, [r1, #12]
 8005920:	4313      	orrs	r3, r2
 8005922:	b29b      	uxth	r3, r3
 8005924:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 8005928:	4770      	bx	lr
 800592a:	46c0      	nop			(mov r8, r8)

0800592c <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 800592c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005930:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8005932:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005936:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8005938:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 800593a:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800593c:	2300      	movs	r3, #0
 800593e:	7203      	strb	r3, [r0, #8]
}
 8005940:	4770      	bx	lr
 8005942:	46c0      	nop			(mov r8, r8)

08005944 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8005944:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005948:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800594a:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 800594c:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 800594e:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8005950:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8005952:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8005954:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8005956:	81c3      	strh	r3, [r0, #14]
}
 8005958:	4770      	bx	lr
 800595a:	46c0      	nop			(mov r8, r8)

0800595c <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800595c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005960:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8005962:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8005964:	f04f 0301 	mov.w	r3, #1	; 0x1
 8005968:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800596a:	f04f 0300 	mov.w	r3, #0	; 0x0
 800596e:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8005970:	8103      	strh	r3, [r0, #8]
}
 8005972:	4770      	bx	lr

08005974 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8005974:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005978:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 800597a:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 800597c:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 800597e:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8005980:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8005982:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8005984:	8183      	strh	r3, [r0, #12]
}
 8005986:	4770      	bx	lr

08005988 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005988:	b121      	cbz	r1, 8005994 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 800598a:	8803      	ldrh	r3, [r0, #0]
 800598c:	b29b      	uxth	r3, r3
 800598e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005992:	e004      	b.n	800599e <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8005994:	8803      	ldrh	r3, [r0, #0]
 8005996:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800599a:	059b      	lsls	r3, r3, #22
 800599c:	0d9b      	lsrs	r3, r3, #22
 800599e:	8003      	strh	r3, [r0, #0]
  }
}
 80059a0:	4770      	bx	lr
 80059a2:	46c0      	nop			(mov r8, r8)

080059a4 <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80059a4:	b129      	cbz	r1, 80059b2 <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 80059a6:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059b0:	e003      	b.n	80059ba <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 80059b2:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 80059b6:	045b      	lsls	r3, r3, #17
 80059b8:	0c5b      	lsrs	r3, r3, #17
 80059ba:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 80059be:	4770      	bx	lr

080059c0 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80059c0:	b122      	cbz	r2, 80059cc <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80059c2:	8983      	ldrh	r3, [r0, #12]
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	ea41 0303 	orr.w	r3, r1, r3
 80059ca:	e003      	b.n	80059d4 <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 80059cc:	8983      	ldrh	r3, [r0, #12]
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	ea23 0301 	bic.w	r3, r3, r1
 80059d4:	8183      	strh	r3, [r0, #12]
  }
}
 80059d6:	4770      	bx	lr

080059d8 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80059d8:	8281      	strh	r1, [r0, #20]
}
 80059da:	4770      	bx	lr

080059dc <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 80059dc:	430a      	orrs	r2, r1
 80059de:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 80059e2:	4770      	bx	lr

080059e4 <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80059e4:	b122      	cbz	r2, 80059f0 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80059e6:	8983      	ldrh	r3, [r0, #12]
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	ea41 0303 	orr.w	r3, r1, r3
 80059ee:	e003      	b.n	80059f8 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 80059f0:	8983      	ldrh	r3, [r0, #12]
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	ea23 0301 	bic.w	r3, r3, r1
 80059f8:	8183      	strh	r3, [r0, #12]
  }
}
 80059fa:	4770      	bx	lr

080059fc <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 80059fc:	8903      	ldrh	r3, [r0, #8]
 80059fe:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005a02:	041b      	lsls	r3, r3, #16
 8005a04:	0c1b      	lsrs	r3, r3, #16
 8005a06:	8103      	strh	r3, [r0, #8]
}
 8005a08:	4770      	bx	lr
 8005a0a:	46c0      	nop			(mov r8, r8)

08005a0c <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a0c:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a12:	041b      	lsls	r3, r3, #16
 8005a14:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005a16:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a18:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005a1a:	8903      	ldrh	r3, [r0, #8]
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005a22:	8103      	strh	r3, [r0, #8]
}
 8005a24:	4770      	bx	lr
 8005a26:	46c0      	nop			(mov r8, r8)

08005a28 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8005a28:	b510      	push	{r4, lr}
 8005a2a:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005a2c:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8005a2e:	4611      	mov	r1, r2
 8005a30:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005a32:	d11a      	bne.n	8005a6a <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005a34:	8c03      	ldrh	r3, [r0, #32]
 8005a36:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005a3a:	041b      	lsls	r3, r3, #16
 8005a3c:	0c1b      	lsrs	r3, r3, #16
 8005a3e:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005a40:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005a42:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005a44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005a48:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005a4c:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005a4e:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005a50:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005a52:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005a54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005a58:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005a5c:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005a60:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005a64:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005a66:	b292      	uxth	r2, r2
 8005a68:	e017      	b.n	8005a9a <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005a6a:	8c03      	ldrh	r3, [r0, #32]
 8005a6c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005a70:	041b      	lsls	r3, r3, #16
 8005a72:	0c1b      	lsrs	r3, r3, #16
 8005a74:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005a76:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005a78:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005a7a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005a7e:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005a80:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005a84:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005a86:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005a88:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005a8c:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005a8e:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005a92:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005a96:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005a98:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a9a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005a9c:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a9e:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005aa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa4:	041b      	lsls	r3, r3, #16
 8005aa6:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005aa8:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aac:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005aae:	8903      	ldrh	r3, [r0, #8]
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005ab6:	8103      	strh	r3, [r0, #8]
}
 8005ab8:	bd10      	pop	{r4, pc}
 8005aba:	46c0      	nop			(mov r8, r8)

08005abc <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005abc:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005ac0:	fa5f fc8c 	uxtb.w	ip, ip
 8005ac4:	ea41 010c 	orr.w	r1, r1, ip
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005ace:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ad0:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ad2:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8005ad4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005ad8:	041b      	lsls	r3, r3, #16
 8005ada:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8005adc:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ae0:	8103      	strh	r3, [r0, #8]
}
 8005ae2:	4770      	bx	lr

08005ae4 <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005ae4:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005ae8:	fa5f fc8c 	uxtb.w	ip, ip
 8005aec:	ea41 010c 	orr.w	r1, r1, ip
 8005af0:	430a      	orrs	r2, r1
 8005af2:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005af6:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005af8:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8005afa:	8903      	ldrh	r3, [r0, #8]
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b02:	8103      	strh	r3, [r0, #8]
}
 8005b04:	4770      	bx	lr
 8005b06:	46c0      	nop			(mov r8, r8)

08005b08 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005b08:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005b0c:	fa5f fc8c 	uxtb.w	ip, ip
 8005b10:	ea41 010c 	orr.w	r1, r1, ip
 8005b14:	430a      	orrs	r2, r1
 8005b16:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005b1a:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b1c:	8102      	strh	r2, [r0, #8]
}
 8005b1e:	4770      	bx	lr

08005b20 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8005b20:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8005b22:	8282      	strh	r2, [r0, #20]
}
 8005b24:	4770      	bx	lr
 8005b26:	46c0      	nop			(mov r8, r8)

08005b28 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8005b28:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8005b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b2e:	059b      	lsls	r3, r3, #22
 8005b30:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8005b32:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8005b34:	8001      	strh	r1, [r0, #0]
}
 8005b36:	4770      	bx	lr

08005b38 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b38:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b3e:	041b      	lsls	r3, r3, #16
 8005b40:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005b42:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b44:	8101      	strh	r1, [r0, #8]
}
 8005b46:	4770      	bx	lr

08005b48 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b48:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8005b4c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005b4e:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b50:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005b52:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005b56:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005b5a:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005b5e:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005b60:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005b64:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005b66:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005b68:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8005b6c:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005b6e:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8005b70:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005b74:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005b78:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8005b7c:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005b80:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005b84:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b86:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005b88:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b8a:	8402      	strh	r2, [r0, #32]
}
 8005b8c:	bd30      	pop	{r4, r5, pc}
 8005b8e:	46c0      	nop			(mov r8, r8)

08005b90 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005b90:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8005b92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b96:	041b      	lsls	r3, r3, #16
 8005b98:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8005b9a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005b9c:	8301      	strh	r1, [r0, #24]
}
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005ba0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8005ba2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ba6:	041b      	lsls	r3, r3, #16
 8005ba8:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8005baa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bae:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005bb0:	8303      	strh	r3, [r0, #24]
}
 8005bb2:	4770      	bx	lr

08005bb4 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8005bb4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8005bb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bba:	041b      	lsls	r3, r3, #16
 8005bbc:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8005bbe:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005bc0:	8381      	strh	r1, [r0, #28]
}
 8005bc2:	4770      	bx	lr

08005bc4 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005bc4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8005bc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bca:	041b      	lsls	r3, r3, #16
 8005bcc:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8005bce:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bd2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005bd4:	8383      	strh	r3, [r0, #28]
}
 8005bd6:	4770      	bx	lr

08005bd8 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005bd8:	b121      	cbz	r1, 8005be4 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8005bda:	8803      	ldrh	r3, [r0, #0]
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005be2:	e004      	b.n	8005bee <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005be4:	8803      	ldrh	r3, [r0, #0]
 8005be6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bea:	059b      	lsls	r3, r3, #22
 8005bec:	0d9b      	lsrs	r3, r3, #22
 8005bee:	8003      	strh	r3, [r0, #0]
  }
}
 8005bf0:	4770      	bx	lr
 8005bf2:	46c0      	nop			(mov r8, r8)

08005bf4 <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005bf4:	b121      	cbz	r1, 8005c00 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005bf6:	8883      	ldrh	r3, [r0, #4]
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005bfe:	e004      	b.n	8005c0a <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005c00:	8883      	ldrh	r3, [r0, #4]
 8005c02:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005c06:	041b      	lsls	r3, r3, #16
 8005c08:	0c1b      	lsrs	r3, r3, #16
 8005c0a:	8083      	strh	r3, [r0, #4]
  }
}
 8005c0c:	4770      	bx	lr
 8005c0e:	46c0      	nop			(mov r8, r8)

08005c10 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005c10:	b121      	cbz	r1, 8005c1c <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8005c12:	8883      	ldrh	r3, [r0, #4]
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005c1a:	e004      	b.n	8005c26 <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8005c1c:	8883      	ldrh	r3, [r0, #4]
 8005c1e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005c22:	041b      	lsls	r3, r3, #16
 8005c24:	0c1b      	lsrs	r3, r3, #16
 8005c26:	8083      	strh	r3, [r0, #4]
  }
}
 8005c28:	4770      	bx	lr
 8005c2a:	46c0      	nop			(mov r8, r8)

08005c2c <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005c2c:	b121      	cbz	r1, 8005c38 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8005c2e:	8883      	ldrh	r3, [r0, #4]
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005c36:	e004      	b.n	8005c42 <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8005c38:	8883      	ldrh	r3, [r0, #4]
 8005c3a:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005c3e:	041b      	lsls	r3, r3, #16
 8005c40:	0c1b      	lsrs	r3, r3, #16
 8005c42:	8083      	strh	r3, [r0, #4]
  }
}
 8005c44:	4770      	bx	lr
 8005c46:	46c0      	nop			(mov r8, r8)

08005c48 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005c48:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8005c4a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005c4e:	041b      	lsls	r3, r3, #16
 8005c50:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005c52:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005c54:	8301      	strh	r1, [r0, #24]
}
 8005c56:	4770      	bx	lr

08005c58 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005c58:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8005c5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c5e:	041b      	lsls	r3, r3, #16
 8005c60:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8005c62:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005c66:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005c68:	8303      	strh	r3, [r0, #24]
}
 8005c6a:	4770      	bx	lr

08005c6c <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005c6c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8005c6e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005c72:	041b      	lsls	r3, r3, #16
 8005c74:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005c76:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005c78:	8381      	strh	r1, [r0, #28]
}
 8005c7a:	4770      	bx	lr

08005c7c <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005c7c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8005c7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c82:	041b      	lsls	r3, r3, #16
 8005c84:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8005c86:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005c8a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005c8c:	8383      	strh	r3, [r0, #28]
}
 8005c8e:	4770      	bx	lr

08005c90 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005c90:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8005c92:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005c96:	041b      	lsls	r3, r3, #16
 8005c98:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8005c9a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005c9c:	8301      	strh	r1, [r0, #24]
}
 8005c9e:	4770      	bx	lr

08005ca0 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005ca0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8005ca2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ca6:	041b      	lsls	r3, r3, #16
 8005ca8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8005caa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005cae:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005cb0:	8303      	strh	r3, [r0, #24]
}
 8005cb2:	4770      	bx	lr

08005cb4 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005cb4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8005cb6:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005cba:	041b      	lsls	r3, r3, #16
 8005cbc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005cbe:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005cc0:	8381      	strh	r1, [r0, #28]
}
 8005cc2:	4770      	bx	lr

08005cc4 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005cc4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8005cc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005cca:	041b      	lsls	r3, r3, #16
 8005ccc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8005cce:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005cd2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005cd4:	8383      	strh	r3, [r0, #28]
}
 8005cd6:	4770      	bx	lr

08005cd8 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005cd8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8005cda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cde:	041b      	lsls	r3, r3, #16
 8005ce0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005ce2:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005ce4:	8301      	strh	r1, [r0, #24]
}
 8005ce6:	4770      	bx	lr

08005ce8 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005ce8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8005cea:	045b      	lsls	r3, r3, #17
 8005cec:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8005cee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005cf2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005cf4:	8303      	strh	r3, [r0, #24]
}
 8005cf6:	4770      	bx	lr

08005cf8 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005cf8:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8005cfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cfe:	041b      	lsls	r3, r3, #16
 8005d00:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005d02:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005d04:	8381      	strh	r1, [r0, #28]
}
 8005d06:	4770      	bx	lr

08005d08 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005d08:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8005d0a:	045b      	lsls	r3, r3, #17
 8005d0c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8005d0e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005d12:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005d14:	8383      	strh	r3, [r0, #28]
}
 8005d16:	4770      	bx	lr

08005d18 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005d18:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005d1a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005d1e:	041b      	lsls	r3, r3, #16
 8005d20:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005d22:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005d24:	8401      	strh	r1, [r0, #32]
}
 8005d26:	4770      	bx	lr

08005d28 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005d28:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8005d2a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005d2e:	041b      	lsls	r3, r3, #16
 8005d30:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005d32:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005d34:	8401      	strh	r1, [r0, #32]
}
 8005d36:	4770      	bx	lr

08005d38 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005d38:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8005d3a:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005d3e:	041b      	lsls	r3, r3, #16
 8005d40:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005d42:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005d46:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005d48:	8403      	strh	r3, [r0, #32]
}
 8005d4a:	4770      	bx	lr

08005d4c <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8005d4c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8005d4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d52:	041b      	lsls	r3, r3, #16
 8005d54:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005d56:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005d5a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005d5c:	8403      	strh	r3, [r0, #32]
}
 8005d5e:	4770      	bx	lr

08005d60 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005d60:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005d62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d66:	041b      	lsls	r3, r3, #16
 8005d68:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8005d6a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005d6e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005d70:	8403      	strh	r3, [r0, #32]
}
 8005d72:	4770      	bx	lr

08005d74 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005d74:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005d76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d7a:	041b      	lsls	r3, r3, #16
 8005d7c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8005d7e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005d82:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005d84:	8403      	strh	r3, [r0, #32]
}
 8005d86:	4770      	bx	lr

08005d88 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005d88:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8005d8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d8e:	041b      	lsls	r3, r3, #16
 8005d90:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8005d92:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005d96:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005d98:	8403      	strh	r3, [r0, #32]
}
 8005d9a:	4770      	bx	lr

08005d9c <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005da0:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005da2:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005da6:	fa1f fc8c 	uxth.w	ip, ip
 8005daa:	ea2c 0c03 	bic.w	ip, ip, r3
 8005dae:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005db2:	8c03      	ldrh	r3, [r0, #32]
 8005db4:	431a      	orrs	r2, r3
 8005db6:	b292      	uxth	r2, r2
 8005db8:	8402      	strh	r2, [r0, #32]
}
 8005dba:	4770      	bx	lr

08005dbc <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005dbc:	2304      	movs	r3, #4
 8005dbe:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005dc0:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005dc2:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005dc6:	fa1f fc8c 	uxth.w	ip, ip
 8005dca:	ea2c 0c03 	bic.w	ip, ip, r3
 8005dce:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005dd2:	8c03      	ldrh	r3, [r0, #32]
 8005dd4:	431a      	orrs	r2, r3
 8005dd6:	b292      	uxth	r2, r2
 8005dd8:	8402      	strh	r2, [r0, #32]
}
 8005dda:	4770      	bx	lr

08005ddc <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005ddc:	2301      	movs	r3, #1
 8005dde:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005de0:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005de2:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005de4:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005de6:	b292      	uxth	r2, r2
 8005de8:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005dec:	2908      	cmp	r1, #8
 8005dee:	bf14      	ite	ne
 8005df0:	2300      	movne	r3, #0
 8005df2:	2301      	moveq	r3, #1
 8005df4:	2900      	cmp	r1, #0
 8005df6:	bf08      	it	eq
 8005df8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005dfc:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005dfe:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005e00:	b16b      	cbz	r3, 8005e1e <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005e02:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005e06:	0849      	lsrs	r1, r1, #1
 8005e08:	5850      	ldr	r0, [r2, r1]
 8005e0a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005e0e:	ea00 0303 	and.w	r3, r0, r3
 8005e12:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005e14:	5853      	ldr	r3, [r2, r1]
 8005e16:	ea43 030c 	orr.w	r3, r3, ip
 8005e1a:	5053      	str	r3, [r2, r1]
 8005e1c:	e010      	b.n	8005e40 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8005e1e:	9801      	ldr	r0, [sp, #4]
 8005e20:	1f0a      	subs	r2, r1, #4
 8005e22:	b292      	uxth	r2, r2
 8005e24:	3018      	adds	r0, #24
 8005e26:	0852      	lsrs	r2, r2, #1
 8005e28:	5881      	ldr	r1, [r0, r2]
 8005e2a:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005e2e:	ea01 0303 	and.w	r3, r1, r3
 8005e32:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005e34:	5881      	ldr	r1, [r0, r2]
 8005e36:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	4319      	orrs	r1, r3
 8005e3e:	5081      	str	r1, [r0, r2]
  }
}
 8005e40:	b002      	add	sp, #8
 8005e42:	4770      	bx	lr

08005e44 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005e44:	b121      	cbz	r1, 8005e50 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005e46:	8803      	ldrh	r3, [r0, #0]
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005e4e:	e004      	b.n	8005e5a <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005e50:	8803      	ldrh	r3, [r0, #0]
 8005e52:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005e56:	059b      	lsls	r3, r3, #22
 8005e58:	0d9b      	lsrs	r3, r3, #22
 8005e5a:	8003      	strh	r3, [r0, #0]
  }
}
 8005e5c:	4770      	bx	lr
 8005e5e:	46c0      	nop			(mov r8, r8)

08005e60 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005e60:	b121      	cbz	r1, 8005e6c <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005e62:	8803      	ldrh	r3, [r0, #0]
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005e6a:	e004      	b.n	8005e76 <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8005e6c:	8803      	ldrh	r3, [r0, #0]
 8005e6e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005e72:	059b      	lsls	r3, r3, #22
 8005e74:	0d9b      	lsrs	r3, r3, #22
 8005e76:	8003      	strh	r3, [r0, #0]
  }
}
 8005e78:	4770      	bx	lr
 8005e7a:	46c0      	nop			(mov r8, r8)

08005e7c <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005e7c:	b121      	cbz	r1, 8005e88 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8005e7e:	8883      	ldrh	r3, [r0, #4]
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e86:	e004      	b.n	8005e92 <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005e88:	8883      	ldrh	r3, [r0, #4]
 8005e8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e8e:	041b      	lsls	r3, r3, #16
 8005e90:	0c1b      	lsrs	r3, r3, #16
 8005e92:	8083      	strh	r3, [r0, #4]
  }
}
 8005e94:	4770      	bx	lr
 8005e96:	46c0      	nop			(mov r8, r8)

08005e98 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005e98:	8803      	ldrh	r3, [r0, #0]
 8005e9a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005e9e:	059b      	lsls	r3, r3, #22
 8005ea0:	0d9b      	lsrs	r3, r3, #22
 8005ea2:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005ea4:	8803      	ldrh	r3, [r0, #0]
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	4319      	orrs	r1, r3
 8005eaa:	8001      	strh	r1, [r0, #0]
}
 8005eac:	4770      	bx	lr
 8005eae:	46c0      	nop			(mov r8, r8)

08005eb0 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005eb0:	8883      	ldrh	r3, [r0, #4]
 8005eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eb6:	041b      	lsls	r3, r3, #16
 8005eb8:	0c1b      	lsrs	r3, r3, #16
 8005eba:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005ebc:	8883      	ldrh	r3, [r0, #4]
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	4319      	orrs	r1, r3
 8005ec2:	8081      	strh	r1, [r0, #4]
}
 8005ec4:	4770      	bx	lr
 8005ec6:	46c0      	nop			(mov r8, r8)

08005ec8 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8005ec8:	8903      	ldrh	r3, [r0, #8]
 8005eca:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005ece:	041b      	lsls	r3, r3, #16
 8005ed0:	0c1b      	lsrs	r3, r3, #16
 8005ed2:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005ed4:	8903      	ldrh	r3, [r0, #8]
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	4319      	orrs	r1, r3
 8005eda:	8101      	strh	r1, [r0, #8]
}
 8005edc:	4770      	bx	lr
 8005ede:	46c0      	nop			(mov r8, r8)

08005ee0 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005ee0:	8903      	ldrh	r3, [r0, #8]
 8005ee2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ee6:	041b      	lsls	r3, r3, #16
 8005ee8:	0c1b      	lsrs	r3, r3, #16
 8005eea:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8005eec:	8903      	ldrh	r3, [r0, #8]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	4319      	orrs	r1, r3
 8005ef2:	8101      	strh	r1, [r0, #8]
}
 8005ef4:	4770      	bx	lr
 8005ef6:	46c0      	nop			(mov r8, r8)

08005ef8 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005ef8:	8481      	strh	r1, [r0, #36]
}
 8005efa:	4770      	bx	lr

08005efc <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8005efc:	8581      	strh	r1, [r0, #44]
}
 8005efe:	4770      	bx	lr

08005f00 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005f00:	8681      	strh	r1, [r0, #52]
}
 8005f02:	4770      	bx	lr

08005f04 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005f04:	8701      	strh	r1, [r0, #56]
}
 8005f06:	4770      	bx	lr

08005f08 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005f08:	8781      	strh	r1, [r0, #60]
}
 8005f0a:	4770      	bx	lr

08005f0c <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005f0c:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005f10:	4770      	bx	lr
 8005f12:	46c0      	nop			(mov r8, r8)

08005f14 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005f14:	8b03      	ldrh	r3, [r0, #24]
 8005f16:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005f1a:	041b      	lsls	r3, r3, #16
 8005f1c:	0c1b      	lsrs	r3, r3, #16
 8005f1e:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005f20:	8b03      	ldrh	r3, [r0, #24]
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	4319      	orrs	r1, r3
 8005f26:	8301      	strh	r1, [r0, #24]
}
 8005f28:	4770      	bx	lr
 8005f2a:	46c0      	nop			(mov r8, r8)

08005f2c <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005f2c:	8b03      	ldrh	r3, [r0, #24]
 8005f2e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005f32:	041b      	lsls	r3, r3, #16
 8005f34:	0c1b      	lsrs	r3, r3, #16
 8005f36:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005f38:	8b03      	ldrh	r3, [r0, #24]
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	8303      	strh	r3, [r0, #24]
}
 8005f44:	4770      	bx	lr
 8005f46:	46c0      	nop			(mov r8, r8)

08005f48 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005f48:	8b83      	ldrh	r3, [r0, #28]
 8005f4a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005f4e:	041b      	lsls	r3, r3, #16
 8005f50:	0c1b      	lsrs	r3, r3, #16
 8005f52:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005f54:	8b83      	ldrh	r3, [r0, #28]
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	4319      	orrs	r1, r3
 8005f5a:	8381      	strh	r1, [r0, #28]
}
 8005f5c:	4770      	bx	lr
 8005f5e:	46c0      	nop			(mov r8, r8)

08005f60 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005f60:	8b83      	ldrh	r3, [r0, #28]
 8005f62:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005f66:	041b      	lsls	r3, r3, #16
 8005f68:	0c1b      	lsrs	r3, r3, #16
 8005f6a:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005f6c:	8b83      	ldrh	r3, [r0, #28]
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	8383      	strh	r3, [r0, #28]
}
 8005f78:	4770      	bx	lr
 8005f7a:	46c0      	nop			(mov r8, r8)

08005f7c <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005f7c:	8803      	ldrh	r3, [r0, #0]
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005f82:	8803      	ldrh	r3, [r0, #0]
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	4319      	orrs	r1, r3
 8005f88:	8001      	strh	r1, [r0, #0]
}
 8005f8a:	4770      	bx	lr

08005f8c <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005f8c:	8e80      	ldrh	r0, [r0, #52]
 8005f8e:	b280      	uxth	r0, r0
}
 8005f90:	4770      	bx	lr
 8005f92:	46c0      	nop			(mov r8, r8)

08005f94 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005f94:	8f00      	ldrh	r0, [r0, #56]
 8005f96:	b280      	uxth	r0, r0
}
 8005f98:	4770      	bx	lr
 8005f9a:	46c0      	nop			(mov r8, r8)

08005f9c <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005f9c:	8f80      	ldrh	r0, [r0, #60]
 8005f9e:	b280      	uxth	r0, r0
}
 8005fa0:	4770      	bx	lr
 8005fa2:	46c0      	nop			(mov r8, r8)

08005fa4 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005fa4:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8005fa8:	b280      	uxth	r0, r0
}
 8005faa:	4770      	bx	lr

08005fac <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005fac:	8c80      	ldrh	r0, [r0, #36]
 8005fae:	b280      	uxth	r0, r0
}
 8005fb0:	4770      	bx	lr
 8005fb2:	46c0      	nop			(mov r8, r8)

08005fb4 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005fb4:	8d00      	ldrh	r0, [r0, #40]
 8005fb6:	b280      	uxth	r0, r0
}
 8005fb8:	4770      	bx	lr
 8005fba:	46c0      	nop			(mov r8, r8)

08005fbc <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005fbc:	8a03      	ldrh	r3, [r0, #16]
 8005fbe:	4219      	tst	r1, r3
 8005fc0:	bf0c      	ite	eq
 8005fc2:	2000      	moveq	r0, #0
 8005fc4:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005fc6:	4770      	bx	lr

08005fc8 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005fc8:	ea6f 0101 	mvn.w	r1, r1
 8005fcc:	b289      	uxth	r1, r1
 8005fce:	8201      	strh	r1, [r0, #16]
}
 8005fd0:	4770      	bx	lr
 8005fd2:	46c0      	nop			(mov r8, r8)

08005fd4 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005fd4:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005fd6:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005fd8:	4219      	tst	r1, r3
 8005fda:	bf0c      	ite	eq
 8005fdc:	2000      	moveq	r0, #0
 8005fde:	2001      	movne	r0, #1
 8005fe0:	4211      	tst	r1, r2
 8005fe2:	bf0c      	ite	eq
 8005fe4:	2000      	moveq	r0, #0
 8005fe6:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005fea:	4770      	bx	lr

08005fec <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005fec:	ea6f 0101 	mvn.w	r1, r1
 8005ff0:	b289      	uxth	r1, r1
 8005ff2:	8201      	strh	r1, [r0, #16]
}
 8005ff4:	4770      	bx	lr
 8005ff6:	46c0      	nop			(mov r8, r8)

08005ff8 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005ff8:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005ffa:	4b2f      	ldr	r3, [pc, #188]	(80060b8 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005ffc:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005ffe:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8006000:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8006002:	d037      	beq.n	8006074 <TIM_DeInit+0x7c>
 8006004:	d80b      	bhi.n	800601e <TIM_DeInit+0x26>
 8006006:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800600a:	4298      	cmp	r0, r3
 800600c:	d026      	beq.n	800605c <TIM_DeInit+0x64>
 800600e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006012:	4298      	cmp	r0, r3
 8006014:	d028      	beq.n	8006068 <TIM_DeInit+0x70>
 8006016:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800601a:	d14a      	bne.n	80060b2 <TIM_DeInit+0xba>
 800601c:	e018      	b.n	8006050 <TIM_DeInit+0x58>
 800601e:	4b27      	ldr	r3, [pc, #156]	(80060bc <TIM_DeInit+0xc4>)
 8006020:	4298      	cmp	r0, r3
 8006022:	d033      	beq.n	800608c <TIM_DeInit+0x94>
 8006024:	d804      	bhi.n	8006030 <TIM_DeInit+0x38>
 8006026:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800602a:	4298      	cmp	r0, r3
 800602c:	d141      	bne.n	80060b2 <TIM_DeInit+0xba>
 800602e:	e027      	b.n	8006080 <TIM_DeInit+0x88>
 8006030:	4b23      	ldr	r3, [pc, #140]	(80060c0 <TIM_DeInit+0xc8>)
 8006032:	4298      	cmp	r0, r3
 8006034:	d004      	beq.n	8006040 <TIM_DeInit+0x48>
 8006036:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800603a:	4298      	cmp	r0, r3
 800603c:	d139      	bne.n	80060b2 <TIM_DeInit+0xba>
 800603e:	e02e      	b.n	800609e <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8006040:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006044:	2101      	movs	r1, #1
 8006046:	f7ff f8bf 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800604a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800604e:	e02d      	b.n	80060ac <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8006050:	2001      	movs	r0, #1
 8006052:	2101      	movs	r1, #1
 8006054:	f7ff f8c6 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8006058:	2001      	movs	r0, #1
 800605a:	e01c      	b.n	8006096 <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800605c:	2002      	movs	r0, #2
 800605e:	2101      	movs	r1, #1
 8006060:	f7ff f8c0 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8006064:	2002      	movs	r0, #2
 8006066:	e016      	b.n	8006096 <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8006068:	2004      	movs	r0, #4
 800606a:	2101      	movs	r1, #1
 800606c:	f7ff f8ba 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8006070:	2004      	movs	r0, #4
 8006072:	e010      	b.n	8006096 <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8006074:	2008      	movs	r0, #8
 8006076:	2101      	movs	r1, #1
 8006078:	f7ff f8b4 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800607c:	2008      	movs	r0, #8
 800607e:	e00a      	b.n	8006096 <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8006080:	2010      	movs	r0, #16
 8006082:	2101      	movs	r1, #1
 8006084:	f7ff f8ae 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8006088:	2010      	movs	r0, #16
 800608a:	e004      	b.n	8006096 <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800608c:	2020      	movs	r0, #32
 800608e:	2101      	movs	r1, #1
 8006090:	f7ff f8a8 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8006094:	2020      	movs	r0, #32
 8006096:	2100      	movs	r1, #0
 8006098:	f7ff f8a4 	bl	80051e4 <RCC_APB1PeriphResetCmd>
 800609c:	e009      	b.n	80060b2 <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800609e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80060a2:	2101      	movs	r1, #1
 80060a4:	f7ff f890 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80060a8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80060ac:	2100      	movs	r1, #0
 80060ae:	f7ff f88b 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 80060b2:	b003      	add	sp, #12
 80060b4:	bd00      	pop	{pc}
 80060b6:	46c0      	nop			(mov r8, r8)
 80060b8:	40000c00 	.word	0x40000c00
 80060bc:	40001400 	.word	0x40001400
 80060c0:	40012c00 	.word	0x40012c00

080060c4 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80060c4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80060c8:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80060ca:	f04f 0300 	mov.w	r3, #0	; 0x0
 80060ce:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80060d0:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80060d2:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80060d4:	f04f 030c 	mov.w	r3, #12	; 0xc
 80060d8:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80060da:	f04f 0300 	mov.w	r3, #0	; 0x0
 80060de:	8183      	strh	r3, [r0, #12]
}
 80060e0:	4770      	bx	lr
 80060e2:	46c0      	nop			(mov r8, r8)

080060e4 <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80060e4:	f8b1 c000 	ldrh.w	ip, [r1]
 80060e8:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80060ea:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80060ec:	ea43 030c 	orr.w	r3, r3, ip
 80060f0:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 80060f4:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 80060f6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80060fa:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 80060fe:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8006100:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8006102:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8006104:	b29b      	uxth	r3, r3
 8006106:	4313      	orrs	r3, r2
 8006108:	8203      	strh	r3, [r0, #16]
}
 800610a:	4770      	bx	lr

0800610c <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800610c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8006110:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8006112:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8006114:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8006116:	80c3      	strh	r3, [r0, #6]
}
 8006118:	4770      	bx	lr
 800611a:	46c0      	nop			(mov r8, r8)

0800611c <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800611c:	b121      	cbz	r1, 8006128 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800611e:	8983      	ldrh	r3, [r0, #12]
 8006120:	b29b      	uxth	r3, r3
 8006122:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006126:	e004      	b.n	8006132 <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8006128:	8983      	ldrh	r3, [r0, #12]
 800612a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800612e:	041b      	lsls	r3, r3, #16
 8006130:	0c1b      	lsrs	r3, r3, #16
 8006132:	8183      	strh	r3, [r0, #12]
  }
}
 8006134:	4770      	bx	lr
 8006136:	46c0      	nop			(mov r8, r8)

08006138 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8006138:	b2cb      	uxtb	r3, r1
 800613a:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 800613e:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8006142:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8006144:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8006146:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800614a:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 800614e:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8006150:	d101      	bne.n	8006156 <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8006152:	300c      	adds	r0, #12
 8006154:	e005      	b.n	8006162 <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8006156:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 800615a:	d101      	bne.n	8006160 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 800615c:	3010      	adds	r0, #16
 800615e:	e000      	b.n	8006162 <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8006160:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8006162:	b112      	cbz	r2, 800616a <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8006164:	6803      	ldr	r3, [r0, #0]
 8006166:	430b      	orrs	r3, r1
 8006168:	e002      	b.n	8006170 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 800616a:	6803      	ldr	r3, [r0, #0]
 800616c:	ea23 0301 	bic.w	r3, r3, r1
 8006170:	6003      	str	r3, [r0, #0]
  }
}
 8006172:	b002      	add	sp, #8
 8006174:	4770      	bx	lr
 8006176:	46c0      	nop			(mov r8, r8)

08006178 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8006178:	b122      	cbz	r2, 8006184 <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800617a:	8a83      	ldrh	r3, [r0, #20]
 800617c:	b29b      	uxth	r3, r3
 800617e:	ea41 0303 	orr.w	r3, r1, r3
 8006182:	e003      	b.n	800618c <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8006184:	8a83      	ldrh	r3, [r0, #20]
 8006186:	b29b      	uxth	r3, r3
 8006188:	ea23 0301 	bic.w	r3, r3, r1
 800618c:	8283      	strh	r3, [r0, #20]
  }
}
 800618e:	4770      	bx	lr

08006190 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8006190:	8a03      	ldrh	r3, [r0, #16]
 8006192:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 8006196:	041b      	lsls	r3, r3, #16
 8006198:	0c1b      	lsrs	r3, r3, #16
 800619a:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 800619c:	8a03      	ldrh	r3, [r0, #16]
 800619e:	b29b      	uxth	r3, r3
 80061a0:	430b      	orrs	r3, r1
 80061a2:	8203      	strh	r3, [r0, #16]
}
 80061a4:	4770      	bx	lr
 80061a6:	46c0      	nop			(mov r8, r8)

080061a8 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80061a8:	8983      	ldrh	r3, [r0, #12]
 80061aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061ae:	041b      	lsls	r3, r3, #16
 80061b0:	0c1b      	lsrs	r3, r3, #16
 80061b2:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 80061b4:	8983      	ldrh	r3, [r0, #12]
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	4319      	orrs	r1, r3
 80061ba:	8181      	strh	r1, [r0, #12]
}
 80061bc:	4770      	bx	lr
 80061be:	46c0      	nop			(mov r8, r8)

080061c0 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80061c0:	b121      	cbz	r1, 80061cc <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80061c2:	8983      	ldrh	r3, [r0, #12]
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80061ca:	e004      	b.n	80061d6 <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 80061cc:	8983      	ldrh	r3, [r0, #12]
 80061ce:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80061d2:	041b      	lsls	r3, r3, #16
 80061d4:	0c1b      	lsrs	r3, r3, #16
 80061d6:	8183      	strh	r3, [r0, #12]
  }
}
 80061d8:	4770      	bx	lr
 80061da:	46c0      	nop			(mov r8, r8)

080061dc <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80061dc:	8a03      	ldrh	r3, [r0, #16]
 80061de:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 80061e2:	041b      	lsls	r3, r3, #16
 80061e4:	0c1b      	lsrs	r3, r3, #16
 80061e6:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 80061e8:	8a03      	ldrh	r3, [r0, #16]
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	4319      	orrs	r1, r3
 80061ee:	8201      	strh	r1, [r0, #16]
}
 80061f0:	4770      	bx	lr
 80061f2:	46c0      	nop			(mov r8, r8)

080061f4 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80061f4:	b121      	cbz	r1, 8006200 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80061f6:	8a03      	ldrh	r3, [r0, #16]
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061fe:	e004      	b.n	800620a <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8006200:	8a03      	ldrh	r3, [r0, #16]
 8006202:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006206:	041b      	lsls	r3, r3, #16
 8006208:	0c1b      	lsrs	r3, r3, #16
 800620a:	8203      	strh	r3, [r0, #16]
  }
}
 800620c:	4770      	bx	lr
 800620e:	46c0      	nop			(mov r8, r8)

08006210 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8006210:	05c9      	lsls	r1, r1, #23
 8006212:	0dc9      	lsrs	r1, r1, #23
 8006214:	8081      	strh	r1, [r0, #4]
}
 8006216:	4770      	bx	lr

08006218 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8006218:	8880      	ldrh	r0, [r0, #4]
 800621a:	05c0      	lsls	r0, r0, #23
 800621c:	0dc0      	lsrs	r0, r0, #23
}
 800621e:	4770      	bx	lr

08006220 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8006220:	8983      	ldrh	r3, [r0, #12]
 8006222:	b29b      	uxth	r3, r3
 8006224:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8006228:	8183      	strh	r3, [r0, #12]
}
 800622a:	4770      	bx	lr

0800622c <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 800622c:	8b03      	ldrh	r3, [r0, #24]
 800622e:	b2db      	uxtb	r3, r3
 8006230:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8006232:	8b03      	ldrh	r3, [r0, #24]
 8006234:	b29b      	uxth	r3, r3
 8006236:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800623a:	8303      	strh	r3, [r0, #24]
}
 800623c:	4770      	bx	lr
 800623e:	46c0      	nop			(mov r8, r8)

08006240 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8006240:	8b03      	ldrh	r3, [r0, #24]
 8006242:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006246:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8006248:	8b03      	ldrh	r3, [r0, #24]
 800624a:	b29b      	uxth	r3, r3
 800624c:	430b      	orrs	r3, r1
 800624e:	8303      	strh	r3, [r0, #24]
}
 8006250:	4770      	bx	lr
 8006252:	46c0      	nop			(mov r8, r8)

08006254 <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006254:	b121      	cbz	r1, 8006260 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8006256:	8a83      	ldrh	r3, [r0, #20]
 8006258:	b29b      	uxth	r3, r3
 800625a:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 800625e:	e004      	b.n	800626a <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8006260:	8a83      	ldrh	r3, [r0, #20]
 8006262:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8006266:	041b      	lsls	r3, r3, #16
 8006268:	0c1b      	lsrs	r3, r3, #16
 800626a:	8283      	strh	r3, [r0, #20]
  }
}
 800626c:	4770      	bx	lr
 800626e:	46c0      	nop			(mov r8, r8)

08006270 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006270:	b121      	cbz	r1, 800627c <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8006272:	8a83      	ldrh	r3, [r0, #20]
 8006274:	b29b      	uxth	r3, r3
 8006276:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800627a:	e004      	b.n	8006286 <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 800627c:	8a83      	ldrh	r3, [r0, #20]
 800627e:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8006282:	041b      	lsls	r3, r3, #16
 8006284:	0c1b      	lsrs	r3, r3, #16
 8006286:	8283      	strh	r3, [r0, #20]
  }
}
 8006288:	4770      	bx	lr
 800628a:	46c0      	nop			(mov r8, r8)

0800628c <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800628c:	b121      	cbz	r1, 8006298 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800628e:	8a83      	ldrh	r3, [r0, #20]
 8006290:	b29b      	uxth	r3, r3
 8006292:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8006296:	e004      	b.n	80062a2 <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8006298:	8a83      	ldrh	r3, [r0, #20]
 800629a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 800629e:	041b      	lsls	r3, r3, #16
 80062a0:	0c1b      	lsrs	r3, r3, #16
 80062a2:	8283      	strh	r3, [r0, #20]
  }
}
 80062a4:	4770      	bx	lr
 80062a6:	46c0      	nop			(mov r8, r8)

080062a8 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80062a8:	8a83      	ldrh	r3, [r0, #20]
 80062aa:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80062ae:	041b      	lsls	r3, r3, #16
 80062b0:	0c1b      	lsrs	r3, r3, #16
 80062b2:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80062b4:	8a83      	ldrh	r3, [r0, #20]
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	4319      	orrs	r1, r3
 80062ba:	8281      	strh	r1, [r0, #20]
}
 80062bc:	4770      	bx	lr
 80062be:	46c0      	nop			(mov r8, r8)

080062c0 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80062c0:	b121      	cbz	r1, 80062cc <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80062c2:	8a83      	ldrh	r3, [r0, #20]
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80062ca:	e004      	b.n	80062d6 <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 80062cc:	8a83      	ldrh	r3, [r0, #20]
 80062ce:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80062d2:	041b      	lsls	r3, r3, #16
 80062d4:	0c1b      	lsrs	r3, r3, #16
 80062d6:	8283      	strh	r3, [r0, #20]
  }
}
 80062d8:	4770      	bx	lr
 80062da:	46c0      	nop			(mov r8, r8)

080062dc <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 80062dc:	8803      	ldrh	r3, [r0, #0]
 80062de:	4219      	tst	r1, r3
 80062e0:	bf0c      	ite	eq
 80062e2:	2000      	moveq	r0, #0
 80062e4:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80062e6:	4770      	bx	lr

080062e8 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 80062e8:	ea6f 0101 	mvn.w	r1, r1
 80062ec:	b289      	uxth	r1, r1
 80062ee:	8001      	strh	r1, [r0, #0]
}
 80062f0:	4770      	bx	lr
 80062f2:	46c0      	nop			(mov r8, r8)

080062f4 <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80062f4:	b2cb      	uxtb	r3, r1
 80062f6:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80062fa:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 80062fe:	2301      	movs	r3, #1
 8006300:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006304:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 8006308:	bf08      	it	eq
 800630a:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800630c:	d004      	beq.n	8006318 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800630e:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 8006312:	bf0c      	ite	eq
 8006314:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8006316:	8a83      	ldrhne	r3, [r0, #20]
 8006318:	b29b      	uxth	r3, r3
 800631a:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 800631e:	0a0b      	lsrs	r3, r1, #8
 8006320:	2201      	movs	r2, #1
 8006322:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 8006324:	8803      	ldrh	r3, [r0, #0]
 8006326:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8006328:	421a      	tst	r2, r3
 800632a:	bf0c      	ite	eq
 800632c:	2000      	moveq	r0, #0
 800632e:	2001      	movne	r0, #1
 8006330:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 8006334:	bf0c      	ite	eq
 8006336:	2000      	moveq	r0, #0
 8006338:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 800633c:	4770      	bx	lr
 800633e:	46c0      	nop			(mov r8, r8)

08006340 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 8006340:	0a09      	lsrs	r1, r1, #8
 8006342:	2301      	movs	r3, #1
 8006344:	408b      	lsls	r3, r1
 8006346:	ea6f 0303 	mvn.w	r3, r3
 800634a:	b29b      	uxth	r3, r3
 800634c:	8003      	strh	r3, [r0, #0]
}
 800634e:	4770      	bx	lr

08006350 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8006350:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8006352:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8006354:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006358:	041b      	lsls	r3, r3, #16
 800635a:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800635c:	4313      	orrs	r3, r2
 800635e:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8006360:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006362:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8006364:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006366:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8006368:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800636a:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800636e:	430b      	orrs	r3, r1
 8006370:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006372:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8006376:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006378:	0412      	lsls	r2, r2, #16
 800637a:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800637c:	b29b      	uxth	r3, r3
 800637e:	4313      	orrs	r3, r2
 8006380:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8006382:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8006384:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8006386:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800638a:	041b      	lsls	r3, r3, #16
 800638c:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800638e:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8006390:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006392:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8006394:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006396:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 8006398:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800639a:	a803      	add	r0, sp, #12
 800639c:	f7fe fe8e 	bl	80050bc <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80063a0:	4b10      	ldr	r3, [pc, #64]	(80063e4 <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80063a2:	4811      	ldr	r0, [pc, #68]	(80063e8 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 80063a4:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80063a6:	bf0c      	ite	eq
 80063a8:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80063aa:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80063ac:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80063b0:	6833      	ldr	r3, [r6, #0]
 80063b2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 80063bc:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80063c0:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80063c2:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80063c6:	fb0c 1212 	mls	r2, ip, r2, r1
 80063ca:	0112      	lsls	r2, r2, #4
 80063cc:	3232      	adds	r2, #50
 80063ce:	fba2 2300 	umull	r2, r3, r2, r0
 80063d2:	095b      	lsrs	r3, r3, #5
 80063d4:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80063d8:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 80063dc:	b29b      	uxth	r3, r3
 80063de:	812b      	strh	r3, [r5, #8]
}
 80063e0:	b008      	add	sp, #32
 80063e2:	bd70      	pop	{r4, r5, r6, pc}
 80063e4:	40013800 	.word	0x40013800
 80063e8:	51eb851f 	.word	0x51eb851f

080063ec <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80063ec:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80063ee:	4b22      	ldr	r3, [pc, #136]	(8006478 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80063f0:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80063f2:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80063f4:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80063f6:	d02b      	beq.n	8006450 <USART_DeInit+0x64>
 80063f8:	d808      	bhi.n	800640c <USART_DeInit+0x20>
 80063fa:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80063fe:	4298      	cmp	r0, r3
 8006400:	d016      	beq.n	8006430 <USART_DeInit+0x44>
 8006402:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006406:	4298      	cmp	r0, r3
 8006408:	d134      	bne.n	8006474 <USART_DeInit+0x88>
 800640a:	e019      	b.n	8006440 <USART_DeInit+0x54>
 800640c:	4b1b      	ldr	r3, [pc, #108]	(800647c <USART_DeInit+0x90>)
 800640e:	4298      	cmp	r0, r3
 8006410:	d026      	beq.n	8006460 <USART_DeInit+0x74>
 8006412:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8006416:	4298      	cmp	r0, r3
 8006418:	d12c      	bne.n	8006474 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800641a:	2101      	movs	r1, #1
 800641c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006420:	f7fe fed2 	bl	80051c8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8006424:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006428:	2100      	movs	r1, #0
 800642a:	f7fe fecd 	bl	80051c8 <RCC_APB2PeriphResetCmd>
 800642e:	e021      	b.n	8006474 <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8006430:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006434:	2101      	movs	r1, #1
 8006436:	f7fe fed5 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800643a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800643e:	e016      	b.n	800646e <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8006440:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006444:	2101      	movs	r1, #1
 8006446:	f7fe fecd 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800644a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800644e:	e00e      	b.n	800646e <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8006450:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006454:	2101      	movs	r1, #1
 8006456:	f7fe fec5 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800645a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800645e:	e006      	b.n	800646e <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8006460:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006464:	2101      	movs	r1, #1
 8006466:	f7fe febd 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800646a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800646e:	2100      	movs	r1, #0
 8006470:	f7fe feb8 	bl	80051e4 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8006474:	b003      	add	sp, #12
 8006476:	bd00      	pop	{pc}
 8006478:	40004c00 	.word	0x40004c00
 800647c:	40005000 	.word	0x40005000

08006480 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8006480:	bf30      	wfi
    BX r14
 8006482:	4770      	bx	lr

08006484 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8006484:	bf20      	wfe
    BX r14
 8006486:	4770      	bx	lr

08006488 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8006488:	bf40      	sev
    BX r14
 800648a:	4770      	bx	lr

0800648c <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 800648c:	f3bf 8f6f 	isb	sy
    BX r14
 8006490:	4770      	bx	lr

08006492 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8006492:	f3bf 8f4f 	dsb	sy
    BX r14
 8006496:	4770      	bx	lr

08006498 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8006498:	f3bf 8f5f 	dmb	sy
    BX r14
 800649c:	4770      	bx	lr

0800649e <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 800649e:	df01      	svc	1
    BX r14
 80064a0:	4770      	bx	lr

080064a2 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 80064a2:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 80064a6:	4770      	bx	lr

080064a8 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 80064a8:	f380 8814 	msr	CONTROL, r0
  ISB
 80064ac:	f3bf 8f6f 	isb	sy
  BX r14
 80064b0:	4770      	bx	lr

080064b2 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 80064b2:	f3ef 8009 	mrs	r0, PSP
  BX r14
 80064b6:	4770      	bx	lr

080064b8 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 80064b8:	f380 8809 	msr	PSP, r0
    BX r14
 80064bc:	4770      	bx	lr

080064be <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 80064be:	f3ef 8008 	mrs	r0, MSP
  BX r14
 80064c2:	4770      	bx	lr

080064c4 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 80064c4:	f380 8808 	msr	MSP, r0
    BX r14
 80064c8:	4770      	bx	lr

080064ca <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 80064ca:	b672      	cpsid	i
  BX r14
 80064cc:	4770      	bx	lr

080064ce <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 80064ce:	b662      	cpsie	i
  BX r14
 80064d0:	4770      	bx	lr

080064d2 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 80064d2:	b671      	cpsid	f
  BX r14
 80064d4:	4770      	bx	lr

080064d6 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 80064d6:	b661      	cpsie	f
  BX r14
 80064d8:	4770      	bx	lr

080064da <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 80064da:	f380 8811 	msr	BASEPRI, r0
  BX r14
 80064de:	4770      	bx	lr

080064e0 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 80064e0:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 80064e4:	4770      	bx	lr

080064e6 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 80064e6:	ba40      	rev16	r0, r0
  BX r14
 80064e8:	4770      	bx	lr

080064ea <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 80064ea:	ba00      	rev	r0, r0
  BX r14
 80064ec:	4770      	bx	lr
	...

080064f0 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 80064f0:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 80064f4:	4668      	mov	r0, sp
 80064f6:	468d      	mov	sp, r1
 80064f8:	b501      	push	{r0, lr}
 80064fa:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80064fc:	490c      	ldr	r1, [pc, #48]	(8006530 <Reset_Handler+0x40>)
 80064fe:	f8df c034 	ldr.w	ip, [pc, #52]	; 8006534 <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 8006502:	480d      	ldr	r0, [pc, #52]	(8006538 <Reset_Handler+0x48>)
 8006504:	e002      	b.n	800650c <Reset_Handler+0x1c>
 8006506:	5883      	ldr	r3, [r0, r2]
 8006508:	508b      	str	r3, [r1, r2]
 800650a:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800650c:	eb01 0302 	add.w	r3, r1, r2
 8006510:	4563      	cmp	r3, ip
 8006512:	d3f8      	bcc.n	8006506 <Reset_Handler+0x16>
 8006514:	4b09      	ldr	r3, [pc, #36]	(800653c <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8006516:	490a      	ldr	r1, [pc, #40]	(8006540 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 8006518:	2200      	movs	r2, #0
 800651a:	e001      	b.n	8006520 <Reset_Handler+0x30>
 800651c:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8006520:	428b      	cmp	r3, r1
 8006522:	d3fb      	bcc.n	800651c <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 8006524:	f7fc feaa 	bl	800327c <main>
}
 8006528:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 800652c:	4685      	mov	sp, r0
 800652e:	4770      	bx	lr
 8006530:	20000000 	.word	0x20000000
 8006534:	20000014 	.word	0x20000014
 8006538:	08006568 	.word	0x08006568
 800653c:	20000014 	.word	0x20000014
 8006540:	200000c8 	.word	0x200000c8

08006544 <APBAHBPrescTable>:
 8006544:	00000000 	.word	0x00000000
 8006548:	04030201 	.word	0x04030201
 800654c:	04030201 	.word	0x04030201
 8006550:	09080706 	.word	0x09080706

08006554 <ADCPrescTable>:
 8006554:	08060402 	.word	0x08060402
 8006558:	4c454820 	.word	0x4c454820
 800655c:	3a204f4c 	.word	0x3a204f4c
 8006560:	000d0a29 	.word	0x000d0a29
 8006564:	0000000a 	.word	0x0000000a

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

20000008 <count>:
20000008:	000000d6 	.word	0x000000d6

2000000c <SCALE>:
2000000c:	3f333333 	.word	0x3f333333

20000010 <old_speed>:
20000010:	00000320 	.word	0x00000320

Disassembly of section .bss:

20000014 <ADCres_buf_index>:
	...

20000016 <diff>:
	...

20000018 <wallTrackSide>:
	...

20000019 <sweepDirection>:
	...

2000001a <ADCres_buf>:
	...

2000007e <IRsweepDone>:
	...

20000080 <PC_RX_buff_index>:
20000080:	00000000 	.word	0x00000000

20000084 <PC_data_rdy>:
20000084:	00000000 	.word	0x00000000

20000088 <gwTimingDelay>:
20000088:	00000000 	.word	0x00000000

2000008c <gw1msCounter>:
2000008c:	00000000 	.word	0x00000000

20000090 <PC_RX_com_buf>:
	...

200000a0 <DXL_RX_buff_index>:
200000a0:	00000000 	.word	0x00000000

200000a4 <DXL_TX_buff_index>:
200000a4:	00000000 	.word	0x00000000

200000a8 <DXL_RX_com_buf>:
	...

200000b7 <DXL_TX_com_buf>:
	...

Disassembly of section ._usrstack:

200000c8 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	0000030c 	andeq	r0, r0, ip, lsl #6
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	062f0002 	strteq	r0, [pc], -r2
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
  7c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0bdb0002 	bleq	ff6c009c <SCS_BASE+0x1f6b209c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	08003574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip, sp}
  9c:	0000020c 	andeq	r0, r0, ip, lsl #4
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	11030002 	tstne	r3, r2
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	08003780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp}
  bc:	000001b4 	strheq	r0, [r0], -r4
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	15200002 	strne	r0, [r0, #-2]!
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	08003934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip, sp}
  dc:	000001ec 	andeq	r0, r0, ip, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	193e0002 	ldmdbne	lr!, {r1}
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08003b20 	stmdaeq	r0, {r5, r8, r9, fp, ip, sp}
  fc:	00000148 	andeq	r0, r0, r8, asr #2
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	1b0d0002 	blne	34011c <__Stack_Size+0x33fd1c>
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, sp}
 11c:	000002e4 	andeq	r0, r0, r4, ror #5
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1eb20002 	cdpne	0, 11, cr0, cr2, cr2, {0}
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, ip, sp}
 13c:	00000394 	muleq	r0, r4, r3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	29d10002 	ldmibcs	r1, {r1}^
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	080042e0 	stmdaeq	r0, {r5, r6, r7, r9, lr}
 15c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	310b0002 	tstcc	fp, r2
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08004808 	stmdaeq	r0, {r3, fp, lr}
 17c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	37530002 	ldrbcc	r0, [r3, -r2]
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004a90 	stmdaeq	r0, {r4, r7, r9, fp, lr}
 19c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	403a0002 	eorsmi	r0, sl, r2
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, lr}
 1bc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	42810002 	addmi	r0, r1, #2	; 0x2
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, lr}
 1dc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	4b3e0002 	blmi	f801fc <__Stack_Size+0xf7fdfc>
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	08005298 	stmdaeq	r0, {r3, r4, r7, r9, ip, lr}
 1fc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	4d2d0002 	stcmi	0, cr0, [sp, #-8]!
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	0800533c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, lr}
 21c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	6e760002 	cdpvs	0, 7, cr0, cr6, cr2, {0}
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	080060c4 	stmdaeq	r0, {r2, r6, r7, sp, lr}
 23c:	000003bc 	strheq	r0, [r0], -ip
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	77c60002 	strbvc	r0, [r6, r2]
 250:	00040000 	andeq	r0, r4, r0
 254:	00000000 	andeq	r0, r0, r0
 258:	08006480 	stmdaeq	r0, {r7, sl, sp, lr}
 25c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	785f0002 	ldmdavc	pc, {r1}^
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	080064f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp, lr}
 27c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	79650002 	stmdbvc	r5!, {r1}^
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	7a2a0002 	bvc	a802bc <__Stack_Size+0xa7febc>
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	8c9e0002 	ldchi	0, cr0, [lr], {2}
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	8de40002 	stclhi	0, cr0, [r4, #8]!
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	8ef70002 	cdphi	0, 15, cr0, cr7, cr2, {0}
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000009c 	muleq	r0, ip, r0
	...
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
 32c:	989c0002 	ldmls	ip, {r1}
 330:	00040000 	andeq	r0, r4, r0
	...
 33c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 348:	00000024 	andeq	r0, r0, r4, lsr #32
 34c:	a24e0002 	subge	r0, lr, #2	; 0x2
 350:	00040000 	andeq	r0, r4, r0
	...
 35c:	0000000c 	andeq	r0, r0, ip
 360:	00000000 	andeq	r0, r0, r0
 364:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	000000f3 	strdeq	r0, [r0], -r3
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	055e0000 	ldrbeq	r0, [lr]
       c:	03a80000 	undefined instruction 0x03a80000
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	03bc0059 	undefined instruction 0x03bc0059
      20:	74730000 	ldrbtvc	r0, [r3]
      24:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
      28:	65777352 	ldrbvs	r7, [r7, #-850]!
      2c:	cf007065 	svcgt	0x00007065
      30:	73000003 	movwvc	r0, #3	; 0x3
      34:	61577465 	cmpvs	r7, r5, ror #8
      38:	72546c6c 	subsvc	r6, r4, #27648	; 0x6c00
      3c:	536b6361 	cmnpl	fp, #-2080374783	; 0x84000001
      40:	00656469 	rsbeq	r6, r5, r9, ror #8
      44:	000003e4 	andeq	r0, r0, r4, ror #7
      48:	49545f5f 	ldmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
      4c:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^
      50:	f9005253 	undefined instruction 0xf9005253
      54:	6d000003 	stcvs	0, cr0, [r0, #-12]
      58:	006e6961 	rsbeq	r6, lr, r1, ror #18
      5c:	00000499 	muleq	r0, r9, r4
      60:	64756142 	ldrbtvs	r6, [r5], #-322
      64:	65746172 	ldrbvs	r6, [r4, #-370]!
      68:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
      6c:	0004ab00 	andeq	sl, r4, r0, lsl #22
      70:	75614200 	strbvc	r4, [r1, #-512]!
      74:	74617264 	strbtvc	r7, [r1], #-612
      78:	43505f65 	cmpmi	r0, #404	; 0x194
      7c:	0004cd00 	andeq	ip, r4, r0, lsl #26
      80:	43444100 	movtmi	r4, #16640	; 0x4100
      84:	5f736572 	svcpl	0x00736572
      88:	00667562 	rsbeq	r7, r6, r2, ror #10
      8c:	000004df 	ldrdeq	r0, [r0], -pc
      90:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
      94:	625f7365 	subsvs	r7, pc, #-1811939327	; 0x94000001
      98:	695f6675 	ldmdbvs	pc, {r0, r2, r4, r5, r6, r9, sl, sp, lr}^
      9c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
      a0:	0004f100 	andeq	pc, r4, r0, lsl #2
      a4:	66696400 	strbtvs	r6, [r9], -r0, lsl #8
      a8:	05030066 	streq	r0, [r3, #-102]
      ac:	61770000 	cmnvs	r7, r0
      b0:	72546c6c 	subsvc	r6, r4, #27648	; 0x6c00
      b4:	536b6361 	cmnpl	fp, #-2080374783	; 0x84000001
      b8:	00656469 	rsbeq	r6, r5, r9, ror #8
      bc:	00000515 	andeq	r0, r0, r5, lsl r5
      c0:	77735249 	ldrbvc	r5, [r3, -r9, asr #4]!
      c4:	44706565 	ldrbtmi	r6, [r0], #-1381
      c8:	00656e6f 	rsbeq	r6, r5, pc, ror #28
      cc:	00000527 	andeq	r0, r0, r7, lsr #10
      d0:	65657773 	strbvs	r7, [r5, #-1907]!
      d4:	72694470 	rsbvc	r4, r9, #1879048192	; 0x70000000
      d8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
      dc:	39006e6f 	stmdbcc	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
      e0:	63000005 	movwvs	r0, #5	; 0x5
      e4:	746e756f 	strbtvc	r7, [lr], #-1391
      e8:	00054b00 	andeq	r4, r5, r0, lsl #22
      ec:	41435300 	cmpmi	r3, r0, lsl #6
      f0:	0000454c 	andeq	r4, r0, ip, asr #10
      f4:	38000000 	stmdacc	r0, {}
      f8:	02000006 	andeq	r0, r0, #6	; 0x6
      fc:	00062f00 	andeq	r2, r6, r0, lsl #30
     100:	0005ac00 	andeq	sl, r5, r0, lsl #24
     104:	00005200 	andeq	r5, r0, r0, lsl #4
     108:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
     10c:	65637845 	strbvs	r7, [r3, #-2117]!
     110:	6f697470 	svcvs	0x00697470
     114:	0065006e 	rsbeq	r0, r5, lr, rrx
     118:	61480000 	cmpvs	r8, r0
     11c:	61466472 	cmpvs	r6, r2, ror r4
     120:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     124:	70656378 	rsbvc	r6, r5, r8, ror r3
     128:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     12c:	00007800 	andeq	r7, r0, r0, lsl #16
     130:	6d654d00 	stclvs	13, cr4, [r5]
     134:	616e614d 	cmnvs	lr, sp, asr #2
     138:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
     13c:	74706563 	ldrbtvc	r6, [r0], #-1379
     140:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     144:	0000008b 	andeq	r0, r0, fp, lsl #1
     148:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     14c:	746c7561 	strbtvc	r7, [ip], #-1377
     150:	65637845 	strbvs	r7, [r3, #-2117]!
     154:	6f697470 	svcvs	0x00697470
     158:	009e006e 	addseq	r0, lr, lr, rrx
     15c:	73550000 	cmpvc	r5, #0	; 0x0
     160:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     164:	746c7561 	strbtvc	r7, [ip], #-1377
     168:	65637845 	strbvs	r7, [r3, #-2117]!
     16c:	6f697470 	svcvs	0x00697470
     170:	00b1006e 	adcseq	r0, r1, lr, rrx
     174:	65440000 	strbvs	r0, [r4]
     178:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!
     17c:	74696e6f 	strbtvc	r6, [r9], #-3695
     180:	c400726f 	strgt	r7, [r0], #-623
     184:	53000000 	movwpl	r0, #0	; 0x0
     188:	61484356 	cmpvs	r8, r6, asr r3
     18c:	656c646e 	strbvs	r6, [ip, #-1134]!
     190:	00d70072 	sbcseq	r0, r7, r2, ror r0
     194:	65500000 	ldrbvs	r0, [r0]
     198:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
     19c:	00ea0043 	rsceq	r0, sl, r3, asr #32
     1a0:	57570000 	ldrbpl	r0, [r7, -r0]
     1a4:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^
     1a8:	61485152 	cmpvs	r8, r2, asr r1
     1ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     1b0:	00fd0072 	rscseq	r0, sp, r2, ror r0
     1b4:	56500000 	ldrbpl	r0, [r0], -r0
     1b8:	52495f44 	subpl	r5, r9, #272	; 0x110
     1bc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     1c0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1c4:	00011000 	andeq	r1, r1, r0
     1c8:	4d415400 	cfstrdmi	mvd5, [r1]
     1cc:	5f524550 	svcpl	0x00524550
     1d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1d4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1d8:	23007265 	movwcs	r7, #613	; 0x265
     1dc:	52000001 	andpl	r0, r0, #1	; 0x1
     1e0:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^
     1e4:	61485152 	cmpvs	r8, r2, asr r1
     1e8:	656c646e 	strbvs	r6, [ip, #-1134]!
     1ec:	01360072 	teqeq	r6, r2, ror r0
     1f0:	4c460000 	marmi	acc0, r0, r6
     1f4:	5f485341 	svcpl	0x00485341
     1f8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1fc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     200:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     204:	52000001 	andpl	r0, r0, #1	; 0x1
     208:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     20c:	61485152 	cmpvs	r8, r2, asr r1
     210:	656c646e 	strbvs	r6, [ip, #-1134]!
     214:	015c0072 	cmpeq	ip, r2, ror r0
     218:	58450000 	stmdapl	r5, {}^
     21c:	5f304954 	svcpl	0x00304954
     220:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     224:	6c646e61 	stclvs	14, cr6, [r4], #-388
     228:	6f007265 	svcvs	0x00007265
     22c:	45000001 	strmi	r0, [r0, #-1]
     230:	31495458 	cmpcc	r9, r8, asr r4
     234:	5152495f 	cmppl	r2, pc, asr r9
     238:	646e6148 	strbtvs	r6, [lr], #-328
     23c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     240:	00000182 	andeq	r0, r0, r2, lsl #3
     244:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     248:	52495f32 	subpl	r5, r9, #200	; 0xc8
     24c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     250:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     254:	00019500 	andeq	r9, r1, r0, lsl #10
     258:	54584500 	ldrbpl	r4, [r8], #-1280
     25c:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     260:	61485152 	cmpvs	r8, r2, asr r1
     264:	656c646e 	strbvs	r6, [ip, #-1134]!
     268:	01a80072 	undefined instruction 0x01a80072
     26c:	58450000 	stmdapl	r5, {}^
     270:	5f344954 	svcpl	0x00344954
     274:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     278:	6c646e61 	stclvs	14, cr6, [r4], #-388
     27c:	bc007265 	sfmlt	f7, 4, [r0], {101}
     280:	44000001 	strmi	r0, [r0], #-1
     284:	5f31414d 	svcpl	0x0031414d
     288:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     28c:	316c656e 	cmncc	ip, lr, ror #10
     290:	5152495f 	cmppl	r2, pc, asr r9
     294:	646e6148 	strbtvs	r6, [lr], #-328
     298:	0072656c 	rsbseq	r6, r2, ip, ror #10
     29c:	000001d0 	ldrdeq	r0, [r0], -r0
     2a0:	31414d44 	cmpcc	r1, r4, asr #26
     2a4:	6168435f 	cmnvs	r8, pc, asr r3
     2a8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     2ac:	52495f32 	subpl	r5, r9, #200	; 0xc8
     2b0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2b4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2b8:	0001e400 	andeq	lr, r1, r0, lsl #8
     2bc:	414d4400 	cmpmi	sp, r0, lsl #8
     2c0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     2c4:	656e6e61 	strbvs	r6, [lr, #-3681]!
     2c8:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     2cc:	61485152 	cmpvs	r8, r2, asr r1
     2d0:	656c646e 	strbvs	r6, [ip, #-1134]!
     2d4:	01f80072 	mvnseq	r0, r2, ror r0
     2d8:	4d440000 	stclmi	0, cr0, [r4]
     2dc:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     2e0:	6e6e6168 	powvsez	f6, f6, #0.0
     2e4:	5f346c65 	svcpl	0x00346c65
     2e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2ec:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2f0:	0c007265 	sfmeq	f7, 4, [r0], {101}
     2f4:	44000002 	strmi	r0, [r0], #-2
     2f8:	5f31414d 	svcpl	0x0031414d
     2fc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     300:	356c656e 	strbcc	r6, [ip, #-1390]!
     304:	5152495f 	cmppl	r2, pc, asr r9
     308:	646e6148 	strbtvs	r6, [lr], #-328
     30c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     310:	00000220 	andeq	r0, r0, r0, lsr #4
     314:	31414d44 	cmpcc	r1, r4, asr #26
     318:	6168435f 	cmnvs	r8, pc, asr r3
     31c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     320:	52495f36 	subpl	r5, r9, #216	; 0xd8
     324:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     328:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     32c:	00023400 	andeq	r3, r2, r0, lsl #8
     330:	414d4400 	cmpmi	sp, r0, lsl #8
     334:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     338:	656e6e61 	strbvs	r6, [lr, #-3681]!
     33c:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^
     340:	61485152 	cmpvs	r8, r2, asr r1
     344:	656c646e 	strbvs	r6, [ip, #-1134]!
     348:	02480072 	subeq	r0, r8, #114	; 0x72
     34c:	44410000 	strbmi	r0, [r1]
     350:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
     354:	5152495f 	cmppl	r2, pc, asr r9
     358:	646e6148 	strbtvs	r6, [lr], #-328
     35c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     360:	0000025c 	andeq	r0, r0, ip, asr r2
     364:	5f425355 	svcpl	0x00425355
     368:	435f5048 	cmpmi	pc, #72	; 0x48
     36c:	545f4e41 	ldrbpl	r4, [pc], #3649	; 374 <_Minimum_Stack_Size+0x274>
     370:	52495f58 	subpl	r5, r9, #352	; 0x160
     374:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     378:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     37c:	00027000 	andeq	r7, r2, r0
     380:	42535500 	subsmi	r5, r3, #0	; 0x0
     384:	5f504c5f 	svcpl	0x00504c5f
     388:	5f4e4143 	svcpl	0x004e4143
     38c:	5f305852 	svcpl	0x00305852
     390:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     394:	6c646e61 	stclvs	14, cr6, [r4], #-388
     398:	84007265 	strhi	r7, [r0], #-613
     39c:	43000002 	movwmi	r0, #2	; 0x2
     3a0:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     3a4:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^
     3a8:	61485152 	cmpvs	r8, r2, asr r1
     3ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     3b0:	02980072 	addseq	r0, r8, #114	; 0x72
     3b4:	41430000 	cmpmi	r3, r0
     3b8:	43535f4e 	cmpmi	r3, #312	; 0x138
     3bc:	52495f45 	subpl	r5, r9, #276	; 0x114
     3c0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3c4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3c8:	0002ac00 	andeq	sl, r2, r0, lsl #24
     3cc:	54584500 	ldrbpl	r4, [r8], #-1280
     3d0:	355f3949 	ldrbcc	r3, [pc, #-2377]	; fffffa8f <SCS_BASE+0x1fff1a8f>
     3d4:	5152495f 	cmppl	r2, pc, asr r9
     3d8:	646e6148 	strbtvs	r6, [lr], #-328
     3dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3e0:	000002c0 	andeq	r0, r0, r0, asr #5
     3e4:	314d4954 	cmpcc	sp, r4, asr r9
     3e8:	4b52425f 	blmi	1490d6c <__Stack_Size+0x149096c>
     3ec:	5152495f 	cmppl	r2, pc, asr r9
     3f0:	646e6148 	strbtvs	r6, [lr], #-328
     3f4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3f8:	000002d4 	ldrdeq	r0, [r0], -r4
     3fc:	314d4954 	cmpcc	sp, r4, asr r9
     400:	5f50555f 	svcpl	0x0050555f
     404:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     408:	6c646e61 	stclvs	14, cr6, [r4], #-388
     40c:	e8007265 	stmda	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     410:	54000002 	strpl	r0, [r0], #-2
     414:	5f314d49 	svcpl	0x00314d49
     418:	5f475254 	svcpl	0x00475254
     41c:	5f4d4f43 	svcpl	0x004d4f43
     420:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     424:	6c646e61 	stclvs	14, cr6, [r4], #-388
     428:	fc007265 	stc2	2, cr7, [r0], {101}
     42c:	54000002 	strpl	r0, [r0], #-2
     430:	5f314d49 	svcpl	0x00314d49
     434:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     438:	61485152 	cmpvs	r8, r2, asr r1
     43c:	656c646e 	strbvs	r6, [ip, #-1134]!
     440:	03100072 	tsteq	r0, #114	; 0x72
     444:	49540000 	ldmdbmi	r4, {}^
     448:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^
     44c:	61485152 	cmpvs	r8, r2, asr r1
     450:	656c646e 	strbvs	r6, [ip, #-1134]!
     454:	03240072 	teqeq	r4, #114	; 0x72
     458:	49540000 	ldmdbmi	r4, {}^
     45c:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^
     460:	61485152 	cmpvs	r8, r2, asr r1
     464:	656c646e 	strbvs	r6, [ip, #-1134]!
     468:	03380072 	teqeq	r8, #114	; 0x72
     46c:	32490000 	subcc	r0, r9, #0	; 0x0
     470:	455f3143 	ldrbmi	r3, [pc, #-323]	; 335 <_Minimum_Stack_Size+0x235>
     474:	52495f56 	subpl	r5, r9, #344	; 0x158
     478:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     47c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     480:	00034c00 	andeq	r4, r3, r0, lsl #24
     484:	43324900 	teqmi	r2, #0	; 0x0
     488:	52455f31 	subpl	r5, r5, #196	; 0xc4
     48c:	5152495f 	cmppl	r2, pc, asr r9
     490:	646e6148 	strbtvs	r6, [lr], #-328
     494:	0072656c 	rsbseq	r6, r2, ip, ror #10
     498:	00000360 	andeq	r0, r0, r0, ror #6
     49c:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     4a0:	5f56455f 	svcpl	0x0056455f
     4a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4ac:	74007265 	strvc	r7, [r0], #-613
     4b0:	49000003 	stmdbmi	r0, {r0, r1}
     4b4:	5f324332 	svcpl	0x00324332
     4b8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     4bc:	61485152 	cmpvs	r8, r2, asr r1
     4c0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4c4:	03880072 	orreq	r0, r8, #114	; 0x72
     4c8:	50530000 	subspl	r0, r3, r0
     4cc:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     4d0:	61485152 	cmpvs	r8, r2, asr r1
     4d4:	656c646e 	strbvs	r6, [ip, #-1134]!
     4d8:	039c0072 	orrseq	r0, ip, #114	; 0x72
     4dc:	50530000 	subspl	r0, r3, r0
     4e0:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     4e4:	61485152 	cmpvs	r8, r2, asr r1
     4e8:	656c646e 	strbvs	r6, [ip, #-1134]!
     4ec:	03b00072 	movseq	r0, #114	; 0x72
     4f0:	53550000 	cmppl	r5, #0	; 0x0
     4f4:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     4f8:	5152495f 	cmppl	r2, pc, asr r9
     4fc:	646e6148 	strbtvs	r6, [lr], #-328
     500:	0072656c 	rsbseq	r6, r2, ip, ror #10
     504:	000003c4 	andeq	r0, r0, r4, asr #7
     508:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     50c:	315f3531 	cmpcc	pc, r1, lsr r5
     510:	52495f30 	subpl	r5, r9, #192	; 0xc0
     514:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     518:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     51c:	0003d800 	andeq	sp, r3, r0, lsl #16
     520:	43545200 	cmpmi	r4, #0	; 0x0
     524:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     528:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     52c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     530:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     534:	0003ec00 	andeq	lr, r3, r0, lsl #24
     538:	42535500 	subsmi	r5, r3, #0	; 0x0
     53c:	656b6157 	strbvs	r6, [fp, #-343]!
     540:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^
     544:	61485152 	cmpvs	r8, r2, asr r1
     548:	656c646e 	strbvs	r6, [ip, #-1134]!
     54c:	04000072 	streq	r0, [r0], #-114
     550:	49540000 	ldmdbmi	r4, {}^
     554:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     558:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     55c:	61485152 	cmpvs	r8, r2, asr r1
     560:	656c646e 	strbvs	r6, [ip, #-1134]!
     564:	04140072 	ldreq	r0, [r4], #-114
     568:	49540000 	ldmdbmi	r4, {}^
     56c:	555f384d 	ldrbpl	r3, [pc, #-2125]	; fffffd27 <SCS_BASE+0x1fff1d27>
     570:	52495f50 	subpl	r5, r9, #320	; 0x140
     574:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     578:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     57c:	00042800 	andeq	r2, r4, r0, lsl #16
     580:	4d495400 	cfstrdmi	mvd5, [r9]
     584:	52545f38 	subspl	r5, r4, #224	; 0xe0
     588:	4f435f47 	svcmi	0x00435f47
     58c:	52495f4d 	subpl	r5, r9, #308	; 0x134
     590:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     594:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     598:	00043c00 	andeq	r3, r4, r0, lsl #24
     59c:	4d495400 	cfstrdmi	mvd5, [r9]
     5a0:	43435f38 	movtmi	r5, #16184	; 0x3f38
     5a4:	5152495f 	cmppl	r2, pc, asr r9
     5a8:	646e6148 	strbtvs	r6, [lr], #-328
     5ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5b0:	00000450 	andeq	r0, r0, r0, asr r4
     5b4:	33434441 	movtcc	r4, #13377	; 0x3441
     5b8:	5152495f 	cmppl	r2, pc, asr r9
     5bc:	646e6148 	strbtvs	r6, [lr], #-328
     5c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5c4:	00000464 	andeq	r0, r0, r4, ror #8
     5c8:	434d5346 	movtmi	r5, #54086	; 0xd346
     5cc:	5152495f 	cmppl	r2, pc, asr r9
     5d0:	646e6148 	strbtvs	r6, [lr], #-328
     5d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5d8:	00000478 	andeq	r0, r0, r8, ror r4
     5dc:	4f494453 	svcmi	0x00494453
     5e0:	5152495f 	cmppl	r2, pc, asr r9
     5e4:	646e6148 	strbtvs	r6, [lr], #-328
     5e8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5ec:	0000048c 	andeq	r0, r0, ip, lsl #9
     5f0:	354d4954 	strbcc	r4, [sp, #-2388]
     5f4:	5152495f 	cmppl	r2, pc, asr r9
     5f8:	646e6148 	strbtvs	r6, [lr], #-328
     5fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     600:	000004a0 	andeq	r0, r0, r0, lsr #9
     604:	33495053 	movtcc	r5, #36947	; 0x9053
     608:	5152495f 	cmppl	r2, pc, asr r9
     60c:	646e6148 	strbtvs	r6, [lr], #-328
     610:	0072656c 	rsbseq	r6, r2, ip, ror #10
     614:	000004b4 	strheq	r0, [r0], -r4
     618:	54524155 	ldrbpl	r4, [r2], #-341
     61c:	52495f34 	subpl	r5, r9, #208	; 0xd0
     620:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     624:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     628:	0004c800 	andeq	ip, r4, r0, lsl #16
     62c:	52415500 	subpl	r5, r1, #0	; 0x0
     630:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^
     634:	61485152 	cmpvs	r8, r2, asr r1
     638:	656c646e 	strbvs	r6, [ip, #-1134]!
     63c:	04dc0072 	ldrbeq	r0, [ip], #114
     640:	49540000 	ldmdbmi	r4, {}^
     644:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^
     648:	61485152 	cmpvs	r8, r2, asr r1
     64c:	656c646e 	strbvs	r6, [ip, #-1134]!
     650:	04f00072 	ldrbteq	r0, [r0], #114
     654:	49540000 	ldmdbmi	r4, {}^
     658:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^
     65c:	61485152 	cmpvs	r8, r2, asr r1
     660:	656c646e 	strbvs	r6, [ip, #-1134]!
     664:	05040072 	streq	r0, [r4, #-114]
     668:	4d440000 	stclmi	0, cr0, [r4]
     66c:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     670:	6e6e6168 	powvsez	f6, f6, #0.0
     674:	5f316c65 	svcpl	0x00316c65
     678:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     67c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     680:	18007265 	stmdane	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     684:	44000005 	strmi	r0, [r0], #-5
     688:	5f32414d 	svcpl	0x0032414d
     68c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     690:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     694:	5152495f 	cmppl	r2, pc, asr r9
     698:	646e6148 	strbtvs	r6, [lr], #-328
     69c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6a0:	0000052c 	andeq	r0, r0, ip, lsr #10
     6a4:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     6a8:	6168435f 	cmnvs	r8, pc, asr r3
     6ac:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     6b0:	52495f33 	subpl	r5, r9, #204	; 0xcc
     6b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6b8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6bc:	00054000 	andeq	r4, r5, r0
     6c0:	414d4400 	cmpmi	sp, r0, lsl #8
     6c4:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     6c8:	656e6e61 	strbvs	r6, [lr, #-3681]!
     6cc:	355f346c 	ldrbcc	r3, [pc, #-1132]	; 268 <_Minimum_Stack_Size+0x168>
     6d0:	5152495f 	cmppl	r2, pc, asr r9
     6d4:	646e6148 	strbtvs	r6, [lr], #-328
     6d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6dc:	00000554 	andeq	r0, r0, r4, asr r5
     6e0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     6e4:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^
     6e8:	61485152 	cmpvs	r8, r2, asr r1
     6ec:	656c646e 	strbvs	r6, [ip, #-1134]!
     6f0:	056a0072 	strbeq	r0, [sl, #-114]!
     6f4:	53550000 	cmppl	r5, #0	; 0x0
     6f8:	31545241 	cmpcc	r4, r1, asr #4
     6fc:	5152495f 	cmppl	r2, pc, asr r9
     700:	646e6148 	strbtvs	r6, [lr], #-328
     704:	0072656c 	rsbseq	r6, r2, ip, ror #10
     708:	00000580 	andeq	r0, r0, r0, lsl #11
     70c:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
     710:	5152495f 	cmppl	r2, pc, asr r9
     714:	646e6148 	strbtvs	r6, [lr], #-328
     718:	0072656c 	rsbseq	r6, r2, ip, ror #10
     71c:	00000596 	muleq	r0, r6, r5
     720:	54737953 	ldrbtpl	r7, [r3], #-2387
     724:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     728:	6c646e61 	stclvs	14, cr6, [r4], #-388
     72c:	00007265 	andeq	r7, r0, r5, ror #4
     730:	7c000000 	stcvc	0, cr0, [r0], {0}
     734:	02000000 	andeq	r0, r0, #0	; 0x0
     738:	000bdb00 	andeq	sp, fp, r0, lsl #22
     73c:	00052800 	andeq	r2, r5, r0, lsl #16
     740:	00048f00 	andeq	r8, r4, r0, lsl #30
     744:	696e4900 	stmdbvs	lr!, {r8, fp, lr}^
     748:	69545f74 	ldmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     74c:	3272656d 	rsbscc	r6, r2, #457179136	; 0x1b400000
     750:	0004a100 	andeq	sl, r4, r0, lsl #2
     754:	73795300 	cmnvc	r9, #0	; 0x0
     758:	6b636954 	blvs	18dacb0 <__Stack_Size+0x18da8b0>
     75c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     760:	75676966 	strbvc	r6, [r7, #-2406]!
     764:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     768:	b6006e6f 	strlt	r6, [r0], -pc, ror #28
     76c:	47000004 	strmi	r0, [r0, -r4]
     770:	5f4f4950 	svcpl	0x004f4950
     774:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     778:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     77c:	6f697461 	svcvs	0x00697461
     780:	04de006e 	ldrbeq	r0, [lr], #110
     784:	564e0000 	strbpl	r0, [lr], -r0
     788:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     78c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     790:	61727567 	cmnvs	r2, r7, ror #10
     794:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     798:	00050600 	andeq	r0, r5, r0, lsl #12
     79c:	43435200 	movtmi	r5, #12800	; 0x3200
     7a0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     7a4:	75676966 	strbvc	r6, [r7, #-2406]!
     7a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     7ac:	00006e6f 	andeq	r6, r0, pc, ror #28
     7b0:	f1000000 	cps	#0
     7b4:	02000000 	andeq	r0, r0, #0	; 0x0
     7b8:	00110300 	andseq	r0, r1, r0, lsl #6
     7bc:	00041d00 	andeq	r1, r4, r0, lsl #26
     7c0:	0001ed00 	andeq	lr, r1, r0, lsl #26
     7c4:	505f5f00 	subspl	r5, pc, r0, lsl #30
     7c8:	6f635f43 	svcvs	0x00635f43
     7cc:	58525f6d 	ldmdapl	r2, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     7d0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     7d4:	00020100 	andeq	r0, r2, r0, lsl #2
     7d8:	65447500 	strbvs	r7, [r4, #-1280]
     7dc:	0079616c 	rsbseq	r6, r9, ip, ror #2
     7e0:	0000022a 	andeq	r0, r0, sl, lsr #4
     7e4:	6c65446d 	cfstrdvs	mvd4, [r5], #-436
     7e8:	53007961 	movwpl	r7, #2401	; 0x961
     7ec:	54000002 	strpl	r0, [r0], #-2
     7f0:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
     7f4:	505f6574 	subspl	r6, pc, r4, ror r5
     7f8:	027c0043 	rsbseq	r0, ip, #67	; 0x43
     7fc:	78540000 	ldmdavc	r4, {}^
     800:	726f5744 	rsbvc	r5, pc, #17825792	; 0x1100000
     804:	00363164 	eorseq	r3, r6, r4, ror #2
     808:	000002a5 	andeq	r0, r0, r5, lsr #5
     80c:	6f577854 	svcvs	0x00577854
     810:	72416472 	subvc	r6, r1, #1912602624	; 0x72000000
     814:	00796172 	rsbseq	r6, r9, r2, ror r1
     818:	000002f5 	strdeq	r0, [r0], -r5
     81c:	72417854 	subvc	r7, r1, #5505024	; 0x540000
     820:	00796172 	rsbseq	r6, r9, r2, ror r1
     824:	0000033e 	andeq	r0, r0, lr, lsr r3
     828:	53447854 	movtpl	r7, #18516	; 0x4854
     82c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     830:	03670067 	cmneq	r7, #103	; 0x67
     834:	53550000 	cmppl	r5, #0	; 0x0
     838:	5f545241 	svcpl	0x00545241
     83c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     840:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     844:	6f697461 	svcvs	0x00697461
     848:	03ad006e 	undefined instruction 0x03ad006e
     84c:	77670000 	strbvc	r0, [r7, -r0]!
     850:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
     854:	6544676e 	strbvs	r6, [r4, #-1902]
     858:	0079616c 	rsbseq	r6, r9, ip, ror #2
     85c:	000003bf 	strheq	r0, [r0], -pc
     860:	6d317767 	ldcvs	7, cr7, [r1, #-412]!
     864:	756f4373 	strbvc	r4, [pc, #-883]!	; 4f9 <__Stack_Size+0xf9>
     868:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     86c:	0003e100 	andeq	lr, r3, r0, lsl #2
     870:	5f435000 	svcpl	0x00435000
     874:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     878:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     87c:	f8006675 	undefined instruction 0xf8006675
     880:	50000003 	andpl	r0, r0, r3
     884:	61645f43 	cmnvs	r4, r3, asr #30
     888:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     88c:	0a007964 	beq	1ee24 <__Stack_Size+0x1ea24>
     890:	50000004 	andpl	r0, r0, r4
     894:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     898:	6675625f 	undefined
     89c:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     8a0:	00786564 	rsbseq	r6, r8, r4, ror #10
     8a4:	00000000 	andeq	r0, r0, r0
     8a8:	000000c8 	andeq	r0, r0, r8, asr #1
     8ac:	15200002 	strne	r0, [r0, #-2]!
     8b0:	041e0000 	ldreq	r0, [lr]
     8b4:	025b0000 	subseq	r0, fp, #0	; 0x0
     8b8:	53550000 	cmppl	r5, #0	; 0x0
     8bc:	43545241 	cmpmi	r4, #268435460	; 0x10000004
     8c0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     8c4:	61727567 	cmnvs	r2, r7, ror #10
     8c8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     8cc:	00029200 	andeq	r9, r2, r0, lsl #4
     8d0:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     8d4:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     8d8:	02bb0074 	adcseq	r0, fp, #116	; 0x74
     8dc:	58440000 	stmdapl	r4, {}^
     8e0:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     8e4:	746e695f 	strbtvc	r6, [lr], #-2399
     8e8:	75727265 	ldrbvc	r7, [r2, #-613]!
     8ec:	d0007470 	andle	r7, r0, r0, ror r4
     8f0:	44000002 	strmi	r0, [r0], #-2
     8f4:	545f4c58 	ldrbpl	r4, [pc], #3160	; 8fc <__Stack_Size+0x4fc>
     8f8:	02f90058 	rscseq	r0, r9, #88	; 0x58
     8fc:	58440000 	stmdapl	r4, {}^
     900:	65725f4c 	ldrbvs	r5, [r2, #-3916]!
     904:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     908:	00657479 	rsbeq	r7, r5, r9, ror r4
     90c:	0000034d 	andeq	r0, r0, sp, asr #6
     910:	5f4c5844 	svcpl	0x004c5844
     914:	646e6573 	strbtvs	r6, [lr], #-1395
     918:	726f775f 	rsbvc	r7, pc, #24903680	; 0x17c0000
     91c:	03c00064 	biceq	r0, r0, #100	; 0x64
     920:	58440000 	stmdapl	r4, {}^
     924:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     928:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     92c:	6675625f 	undefined
     930:	0003e700 	andeq	lr, r3, r0, lsl #14
     934:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     938:	5f58545f 	svcpl	0x0058545f
     93c:	5f6d6f63 	svcpl	0x006d6f63
     940:	00667562 	rsbeq	r7, r6, r2, ror #10
     944:	000003f9 	strdeq	r0, [r0], -r9
     948:	5f4c5844 	svcpl	0x004c5844
     94c:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     950:	5f666675 	svcpl	0x00666675
     954:	65646e69 	strbvs	r6, [r4, #-3689]!
     958:	040b0078 	streq	r0, [fp], #-120
     95c:	58440000 	stmdapl	r4, {}^
     960:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     964:	6675625f 	undefined
     968:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     96c:	00786564 	rsbseq	r6, r8, r4, ror #10
     970:	00000000 	andeq	r0, r0, r0
     974:	000000b6 	strheq	r0, [r0], -r6
     978:	193e0002 	ldmdbne	lr!, {r1}
     97c:	01cf0000 	biceq	r0, pc, r0
     980:	005d0000 	subseq	r0, sp, r0
     984:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
     988:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     98c:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     990:	006f0073 	rsbeq	r0, pc, r3, ror r0
     994:	75740000 	ldrbvc	r0, [r4]!
     998:	69526e72 	ldmdbvs	r2, {r1, r4, r5, r6, r9, sl, fp, sp, lr}^
     99c:	4f746867 	svcmi	0x00746867
     9a0:	6f70536e 	svcvs	0x0070536e
     9a4:	00980074 	addseq	r0, r8, r4, ror r0
     9a8:	75740000 	ldrbvc	r0, [r4]!
     9ac:	654c6e72 	strbvs	r6, [ip, #-3698]
     9b0:	6e4f7466 	cdpvs	4, 4, cr7, cr15, cr6, {3}
     9b4:	746f7053 	strbtvc	r7, [pc], #83	; 9bc <__Stack_Size+0x5bc>
     9b8:	0000c100 	andeq	ip, r0, r0, lsl #2
     9bc:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     9c0:	72625f65 	rsbvc	r5, r2, #404	; 0x194
     9c4:	006b6165 	rsbeq	r6, fp, r5, ror #2
     9c8:	000000d5 	ldrdeq	r0, [r0], -r5
     9cc:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     9d0:	6769725f 	undefined
     9d4:	fe007468 	cdp2	4, 0, cr7, cr0, cr8, {3}
     9d8:	6d000000 	stcvs	0, cr0, [r0]
     9dc:	5f65766f 	svcpl	0x0065766f
     9e0:	7466656c 	strbtvc	r6, [r6], #-1388
     9e4:	00012700 	andeq	r2, r1, r0, lsl #14
     9e8:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     9ec:	61625f65 	cmnvs	r2, r5, ror #30
     9f0:	61776b63 	cmnvs	r7, r3, ror #22
     9f4:	5b006472 	blpl	19bc4 <__Stack_Size+0x197c4>
     9f8:	6d000001 	stcvs	0, cr0, [r0, #-4]
     9fc:	5f65766f 	svcpl	0x0065766f
     a00:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     a04:	00647261 	rsbeq	r7, r4, r1, ror #4
     a08:	00000193 	muleq	r0, r3, r1
     a0c:	5f746573 	svcpl	0x00746573
     a10:	705f5249 	subsvc	r5, pc, r9, asr #4
     a14:	7469736f 	strbtvc	r7, [r9], #-879
     a18:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     a1c:	000001bc 	strheq	r0, [r0], -ip
     a20:	5f646c6f 	svcpl	0x00646c6f
     a24:	65657073 	strbvs	r7, [r5, #-115]!
     a28:	00000064 	andeq	r0, r0, r4, rrx
     a2c:	00340000 	eorseq	r0, r4, r0
     a30:	00020000 	andeq	r0, r2, r0
     a34:	00001b0d 	andeq	r1, r0, sp, lsl #22
     a38:	000003a5 	andeq	r0, r0, r5, lsr #7
     a3c:	000002af 	andeq	r0, r0, pc, lsr #5
     a40:	655a7369 	ldrbvs	r7, [sl, #-873]
     a44:	cc006f72 	stcgt	15, cr6, [r0], {114}
     a48:	69000002 	stmdbvs	r0, {r1}
     a4c:	5f74696e 	svcpl	0x0074696e
     a50:	00434441 	subeq	r4, r3, r1, asr #8
     a54:	000002f3 	strdeq	r0, [r0], -r3
     a58:	706d6173 	rsbvc	r6, sp, r3, ror r1
     a5c:	4441656c 	strbmi	r6, [r1], #-1388
     a60:	00000043 	andeq	r0, r0, r3, asr #32
     a64:	03fd0000 	mvnseq	r0, #0	; 0x0
     a68:	00020000 	andeq	r0, r2, r0
     a6c:	00001eb2 	strheq	r1, [r0], -r2
     a70:	00000b1f 	andeq	r0, r0, pc, lsl fp
     a74:	00000254 	andeq	r0, r0, r4, asr r2
     a78:	5f434441 	svcpl	0x00434441
     a7c:	74696e49 	strbtvc	r6, [r9], #-3657
     a80:	0002ac00 	andeq	sl, r2, r0, lsl #24
     a84:	43444100 	movtmi	r4, #16640	; 0x4100
     a88:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     a8c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     a90:	0074696e 	rsbseq	r6, r4, lr, ror #18
     a94:	000002d1 	ldrdeq	r0, [r0], -r1
     a98:	5f434441 	svcpl	0x00434441
     a9c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     aa0:	00000306 	andeq	r0, r0, r6, lsl #6
     aa4:	5f434441 	svcpl	0x00434441
     aa8:	43414d44 	movtmi	r4, #7492	; 0x1d44
     aac:	3b00646d 	blcc	19c68 <__Stack_Size+0x19868>
     ab0:	41000003 	tstmi	r0, r3
     ab4:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     ab8:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     abc:	00676966 	rsbeq	r6, r7, r6, ror #18
     ac0:	0000038e 	andeq	r0, r0, lr, lsl #7
     ac4:	5f434441 	svcpl	0x00434441
     ac8:	65736552 	ldrbvs	r6, [r3, #-1362]!
     acc:	6c614374 	stclvs	3, cr4, [r1], #-464
     ad0:	61726269 	cmnvs	r2, r9, ror #4
     ad4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ad8:	0003b500 	andeq	fp, r3, r0, lsl #10
     adc:	43444100 	movtmi	r4, #16640	; 0x4100
     ae0:	7465475f 	strbtvc	r4, [r5], #-1887
     ae4:	65736552 	ldrbvs	r6, [r3, #-1362]!
     ae8:	6c614374 	stclvs	3, cr4, [r1], #-464
     aec:	61726269 	cmnvs	r2, r9, ror #4
     af0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     af4:	74617453 	strbtvc	r7, [r1], #-1107
     af8:	ee007375 	mcr	3, 0, r7, cr0, cr5, {3}
     afc:	41000003 	tstmi	r0, r3
     b00:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     b04:	74726174 	ldrbtvc	r6, [r2], #-372
     b08:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     b0c:	74617262 	strbtvc	r7, [r1], #-610
     b10:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     b14:	00000415 	andeq	r0, r0, r5, lsl r4
     b18:	5f434441 	svcpl	0x00434441
     b1c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     b20:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     b24:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b28:	74536e6f 	ldrbvc	r6, [r3], #-3695
     b2c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     b30:	00044e00 	andeq	r4, r4, r0, lsl #28
     b34:	43444100 	movtmi	r4, #16640	; 0x4100
     b38:	666f535f 	undefined
     b3c:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     b40:	61745365 	cmnvs	r4, r5, ror #6
     b44:	6f437472 	svcvs	0x00437472
     b48:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     b4c:	04830064 	streq	r0, [r3], #100
     b50:	44410000 	strbmi	r0, [r1]
     b54:	65475f43 	strbvs	r5, [r7, #-3907]
     b58:	666f5374 	undefined
     b5c:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     b60:	61745365 	cmnvs	r4, r5, ror #6
     b64:	6f437472 	svcvs	0x00437472
     b68:	7453766e 	ldrbvc	r7, [r3], #-1646
     b6c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     b70:	0004bc00 	andeq	fp, r4, r0, lsl #24
     b74:	43444100 	movtmi	r4, #16640	; 0x4100
     b78:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     b7c:	646f4d63 	strbtvs	r4, [pc], #3427	; b84 <__Stack_Size+0x784>
     b80:	61684365 	cmnvs	r8, r5, ror #6
     b84:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     b88:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     b8c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     b90:	00676966 	rsbeq	r6, r7, r6, ror #18
     b94:	0000050d 	andeq	r0, r0, sp, lsl #10
     b98:	5f434441 	svcpl	0x00434441
     b9c:	63736944 	cmnvs	r3, #1114112	; 0x110000
     ba0:	65646f4d 	strbvs	r6, [r4, #-3917]!
     ba4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ba8:	00000542 	andeq	r0, r0, r2, asr #10
     bac:	5f434441 	svcpl	0x00434441
     bb0:	75676552 	strbvc	r6, [r7, #-1362]!
     bb4:	4372616c 	cmnmi	r2, #27	; 0x1b
     bb8:	6e6e6168 	powvsez	f6, f6, #0.0
     bbc:	6f436c65 	svcvs	0x00436c65
     bc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     bc4:	0005b700 	andeq	fp, r5, r0, lsl #14
     bc8:	43444100 	movtmi	r4, #16640	; 0x4100
     bcc:	7478455f 	ldrbtvc	r4, [r8], #-1375
     bd0:	616e7265 	cmnvs	lr, r5, ror #4
     bd4:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     bd8:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
     bdc:	646d4376 	strbtvs	r4, [sp], #-886
     be0:	0005ec00 	andeq	lr, r5, r0, lsl #24
     be4:	43444100 	movtmi	r4, #16640	; 0x4100
     be8:	7465475f 	strbtvc	r4, [r5], #-1887
     bec:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     bf0:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     bf4:	61566e6f 	cmpvs	r6, pc, ror #28
     bf8:	0065756c 	rsbeq	r7, r5, ip, ror #10
     bfc:	00000619 	andeq	r0, r0, r9, lsl r6
     c00:	5f434441 	svcpl	0x00434441
     c04:	44746547 	ldrbtmi	r6, [r4], #-1351
     c08:	4d6c6175 	stfmie	f6, [ip, #-468]!
     c0c:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     c10:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     c14:	6f697372 	svcvs	0x00697372
     c18:	6c61566e 	stclvs	6, cr5, [r1], #-440
     c1c:	31006575 	tstcc	r0, r5, ror r5
     c20:	41000006 	tstmi	r0, r6
     c24:	415f4344 	cmpmi	pc, r4, asr #6
     c28:	496f7475 	stmdbmi	pc!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
     c2c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c30:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     c34:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     c38:	6600646d 	strvs	r6, [r0], -sp, ror #8
     c3c:	41000006 	tstmi	r0, r6
     c40:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c44:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c48:	44646574 	strbtmi	r6, [r4], #-1396
     c4c:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     c50:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     c54:	9b00646d 	blls	19e10 <__Stack_Size+0x19a10>
     c58:	41000006 	tstmi	r0, r6
     c5c:	455f4344 	ldrbmi	r4, [pc, #-836]	; 920 <__Stack_Size+0x520>
     c60:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     c64:	546c616e 	strbtpl	r6, [ip], #-366
     c68:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     c6c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c70:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     c74:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     c78:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c7c:	06e20067 	strbteq	r0, [r2], r7, rrx
     c80:	44410000 	strbmi	r0, [r1]
     c84:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     c88:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     c8c:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     c90:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
     c94:	7463656a 	strbtvc	r6, [r3], #-1386
     c98:	6f436465 	svcvs	0x00436465
     c9c:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     ca0:	07170064 	ldreq	r0, [r7, -r4, rrx]
     ca4:	44410000 	strbmi	r0, [r1]
     ca8:	6f535f43 	svcvs	0x00535f43
     cac:	61777466 	cmnvs	r7, r6, ror #8
     cb0:	74536572 	ldrbvc	r6, [r3], #-1394
     cb4:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     cb8:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     cbc:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     cc0:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     cc4:	4c00646d 	cfstrsmi	mvf6, [r0], {109}
     cc8:	41000007 	tstmi	r0, r7
     ccc:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     cd0:	6f537465 	svcvs	0x00537465
     cd4:	61777466 	cmnvs	r7, r6, ror #8
     cd8:	74536572 	ldrbvc	r6, [r3], #-1394
     cdc:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     ce0:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     ce4:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     ce8:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     cec:	7453646d 	ldrbvc	r6, [r3], #-1133
     cf0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     cf4:	00078500 	andeq	r8, r7, r0, lsl #10
     cf8:	43444100 	movtmi	r4, #16640	; 0x4100
     cfc:	6a6e495f 	bvs	1b93280 <__Stack_Size+0x1b92e80>
     d00:	65746365 	ldrbvs	r6, [r4, #-869]!
     d04:	61684364 	cmnvs	r8, r4, ror #6
     d08:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     d0c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d10:	06006769 	streq	r6, [r0], -r9, ror #14
     d14:	41000008 	tstmi	r0, r8
     d18:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     d1c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     d20:	53646574 	cmnpl	r4, #486539264	; 0x1d000000
     d24:	65757165 	ldrbvs	r7, [r5, #-357]!
     d28:	7265636e 	rsbvc	r6, r5, #-1207959551	; 0xb8000001
     d2c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     d30:	6f436874 	svcvs	0x00436874
     d34:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     d38:	00085700 	andeq	r5, r8, r0, lsl #14
     d3c:	43444100 	movtmi	r4, #16640	; 0x4100
     d40:	7465535f 	strbtvc	r5, [r5], #-863
     d44:	656a6e49 	strbvs	r6, [sl, #-3657]!
     d48:	64657463 	strbtvs	r7, [r5], #-1123
     d4c:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
     d50:	9e007465 	cdpls	4, 0, cr7, cr0, cr5, {3}
     d54:	41000008 	tstmi	r0, r8
     d58:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d5c:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     d60:	7463656a 	strbtvc	r6, [r3], #-1386
     d64:	6f436465 	svcvs	0x00436465
     d68:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     d6c:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     d70:	756c6156 	strbvc	r6, [ip, #-342]!
     d74:	08db0065 	ldmeq	fp, {r0, r2, r5, r6}^
     d78:	44410000 	strbmi	r0, [r1]
     d7c:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     d80:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     d84:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     d88:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     d8c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     d90:	00000922 	andeq	r0, r0, r2, lsr #18
     d94:	5f434441 	svcpl	0x00434441
     d98:	6c616e41 	stclvs	14, cr6, [r1], #-260
     d9c:	6157676f 	cmpvs	r7, pc, ror #14
     da0:	64686374 	strbtvs	r6, [r8], #-884
     da4:	6854676f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     da8:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     dac:	73646c6f 	cmnvc	r4, #28416	; 0x6f00
     db0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     db4:	65006769 	strvs	r6, [r0, #-1897]
     db8:	41000009 	tstmi	r0, r9
     dbc:	415f4344 	cmpmi	pc, r4, asr #6
     dc0:	6f6c616e 	svcvs	0x006c616e
     dc4:	74615767 	strbtvc	r5, [r1], #-1895
     dc8:	6f646863 	svcvs	0x00646863
     dcc:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
     dd0:	43656c67 	cmnmi	r5, #26368	; 0x6700
     dd4:	6e6e6168 	powvsez	f6, f6, #0.0
     dd8:	6f436c65 	svcvs	0x00436c65
     ddc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     de0:	0009ac00 	andeq	sl, r9, r0, lsl #24
     de4:	43444100 	movtmi	r4, #16640	; 0x4100
     de8:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!
     dec:	6e655370 	mcrvs	3, 3, r5, cr5, cr0, {3}
     df0:	56726f73 	uhsub16pl	r6, r2, r3
     df4:	69666572 	stmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     df8:	6d43746e 	cfstrdvs	mvd7, [r3, #-440]
     dfc:	09d30064 	ldmibeq	r3, {r2, r5, r6}^
     e00:	44410000 	strbmi	r0, [r1]
     e04:	65475f43 	strbvs	r5, [r7, #-3907]
     e08:	616c4674 	smcvs	50276
     e0c:	61745367 	cmnvs	r4, r7, ror #6
     e10:	00737574 	rsbseq	r7, r3, r4, ror r5
     e14:	00000a1a 	andeq	r0, r0, sl, lsl sl
     e18:	5f434441 	svcpl	0x00434441
     e1c:	61656c43 	cmnvs	r5, r3, asr #24
     e20:	616c4672 	smcvs	50274
     e24:	0a510067 	beq	1440fc8 <__Stack_Size+0x1440bc8>
     e28:	44410000 	strbmi	r0, [r1]
     e2c:	65475f43 	strbvs	r5, [r7, #-3907]
     e30:	53544974 	cmppl	r4, #1900544	; 0x1d0000
     e34:	75746174 	ldrbvc	r6, [r4, #-372]!
     e38:	0ab60073 	beq	fed8100c <SCS_BASE+0x1ed7300c>
     e3c:	44410000 	strbmi	r0, [r1]
     e40:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     e44:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     e48:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
     e4c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     e50:	00746942 	rsbseq	r6, r4, r2, asr #18
     e54:	00000af9 	strdeq	r0, [r0], -r9
     e58:	5f434441 	svcpl	0x00434441
     e5c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     e60:	00007469 	andeq	r7, r0, r9, ror #8
     e64:	6a000000 	bvs	e6c <__Stack_Size+0xa6c>
     e68:	02000002 	andeq	r0, r0, #2	; 0x2
     e6c:	0029d100 	eoreq	sp, r9, r0, lsl #2
     e70:	00073a00 	andeq	r3, r7, r0, lsl #20
     e74:	00023700 	andeq	r3, r2, r0, lsl #14
     e78:	414c4600 	cmpmi	ip, r0, lsl #12
     e7c:	535f4853 	cmppl	pc, #5439488	; 0x530000
     e80:	614c7465 	cmpvs	ip, r5, ror #8
     e84:	636e6574 	cmnvs	lr, #486539264	; 0x1d000000
     e88:	025e0079 	subseq	r0, lr, #121	; 0x79
     e8c:	4c460000 	marmi	acc0, r0, r6
     e90:	5f485341 	svcpl	0x00485341
     e94:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
     e98:	6c637943 	stclvs	9, cr7, [r3], #-268
     e9c:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
     ea0:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     ea4:	8500646d 	strhi	r6, [r0, #-1133]
     ea8:	46000002 	strmi	r0, [r0], -r2
     eac:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     eb0:	6572505f 	ldrbvs	r5, [r2, #-95]!
     eb4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     eb8:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     ebc:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     ec0:	ac00646d 	cfstrsge	mvf6, [r0], {109}
     ec4:	46000002 	strmi	r0, [r0], -r2
     ec8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ecc:	6c6e555f 	cfstr64vs	mvdx5, [lr], #-380
     ed0:	006b636f 	rsbeq	r6, fp, pc, ror #6
     ed4:	000002bf 	strheq	r0, [r0], -pc
     ed8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     edc:	6f4c5f48 	svcvs	0x004c5f48
     ee0:	d2006b63 	andle	r6, r0, #101376	; 0x18c00
     ee4:	46000002 	strmi	r0, [r0], -r2
     ee8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     eec:	7465475f 	strbtvc	r4, [r5], #-1887
     ef0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     ef4:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     ef8:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     efc:	ea006574 	b	1a4d4 <__Stack_Size+0x1a0d4>
     f00:	46000002 	strmi	r0, [r0], -r2
     f04:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f08:	7465475f 	strbtvc	r4, [r5], #-1887
     f0c:	74697257 	strbtvc	r7, [r9], #-599
     f10:	6f725065 	svcvs	0x00725065
     f14:	74636574 	strbtvc	r6, [r3], #-1396
     f18:	4f6e6f69 	svcmi	0x006e6f69
     f1c:	6f697470 	svcvs	0x00697470
     f20:	7479426e 	ldrbtvc	r4, [r9], #-622
     f24:	03020065 	movweq	r0, #8293	; 0x2065
     f28:	4c460000 	marmi	acc0, r0, r6
     f2c:	5f485341 	svcpl	0x00485341
     f30:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     f34:	4f646165 	svcmi	0x00646165
     f38:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
     f3c:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     f40:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f44:	74617453 	strbtvc	r7, [r1], #-1107
     f48:	2b007375 	blcs	1dd24 <__Stack_Size+0x1d924>
     f4c:	46000003 	strmi	r0, [r0], -r3
     f50:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f54:	7465475f 	strbtvc	r4, [r5], #-1887
     f58:	66657250 	undefined
     f5c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     f60:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     f64:	74537265 	ldrbvc	r7, [r3], #-613
     f68:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     f6c:	00035400 	andeq	r5, r3, r0, lsl #8
     f70:	414c4600 	cmpmi	ip, r0, lsl #12
     f74:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
     f78:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     f7c:	00676966 	rsbeq	r6, r7, r6, ror #18
     f80:	00000389 	andeq	r0, r0, r9, lsl #7
     f84:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f88:	65475f48 	strbvs	r5, [r7, #-3912]
     f8c:	616c4674 	smcvs	50276
     f90:	61745367 	cmnvs	r4, r7, ror #6
     f94:	00737574 	rsbseq	r7, r3, r4, ror r5
     f98:	000003c6 	andeq	r0, r0, r6, asr #7
     f9c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fa0:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
     fa4:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     fa8:	0067616c 	rsbeq	r6, r7, ip, ror #2
     fac:	000003ed 	andeq	r0, r0, sp, ror #7
     fb0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fb4:	65475f48 	strbvs	r5, [r7, #-3912]
     fb8:	61745374 	cmnvs	r4, r4, ror r3
     fbc:	00737574 	rsbseq	r7, r3, r4, ror r5
     fc0:	0000040a 	andeq	r0, r0, sl, lsl #8
     fc4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fc8:	61575f48 	cmpvs	r7, r8, asr #30
     fcc:	6f467469 	svcvs	0x00467469
     fd0:	73614c72 	cmnvc	r1, #29184	; 0x7200
     fd4:	65704f74 	ldrbvs	r4, [r0, #-3956]!
     fd8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     fdc:	9d006e6f 	stcls	14, cr6, [r0, #-444]
     fe0:	46000004 	strmi	r0, [r0], -r4
     fe4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     fe8:	6573555f 	ldrbvs	r5, [r3, #-1375]!
     fec:	74704f72 	ldrbtvc	r4, [r0], #-3954
     ff0:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     ff4:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
     ff8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ffc:	04fc0067 	ldrbteq	r0, [ip], #103
    1000:	4c460000 	marmi	acc0, r0, r6
    1004:	5f485341 	svcpl	0x00485341
    1008:	64616552 	strbtvs	r6, [r1], #-1362
    100c:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1010:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1014:	6f697463 	svcvs	0x00697463
    1018:	053b006e 	ldreq	r0, [fp, #-110]!
    101c:	4c460000 	marmi	acc0, r0, r6
    1020:	5f485341 	svcpl	0x00485341
    1024:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1028:	7257656c 	subsvc	r6, r7, #452984832	; 0x1b000000
    102c:	50657469 	rsbpl	r7, r5, r9, ror #8
    1030:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1034:	6f697463 	svcvs	0x00697463
    1038:	05ba006e 	ldreq	r0, [sl, #110]!
    103c:	4c460000 	marmi	acc0, r0, r6
    1040:	5f485341 	svcpl	0x00485341
    1044:	676f7250 	undefined
    1048:	4f6d6172 	svcmi	0x006d6172
    104c:	6f697470 	svcvs	0x00697470
    1050:	7479426e 	ldrbtvc	r4, [r9], #-622
    1054:	74614465 	strbtvc	r4, [r1], #-1125
    1058:	06090061 	streq	r0, [r9], -r1, rrx
    105c:	4c460000 	marmi	acc0, r0, r6
    1060:	5f485341 	svcpl	0x00485341
    1064:	676f7250 	undefined
    1068:	486d6172 	stmdami	sp!, {r1, r4, r5, r6, r8, sp, lr}^
    106c:	57666c61 	strbpl	r6, [r6, -r1, ror #24]!
    1070:	0064726f 	rsbeq	r7, r4, pc, ror #4
    1074:	00000658 	andeq	r0, r0, r8, asr r6
    1078:	53414c46 	movtpl	r4, #7238	; 0x1c46
    107c:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1080:	6172676f 	cmnvs	r2, pc, ror #14
    1084:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    1088:	06a70064 	strteq	r0, [r7], r4, rrx
    108c:	4c460000 	marmi	acc0, r0, r6
    1090:	5f485341 	svcpl	0x00485341
    1094:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1098:	74704f65 	ldrbtvc	r4, [r0], #-3941
    109c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    10a0:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    10a4:	0006d400 	andeq	sp, r6, r0, lsl #8
    10a8:	414c4600 	cmpmi	ip, r0, lsl #12
    10ac:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 861 <__Stack_Size+0x461>
    10b0:	65736172 	ldrbvs	r6, [r3, #-370]!
    10b4:	506c6c41 	rsbpl	r6, ip, r1, asr #24
    10b8:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    10bc:	00070100 	andeq	r0, r7, r0, lsl #2
    10c0:	414c4600 	cmpmi	ip, r0, lsl #12
    10c4:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 879 <__Stack_Size+0x479>
    10c8:	65736172 	ldrbvs	r6, [r3, #-370]!
    10cc:	65676150 	strbvs	r6, [r7, #-336]!
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	00017700 	andeq	r7, r1, r0, lsl #14
    10d8:	0b000200 	bleq	18e0 <__Stack_Size+0x14e0>
    10dc:	48000031 	stmdami	r0, {r0, r4, r5}
    10e0:	2b000006 	blcs	1100 <__Stack_Size+0xd00>
    10e4:	47000002 	strmi	r0, [r0, -r2]
    10e8:	5f4f4950 	svcpl	0x004f4950
    10ec:	74696e49 	strbtvc	r6, [r9], #-3657
    10f0:	0002bb00 	andeq	fp, r2, r0, lsl #22
    10f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10f8:	74535f4f 	ldrbvc	r5, [r3], #-3919
    10fc:	74637572 	strbtvc	r7, [r3], #-1394
    1100:	74696e49 	strbtvc	r6, [r9], #-3657
    1104:	0002e000 	andeq	lr, r2, r0
    1108:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    110c:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1110:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1114:	44747570 	ldrbtmi	r7, [r4], #-1392
    1118:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    111c:	23007469 	movwcs	r7, #1129	; 0x469
    1120:	47000003 	strmi	r0, [r0, -r3]
    1124:	5f4f4950 	svcpl	0x004f4950
    1128:	64616552 	strbtvs	r6, [r1], #-1362
    112c:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    1130:	74614474 	strbtvc	r4, [r1], #-1140
    1134:	03500061 	cmpeq	r0, #97	; 0x61
    1138:	50470000 	subpl	r0, r7, r0
    113c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1140:	4f646165 	svcmi	0x00646165
    1144:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1148:	74614474 	strbtvc	r4, [r1], #-1140
    114c:	74694261 	strbtvc	r4, [r9], #-609
    1150:	00039700 	andeq	r9, r3, r0, lsl #14
    1154:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1158:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    115c:	754f6461 	strbvc	r6, [pc, #-1121]	; d03 <__Stack_Size+0x903>
    1160:	74757074 	ldrbtvc	r7, [r5], #-116
    1164:	61746144 	cmnvs	r4, r4, asr #2
    1168:	0003c400 	andeq	ip, r3, r0, lsl #8
    116c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1170:	65535f4f 	ldrbvs	r5, [r3, #-3919]
    1174:	74694274 	strbtvc	r4, [r9], #-628
    1178:	03f90073 	mvnseq	r0, #115	; 0x73
    117c:	50470000 	subpl	r0, r7, r0
    1180:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1184:	74657365 	strbtvc	r7, [r5], #-869
    1188:	73746942 	cmnvc	r4, #1081344	; 0x108000
    118c:	00042e00 	andeq	r2, r4, r0, lsl #28
    1190:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1194:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1198:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    119c:	71007469 	tstvc	r0, r9, ror #8
    11a0:	47000004 	strmi	r0, [r0, -r4]
    11a4:	5f4f4950 	svcpl	0x004f4950
    11a8:	74697257 	strbtvc	r7, [r9], #-599
    11ac:	04a60065 	strteq	r0, [r6], #101
    11b0:	50470000 	subpl	r0, r7, r0
    11b4:	505f4f49 	subspl	r4, pc, r9, asr #30
    11b8:	6f4c6e69 	svcvs	0x004c6e69
    11bc:	6f436b63 	svcvs	0x00436b63
    11c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    11c4:	0004e900 	andeq	lr, r4, r0, lsl #18
    11c8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    11cc:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    11d0:	4f746e65 	svcmi	0x00746e65
    11d4:	75707475 	ldrbvc	r7, [r0, #-1141]!
    11d8:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    11dc:	00676966 	rsbeq	r6, r7, r6, ror #18
    11e0:	00000530 	andeq	r0, r0, r0, lsr r5
    11e4:	4f495047 	svcmi	0x00495047
    11e8:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    11ec:	754f746e 	strbvc	r7, [pc, #-1134]	; d86 <__Stack_Size+0x986>
    11f0:	74757074 	ldrbtvc	r7, [r5], #-116
    11f4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    11f8:	00000557 	andeq	r0, r0, r7, asr r5
    11fc:	4f495047 	svcmi	0x00495047
    1200:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1204:	616d6552 	cmnvs	sp, r2, asr r5
    1208:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    120c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1210:	000005c6 	andeq	r0, r0, r6, asr #11
    1214:	4f495047 	svcmi	0x00495047
    1218:	5458455f 	ldrbpl	r4, [r8], #-1375
    121c:	6e694c49 	cdpvs	12, 6, cr4, cr9, cr9, {2}
    1220:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1224:	00676966 	rsbeq	r6, r7, r6, ror #18
    1228:	0000060d 	andeq	r0, r0, sp, lsl #12
    122c:	4f495047 	svcmi	0x00495047
    1230:	4946415f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^
    1234:	4965444f 	stmdbmi	r5!, {r0, r1, r2, r3, r6, sl, lr}^
    1238:	0074696e 	rsbseq	r6, r4, lr, ror #18
    123c:	00000622 	andeq	r0, r0, r2, lsr #12
    1240:	4f495047 	svcmi	0x00495047
    1244:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1248:	0074696e 	rsbseq	r6, r4, lr, ror #18
    124c:	00000000 	andeq	r0, r0, r0
    1250:	0000035c 	andeq	r0, r0, ip, asr r3
    1254:	37530002 	ldrbcc	r0, [r3, -r2]
    1258:	08e70000 	stmiaeq	r7!, {}^
    125c:	03100000 	tsteq	r0, #0	; 0x0
    1260:	564e0000 	strbpl	r0, [lr], -r0
    1264:	445f4349 	ldrbmi	r4, [pc], #841	; 126c <__Stack_Size+0xe6c>
    1268:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    126c:	03350074 	teqeq	r5, #116	; 0x74
    1270:	564e0000 	strbpl	r0, [lr], -r0
    1274:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1278:	65444243 	strbvs	r4, [r4, #-579]
    127c:	74696e49 	strbtvc	r6, [r9], #-3657
    1280:	00035800 	andeq	r5, r3, r0, lsl #16
    1284:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1288:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    128c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1290:	72477974 	subvc	r7, r7, #1900544	; 0x1d0000
    1294:	4370756f 	cmnmi	r0, #465567744	; 0x1bc00000
    1298:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    129c:	037f0067 	cmneq	pc, #103	; 0x67
    12a0:	564e0000 	strbpl	r0, [lr], -r0
    12a4:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
    12a8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    12ac:	000003f1 	strdeq	r0, [r0], -r1
    12b0:	4349564e 	movtmi	r5, #38478	; 0x964e
    12b4:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    12b8:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    12bc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    12c0:	00000416 	andeq	r0, r0, r6, lsl r4
    12c4:	4349564e 	movtmi	r5, #38478	; 0x964e
    12c8:	7465475f 	strbtvc	r4, [r5], #-1887
    12cc:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    12d0:	50746e65 	rsbspl	r6, r4, r5, ror #28
    12d4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    12d8:	5249676e 	subpl	r6, r9, #28835840	; 0x1b80000
    12dc:	61684351 	cmnvs	r8, r1, asr r3
    12e0:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    12e4:	00042e00 	andeq	r2, r4, r0, lsl #28
    12e8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    12ec:	65475f43 	strbvs	r5, [r7, #-3907]
    12f0:	51524974 	cmppl	r2, r4, ror r9
    12f4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    12f8:	506c656e 	rsbpl	r6, ip, lr, ror #10
    12fc:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1300:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1304:	61745374 	cmnvs	r4, r4, ror r3
    1308:	00737574 	rsbseq	r7, r3, r4, ror r5
    130c:	00000475 	andeq	r0, r0, r5, ror r4
    1310:	4349564e 	movtmi	r5, #38478	; 0x964e
    1314:	7465535f 	strbtvc	r5, [r5], #-863
    1318:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    131c:	6e6e6168 	powvsez	f6, f6, #0.0
    1320:	65506c65 	ldrbvs	r6, [r0, #-3173]
    1324:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1328:	74694267 	strbtvc	r4, [r9], #-615
    132c:	00049c00 	andeq	r9, r4, r0, lsl #24
    1330:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1334:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1338:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    133c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1340:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1344:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1348:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    134c:	00746942 	rsbseq	r6, r4, r2, asr #18
    1350:	000004c5 	andeq	r0, r0, r5, asr #9
    1354:	4349564e 	movtmi	r5, #38478	; 0x964e
    1358:	7465475f 	strbtvc	r4, [r5], #-1887
    135c:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1360:	41746e65 	cmnmi	r4, r5, ror #28
    1364:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1368:	6e614865 	cdpvs	8, 6, cr4, cr1, cr5, {3}
    136c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1370:	0004dd00 	andeq	sp, r4, r0, lsl #26
    1374:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1378:	65475f43 	strbvs	r5, [r7, #-3907]
    137c:	51524974 	cmppl	r2, r4, ror r9
    1380:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1384:	416c656e 	cmnmi	ip, lr, ror #10
    1388:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    138c:	74694265 	strbtvc	r4, [r9], #-613
    1390:	74617453 	strbtvc	r7, [r1], #-1107
    1394:	24007375 	strcs	r7, [r0], #-885
    1398:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    139c:	5f434956 	svcpl	0x00434956
    13a0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    13a4:	44495550 	strbmi	r5, [r9], #-1360
    13a8:	00053c00 	andeq	r3, r5, r0, lsl #24
    13ac:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13b0:	65535f43 	ldrbvs	r5, [r3, #-3907]
    13b4:	63655674 	cmnvs	r5, #121634816	; 0x7400000
    13b8:	54726f74 	ldrbtpl	r6, [r2], #-3956
    13bc:	656c6261 	strbvs	r6, [ip, #-609]!
    13c0:	00057300 	andeq	r7, r5, r0, lsl #6
    13c4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13c8:	65475f43 	strbvs	r5, [r7, #-3907]
    13cc:	6172656e 	cmnvs	r2, lr, ror #10
    13d0:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
    13d4:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    13d8:	65736552 	ldrbvs	r6, [r3, #-1362]!
    13dc:	05870074 	streq	r0, [r7, #116]
    13e0:	564e0000 	strbpl	r0, [lr], -r0
    13e4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    13e8:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    13ec:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    13f0:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    13f4:	74657365 	strbtvc	r7, [r5], #-869
    13f8:	00059b00 	andeq	r9, r5, r0, lsl #22
    13fc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1400:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1404:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1408:	6f43504c 	svcvs	0x0043504c
    140c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1410:	0005d000 	andeq	sp, r5, r0
    1414:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1418:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    141c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1420:	646e6148 	strbtvs	r6, [lr], #-328
    1424:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    1428:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    142c:	06150067 	ldreq	r0, [r5], -r7, rrx
    1430:	564e0000 	strbpl	r0, [lr], -r0
    1434:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1438:	65747379 	ldrbvs	r7, [r4, #-889]!
    143c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1440:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1444:	6f697250 	svcvs	0x00697250
    1448:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    144c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1450:	98006769 	stmdals	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1454:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
    1458:	5f434956 	svcpl	0x00434956
    145c:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    1460:	65747379 	ldrbvs	r7, [r4, #-889]!
    1464:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1468:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    146c:	646e6550 	strbtvs	r6, [lr], #-1360
    1470:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1474:	74537469 	ldrbvc	r7, [r3], #-1129
    1478:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    147c:	0006ed00 	andeq	lr, r6, r0, lsl #26
    1480:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1484:	65535f43 	ldrbvs	r5, [r3, #-3907]
    1488:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    148c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1490:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1494:	65507265 	ldrbvs	r7, [r0, #-613]
    1498:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    149c:	74694267 	strbtvc	r4, [r9], #-615
    14a0:	00072200 	andeq	r2, r7, r0, lsl #4
    14a4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14a8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    14ac:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    14b0:	65747379 	ldrbvs	r7, [r4, #-889]!
    14b4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    14b8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    14bc:	646e6550 	strbtvs	r6, [lr], #-1360
    14c0:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    14c4:	57007469 	strpl	r7, [r0, -r9, ror #8]
    14c8:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    14cc:	5f434956 	svcpl	0x00434956
    14d0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    14d4:	65747379 	ldrbvs	r7, [r4, #-889]!
    14d8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    14dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    14e0:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    14e4:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    14e8:	61745374 	cmnvs	r4, r4, ror r3
    14ec:	00737574 	rsbseq	r7, r3, r4, ror r5
    14f0:	000007aa 	andeq	r0, r0, sl, lsr #15
    14f4:	4349564e 	movtmi	r5, #38478	; 0x964e
    14f8:	7465475f 	strbtvc	r4, [r5], #-1887
    14fc:	6c756146 	ldfvse	f6, [r5], #-280
    1500:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    1504:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1508:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    150c:	00736563 	rsbseq	r6, r3, r3, ror #10
    1510:	00000807 	andeq	r0, r0, r7, lsl #16
    1514:	4349564e 	movtmi	r5, #38478	; 0x964e
    1518:	7465475f 	strbtvc	r4, [r5], #-1887
    151c:	6c756146 	ldfvse	f6, [r5], #-280
    1520:	64644174 	strbtvs	r4, [r4], #-372
    1524:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1528:	00085000 	andeq	r5, r8, r0
    152c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1530:	65475f43 	strbvs	r5, [r7, #-3907]
    1534:	53414274 	movtpl	r4, #4724	; 0x1274
    1538:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    153c:	00086900 	andeq	r6, r8, r0, lsl #18
    1540:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1544:	41425f43 	cmpmi	r2, r3, asr #30
    1548:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    154c:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    1550:	00474946 	subeq	r4, r7, r6, asr #18
    1554:	00000892 	muleq	r0, r2, r8
    1558:	4349564e 	movtmi	r5, #38478	; 0x964e
    155c:	5345525f 	movtpl	r5, #21087	; 0x525f
    1560:	41465445 	cmpmi	r6, r5, asr #8
    1564:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    1568:	004b5341 	subeq	r5, fp, r1, asr #6
    156c:	000008a7 	andeq	r0, r0, r7, lsr #17
    1570:	4349564e 	movtmi	r5, #38478	; 0x964e
    1574:	5445535f 	strbpl	r5, [r5], #-863
    1578:	4c554146 	ldfmie	f4, [r5], {70}
    157c:	53414d54 	movtpl	r4, #7508	; 0x1d54
    1580:	08bc004b 	ldmeq	ip!, {r0, r1, r3, r6}
    1584:	564e0000 	strbpl	r0, [lr], -r0
    1588:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    158c:	54455345 	strbpl	r5, [r5], #-837
    1590:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    1594:	004b5341 	subeq	r5, fp, r1, asr #6
    1598:	000008d1 	ldrdeq	r0, [r0], -r1
    159c:	4349564e 	movtmi	r5, #38478	; 0x964e
    15a0:	5445535f 	strbpl	r5, [r5], #-863
    15a4:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    15a8:	004b5341 	subeq	r5, fp, r1, asr #6
    15ac:	00000000 	andeq	r0, r0, r0
    15b0:	000000c7 	andeq	r0, r0, r7, asr #1
    15b4:	403a0002 	eorsmi	r0, sl, r2
    15b8:	02470000 	subeq	r0, r7, #0	; 0x0
    15bc:	00d30000 	sbcseq	r0, r3, r0
    15c0:	57500000 	ldrbpl	r0, [r0, -r0]
    15c4:	61425f52 	cmpvs	r2, r2, asr pc
    15c8:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    15cc:	65636341 	strbvs	r6, [r3, #-833]!
    15d0:	6d437373 	stclvs	3, cr7, [r3, #-460]
    15d4:	00f80064 	rscseq	r0, r8, r4, rrx
    15d8:	57500000 	ldrbpl	r0, [r0, -r0]
    15dc:	56505f52 	usubaddxpl	r5, r0, r2
    15e0:	646d4344 	strbtvs	r4, [sp], #-836
    15e4:	00011d00 	andeq	r1, r1, r0, lsl #26
    15e8:	52575000 	subspl	r5, r7, #0	; 0x0
    15ec:	4456505f 	ldrbmi	r5, [r6], #-95
    15f0:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    15f4:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    15f8:	00676966 	rsbeq	r6, r7, r6, ror #18
    15fc:	00000153 	andeq	r0, r0, r3, asr r1
    1600:	5f525750 	svcpl	0x00525750
    1604:	656b6157 	strbvs	r6, [fp, #-343]!
    1608:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    160c:	646d436e 	strbtvs	r4, [sp], #-878
    1610:	00017800 	andeq	r7, r1, r0, lsl #16
    1614:	52575000 	subspl	r5, r7, #0	; 0x0
    1618:	7465475f 	strbtvc	r4, [r5], #-1887
    161c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1620:	74617453 	strbtvc	r7, [r1], #-1107
    1624:	ae007375 	mcrge	3, 0, r7, cr0, cr5, {3}
    1628:	50000001 	andpl	r0, r0, r1
    162c:	435f5257 	cmpmi	pc, #1879048197	; 0x70000005
    1630:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1634:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1638:	0001d500 	andeq	sp, r1, r0, lsl #10
    163c:	52575000 	subspl	r5, r7, #0	; 0x0
    1640:	746e455f 	strbtvc	r4, [lr], #-1375
    1644:	54537265 	ldrbpl	r7, [r3], #-613
    1648:	42444e41 	submi	r4, r4, #1040	; 0x410
    164c:	646f4d59 	strbtvs	r4, [pc], #3417	; 1654 <__Stack_Size+0x1254>
    1650:	01ea0065 	mvneq	r0, r5, rrx
    1654:	57500000 	ldrbpl	r0, [r0, -r0]
    1658:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    165c:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    1660:	4d504f54 	ldclmi	15, cr4, [r0, #-336]
    1664:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1668:	00000231 	andeq	r0, r0, r1, lsr r2
    166c:	5f525750 	svcpl	0x00525750
    1670:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1674:	00007469 	andeq	r7, r0, r9, ror #8
    1678:	c0000000 	andgt	r0, r0, r0
    167c:	02000002 	andeq	r0, r0, #2	; 0x2
    1680:	00428100 	subeq	r8, r2, r0, lsl #2
    1684:	0008bd00 	andeq	fp, r8, r0, lsl #26
    1688:	00021400 	andeq	r1, r2, r0, lsl #8
    168c:	43435200 	movtmi	r5, #12800	; 0x3200
    1690:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1694:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1698:	00000227 	andeq	r0, r0, r7, lsr #4
    169c:	5f434352 	svcpl	0x00434352
    16a0:	43455348 	movtmi	r5, #21320	; 0x5348
    16a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16a8:	024c0067 	subeq	r0, ip, #103	; 0x67
    16ac:	43520000 	cmpmi	r2, #0	; 0x0
    16b0:	61575f43 	cmpvs	r7, r3, asr #30
    16b4:	6f467469 	svcvs	0x00467469
    16b8:	45534872 	ldrbmi	r4, [r3, #-2162]
    16bc:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    16c0:	00705574 	rsbseq	r5, r0, r4, ror r5
    16c4:	000002f1 	strdeq	r0, [r0], -r1
    16c8:	5f434352 	svcpl	0x00434352
    16cc:	756a6441 	strbvc	r6, [sl, #-1089]!
    16d0:	53487473 	movtpl	r7, #33907	; 0x8473
    16d4:	6c614349 	stclvs	3, cr4, [r1], #-292
    16d8:	61726269 	cmnvs	r2, r9, ror #4
    16dc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    16e0:	756c6156 	strbvc	r6, [ip, #-342]!
    16e4:	03230065 	teqeq	r3, #101	; 0x65
    16e8:	43520000 	cmpmi	r2, #0	; 0x0
    16ec:	53485f43 	movtpl	r5, #36675	; 0x8f43
    16f0:	646d4349 	strbtvs	r4, [sp], #-841
    16f4:	00034a00 	andeq	r4, r3, r0, lsl #20
    16f8:	43435200 	movtmi	r5, #12800	; 0x3200
    16fc:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1700:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1704:	91006769 	tstls	r0, r9, ror #14
    1708:	52000003 	andpl	r0, r0, #3	; 0x3
    170c:	505f4343 	subspl	r4, pc, r3, asr #6
    1710:	6d434c4c 	stclvs	12, cr4, [r3, #-304]
    1714:	03b80064 	undefined instruction 0x03b80064
    1718:	43520000 	cmpmi	r2, #0	; 0x0
    171c:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1720:	4b4c4353 	blmi	1312474 <__Stack_Size+0x1312074>
    1724:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1728:	f1006769 	undefined instruction 0xf1006769
    172c:	52000003 	andpl	r0, r0, #3	; 0x3
    1730:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1734:	59537465 	ldmdbpl	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1738:	4b4c4353 	blmi	131248c <__Stack_Size+0x131208c>
    173c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1740:	09006563 	stmdbeq	r0, {r0, r1, r5, r6, r8, sl, sp, lr}
    1744:	52000004 	andpl	r0, r0, #4	; 0x4
    1748:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    174c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1750:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1754:	04420067 	strbeq	r0, [r2], #-103
    1758:	43520000 	cmpmi	r2, #0	; 0x0
    175c:	43505f43 	cmpmi	r0, #268	; 0x10c
    1760:	43314b4c 	teqmi	r1, #77824	; 0x13000
    1764:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1768:	047b0067 	ldrbteq	r0, [fp], #-103
    176c:	43520000 	cmpmi	r2, #0	; 0x0
    1770:	43505f43 	cmpmi	r0, #268	; 0x10c
    1774:	43324b4c 	teqmi	r2, #77824	; 0x13000
    1778:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    177c:	04b00067 	ldrteq	r0, [r0], #103
    1780:	43520000 	cmpmi	r2, #0	; 0x0
    1784:	54495f43 	strbpl	r5, [r9], #-3907
    1788:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    178c:	e5006769 	str	r6, [r0, #-1897]
    1790:	52000004 	andpl	r0, r0, #4	; 0x4
    1794:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1459 <__Stack_Size+0x1059>
    1798:	4c434253 	sfmmi	f4, 2, [r3], {83}
    179c:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    17a0:	00676966 	rsbeq	r6, r7, r6, ror #18
    17a4:	0000050c 	andeq	r0, r0, ip, lsl #10
    17a8:	5f434352 	svcpl	0x00434352
    17ac:	43434441 	movtmi	r4, #13377	; 0x3441
    17b0:	6f434b4c 	svcvs	0x00434b4c
    17b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17b8:	00054500 	andeq	r4, r5, r0, lsl #10
    17bc:	43435200 	movtmi	r5, #12800	; 0x3200
    17c0:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    17c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    17c8:	6c006769 	stcvs	7, cr6, [r0], {105}
    17cc:	52000005 	andpl	r0, r0, #5	; 0x5
    17d0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    17d4:	6d434953 	stclvs	9, cr4, [r3, #-332]
    17d8:	05930064 	ldreq	r0, [r3, #100]
    17dc:	43520000 	cmpmi	r2, #0	; 0x0
    17e0:	54525f43 	ldrbpl	r5, [r2], #-3907
    17e4:	4b4c4343 	blmi	13124f8 <__Stack_Size+0x13120f8>
    17e8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    17ec:	bc006769 	stclt	7, cr6, [r0], {105}
    17f0:	52000005 	andpl	r0, r0, #5	; 0x5
    17f4:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    17f8:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    17fc:	646d434b 	strbtvs	r4, [sp], #-843
    1800:	0005e300 	andeq	lr, r5, r0, lsl #6
    1804:	43435200 	movtmi	r5, #12800	; 0x3200
    1808:	7465475f 	strbtvc	r4, [r5], #-1887
    180c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1810:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    1814:	4a007165 	bmi	1ddb0 <__Stack_Size+0x1d9b0>
    1818:	52000006 	andpl	r0, r0, #6	; 0x6
    181c:	415f4343 	cmpmi	pc, r3, asr #6
    1820:	65504248 	ldrbvs	r4, [r0, #-584]
    1824:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1828:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    182c:	646d436b 	strbtvs	r4, [sp], #-875
    1830:	00067f00 	andeq	r7, r6, r0, lsl #30
    1834:	43435200 	movtmi	r5, #12800	; 0x3200
    1838:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    183c:	72655032 	rsbvc	r5, r5, #50	; 0x32
    1840:	43687069 	cmnmi	r8, #105	; 0x69
    1844:	6b636f6c 	blvs	18dd5fc <__Stack_Size+0x18dd1fc>
    1848:	00646d43 	rsbeq	r6, r4, r3, asr #26
    184c:	000006b4 	strheq	r0, [r0], -r4
    1850:	5f434352 	svcpl	0x00434352
    1854:	31425041 	cmpcc	r2, r1, asr #32
    1858:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    185c:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1860:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1864:	e900646d 	stmdb	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    1868:	52000006 	andpl	r0, r0, #6	; 0x6
    186c:	415f4343 	cmpmi	pc, r3, asr #6
    1870:	50324250 	eorspl	r4, r2, r0, asr r2
    1874:	70697265 	rsbvc	r7, r9, r5, ror #4
    1878:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    187c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1880:	071e0064 	ldreq	r0, [lr, -r4, rrx]
    1884:	43520000 	cmpmi	r2, #0	; 0x0
    1888:	50415f43 	subpl	r5, r1, r3, asr #30
    188c:	65503142 	ldrbvs	r3, [r0, #-322]
    1890:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1894:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1898:	646d4374 	strbtvs	r4, [sp], #-884
    189c:	00075300 	andeq	r5, r7, r0, lsl #6
    18a0:	43435200 	movtmi	r5, #12800	; 0x3200
    18a4:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    18a8:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    18ac:	74657365 	strbtvc	r7, [r5], #-869
    18b0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    18b4:	0000077a 	andeq	r0, r0, sl, ror r7
    18b8:	5f434352 	svcpl	0x00434352
    18bc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    18c0:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    18c4:	74697275 	strbtvc	r7, [r9], #-629
    18c8:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    18cc:	436d6574 	cmnmi	sp, #486539264	; 0x1d000000
    18d0:	a100646d 	tstge	r0, sp, ror #8
    18d4:	52000007 	andpl	r0, r0, #7	; 0x7
    18d8:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    18dc:	6f434f43 	svcvs	0x00434f43
    18e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18e4:	0007c800 	andeq	ip, r7, r0, lsl #16
    18e8:	43435200 	movtmi	r5, #12800	; 0x3200
    18ec:	7465475f 	strbtvc	r4, [r5], #-1887
    18f0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    18f4:	74617453 	strbtvc	r7, [r1], #-1107
    18f8:	fc007375 	stc2	3, cr7, [r0], {117}
    18fc:	52000007 	andpl	r0, r0, #7	; 0x7
    1900:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1904:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1908:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    190c:	00081000 	andeq	r1, r8, r0
    1910:	43435200 	movtmi	r5, #12800	; 0x3200
    1914:	7465475f 	strbtvc	r4, [r5], #-1887
    1918:	74535449 	ldrbvc	r5, [r3], #-1097
    191c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1920:	00084900 	andeq	r4, r8, r0, lsl #18
    1924:	43435200 	movtmi	r5, #12800	; 0x3200
    1928:	656c435f 	strbvs	r4, [ip, #-863]!
    192c:	54497261 	strbpl	r7, [r9], #-609
    1930:	646e6550 	strbtvs	r6, [lr], #-1360
    1934:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1938:	00007469 	andeq	r7, r0, r9, ror #8
    193c:	9d000000 	stcls	0, cr0, [r0]
    1940:	02000000 	andeq	r0, r0, #0	; 0x0
    1944:	004b3e00 	subeq	r3, fp, r0, lsl #28
    1948:	0001ef00 	andeq	lr, r1, r0, lsl #30
    194c:	0000f700 	andeq	pc, r0, r0, lsl #14
    1950:	73795300 	cmnvc	r9, #0	; 0x0
    1954:	6b636954 	blvs	18dbeac <__Stack_Size+0x18dbaac>
    1958:	4b4c435f 	blmi	13126dc <__Stack_Size+0x13122dc>
    195c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1960:	6f436563 	svcvs	0x00436563
    1964:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1968:	00011c00 	andeq	r1, r1, r0, lsl #24
    196c:	73795300 	cmnvc	r9, #0	; 0x0
    1970:	6b636954 	blvs	18dbec8 <__Stack_Size+0x18dbac8>
    1974:	7465535f 	strbtvc	r5, [r5], #-863
    1978:	6f6c6552 	svcvs	0x006c6552
    197c:	41006461 	tstmi	r0, r1, ror #8
    1980:	53000001 	movwpl	r0, #1	; 0x1
    1984:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1988:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    198c:	746e756f 	strbtvc	r7, [lr], #-1391
    1990:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    1994:	01660064 	cmneq	r6, r4, rrx
    1998:	79530000 	ldmdbvc	r3, {}^
    199c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    19a0:	54495f6b 	strbpl	r5, [r9], #-3947
    19a4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    19a8:	8b006769 	blhi	1b754 <__Stack_Size+0x1b354>
    19ac:	53000001 	movwpl	r0, #1	; 0x1
    19b0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    19b4:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    19b8:	6f437465 	svcvs	0x00437465
    19bc:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    19c0:	01a20072 	undefined instruction 0x01a20072
    19c4:	79530000 	ldmdbvc	r3, {}^
    19c8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    19cc:	65475f6b 	strbvs	r5, [r7, #-3947]
    19d0:	616c4674 	smcvs	50276
    19d4:	61745367 	cmnvs	r4, r7, ror #6
    19d8:	00737574 	rsbseq	r7, r3, r4, ror r5
    19dc:	00000000 	andeq	r0, r0, r0
    19e0:	000007ac 	andeq	r0, r0, ip, lsr #15
    19e4:	4d2d0002 	stcmi	0, cr0, [sp, #-8]!
    19e8:	21490000 	cmpcs	r9, r0
    19ec:	07780000 	ldrbeq	r0, [r8, -r0]!
    19f0:	49540000 	ldmdbmi	r4, {}^
    19f4:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    19f8:	6142656d 	cmpvs	r2, sp, ror #10
    19fc:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    1a00:	b6007469 	strlt	r7, [r0], -r9, ror #8
    1a04:	54000007 	strpl	r0, [r0], #-7
    1a08:	4f5f4d49 	svcmi	0x005f4d49
    1a0c:	6e493143 	dvfvsem	f3, f1, f3
    1a10:	21007469 	tstcs	r0, r9, ror #8
    1a14:	54000008 	strpl	r0, [r0], #-8
    1a18:	4f5f4d49 	svcmi	0x005f4d49
    1a1c:	6e493243 	cdpvs	2, 4, cr3, cr9, cr3, {2}
    1a20:	8c007469 	cfstrshi	mvf7, [r0], {105}
    1a24:	54000008 	strpl	r0, [r0], #-8
    1a28:	4f5f4d49 	svcmi	0x005f4d49
    1a2c:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    1a30:	f7007469 	undefined instruction 0xf7007469
    1a34:	54000008 	strpl	r0, [r0], #-8
    1a38:	4f5f4d49 	svcmi	0x005f4d49
    1a3c:	6e493443 	cdpvs	4, 4, cr3, cr9, cr3, {2}
    1a40:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
    1a44:	54000009 	strpl	r0, [r0], #-9
    1a48:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1a4c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    1a50:	0b2e0074 	bleq	b81c28 <__Stack_Size+0xb81828>
    1a54:	49540000 	ldmdbmi	r4, {}^
    1a58:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    1a5c:	6f43494d 	svcvs	0x0043494d
    1a60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a64:	000d1700 	andeq	r1, sp, r0, lsl #14
    1a68:	4d495400 	cfstrdmi	mvd5, [r9]
    1a6c:	5444425f 	strbpl	r4, [r4], #-607
    1a70:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    1a74:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a78:	00000d52 	andeq	r0, r0, r2, asr sp
    1a7c:	5f4d4954 	svcpl	0x004d4954
    1a80:	656d6954 	strbvs	r6, [sp, #-2388]!
    1a84:	65736142 	ldrbvs	r6, [r3, #-322]!
    1a88:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1a8c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1a90:	79007469 	stmdbvc	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    1a94:	5400000d 	strpl	r0, [r0], #-13
    1a98:	4f5f4d49 	svcmi	0x005f4d49
    1a9c:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    1aa0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1aa4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1aa8:	00000da0 	andeq	r0, r0, r0, lsr #27
    1aac:	5f4d4954 	svcpl	0x004d4954
    1ab0:	74534349 	ldrbvc	r4, [r3], #-841
    1ab4:	74637572 	strbtvc	r7, [r3], #-1394
    1ab8:	74696e49 	strbtvc	r6, [r9], #-3657
    1abc:	000dc700 	andeq	ip, sp, r0, lsl #14
    1ac0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ac4:	5444425f 	strbpl	r4, [r4], #-607
    1ac8:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    1acc:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1ad0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1ad4:	00000dee 	andeq	r0, r0, lr, ror #27
    1ad8:	5f4d4954 	svcpl	0x004d4954
    1adc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ae0:	00000e23 	andeq	r0, r0, r3, lsr #28
    1ae4:	5f4d4954 	svcpl	0x004d4954
    1ae8:	6c727443 	cfldrdvs	mvd7, [r2], #-268
    1aec:	4f4d5750 	svcmi	0x004d5750
    1af0:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1af4:	58007374 	stmdapl	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
    1af8:	5400000e 	strpl	r0, [r0], #-14
    1afc:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1b00:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1b04:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b08:	00000e9b 	muleq	r0, fp, lr
    1b0c:	5f4d4954 	svcpl	0x004d4954
    1b10:	656e6547 	strbvs	r6, [lr, #-1351]!
    1b14:	65746172 	ldrbvs	r6, [r4, #-370]!
    1b18:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1b1c:	0ed00074 	mrceq	0, 6, r0, cr0, cr4, {3}
    1b20:	49540000 	ldmdbmi	r4, {}^
    1b24:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    1b28:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    1b2c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b30:	00000f15 	andeq	r0, r0, r5, lsl pc
    1b34:	5f4d4954 	svcpl	0x004d4954
    1b38:	43414d44 	movtmi	r4, #7492	; 0x1d44
    1b3c:	5800646d 	stmdapl	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    1b40:	5400000f 	strpl	r0, [r0], #-15
    1b44:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1b48:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1b4c:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    1b50:	6b636f6c 	blvs	18dd908 <__Stack_Size+0x18dd508>
    1b54:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b58:	7f006769 	svcvc	0x00006769
    1b5c:	5400000f 	strpl	r0, [r0], #-15
    1b60:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1b64:	45785254 	ldrbmi	r5, [r8, #-596]!
    1b68:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    1b6c:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    1b70:	6b636f6c 	blvs	18dd928 <__Stack_Size+0x18dd528>
    1b74:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b78:	e4006769 	str	r6, [r0], #-1897
    1b7c:	5400000f 	strpl	r0, [r0], #-15
    1b80:	545f4d49 	ldrbpl	r4, [pc], #3401	; 1b88 <__Stack_Size+0x1788>
    1b84:	78457849 	stmdavc	r5, {r0, r3, r6, fp, ip, sp, lr}^
    1b88:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1b8c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    1b90:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1b94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b98:	10f80067 	rscsne	r0, r8, r7, rrx
    1b9c:	49540000 	ldmdbmi	r4, {}^
    1ba0:	54455f4d 	strbpl	r5, [r5], #-3917
    1ba4:	6f6c4352 	svcvs	0x006c4352
    1ba8:	6f4d6b63 	svcvs	0x004d6b63
    1bac:	43316564 	teqmi	r1, #419430400	; 0x19000000
    1bb0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bb4:	11930067 	orrsne	r0, r3, r7, rrx
    1bb8:	49540000 	ldmdbmi	r4, {}^
    1bbc:	54455f4d 	strbpl	r5, [r5], #-3917
    1bc0:	6f6c4352 	svcvs	0x006c4352
    1bc4:	6f4d6b63 	svcvs	0x004d6b63
    1bc8:	43326564 	teqmi	r2, #419430400	; 0x19000000
    1bcc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bd0:	12200067 	eorne	r0, r0, #103	; 0x67
    1bd4:	49540000 	ldmdbmi	r4, {}^
    1bd8:	54455f4d 	strbpl	r5, [r5], #-3917
    1bdc:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    1be0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1be4:	0000125b 	andeq	r1, r0, fp, asr r2
    1be8:	5f4d4954 	svcpl	0x004d4954
    1bec:	73657250 	cmnvc	r5, #5	; 0x5
    1bf0:	656c6163 	strbvs	r6, [ip, #-355]!
    1bf4:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
    1bf8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1bfc:	0000129e 	muleq	r0, lr, r2
    1c00:	5f4d4954 	svcpl	0x004d4954
    1c04:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1c08:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!
    1c0c:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    1c10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c14:	12e50067 	rscne	r0, r5, #103	; 0x67
    1c18:	49540000 	ldmdbmi	r4, {}^
    1c1c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1c20:	7463656c 	strbtvc	r6, [r3], #-1388
    1c24:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    1c28:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    1c2c:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    1c30:	00131200 	andseq	r1, r3, r0, lsl #4
    1c34:	4d495400 	cfstrdmi	mvd5, [r9]
    1c38:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    1c3c:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    1c40:	65746e49 	ldrbvs	r6, [r4, #-3657]!
    1c44:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1c48:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c4c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c50:	00001395 	muleq	r0, r5, r3
    1c54:	5f4d4954 	svcpl	0x004d4954
    1c58:	63726f46 	cmnvs	r2, #280	; 0x118
    1c5c:	434f6465 	movtmi	r6, #62565	; 0xf465
    1c60:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    1c64:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c68:	000013dc 	ldrdeq	r1, [r0], -ip
    1c6c:	5f4d4954 	svcpl	0x004d4954
    1c70:	63726f46 	cmnvs	r2, #280	; 0x118
    1c74:	434f6465 	movtmi	r6, #62565	; 0xf465
    1c78:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    1c7c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c80:	00001421 	andeq	r1, r0, r1, lsr #8
    1c84:	5f4d4954 	svcpl	0x004d4954
    1c88:	63726f46 	cmnvs	r2, #280	; 0x118
    1c8c:	434f6465 	movtmi	r6, #62565	; 0xf465
    1c90:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    1c94:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c98:	00001468 	andeq	r1, r0, r8, ror #8
    1c9c:	5f4d4954 	svcpl	0x004d4954
    1ca0:	63726f46 	cmnvs	r2, #280	; 0x118
    1ca4:	434f6465 	movtmi	r6, #62565	; 0xf465
    1ca8:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    1cac:	00676966 	rsbeq	r6, r7, r6, ror #18
    1cb0:	000014ad 	andeq	r1, r0, sp, lsr #9
    1cb4:	5f4d4954 	svcpl	0x004d4954
    1cb8:	50525241 	subspl	r5, r2, r1, asr #4
    1cbc:	6f6c6572 	svcvs	0x006c6572
    1cc0:	6f436461 	svcvs	0x00436461
    1cc4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cc8:	0014e200 	andseq	lr, r4, r0, lsl #4
    1ccc:	4d495400 	cfstrdmi	mvd5, [r9]
    1cd0:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1cd4:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    1cd8:	17004d4f 	strne	r4, [r0, -pc, asr #26]
    1cdc:	54000015 	strpl	r0, [r0], #-21
    1ce0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1ce4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1ce8:	44434374 	strbmi	r4, [r3], #-884
    1cec:	4c00414d 	stfmis	f4, [r0], {77}
    1cf0:	54000015 	strpl	r0, [r0], #-21
    1cf4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1cf8:	65725043 	ldrbvs	r5, [r2, #-67]!
    1cfc:	64616f6c 	strbtvs	r6, [r1], #-3948
    1d00:	746e6f43 	strbtvc	r6, [lr], #-3907
    1d04:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    1d08:	00001581 	andeq	r1, r0, r1, lsl #11
    1d0c:	5f4d4954 	svcpl	0x004d4954
    1d10:	5031434f 	eorspl	r4, r1, pc, asr #6
    1d14:	6f6c6572 	svcvs	0x006c6572
    1d18:	6f436461 	svcvs	0x00436461
    1d1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d20:	0015c800 	andseq	ip, r5, r0, lsl #16
    1d24:	4d495400 	cfstrdmi	mvd5, [r9]
    1d28:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1d2c:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1d30:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1d34:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d38:	160d0067 	strne	r0, [sp], -r7, rrx
    1d3c:	49540000 	ldmdbmi	r4, {}^
    1d40:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d44:	65725033 	ldrbvs	r5, [r2, #-51]!
    1d48:	64616f6c 	strbtvs	r6, [r1], #-3948
    1d4c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d50:	54006769 	strpl	r6, [r0], #-1897
    1d54:	54000016 	strpl	r0, [r0], #-22
    1d58:	4f5f4d49 	svcmi	0x005f4d49
    1d5c:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    1d60:	616f6c65 	cmnvs	pc, r5, ror #24
    1d64:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1d68:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d6c:	00001699 	muleq	r0, r9, r6
    1d70:	5f4d4954 	svcpl	0x004d4954
    1d74:	4631434f 	ldrtmi	r4, [r1], -pc, asr #6
    1d78:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1d7c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d80:	16e00067 	strbtne	r0, [r0], r7, rrx
    1d84:	49540000 	ldmdbmi	r4, {}^
    1d88:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d8c:	73614632 	cmnvc	r1, #52428800	; 0x3200000
    1d90:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1d94:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d98:	00001725 	andeq	r1, r0, r5, lsr #14
    1d9c:	5f4d4954 	svcpl	0x004d4954
    1da0:	4633434f 	ldrtmi	r4, [r3], -pc, asr #6
    1da4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1da8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dac:	176c0067 	strbne	r0, [ip, -r7, rrx]!
    1db0:	49540000 	ldmdbmi	r4, {}^
    1db4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1db8:	73614634 	cmnvc	r1, #54525952	; 0x3400000
    1dbc:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1dc0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1dc4:	000017b1 	strheq	r1, [r0], -r1
    1dc8:	5f4d4954 	svcpl	0x004d4954
    1dcc:	61656c43 	cmnvs	r5, r3, asr #24
    1dd0:	31434f72 	cmpcc	r3, r2, ror pc
    1dd4:	00666552 	rsbeq	r6, r6, r2, asr r5
    1dd8:	000017f8 	strdeq	r1, [r0], -r8
    1ddc:	5f4d4954 	svcpl	0x004d4954
    1de0:	61656c43 	cmnvs	r5, r3, asr #24
    1de4:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    1de8:	00666552 	rsbeq	r6, r6, r2, asr r5
    1dec:	0000183d 	andeq	r1, r0, sp, lsr r8
    1df0:	5f4d4954 	svcpl	0x004d4954
    1df4:	61656c43 	cmnvs	r5, r3, asr #24
    1df8:	33434f72 	movtcc	r4, #16242	; 0x3f72
    1dfc:	00666552 	rsbeq	r6, r6, r2, asr r5
    1e00:	00001884 	andeq	r1, r0, r4, lsl #17
    1e04:	5f4d4954 	svcpl	0x004d4954
    1e08:	61656c43 	cmnvs	r5, r3, asr #24
    1e0c:	34434f72 	strbcc	r4, [r3], #-3954
    1e10:	00666552 	rsbeq	r6, r6, r2, asr r5
    1e14:	000018c9 	andeq	r1, r0, r9, asr #17
    1e18:	5f4d4954 	svcpl	0x004d4954
    1e1c:	5031434f 	eorspl	r4, r1, pc, asr #6
    1e20:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1e24:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1e28:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e2c:	19100067 	ldmdbne	r0, {r0, r1, r2, r5, r6}
    1e30:	49540000 	ldmdbmi	r4, {}^
    1e34:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e38:	6f504e31 	svcvs	0x00504e31
    1e3c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1e40:	6f437974 	svcvs	0x00437974
    1e44:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e48:	00195700 	andseq	r5, r9, r0, lsl #14
    1e4c:	4d495400 	cfstrdmi	mvd5, [r9]
    1e50:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1e54:	616c6f50 	cmnvs	ip, r0, asr pc
    1e58:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1e5c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e60:	9c006769 	stcls	7, cr6, [r0], {105}
    1e64:	54000019 	strpl	r0, [r0], #-25
    1e68:	4f5f4d49 	svcmi	0x005f4d49
    1e6c:	504e3243 	subpl	r3, lr, r3, asr #4
    1e70:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1e74:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1e78:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e7c:	19e10067 	stmibne	r1!, {r0, r1, r2, r5, r6}^
    1e80:	49540000 	ldmdbmi	r4, {}^
    1e84:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e88:	6c6f5033 	stclvs	0, cr5, [pc], #-204
    1e8c:	74697261 	strbtvc	r7, [r9], #-609
    1e90:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1e94:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e98:	00001a26 	andeq	r1, r0, r6, lsr #20
    1e9c:	5f4d4954 	svcpl	0x004d4954
    1ea0:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    1ea4:	616c6f50 	cmnvs	ip, r0, asr pc
    1ea8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1eac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1eb0:	6b006769 	blvs	1bc5c <__Stack_Size+0x1b85c>
    1eb4:	5400001a 	strpl	r0, [r0], #-26
    1eb8:	4f5f4d49 	svcmi	0x005f4d49
    1ebc:	6f503443 	svcvs	0x00503443
    1ec0:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1ec4:	6f437974 	svcvs	0x00437974
    1ec8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ecc:	001ab000 	andseq	fp, sl, r0
    1ed0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ed4:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    1ed8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1edc:	00001af5 	strdeq	r1, [r0], -r5
    1ee0:	5f4d4954 	svcpl	0x004d4954
    1ee4:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    1ee8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1eec:	00001b3a 	andeq	r1, r0, sl, lsr fp
    1ef0:	5f4d4954 	svcpl	0x004d4954
    1ef4:	656c6553 	strbvs	r6, [ip, #-1363]!
    1ef8:	434f7463 	movtmi	r7, #62563	; 0xf463
    1efc:	85004d78 	strhi	r4, [r0, #-3448]
    1f00:	5400001b 	strpl	r0, [r0], #-27
    1f04:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 11c3 <__Stack_Size+0xdc3>
    1f08:	74616470 	strbtvc	r6, [r1], #-1136
    1f0c:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    1f10:	656c6261 	strbvs	r6, [ip, #-609]!
    1f14:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f18:	ba006769 	blt	1bcc4 <__Stack_Size+0x1b8c4>
    1f1c:	5400001b 	strpl	r0, [r0], #-27
    1f20:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 11df <__Stack_Size+0xddf>
    1f24:	74616470 	strbtvc	r6, [r1], #-1136
    1f28:	71655265 	cmnvc	r5, r5, ror #4
    1f2c:	74736575 	ldrbtvc	r6, [r3], #-1397
    1f30:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f34:	ef006769 	svc	0x00006769
    1f38:	5400001b 	strpl	r0, [r0], #-27
    1f3c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f40:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1f44:	6c614874 	stclvs	8, cr4, [r1], #-464
    1f48:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    1f4c:	00726f73 	rsbseq	r6, r2, r3, ror pc
    1f50:	00001c24 	andeq	r1, r0, r4, lsr #24
    1f54:	5f4d4954 	svcpl	0x004d4954
    1f58:	656c6553 	strbvs	r6, [ip, #-1363]!
    1f5c:	6e4f7463 	cdpvs	4, 4, cr7, cr15, cr3, {3}
    1f60:	6c755065 	ldclvs	0, cr5, [r5], #-404
    1f64:	6f4d6573 	svcvs	0x004d6573
    1f68:	5b006564 	blpl	1b500 <__Stack_Size+0x1b100>
    1f6c:	5400001c 	strpl	r0, [r0], #-28
    1f70:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f74:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1f78:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1f7c:	54747570 	ldrbtpl	r7, [r4], #-1392
    1f80:	67676972 	undefined
    1f84:	92007265 	andls	r7, r0, #1342177286	; 0x50000006
    1f88:	5400001c 	strpl	r0, [r0], #-28
    1f8c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f90:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1f94:	616c5374 	smcvs	50484
    1f98:	6f4d6576 	svcvs	0x004d6576
    1f9c:	c9006564 	stmdbgt	r0, {r2, r5, r6, r8, sl, sp, lr}
    1fa0:	5400001c 	strpl	r0, [r0], #-28
    1fa4:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1fa8:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1fac:	73614d74 	cmnvc	r1, #7424	; 0x1d00
    1fb0:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    1fb4:	6576616c 	ldrbvs	r6, [r6, #-364]!
    1fb8:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1fbc:	001d0000 	andseq	r0, sp, r0
    1fc0:	4d495400 	cfstrdmi	mvd5, [r9]
    1fc4:	7465535f 	strbtvc	r5, [r5], #-863
    1fc8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1fcc:	00726574 	rsbseq	r6, r2, r4, ror r5
    1fd0:	00001d35 	andeq	r1, r0, r5, lsr sp
    1fd4:	5f4d4954 	svcpl	0x004d4954
    1fd8:	41746553 	cmnmi	r4, r3, asr r5
    1fdc:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    1fe0:	616f6c65 	cmnvs	pc, r5, ror #24
    1fe4:	1d6a0064 	stclne	0, cr0, [sl, #-400]!
    1fe8:	49540000 	ldmdbmi	r4, {}^
    1fec:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ff0:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    1ff4:	65726170 	ldrbvs	r6, [r2, #-368]!
    1ff8:	1d9f0031 	ldcne	0, cr0, [pc, #196]
    1ffc:	49540000 	ldmdbmi	r4, {}^
    2000:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2004:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    2008:	65726170 	ldrbvs	r6, [r2, #-368]!
    200c:	1dd40032 	ldclne	0, cr0, [r4, #200]
    2010:	49540000 	ldmdbmi	r4, {}^
    2014:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2018:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    201c:	65726170 	ldrbvs	r6, [r2, #-368]!
    2020:	1e090033 	mcrne	0, 0, r0, cr9, cr3, {1}
    2024:	49540000 	ldmdbmi	r4, {}^
    2028:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    202c:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    2030:	65726170 	ldrbvs	r6, [r2, #-368]!
    2034:	1e3e0034 	mrcne	0, 1, r0, cr14, cr4, {1}
    2038:	49540000 	ldmdbmi	r4, {}^
    203c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2040:	31434974 	cmpcc	r3, r4, ror r9
    2044:	73657250 	cmnvc	r5, #5	; 0x5
    2048:	656c6163 	strbvs	r6, [ip, #-355]!
    204c:	1e620072 	mcrne	0, 3, r0, cr2, cr2, {3}
    2050:	49540000 	ldmdbmi	r4, {}^
    2054:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2058:	32434974 	subcc	r4, r3, #1900544	; 0x1d0000
    205c:	73657250 	cmnvc	r5, #5	; 0x5
    2060:	656c6163 	strbvs	r6, [ip, #-355]!
    2064:	1e840072 	mcrne	0, 4, r0, cr4, cr2, {3}
    2068:	49540000 	ldmdbmi	r4, {}^
    206c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2070:	33434974 	movtcc	r4, #14708	; 0x3974
    2074:	73657250 	cmnvc	r5, #5	; 0x5
    2078:	656c6163 	strbvs	r6, [ip, #-355]!
    207c:	1ea80072 	mcrne	0, 5, r0, cr8, cr2, {3}
    2080:	49540000 	ldmdbmi	r4, {}^
    2084:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2088:	34434974 	strbcc	r4, [r3], #-2420
    208c:	73657250 	cmnvc	r5, #5	; 0x5
    2090:	656c6163 	strbvs	r6, [ip, #-355]!
    2094:	1eca0072 	mcrne	0, 6, r0, cr10, cr2, {3}
    2098:	49540000 	ldmdbmi	r4, {}^
    209c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    20a0:	6f6c4374 	svcvs	0x006c4374
    20a4:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    20a8:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    20ac:	01006e6f 	tsteq	r0, pc, ror #28
    20b0:	5400001f 	strpl	r0, [r0], #-31
    20b4:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20b8:	61437465 	cmpvs	r3, r5, ror #8
    20bc:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    20c0:	2e003165 	adfcssz	f3, f0, f5
    20c4:	5400001f 	strpl	r0, [r0], #-31
    20c8:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20cc:	61437465 	cmpvs	r3, r5, ror #8
    20d0:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    20d4:	5b003265 	blpl	ea70 <__Stack_Size+0xe670>
    20d8:	5400001f 	strpl	r0, [r0], #-31
    20dc:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20e0:	61437465 	cmpvs	r3, r5, ror #8
    20e4:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    20e8:	88003365 	stmdahi	r0, {r0, r2, r5, r6, r8, r9, ip, sp}
    20ec:	5400001f 	strpl	r0, [r0], #-31
    20f0:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20f4:	61437465 	cmpvs	r3, r5, ror #8
    20f8:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    20fc:	b5003465 	strlt	r3, [r0, #-1125]
    2100:	5400001f 	strpl	r0, [r0], #-31
    2104:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2108:	6f437465 	svcvs	0x00437465
    210c:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2110:	1fe20072 	svcne	0x00e20072
    2114:	49540000 	ldmdbmi	r4, {}^
    2118:	65475f4d 	strbvs	r5, [r7, #-3917]
    211c:	65725074 	ldrbvs	r5, [r2, #-116]!
    2120:	6c616373 	stclvs	3, cr6, [r1], #-460
    2124:	0f007265 	svceq	0x00007265
    2128:	54000020 	strpl	r0, [r0], #-32
    212c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2130:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2134:	74536761 	ldrbvc	r6, [r3], #-1889
    2138:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    213c:	00205600 	eoreq	r5, r0, r0, lsl #12
    2140:	4d495400 	cfstrdmi	mvd5, [r9]
    2144:	656c435f 	strbvs	r4, [ip, #-863]!
    2148:	6c467261 	sfmvs	f7, 2, [r6], {97}
    214c:	8d006761 	stchi	7, cr6, [r0, #-388]
    2150:	54000020 	strpl	r0, [r0], #-32
    2154:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2158:	54497465 	strbpl	r7, [r9], #-1125
    215c:	74617453 	strbtvc	r7, [r1], #-1107
    2160:	ec007375 	stc	3, cr7, [r0], {117}
    2164:	54000020 	strpl	r0, [r0], #-32
    2168:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    216c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2170:	65505449 	ldrbvs	r5, [r0, #-1097]
    2174:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2178:	74694267 	strbtvc	r4, [r9], #-615
    217c:	00212300 	eoreq	r2, r1, r0, lsl #6
    2180:	4d495400 	cfstrdmi	mvd5, [r9]
    2184:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2188:	0074696e 	rsbseq	r6, r4, lr, ror #18
    218c:	00000000 	andeq	r0, r0, r0
    2190:	0000025b 	andeq	r0, r0, fp, asr r2
    2194:	6e760002 	cdpvs	0, 7, cr0, cr6, cr2, {0}
    2198:	09500000 	ldmdbeq	r0, {}^
    219c:	02b60000 	adcseq	r0, r6, #0	; 0x0
    21a0:	53550000 	cmppl	r5, #0	; 0x0
    21a4:	5f545241 	svcpl	0x00545241
    21a8:	75727453 	ldrbvc	r7, [r2, #-1107]!
    21ac:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    21b0:	e1007469 	tst	r0, r9, ror #8
    21b4:	55000002 	strpl	r0, [r0, #-2]
    21b8:	54524153 	ldrbpl	r4, [r2], #-339
    21bc:	6f6c435f 	svcvs	0x006c435f
    21c0:	6e496b63 	fnmacdvs	d22, d9, d19
    21c4:	30007469 	andcc	r7, r0, r9, ror #8
    21c8:	55000003 	strpl	r0, [r0, #-3]
    21cc:	54524153 	ldrbpl	r4, [r2], #-339
    21d0:	6f6c435f 	svcvs	0x006c435f
    21d4:	74536b63 	ldrbvc	r6, [r3], #-2915
    21d8:	74637572 	strbtvc	r7, [r3], #-1394
    21dc:	74696e49 	strbtvc	r6, [r9], #-3657
    21e0:	00035700 	andeq	r5, r3, r0, lsl #14
    21e4:	41535500 	cmpmi	r3, r0, lsl #10
    21e8:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    21ec:	8c00646d 	cfstrshi	mvf6, [r0], {109}
    21f0:	55000003 	strpl	r0, [r0, #-3]
    21f4:	54524153 	ldrbpl	r4, [r2], #-339
    21f8:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    21fc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2200:	040d0067 	streq	r0, [sp], #-103
    2204:	53550000 	cmppl	r5, #0	; 0x0
    2208:	5f545241 	svcpl	0x00545241
    220c:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2210:	5000646d 	andpl	r6, r0, sp, ror #8
    2214:	55000004 	strpl	r0, [r0, #-4]
    2218:	54524153 	ldrbpl	r4, [r2], #-339
    221c:	7465535f 	strbtvc	r5, [r5], #-863
    2220:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2224:	00737365 	rsbseq	r7, r3, r5, ror #6
    2228:	00000485 	andeq	r0, r0, r5, lsl #9
    222c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2230:	61575f54 	cmpvs	r7, r4, asr pc
    2234:	7055656b 	subsvc	r6, r5, fp, ror #10
    2238:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    223c:	bc006769 	stclt	7, cr6, [r0], {105}
    2240:	55000004 	strpl	r0, [r0, #-4]
    2244:	54524153 	ldrbpl	r4, [r2], #-339
    2248:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    224c:	65766965 	ldrbvs	r6, [r6, #-2405]!
    2250:	6b615772 	blvs	1858020 <__Stack_Size+0x1857c20>
    2254:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    2258:	f100646d 	undefined instruction 0xf100646d
    225c:	55000004 	strpl	r0, [r0, #-4]
    2260:	54524153 	ldrbpl	r4, [r2], #-339
    2264:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2268:	61657242 	cmnvs	r5, r2, asr #4
    226c:	7465446b 	strbtvc	r4, [r5], #-1131
    2270:	4c746365 	ldclmi	3, cr6, [r4], #-404
    2274:	74676e65 	strbtvc	r6, [r7], #-3685
    2278:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
    227c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2280:	00000528 	andeq	r0, r0, r8, lsr #10
    2284:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2288:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    228c:	646d434e 	strbtvs	r4, [sp], #-846
    2290:	00055d00 	andeq	r5, r5, r0, lsl #26
    2294:	41535500 	cmpmi	r3, r0, lsl #10
    2298:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    229c:	44646e65 	strbtmi	r6, [r4], #-3685
    22a0:	00617461 	rsbeq	r7, r1, r1, ror #8
    22a4:	00000594 	muleq	r0, r4, r5
    22a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    22ac:	65525f54 	ldrbvs	r5, [r2, #-3924]
    22b0:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    22b4:	74614465 	strbtvc	r4, [r1], #-1125
    22b8:	05c10061 	strbeq	r0, [r1, #97]
    22bc:	53550000 	cmppl	r5, #0	; 0x0
    22c0:	5f545241 	svcpl	0x00545241
    22c4:	646e6553 	strbtvs	r6, [lr], #-1363
    22c8:	61657242 	cmnvs	r5, r2, asr #4
    22cc:	05e8006b 	strbeq	r0, [r8, #107]!
    22d0:	53550000 	cmppl	r5, #0	; 0x0
    22d4:	5f545241 	svcpl	0x00545241
    22d8:	47746553 	undefined
    22dc:	64726175 	ldrbtvs	r6, [r2], #-373
    22e0:	656d6954 	strbvs	r6, [sp, #-2388]!
    22e4:	00061d00 	andeq	r1, r6, r0, lsl #26
    22e8:	41535500 	cmpmi	r3, r0, lsl #10
    22ec:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    22f0:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    22f4:	61637365 	cmnvs	r3, r5, ror #6
    22f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    22fc:	00000652 	andeq	r0, r0, r2, asr r6
    2300:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2304:	6d535f54 	ldclvs	15, cr5, [r3, #-336]
    2308:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    230c:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    2310:	8700646d 	strhi	r6, [r0, -sp, ror #8]
    2314:	55000006 	strpl	r0, [r0, #-6]
    2318:	54524153 	ldrbpl	r4, [r2], #-339
    231c:	616d535f 	cmnvs	sp, pc, asr r3
    2320:	61437472 	cmpvs	r3, r2, ror r4
    2324:	414e6472 	cmpmi	lr, r2, ror r4
    2328:	6d434b43 	vstrvs	d20, [r3, #-268]
    232c:	06bc0064 	ldrteq	r0, [ip], r4, rrx
    2330:	53550000 	cmppl	r5, #0	; 0x0
    2334:	5f545241 	svcpl	0x00545241
    2338:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    233c:	6c707544 	cfldr64vs	mvdx7, [r0], #-272
    2340:	6d437865 	stclvs	8, cr7, [r3, #-404]
    2344:	06f10064 	ldrbteq	r0, [r1], r4, rrx
    2348:	53550000 	cmppl	r5, #0	; 0x0
    234c:	5f545241 	svcpl	0x00545241
    2350:	41447249 	cmpmi	r4, r9, asr #4
    2354:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2358:	28006769 	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    235c:	55000007 	strpl	r0, [r0, #-7]
    2360:	54524153 	ldrbpl	r4, [r2], #-339
    2364:	4472495f 	ldrbtmi	r4, [r2], #-2399
    2368:	646d4341 	strbtvs	r4, [sp], #-833
    236c:	00075d00 	andeq	r5, r7, r0, lsl #26
    2370:	41535500 	cmpmi	r3, r0, lsl #10
    2374:	475f5452 	undefined
    2378:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    237c:	74536761 	ldrbvc	r6, [r3], #-1889
    2380:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2384:	0007a400 	andeq	sl, r7, r0, lsl #8
    2388:	41535500 	cmpmi	r3, r0, lsl #10
    238c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2390:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2394:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2398:	0007db00 	andeq	sp, r7, r0, lsl #22
    239c:	41535500 	cmpmi	r3, r0, lsl #10
    23a0:	475f5452 	undefined
    23a4:	54497465 	strbpl	r7, [r9], #-1125
    23a8:	74617453 	strbtvc	r7, [r1], #-1107
    23ac:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    23b0:	55000008 	strpl	r0, [r0, #-8]
    23b4:	54524153 	ldrbpl	r4, [r2], #-339
    23b8:	656c435f 	strbvs	r4, [ip, #-863]!
    23bc:	54497261 	strbpl	r7, [r9], #-609
    23c0:	646e6550 	strbtvs	r6, [lr], #-1360
    23c4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    23c8:	a1007469 	tstge	r0, r9, ror #8
    23cc:	55000008 	strpl	r0, [r0, #-8]
    23d0:	54524153 	ldrbpl	r4, [r2], #-339
    23d4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    23d8:	092a0074 	stmdbeq	sl!, {r2, r4, r5, r6}
    23dc:	53550000 	cmppl	r5, #0	; 0x0
    23e0:	5f545241 	svcpl	0x00545241
    23e4:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    23e8:	00007469 	andeq	r7, r0, r9, ror #8
    23ec:	31000000 	tstcc	r0, r0
    23f0:	02000000 	andeq	r0, r0, #0	; 0x0
    23f4:	00785f00 	rsbseq	r5, r8, r0, lsl #30
    23f8:	00010600 	andeq	r0, r1, r0, lsl #12
    23fc:	00005200 	andeq	r5, r0, r0, lsl #4
    2400:	73655200 	cmnvc	r5, #0	; 0x0
    2404:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2408:	6c646e61 	stclvs	14, cr6, [r4], #-388
    240c:	ee007265 	cdp	2, 0, cr7, cr0, cr5, {3}
    2410:	67000000 	strvs	r0, [r0, -r0]
    2414:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    2418:	74636556 	strbtvc	r6, [r3], #-1366
    241c:	0073726f 	rsbseq	r7, r3, pc, ror #4
    2420:	00000000 	andeq	r0, r0, r0
    2424:	00000019 	andeq	r0, r0, r9, lsl r0
    2428:	79650002 	stmdbvc	r5!, {r1}^
    242c:	00c50000 	sbceq	r0, r5, r0
    2430:	009c0000 	addseq	r0, ip, r0
    2434:	74610000 	strbtvc	r0, [r1]
    2438:	74697865 	strbtvc	r7, [r9], #-2149
    243c:	00000000 	andeq	r0, r0, r0
    2440:	00001700 	andeq	r1, r0, r0, lsl #14
    2444:	2a000200 	bcs	2c4c <__Stack_Size+0x284c>
    2448:	3a00007a 	bcc	2638 <__Stack_Size+0x2238>
    244c:	ff000009 	undefined instruction 0xff000009
    2450:	65000008 	strvs	r0, [r0, #-8]
    2454:	00746978 	rsbseq	r6, r4, r8, ror r9
    2458:	00000000 	andeq	r0, r0, r0
    245c:	00000035 	andeq	r0, r0, r5, lsr r0
    2460:	83640002 	cmnhi	r4, #2	; 0x2
    2464:	093a0000 	ldmdbeq	sl!, {}
    2468:	09100000 	ldmdbeq	r0, {}
    246c:	695f0000 	ldmdbvs	pc, {}^
    2470:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    2474:	74705f65 	ldrbtvc	r5, [r0], #-3941
    2478:	09220072 	stmdbeq	r2!, {r1, r4, r5, r6}
    247c:	675f0000 	ldrbvs	r0, [pc, -r0]
    2480:	61626f6c 	cmnvs	r2, ip, ror #30
    2484:	6d695f6c 	stclvs	15, cr5, [r9, #-432]!
    2488:	65727570 	ldrbvs	r7, [r2, #-1392]!
    248c:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    2490:	00000000 	andeq	r0, r0, r0
    2494:	00003a00 	andeq	r3, r0, r0, lsl #20
    2498:	9e000200 	cdpls	2, 0, cr0, cr0, cr0, {0}
    249c:	4600008c 	strmi	r0, [r0], -ip, lsl #1
    24a0:	80000001 	andhi	r0, r0, r1
    24a4:	5f000000 	svcpl	0x00000000
    24a8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    24ac:	69665f63 	stmdbvs	r6!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    24b0:	615f696e 	cmpvs	pc, lr, ror #18
    24b4:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    24b8:	0000b200 	andeq	fp, r0, r0, lsl #4
    24bc:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    24c0:	5f636269 	svcpl	0x00636269
    24c4:	74696e69 	strbtvc	r6, [r9], #-3689
    24c8:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    24cc:	00007961 	andeq	r7, r0, r1, ror #18
    24d0:	19000000 	stmdbne	r0, {}
    24d4:	02000000 	andeq	r0, r0, #0	; 0x0
    24d8:	008de400 	addeq	lr, sp, r0, lsl #8
    24dc:	00011300 	andeq	r1, r1, r0, lsl #6
    24e0:	00008800 	andeq	r8, r0, r0, lsl #16
    24e4:	6d656d00 	stclvs	13, cr6, [r5]
    24e8:	00746573 	rsbseq	r6, r4, r3, ror r5
    24ec:	00000000 	andeq	r0, r0, r0
    24f0:	00000026 	andeq	r0, r0, r6, lsr #32
    24f4:	8ef70002 	cdphi	0, 15, cr0, cr7, cr2, {0}
    24f8:	09a50000 	stmibeq	r5!, {}
    24fc:	091e0000 	ldmdbeq	lr, {}
    2500:	5f5f0000 	svcpl	0x005f0000
    2504:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    2508:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    250c:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    2510:	6f727074 	svcvs	0x00727074
    2514:	00000063 	andeq	r0, r0, r3, rrx
    2518:	00230000 	eoreq	r0, r3, r0
    251c:	00020000 	andeq	r0, r2, r0
    2520:	0000989c 	muleq	r0, ip, r8
    2524:	000009b2 	strheq	r0, [r0], -r2
    2528:	000008ff 	strdeq	r0, [r0], -pc
    252c:	61635f5f 	cmnvs	r3, pc, asr pc
    2530:	655f6c6c 	ldrbvs	r6, [pc, #-3180]	; 18cc <__Stack_Size+0x14cc>
    2534:	70746978 	rsbsvc	r6, r4, r8, ror r9
    2538:	73636f72 	cmnvc	r3, #456	; 0x1c8
    253c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	00055a80 	andeq	r5, r5, r0, lsl #21
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	029b0100 	addseq	r0, fp, #0	; 0x0
      e4:	023c0000 	eorseq	r0, ip, #0	; 0x0
      e8:	31340000 	teqcc	r4, r0
      ec:	34400800 	strbcc	r0, [r0], #-2048
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	00009a05 	andeq	r9, r0, r5, lsl #20
      fc:	31730300 	cmncc	r3, r0, lsl #6
     100:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     104:	00000037 	andeq	r0, r0, r7, lsr r0
     108:	52050202 	andpl	r0, r5, #536870912	; 0x20000000
     10c:	02000000 	andeq	r0, r0, #0	; 0x0
     110:	01160601 	tsteq	r6, r1, lsl #12
     114:	75030000 	strvc	r0, [r3]
     118:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     11c:	00005027 	andeq	r5, r0, r7, lsr #32
     120:	07040200 	streq	r0, [r4, -r0, lsl #4]
     124:	00000180 	andeq	r0, r0, r0, lsl #3
     128:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     12c:	62280200 	eorvs	r0, r8, #0	; 0x0
     130:	02000000 	andeq	r0, r0, #0	; 0x0
     134:	019d0702 	orrseq	r0, sp, r2, lsl #14
     138:	75030000 	strvc	r0, [r3]
     13c:	29020038 	stmdbcs	r2, {r3, r4, r5}
     140:	00000073 	andeq	r0, r0, r3, ror r0
     144:	14080102 	strne	r0, [r8], #-258
     148:	04000001 	streq	r0, [r0], #-1
     14c:	00000050 	andeq	r0, r0, r0, asr r0
     150:	00006204 	andeq	r6, r0, r4, lsl #4
     154:	02010500 	andeq	r0, r1, #0	; 0x0
     158:	00009939 	andeq	r9, r0, r9, lsr r9
     15c:	16350600 	ldrtne	r0, [r5], -r0, lsl #12
     160:	07000000 	streq	r0, [r0, -r0]
     164:	00544553 	subseq	r4, r4, r3, asr r5
     168:	04080001 	streq	r0, [r8], #-1
     16c:	031c0907 	tsteq	ip, #114688	; 0x1c000
     170:	010f014f 	tsteq	pc, pc, asr #2
     174:	430a0000 	movwmi	r0, #40960	; 0xa000
     178:	03004c52 	movweq	r4, #3154	; 0xc52
     17c:	007a0150 	rsbseq	r0, sl, r0, asr r1
     180:	23020000 	movwcs	r0, #8192	; 0x2000
     184:	52430a00 	subpl	r0, r3, #0	; 0x0
     188:	51030048 	tstpl	r3, r8, asr #32
     18c:	00007a01 	andeq	r7, r0, r1, lsl #20
     190:	04230200 	strteq	r0, [r3], #-512
     194:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     198:	01520300 	cmpeq	r2, r0, lsl #6
     19c:	0000007a 	andeq	r0, r0, sl, ror r0
     1a0:	0a082302 	beq	208db0 <__Stack_Size+0x2089b0>
     1a4:	0052444f 	subseq	r4, r2, pc, asr #8
     1a8:	7a015303 	bvc	54dbc <__Stack_Size+0x549bc>
     1ac:	02000000 	andeq	r0, r0, #0	; 0x0
     1b0:	ce0b0c23 	cdpgt	12, 0, cr0, cr11, cr3, {1}
     1b4:	03000000 	movweq	r0, #0	; 0x0
     1b8:	007a0154 	rsbseq	r0, sl, r4, asr r1
     1bc:	23020000 	movwcs	r0, #8192	; 0x2000
     1c0:	52420a10 	subpl	r0, r2, #65536	; 0x10000
     1c4:	55030052 	strpl	r0, [r3, #-82]
     1c8:	00007a01 	andeq	r7, r0, r1, lsl #20
     1cc:	14230200 	strtne	r0, [r3], #-512
     1d0:	0002aa0b 	andeq	sl, r2, fp, lsl #20
     1d4:	01560300 	cmpeq	r6, r0, lsl #6
     1d8:	0000007a 	andeq	r0, r0, sl, ror r0
     1dc:	00182302 	andseq	r2, r8, r2, lsl #6
     1e0:	0c035009 	stceq	0, cr5, [r3], {9}
     1e4:	00037002 	andeq	r7, r3, r2
     1e8:	52430a00 	subpl	r0, r3, #0	; 0x0
     1ec:	0d030031 	stceq	0, cr0, [r3, #-196]
     1f0:	00007f02 	andeq	r7, r0, r2, lsl #30
     1f4:	00230200 	eoreq	r0, r3, r0, lsl #4
     1f8:	0001df0b 	andeq	sp, r1, fp, lsl #30
     1fc:	020e0300 	andeq	r0, lr, #0	; 0x0
     200:	00000057 	andeq	r0, r0, r7, asr r0
     204:	0a022302 	beq	88e14 <__Stack_Size+0x88a14>
     208:	00325243 	eorseq	r5, r2, r3, asr #4
     20c:	7f020f03 	svcvc	0x00020f03
     210:	02000000 	andeq	r0, r0, #0	; 0x0
     214:	e90b0423 	stmdb	fp, {r0, r1, r5, sl}
     218:	03000001 	movweq	r0, #1	; 0x1
     21c:	00570210 	subseq	r0, r7, r0, lsl r2
     220:	23020000 	movwcs	r0, #8192	; 0x2000
     224:	00330b06 	eorseq	r0, r3, r6, lsl #22
     228:	11030000 	tstne	r3, r0
     22c:	00007f02 	andeq	r7, r0, r2, lsl #30
     230:	08230200 	stmdaeq	r3!, {r9}
     234:	0000610b 	andeq	r6, r0, fp, lsl #2
     238:	02120300 	andseq	r0, r2, #0	; 0x0
     23c:	00000057 	andeq	r0, r0, r7, asr r0
     240:	0b0a2302 	bleq	288e50 <__Stack_Size+0x288a50>
     244:	00000198 	muleq	r0, r8, r1
     248:	7f021303 	svcvc	0x00021303
     24c:	02000000 	andeq	r0, r0, #0	; 0x0
     250:	f30b0c23 	undefined instruction 0xf30b0c23
     254:	03000001 	movweq	r0, #1	; 0x1
     258:	00570214 	subseq	r0, r7, r4, lsl r2
     25c:	23020000 	movwcs	r0, #8192	; 0x2000
     260:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
     264:	02150300 	andseq	r0, r5, #0	; 0x0
     268:	0000007f 	andeq	r0, r0, pc, ror r0
     26c:	0b102302 	bleq	408e7c <__Stack_Size+0x408a7c>
     270:	0000006b 	andeq	r0, r0, fp, rrx
     274:	57021603 	strpl	r1, [r2, -r3, lsl #12]
     278:	02000000 	andeq	r0, r0, #0	; 0x0
     27c:	450a1223 	strmi	r1, [sl, #-547]
     280:	03005247 	movweq	r5, #583	; 0x247
     284:	007f0217 	rsbseq	r0, pc, r7, lsl r2
     288:	23020000 	movwcs	r0, #8192	; 0x2000
     28c:	020a0b14 	andeq	r0, sl, #20480	; 0x5000
     290:	18030000 	stmdane	r3, {}
     294:	00005702 	andeq	r5, r0, r2, lsl #14
     298:	16230200 	strtne	r0, [r3], -r0, lsl #4
     29c:	0000270b 	andeq	r2, r0, fp, lsl #14
     2a0:	02190300 	andseq	r0, r9, #0	; 0x0
     2a4:	0000007f 	andeq	r0, r0, pc, ror r0
     2a8:	0b182302 	bleq	608eb8 <__Stack_Size+0x608ab8>
     2ac:	00000214 	andeq	r0, r0, r4, lsl r2
     2b0:	57021a03 	strpl	r1, [r2, -r3, lsl #20]
     2b4:	02000000 	andeq	r0, r0, #0	; 0x0
     2b8:	2d0b1a23 	fstscs	s2, [fp, #-140]
     2bc:	03000000 	movweq	r0, #0	; 0x0
     2c0:	007f021b 	rsbseq	r0, pc, fp, lsl r2
     2c4:	23020000 	movwcs	r0, #8192	; 0x2000
     2c8:	021e0b1c 	andseq	r0, lr, #28672	; 0x7000
     2cc:	1c030000 	stcne	0, cr0, [r3], {0}
     2d0:	00005702 	andeq	r5, r0, r2, lsl #14
     2d4:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     2d8:	00000c0b 	andeq	r0, r0, fp, lsl #24
     2dc:	021d0300 	andseq	r0, sp, #0	; 0x0
     2e0:	0000007f 	andeq	r0, r0, pc, ror r0
     2e4:	0b202302 	bleq	808ef4 <__Stack_Size+0x808af4>
     2e8:	00000228 	andeq	r0, r0, r8, lsr #4
     2ec:	57021e03 	strpl	r1, [r2, -r3, lsl #28]
     2f0:	02000000 	andeq	r0, r0, #0	; 0x0
     2f4:	430a2223 	movwmi	r2, #41507	; 0xa223
     2f8:	0300544e 	movweq	r5, #1102	; 0x44e
     2fc:	007f021f 	rsbseq	r0, pc, pc, lsl r2
     300:	23020000 	movwcs	r0, #8192	; 0x2000
     304:	02320b24 	eorseq	r0, r2, #36864	; 0x9000
     308:	20030000 	andcs	r0, r3, r0
     30c:	00005702 	andeq	r5, r0, r2, lsl #14
     310:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     314:	4353500a 	cmpmi	r3, #10	; 0xa
     318:	02210300 	eoreq	r0, r1, #0	; 0x0
     31c:	0000007f 	andeq	r0, r0, pc, ror r0
     320:	0b282302 	bleq	a08f30 <__Stack_Size+0xa08b30>
     324:	000000d3 	ldrdeq	r0, [r0], -r3
     328:	57022203 	strpl	r2, [r2, -r3, lsl #4]
     32c:	02000000 	andeq	r0, r0, #0	; 0x0
     330:	410a2a23 	tstmi	sl, r3, lsr #20
     334:	03005252 	movweq	r5, #594	; 0x252
     338:	007f0223 	rsbseq	r0, pc, r3, lsr #4
     33c:	23020000 	movwcs	r0, #8192	; 0x2000
     340:	012e0b2c 	teqeq	lr, ip, lsr #22
     344:	24030000 	strcs	r0, [r3]
     348:	00005702 	andeq	r5, r0, r2, lsl #14
     34c:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     350:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
     354:	02250300 	eoreq	r0, r5, #0	; 0x0
     358:	0000007f 	andeq	r0, r0, pc, ror r0
     35c:	0b302302 	bleq	c08f6c <__Stack_Size+0xc08b6c>
     360:	00000139 	andeq	r0, r0, r9, lsr r1
     364:	57022603 	strpl	r2, [r2, -r3, lsl #12]
     368:	02000000 	andeq	r0, r0, #0	; 0x0
     36c:	af0b3223 	svcge	0x000b3223
     370:	03000000 	movweq	r0, #0	; 0x0
     374:	007f0227 	rsbseq	r0, pc, r7, lsr #4
     378:	23020000 	movwcs	r0, #8192	; 0x2000
     37c:	01440b34 	cmpeq	r4, r4, lsr fp
     380:	28030000 	stmdacs	r3, {}
     384:	00005702 	andeq	r5, r0, r2, lsl #14
     388:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     38c:	0000b40b 	andeq	fp, r0, fp, lsl #8
     390:	02290300 	eoreq	r0, r9, #0	; 0x0
     394:	0000007f 	andeq	r0, r0, pc, ror r0
     398:	0b382302 	bleq	e08fa8 <__Stack_Size+0xe08ba8>
     39c:	0000014f 	andeq	r0, r0, pc, asr #2
     3a0:	57022a03 	strpl	r2, [r2, -r3, lsl #20]
     3a4:	02000000 	andeq	r0, r0, #0	; 0x0
     3a8:	b90b3a23 	stmdblt	fp, {r0, r1, r5, r9, fp, ip, sp}
     3ac:	03000000 	movweq	r0, #0	; 0x0
     3b0:	007f022b 	rsbseq	r0, pc, fp, lsr #4
     3b4:	23020000 	movwcs	r0, #8192	; 0x2000
     3b8:	015a0b3c 	cmpeq	sl, ip, lsr fp
     3bc:	2c030000 	stccs	0, cr0, [r3], {0}
     3c0:	00005702 	andeq	r5, r0, r2, lsl #14
     3c4:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     3c8:	0000be0b 	andeq	fp, r0, fp, lsl #28
     3cc:	022d0300 	eoreq	r0, sp, #0	; 0x0
     3d0:	0000007f 	andeq	r0, r0, pc, ror r0
     3d4:	0b402302 	bleq	1008fe4 <__Stack_Size+0x1008be4>
     3d8:	00000165 	andeq	r0, r0, r5, ror #2
     3dc:	57022e03 	strpl	r2, [r2, -r3, lsl #28]
     3e0:	02000000 	andeq	r0, r0, #0	; 0x0
     3e4:	b50b4223 	strlt	r4, [fp, #-547]
     3e8:	03000001 	movweq	r0, #1	; 0x1
     3ec:	007f022f 	rsbseq	r0, pc, pc, lsr #4
     3f0:	23020000 	movwcs	r0, #8192	; 0x2000
     3f4:	00c30b44 	sbceq	r0, r3, r4, asr #22
     3f8:	30030000 	andcc	r0, r3, r0
     3fc:	00005702 	andeq	r5, r0, r2, lsl #14
     400:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     404:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
     408:	02310300 	eorseq	r0, r1, #0	; 0x0
     40c:	0000007f 	andeq	r0, r0, pc, ror r0
     410:	0b482302 	bleq	1209020 <__Stack_Size+0x1208c20>
     414:	00000170 	andeq	r0, r0, r0, ror r1
     418:	57023203 	strpl	r3, [r2, -r3, lsl #4]
     41c:	02000000 	andeq	r0, r0, #0	; 0x0
     420:	960b4a23 	strls	r4, [fp], -r3, lsr #20
     424:	03000002 	movweq	r0, #2	; 0x2
     428:	007f0233 	rsbseq	r0, pc, r3, lsr r2
     42c:	23020000 	movwcs	r0, #8192	; 0x2000
     430:	00de0b4c 	sbcseq	r0, lr, ip, asr #22
     434:	34030000 	strcc	r0, [r3]
     438:	00005702 	andeq	r5, r0, r2, lsl #14
     43c:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     440:	05040c00 	streq	r0, [r4, #-3072]
     444:	00746e69 	rsbseq	r6, r4, r9, ror #28
     448:	85070402 	strhi	r0, [r7, #-1026]
     44c:	02000001 	andeq	r0, r0, #1	; 0x1
     450:	00950508 	addseq	r0, r5, r8, lsl #10
     454:	08020000 	stmdaeq	r2, {}
     458:	00017b07 	andeq	r7, r1, r7, lsl #22
     45c:	08010200 	stmdaeq	r1, {r9}
     460:	0000011d 	andeq	r0, r0, sp, lsl r1
     464:	4b040802 	blmi	102474 <__Stack_Size+0x102074>
     468:	02000000 	andeq	r0, r0, #0	; 0x0
     46c:	008f0404 	addeq	r0, pc, r4, lsl #8
     470:	08020000 	stmdaeq	r2, {}
     474:	00004604 	andeq	r4, r0, r4, lsl #12
     478:	75010d00 	strvc	r0, [r1, #-3328]
     47c:	01000000 	tsteq	r0, r0
     480:	34010184 	strcc	r0, [r1], #-388
     484:	48080031 	stmdami	r8, {r0, r4, r5}
     488:	01080031 	tsteq	r8, r1, lsr r0
     48c:	89010e5d 	stmdbhi	r1, {r0, r2, r3, r4, r6, r9, sl, fp}
     490:	01000002 	tsteq	r0, r2
     494:	31480189 	smlalbbcc	r0, r8, r9, r1
     498:	31680800 	cmncc	r8, r0, lsl #16
     49c:	5d010800 	stcpl	8, cr0, [r1]
     4a0:	00e9010f 	rsceq	r0, r9, pc, lsl #2
     4a4:	a0010000 	andge	r0, r1, r0
     4a8:	00316801 	eorseq	r6, r1, r1, lsl #16
     4ac:	0031d408 	eorseq	sp, r1, r8, lsl #8
     4b0:	00000008 	andeq	r0, r0, r8
     4b4:	fa010f00 	blx	440bc <__Stack_Size+0x43cbc>
     4b8:	01000000 	tsteq	r0, r0
     4bc:	31d4015b 	bicscc	r0, r4, fp, asr r1
     4c0:	327c0800 	rsbscc	r0, ip, #0	; 0x0
     4c4:	001f0800 	andseq	r0, pc, r0, lsl #16
     4c8:	01100000 	tsteq	r0, r0
     4cc:	000001b0 	strheq	r0, [r0], -r0
     4d0:	70013601 	andvc	r3, r1, r1, lsl #12
     4d4:	7c000003 	stcvc	0, cr0, [r0], {3}
     4d8:	40080032 	andmi	r0, r8, r2, lsr r0
     4dc:	4a080034 	bmi	2005b4 <__Stack_Size+0x2001b4>
     4e0:	6a000000 	bvs	4e8 <__Stack_Size+0xe8>
     4e4:	11000004 	tstne	r0, r4
     4e8:	37010069 	strcc	r0, [r1, -r9, rrx]
     4ec:	0000002c 	andeq	r0, r0, ip, lsr #32
     4f0:	0001c912 	andeq	ip, r1, r2, lsl r9
     4f4:	57380100 	ldrpl	r0, [r8, -r0, lsl #2]!
     4f8:	13000000 	movwne	r0, #0	; 0x0
     4fc:	3801006a 	stmdacc	r1, {r1, r3, r5, r6}
     500:	00000057 	andeq	r0, r0, r7, asr r0
     504:	6b115701 	blvs	456110 <__Stack_Size+0x455d10>
     508:	57380100 	ldrpl	r0, [r8, -r0, lsl #2]!
     50c:	11000000 	tstne	r0, r0
     510:	006d7573 	rsbeq	r7, sp, r3, ror r5
     514:	00573901 	subseq	r3, r7, r1, lsl #18
     518:	61110000 	tstvs	r1, r0
     51c:	01006776 	tsteq	r0, r6, ror r7
     520:	00005739 	andeq	r5, r0, r9, lsr r7
     524:	005c1200 	subseq	r1, ip, r0, lsl #4
     528:	3a010000 	bcc	40530 <__Stack_Size+0x40130>
     52c:	0000039a 	muleq	r0, sl, r3
     530:	006f6211 	rsbeq	r6, pc, r1, lsl r2
     534:	03933b01 	orrseq	r3, r3, #1024	; 0x400
     538:	14000000 	strne	r0, [r0]
     53c:	00000038 	andeq	r0, r0, r8, lsr r0
     540:	007a1a04 	rsbseq	r1, sl, r4, lsl #20
     544:	01010000 	tsteq	r1, r0
     548:	00007315 	andeq	r7, r0, r5, lsl r3
     54c:	00048700 	andeq	r8, r4, r0, lsl #14
     550:	00991600 	addseq	r1, r9, r0, lsl #12
     554:	000e0000 	andeq	r0, lr, r0
     558:	00010514 	andeq	r0, r1, r4, lsl r5
     55c:	94140500 	ldrls	r0, [r4], #-1280
     560:	01000004 	tsteq	r0, r4
     564:	04770401 	ldrbteq	r0, [r7], #-1025
     568:	fd170000 	ldc2	0, cr0, [r7]
     56c:	01000001 	tsteq	r0, r1
     570:	00004524 	andeq	r4, r0, r4, lsr #10
     574:	03050100 	movweq	r0, #20736	; 0x5100
     578:	20000000 	andcs	r0, r0, r0
     57c:	0000a317 	andeq	sl, r0, r7, lsl r3
     580:	45250100 	strmi	r0, [r5, #-256]!
     584:	01000000 	tsteq	r0, r0
     588:	00040305 	andeq	r0, r4, r5, lsl #6
     58c:	57152000 	ldrpl	r2, [r5, -r0]
     590:	cd000000 	stcgt	0, cr0, [r0]
     594:	16000004 	strne	r0, [r0], -r4
     598:	00000099 	muleq	r0, r9, r0
     59c:	d4170031 	ldrle	r0, [r7], #-49
     5a0:	01000001 	tsteq	r0, r1
     5a4:	0004bd26 	andeq	fp, r4, r6, lsr #26
     5a8:	03050100 	movweq	r0, #20736	; 0x5100
     5ac:	2000001a 	andcs	r0, r0, sl, lsl r0
     5b0:	00001117 	andeq	r1, r0, r7, lsl r1
     5b4:	57270100 	strpl	r0, [r7, -r0, lsl #2]!
     5b8:	01000000 	tsteq	r0, r0
     5bc:	00140305 	andseq	r0, r4, r5, lsl #6
     5c0:	22172000 	andscs	r2, r7, #0	; 0x0
     5c4:	01000000 	tsteq	r0, r0
     5c8:	00005728 	andeq	r5, r0, r8, lsr #14
     5cc:	03050100 	movweq	r0, #20736	; 0x5100
     5d0:	20000016 	andcs	r0, r0, r6, lsl r0
     5d4:	00008117 	andeq	r8, r0, r7, lsl r1
     5d8:	69290100 	stmdbvs	r9!, {r8}
     5dc:	01000000 	tsteq	r0, r0
     5e0:	00180305 	andseq	r0, r8, r5, lsl #6
     5e4:	22172000 	andscs	r2, r7, #0	; 0x0
     5e8:	01000001 	tsteq	r0, r1
     5ec:	0000692a 	andeq	r6, r0, sl, lsr #18
     5f0:	03050100 	movweq	r0, #20736	; 0x5100
     5f4:	2000007e 	andcs	r0, r0, lr, ror r0
     5f8:	0001ba17 	andeq	fp, r1, r7, lsl sl
     5fc:	692a0100 	stmdbvs	sl!, {r8}
     600:	01000000 	tsteq	r0, r0
     604:	00190305 	andseq	r0, r9, r5, lsl #6
     608:	e2172000 	ands	r2, r7, #0	; 0x0
     60c:	01000033 	tsteq	r0, r3, lsr r0
     610:	00007f2b 	andeq	r7, r0, fp, lsr #30
     614:	03050100 	movweq	r0, #20736	; 0x5100
     618:	20000008 	andcs	r0, r0, r8
     61c:	00019217 	andeq	r9, r1, r7, lsl r2
     620:	9a2c0100 	bls	b00a28 <__Stack_Size+0xb00628>
     624:	01000003 	tsteq	r0, r3
     628:	000c0305 	andeq	r0, ip, r5, lsl #6
     62c:	a8002000 	stmdage	r0, {sp}
     630:	02000005 	andeq	r0, r0, #5	; 0x5
     634:	00016800 	andeq	r6, r1, r0, lsl #16
     638:	00010400 	andeq	r0, r1, r0, lsl #8
     63c:	01000000 	tsteq	r0, r0
     640:	000002c2 	andeq	r0, r0, r2, asr #5
     644:	0000023c 	andeq	r0, r0, ip, lsr r2
     648:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
     64c:	08003574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip, sp}
     650:	000001e8 	andeq	r0, r0, r8, ror #3
     654:	9a050402 	bls	141664 <__Stack_Size+0x141264>
     658:	02000000 	andeq	r0, r0, #0	; 0x0
     65c:	00520502 	subseq	r0, r2, r2, lsl #10
     660:	01020000 	tsteq	r2, r0
     664:	00011606 	andeq	r1, r1, r6, lsl #12
     668:	07040200 	streq	r0, [r4, -r0, lsl #4]
     66c:	00000180 	andeq	r0, r0, r0, lsl #3
     670:	9d070202 	sfmls	f0, 4, [r7, #-8]
     674:	02000001 	andeq	r0, r0, #1	; 0x1
     678:	01140801 	tsteq	r4, r1, lsl #16
     67c:	04030000 	streq	r0, [r3]
     680:	e8010407 	stmda	r1, {r0, r1, r2, sl}
     684:	01000006 	tsteq	r0, r6
     688:	34400125 	strbcc	r0, [r0], #-293
     68c:	34420800 	strbcc	r0, [r2], #-2048
     690:	5d010800 	stcpl	8, cr0, [r1]
     694:	05a70104 	streq	r0, [r7, #260]!
     698:	30010000 	andcc	r0, r1, r0
     69c:	00344401 	eorseq	r4, r4, r1, lsl #8
     6a0:	00344608 	eorseq	r4, r4, r8, lsl #12
     6a4:	045d0108 	ldrbeq	r0, [sp], #-264
     6a8:	0007c901 	andeq	ip, r7, r1, lsl #18
     6ac:	013f0100 	teqeq	pc, r0, lsl #2
     6b0:	08003448 	stmdaeq	r0, {r3, r6, sl, ip, sp}
     6b4:	0800344a 	stmdaeq	r0, {r1, r3, r6, sl, ip, sp}
     6b8:	01045d01 	tsteq	r4, r1, lsl #26
     6bc:	000003c5 	andeq	r0, r0, r5, asr #7
     6c0:	4c014e01 	stcmi	14, cr4, [r1], {1}
     6c4:	4e080034 	mcrmi	0, 0, r0, cr8, cr4, {1}
     6c8:	01080034 	tsteq	r8, r4, lsr r0
     6cc:	0501045d 	streq	r0, [r1, #-1117]
     6d0:	01000003 	tsteq	r0, r3
     6d4:	3450015d 	ldrbcc	r0, [r0], #-349
     6d8:	34520800 	ldrbcc	r0, [r2], #-2048
     6dc:	5d010800 	stcpl	8, cr0, [r1]
     6e0:	06a60104 	strteq	r0, [r6], r4, lsl #2
     6e4:	6c010000 	stcvs	0, cr0, [r1], {0}
     6e8:	00345401 	eorseq	r5, r4, r1, lsl #8
     6ec:	00345608 	eorseq	r5, r4, r8, lsl #12
     6f0:	045d0108 	ldrbeq	r0, [sp], #-264
     6f4:	00052901 	andeq	r2, r5, r1, lsl #18
     6f8:	01770100 	cmneq	r7, r0, lsl #2
     6fc:	08003458 	stmdaeq	r0, {r3, r4, r6, sl, ip, sp}
     700:	0800345a 	stmdaeq	r0, {r1, r3, r4, r6, sl, ip, sp}
     704:	01045d01 	tsteq	r4, r1, lsl #26
     708:	000006e0 	andeq	r0, r0, r0, ror #13
     70c:	5c018201 	sfmpl	f0, 1, [r1], {1}
     710:	5e080034 	mcrpl	0, 0, r0, cr8, cr4, {1}
     714:	01080034 	tsteq	r8, r4, lsr r0
     718:	f501045d 	undefined instruction 0xf501045d
     71c:	01000005 	tsteq	r0, r5
     720:	34600199 	strbtcc	r0, [r0], #-409
     724:	34620800 	strbtcc	r0, [r2], #-2048
     728:	5d010800 	stcpl	8, cr0, [r1]
     72c:	04100104 	ldreq	r0, [r0], #-260
     730:	a4010000 	strge	r0, [r1]
     734:	00346401 	eorseq	r6, r4, r1, lsl #8
     738:	00346608 	eorseq	r6, r4, r8, lsl #12
     73c:	045d0108 	ldrbeq	r0, [sp], #-264
     740:	00060501 	andeq	r0, r6, r1, lsl #10
     744:	01af0100 	undefined instruction 0x01af0100
     748:	08003468 	stmdaeq	r0, {r3, r5, r6, sl, ip, sp}
     74c:	0800346a 	stmdaeq	r0, {r1, r3, r5, r6, sl, ip, sp}
     750:	01045d01 	tsteq	r4, r1, lsl #26
     754:	00000342 	andeq	r0, r0, r2, asr #6
     758:	6c01ba01 	stcvs	10, cr11, [r1], {1}
     75c:	6e080034 	mcrvs	0, 0, r0, cr8, cr4, {1}
     760:	01080034 	tsteq	r8, r4, lsr r0
     764:	3e01045d 	cfmvsrcc	mvf1, r0
     768:	01000006 	tsteq	r0, r6
     76c:	347001c5 	ldrbtcc	r0, [r0], #-453
     770:	34720800 	ldrbtcc	r0, [r2], #-2048
     774:	5d010800 	stcpl	8, cr0, [r1]
     778:	05ba0104 	ldreq	r0, [sl, #260]!
     77c:	d0010000 	andle	r0, r1, r0
     780:	00347401 	eorseq	r7, r4, r1, lsl #8
     784:	00347608 	eorseq	r7, r4, r8, lsl #12
     788:	045d0108 	ldrbeq	r0, [sp], #-264
     78c:	00074501 	andeq	r4, r7, r1, lsl #10
     790:	01db0100 	bicseq	r0, fp, r0, lsl #2
     794:	08003478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip, sp}
     798:	0800347a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, ip, sp}
     79c:	01045d01 	tsteq	r4, r1, lsl #26
     7a0:	000004ab 	andeq	r0, r0, fp, lsr #9
     7a4:	7c01e601 	stcvc	6, cr14, [r1], {1}
     7a8:	7e080034 	mcrvc	0, 0, r0, cr8, cr4, {1}
     7ac:	01080034 	tsteq	r8, r4, lsr r0
     7b0:	d501045d 	strle	r0, [r1, #-1117]
     7b4:	01000004 	tsteq	r0, r4
     7b8:	348001f1 	strcc	r0, [r0], #497
     7bc:	34820800 	strcc	r0, [r2], #2048
     7c0:	5d010800 	stcpl	8, cr0, [r1]
     7c4:	05340104 	ldreq	r0, [r4, #-260]!
     7c8:	fc010000 	stc2	0, cr0, [r1], {0}
     7cc:	00348401 	eorseq	r8, r4, r1, lsl #8
     7d0:	00348608 	eorseq	r8, r4, r8, lsl #12
     7d4:	055d0108 	ldrbeq	r0, [sp, #-264]
     7d8:	00058301 	andeq	r8, r5, r1, lsl #6
     7dc:	01070100 	tsteq	r7, r0, lsl #2
     7e0:	00348801 	eorseq	r8, r4, r1, lsl #16
     7e4:	00348a08 	eorseq	r8, r4, r8, lsl #20
     7e8:	055d0108 	ldrbeq	r0, [sp, #-264]
     7ec:	00076b01 	andeq	r6, r7, r1, lsl #22
     7f0:	01120100 	tsteq	r2, r0, lsl #2
     7f4:	00348c01 	eorseq	r8, r4, r1, lsl #24
     7f8:	00348e08 	eorseq	r8, r4, r8, lsl #28
     7fc:	055d0108 	ldrbeq	r0, [sp, #-264]
     800:	00078401 	andeq	r8, r7, r1, lsl #8
     804:	011d0100 	tsteq	sp, r0, lsl #2
     808:	00349001 	eorseq	r9, r4, r1
     80c:	00349208 	eorseq	r9, r4, r8, lsl #4
     810:	055d0108 	ldrbeq	r0, [sp, #-264]
     814:	0007b001 	andeq	fp, r7, r1
     818:	01280100 	teqeq	r8, r0, lsl #2
     81c:	00349401 	eorseq	r9, r4, r1, lsl #8
     820:	00349608 	eorseq	r9, r4, r8, lsl #12
     824:	055d0108 	ldrbeq	r0, [sp, #-264]
     828:	00071a01 	andeq	r1, r7, r1, lsl #20
     82c:	01330100 	teqeq	r3, r0, lsl #2
     830:	00349801 	eorseq	r9, r4, r1, lsl #16
     834:	00349a08 	eorseq	r9, r4, r8, lsl #20
     838:	055d0108 	ldrbeq	r0, [sp, #-264]
     83c:	00031901 	andeq	r1, r3, r1, lsl #18
     840:	013e0100 	teqeq	lr, r0, lsl #2
     844:	00349c01 	eorseq	r9, r4, r1, lsl #24
     848:	00349e08 	eorseq	r9, r4, r8, lsl #28
     84c:	055d0108 	ldrbeq	r0, [sp, #-264]
     850:	0005c901 	andeq	ip, r5, r1, lsl #18
     854:	01490100 	cmpeq	r9, r0, lsl #2
     858:	0034a001 	eorseq	sl, r4, r1
     85c:	0034a208 	eorseq	sl, r4, r8, lsl #4
     860:	055d0108 	ldrbeq	r0, [sp, #-264]
     864:	0004e601 	andeq	lr, r4, r1, lsl #12
     868:	01540100 	cmpeq	r4, r0, lsl #2
     86c:	0034a401 	eorseq	sl, r4, r1, lsl #8
     870:	0034a608 	eorseq	sl, r4, r8, lsl #12
     874:	055d0108 	ldrbeq	r0, [sp, #-264]
     878:	00044301 	andeq	r4, r4, r1, lsl #6
     87c:	01600100 	cmneq	r0, r0, lsl #2
     880:	0034a801 	eorseq	sl, r4, r1, lsl #16
     884:	0034aa08 	eorseq	sl, r4, r8, lsl #20
     888:	055d0108 	ldrbeq	r0, [sp, #-264]
     88c:	0003e701 	andeq	lr, r3, r1, lsl #14
     890:	016d0100 	cmneq	sp, r0, lsl #2
     894:	0034ac01 	eorseq	sl, r4, r1, lsl #24
     898:	0034ae08 	eorseq	sl, r4, r8, lsl #28
     89c:	055d0108 	ldrbeq	r0, [sp, #-264]
     8a0:	00050f01 	andeq	r0, r5, r1, lsl #30
     8a4:	01790100 	cmneq	r9, r0, lsl #2
     8a8:	0034b001 	eorseq	fp, r4, r1
     8ac:	0034b208 	eorseq	fp, r4, r8, lsl #4
     8b0:	055d0108 	ldrbeq	r0, [sp, #-264]
     8b4:	00057001 	andeq	r7, r5, r1
     8b8:	01840100 	orreq	r0, r4, r0, lsl #2
     8bc:	0034b401 	eorseq	fp, r4, r1, lsl #8
     8c0:	0034b608 	eorseq	fp, r4, r8, lsl #12
     8c4:	055d0108 	ldrbeq	r0, [sp, #-264]
     8c8:	00079d01 	andeq	r9, r7, r1, lsl #26
     8cc:	018f0100 	orreq	r0, pc, r0, lsl #2
     8d0:	0034b801 	eorseq	fp, r4, r1, lsl #16
     8d4:	0034ba08 	eorseq	fp, r4, r8, lsl #20
     8d8:	055d0108 	ldrbeq	r0, [sp, #-264]
     8dc:	00054501 	andeq	r4, r5, r1, lsl #10
     8e0:	019a0100 	orrseq	r0, sl, r0, lsl #2
     8e4:	0034bc01 	eorseq	fp, r4, r1, lsl #24
     8e8:	0034be08 	eorseq	fp, r4, r8, lsl #28
     8ec:	055d0108 	ldrbeq	r0, [sp, #-264]
     8f0:	0002d901 	andeq	sp, r2, r1, lsl #18
     8f4:	01a50100 	undefined instruction 0x01a50100
     8f8:	0034c001 	eorseq	ip, r4, r1
     8fc:	0034c208 	eorseq	ip, r4, r8, lsl #4
     900:	055d0108 	ldrbeq	r0, [sp, #-264]
     904:	00059401 	andeq	r9, r5, r1, lsl #8
     908:	01b10100 	undefined instruction 0x01b10100
     90c:	0034c401 	eorseq	ip, r4, r1, lsl #8
     910:	0034c608 	eorseq	ip, r4, r8, lsl #12
     914:	055d0108 	ldrbeq	r0, [sp, #-264]
     918:	0002ed01 	andeq	lr, r2, r1, lsl #26
     91c:	01bd0100 	undefined instruction 0x01bd0100
     920:	0034c801 	eorseq	ip, r4, r1, lsl #16
     924:	0034ca08 	eorseq	ip, r4, r8, lsl #20
     928:	055d0108 	ldrbeq	r0, [sp, #-264]
     92c:	00041f01 	andeq	r1, r4, r1, lsl #30
     930:	01c80100 	biceq	r0, r8, r0, lsl #2
     934:	0034cc01 	eorseq	ip, r4, r1, lsl #24
     938:	0034ce08 	eorseq	ip, r4, r8, lsl #28
     93c:	055d0108 	ldrbeq	r0, [sp, #-264]
     940:	00035101 	andeq	r5, r3, r1, lsl #2
     944:	01df0100 	bicseq	r0, pc, r0, lsl #2
     948:	0034d001 	eorseq	sp, r4, r1
     94c:	0034d208 	eorseq	sp, r4, r8, lsl #4
     950:	055d0108 	ldrbeq	r0, [sp, #-264]
     954:	00038001 	andeq	r8, r3, r1
     958:	01ea0100 	mvneq	r0, r0, lsl #2
     95c:	0034d401 	eorseq	sp, r4, r1, lsl #8
     960:	0034d608 	eorseq	sp, r4, r8, lsl #12
     964:	055d0108 	ldrbeq	r0, [sp, #-264]
     968:	00061701 	andeq	r1, r6, r1, lsl #14
     96c:	01f50100 	mvnseq	r0, r0, lsl #2
     970:	0034d801 	eorseq	sp, r4, r1, lsl #16
     974:	0034da08 	eorseq	sp, r4, r8, lsl #20
     978:	055d0108 	ldrbeq	r0, [sp, #-264]
     97c:	0002af01 	andeq	sl, r2, r1, lsl #30
     980:	02000100 	andeq	r0, r0, #0	; 0x0
     984:	0034dc01 	eorseq	sp, r4, r1, lsl #24
     988:	0034de08 	eorseq	sp, r4, r8, lsl #28
     98c:	055d0108 	ldrbeq	r0, [sp, #-264]
     990:	00047f01 	andeq	r7, r4, r1, lsl #30
     994:	020b0100 	andeq	r0, fp, #0	; 0x0
     998:	0034e001 	eorseq	lr, r4, r1
     99c:	0034e208 	eorseq	lr, r4, r8, lsl #4
     9a0:	055d0108 	ldrbeq	r0, [sp, #-264]
     9a4:	00068301 	andeq	r8, r6, r1, lsl #6
     9a8:	02160100 	andseq	r0, r6, #0	; 0x0
     9ac:	0034e401 	eorseq	lr, r4, r1, lsl #8
     9b0:	0034e608 	eorseq	lr, r4, r8, lsl #12
     9b4:	055d0108 	ldrbeq	r0, [sp, #-264]
     9b8:	0003b501 	andeq	fp, r3, r1, lsl #10
     9bc:	02210100 	eoreq	r0, r1, #0	; 0x0
     9c0:	0034e801 	eorseq	lr, r4, r1, lsl #16
     9c4:	0034ea08 	eorseq	lr, r4, r8, lsl #20
     9c8:	055d0108 	ldrbeq	r0, [sp, #-264]
     9cc:	0003d701 	andeq	sp, r3, r1, lsl #14
     9d0:	022c0100 	eoreq	r0, ip, #0	; 0x0
     9d4:	0034ec01 	eorseq	lr, r4, r1, lsl #24
     9d8:	0034ee08 	eorseq	lr, r4, r8, lsl #28
     9dc:	055d0108 	ldrbeq	r0, [sp, #-264]
     9e0:	00070801 	andeq	r0, r7, r1, lsl #16
     9e4:	02440100 	subeq	r0, r4, #0	; 0x0
     9e8:	0034f001 	eorseq	pc, r4, r1
     9ec:	0034f208 	eorseq	pc, r4, r8, lsl #4
     9f0:	055d0108 	ldrbeq	r0, [sp, #-264]
     9f4:	00075601 	andeq	r5, r7, r1, lsl #12
     9f8:	025b0100 	subseq	r0, fp, #0	; 0x0
     9fc:	0034f401 	eorseq	pc, r4, r1, lsl #8
     a00:	0034f608 	eorseq	pc, r4, r8, lsl #12
     a04:	055d0108 	ldrbeq	r0, [sp, #-264]
     a08:	00065f01 	andeq	r5, r6, r1, lsl #30
     a0c:	02660100 	rsbeq	r0, r6, #0	; 0x0
     a10:	0034f801 	eorseq	pc, r4, r1, lsl #16
     a14:	0034fa08 	eorseq	pc, r4, r8, lsl #20
     a18:	055d0108 	ldrbeq	r0, [sp, #-264]
     a1c:	00039001 	andeq	r9, r3, r1
     a20:	02710100 	rsbseq	r0, r1, #0	; 0x0
     a24:	0034fc01 	eorseq	pc, r4, r1, lsl #24
     a28:	0034fe08 	eorseq	pc, r4, r8, lsl #28
     a2c:	055d0108 	ldrbeq	r0, [sp, #-264]
     a30:	00062a01 	andeq	r2, r6, r1, lsl #20
     a34:	027c0100 	rsbseq	r0, ip, #0	; 0x0
     a38:	00350001 	eorseq	r0, r5, r1
     a3c:	00350208 	eorseq	r0, r5, r8, lsl #4
     a40:	055d0108 	ldrbeq	r0, [sp, #-264]
     a44:	0006f501 	andeq	pc, r6, r1, lsl #10
     a48:	02880100 	addeq	r0, r8, #0	; 0x0
     a4c:	00350401 	eorseq	r0, r5, r1, lsl #8
     a50:	00350608 	eorseq	r0, r5, r8, lsl #12
     a54:	055d0108 	ldrbeq	r0, [sp, #-264]
     a58:	00055801 	andeq	r5, r5, r1, lsl #16
     a5c:	02940100 	addseq	r0, r4, #0	; 0x0
     a60:	00350801 	eorseq	r0, r5, r1, lsl #16
     a64:	00350a08 	eorseq	r0, r5, r8, lsl #20
     a68:	055d0108 	ldrbeq	r0, [sp, #-264]
     a6c:	0005e201 	andeq	lr, r5, r1, lsl #4
     a70:	029f0100 	addseq	r0, pc, #0	; 0x0
     a74:	00350c01 	eorseq	r0, r5, r1, lsl #24
     a78:	00350e08 	eorseq	r0, r5, r8, lsl #28
     a7c:	055d0108 	ldrbeq	r0, [sp, #-264]
     a80:	00069601 	andeq	r9, r6, r1, lsl #12
     a84:	02aa0100 	adceq	r0, sl, #0	; 0x0
     a88:	00351001 	eorseq	r1, r5, r1
     a8c:	00351208 	eorseq	r1, r5, r8, lsl #4
     a90:	055d0108 	ldrbeq	r0, [sp, #-264]
     a94:	00036101 	andeq	r6, r3, r1, lsl #2
     a98:	02b50100 	adcseq	r0, r5, #0	; 0x0
     a9c:	00351401 	eorseq	r1, r5, r1, lsl #8
     aa0:	00351608 	eorseq	r1, r5, r8, lsl #12
     aa4:	055d0108 	ldrbeq	r0, [sp, #-264]
     aa8:	0004ff01 	andeq	pc, r4, r1, lsl #30
     aac:	02c00100 	sbceq	r0, r0, #0	; 0x0
     ab0:	00351801 	eorseq	r1, r5, r1, lsl #16
     ab4:	00351a08 	eorseq	r1, r5, r8, lsl #20
     ab8:	055d0108 	ldrbeq	r0, [sp, #-264]
     abc:	0003a501 	andeq	sl, r3, r1, lsl #10
     ac0:	02cb0100 	sbceq	r0, fp, #0	; 0x0
     ac4:	00351c01 	eorseq	r1, r5, r1, lsl #24
     ac8:	00351e08 	eorseq	r1, r5, r8, lsl #28
     acc:	055d0108 	ldrbeq	r0, [sp, #-264]
     ad0:	00040001 	andeq	r0, r4, r1
     ad4:	02d60100 	sbcseq	r0, r6, #0	; 0x0
     ad8:	00352001 	eorseq	r2, r5, r1
     adc:	00352208 	eorseq	r2, r5, r8, lsl #4
     ae0:	055d0108 	ldrbeq	r0, [sp, #-264]
     ae4:	00043201 	andeq	r3, r4, r1, lsl #4
     ae8:	02e10100 	rsceq	r0, r1, #0	; 0x0
     aec:	00352401 	eorseq	r2, r5, r1, lsl #8
     af0:	00352608 	eorseq	r2, r5, r8, lsl #12
     af4:	055d0108 	ldrbeq	r0, [sp, #-264]
     af8:	00045501 	andeq	r5, r4, r1, lsl #10
     afc:	02ec0100 	rsceq	r0, ip, #0	; 0x0
     b00:	00352801 	eorseq	r2, r5, r1, lsl #16
     b04:	00352a08 	eorseq	r2, r5, r8, lsl #20
     b08:	055d0108 	ldrbeq	r0, [sp, #-264]
     b0c:	00064f01 	andeq	r4, r6, r1, lsl #30
     b10:	02f70100 	rscseq	r0, r7, #0	; 0x0
     b14:	00352c01 	eorseq	r2, r5, r1, lsl #24
     b18:	00352e08 	eorseq	r2, r5, r8, lsl #28
     b1c:	055d0108 	ldrbeq	r0, [sp, #-264]
     b20:	00067301 	andeq	r7, r6, r1, lsl #6
     b24:	03020100 	movweq	r0, #8448	; 0x2100
     b28:	00353001 	eorseq	r3, r5, r1
     b2c:	00353208 	eorseq	r3, r5, r8, lsl #4
     b30:	055d0108 	ldrbeq	r0, [sp, #-264]
     b34:	00046601 	andeq	r6, r4, r1, lsl #12
     b38:	030d0100 	movweq	r0, #53504	; 0xd100
     b3c:	00353401 	eorseq	r3, r5, r1, lsl #8
     b40:	00353608 	eorseq	r3, r5, r8, lsl #12
     b44:	055d0108 	ldrbeq	r0, [sp, #-264]
     b48:	00049201 	andeq	r9, r4, r1, lsl #4
     b4c:	03180100 	tsteq	r8, #0	; 0x0
     b50:	00353801 	eorseq	r3, r5, r1, lsl #16
     b54:	00353a08 	eorseq	r3, r5, r8, lsl #20
     b58:	055d0108 	ldrbeq	r0, [sp, #-264]
     b5c:	0004bc01 	andeq	fp, r4, r1, lsl #24
     b60:	03230100 	teqeq	r3, #0	; 0x0
     b64:	00353c01 	eorseq	r3, r5, r1, lsl #24
     b68:	00353e08 	eorseq	r3, r5, r8, lsl #28
     b6c:	055d0108 	ldrbeq	r0, [sp, #-264]
     b70:	0006c501 	andeq	ip, r6, r1, lsl #10
     b74:	032f0100 	teqeq	pc, #0	; 0x0
     b78:	00354001 	eorseq	r4, r5, r1
     b7c:	00354208 	eorseq	r4, r5, r8, lsl #4
     b80:	065d0108 	ldrbeq	r0, [sp], -r8, lsl #2
     b84:	00073301 	andeq	r3, r7, r1, lsl #6
     b88:	024f0100 	subeq	r0, pc, #0	; 0x0
     b8c:	00354401 	eorseq	r4, r5, r1, lsl #8
     b90:	00355008 	eorseq	r5, r5, r8
     b94:	00007508 	andeq	r7, r0, r8, lsl #10
     b98:	b3010600 	movwlt	r0, #5632	; 0x1600
     b9c:	01000006 	tsteq	r0, r6
     ba0:	50010237 	andpl	r0, r1, r7, lsr r2
     ba4:	5c080035 	stcpl	0, cr0, [r8], {53}
     ba8:	a0080035 	andge	r0, r8, r5, lsr r0
     bac:	06000000 	streq	r0, [r0], -r0
     bb0:	00033201 	andeq	r3, r3, r1, lsl #4
     bb4:	01d30100 	bicseq	r0, r3, r0, lsl #2
     bb8:	00355c01 	eorseq	r5, r5, r1, lsl #24
     bbc:	00356808 	eorseq	r6, r5, r8, lsl #16
     bc0:	0000cb08 	andeq	ip, r0, r8, lsl #22
     bc4:	71010700 	tstvc	r1, r0, lsl #14
     bc8:	01000003 	tsteq	r0, r3
     bcc:	3568018d 	strbcc	r0, [r8, #-397]!
     bd0:	35740800 	ldrbcc	r0, [r4, #-2048]!
     bd4:	00f60800 	rscseq	r0, r6, r0, lsl #16
     bd8:	24000000 	strcs	r0, [r0]
     bdc:	02000005 	andeq	r0, r0, #5	; 0x5
     be0:	0001e400 	andeq	lr, r1, r0, lsl #8
     be4:	00010400 	andeq	r0, r1, r0, lsl #8
     be8:	01000000 	tsteq	r0, r0
     bec:	000007f8 	strdeq	r0, [r0], -r8
     bf0:	0000023c 	andeq	r0, r0, ip, lsr r2
     bf4:	08003574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip, sp}
     bf8:	08003780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp}
     bfc:	00000342 	andeq	r0, r0, r2, asr #6
     c00:	9a050402 	bls	141c10 <__Stack_Size+0x141810>
     c04:	02000000 	andeq	r0, r0, #0	; 0x0
     c08:	00520502 	subseq	r0, r2, r2, lsl #10
     c0c:	01020000 	tsteq	r2, r0
     c10:	00011606 	andeq	r1, r1, r6, lsl #12
     c14:	07040200 	streq	r0, [r4, -r0, lsl #4]
     c18:	00000180 	andeq	r0, r0, r0, lsl #3
     c1c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     c20:	4c280200 	sfmmi	f0, 4, [r8]
     c24:	02000000 	andeq	r0, r0, #0	; 0x0
     c28:	019d0702 	orrseq	r0, sp, r2, lsl #14
     c2c:	75030000 	strvc	r0, [r3]
     c30:	29020038 	stmdbcs	r2, {r3, r4, r5}
     c34:	0000005d 	andeq	r0, r0, sp, asr r0
     c38:	14080102 	strne	r0, [r8], #-258
     c3c:	04000001 	streq	r0, [r0], #-1
     c40:	0000003a 	andeq	r0, r0, sl, lsr r0
     c44:	00004c04 	andeq	r4, r0, r4, lsl #24
     c48:	02010500 	andeq	r0, r1, #0	; 0x0
     c4c:	00008339 	andeq	r8, r0, r9, lsr r3
     c50:	16350600 	ldrtne	r0, [r5], -r0, lsl #12
     c54:	07000000 	streq	r0, [r0, -r0]
     c58:	00544553 	subseq	r4, r4, r3, asr r5
     c5c:	01050001 	tsteq	r5, r1
     c60:	00983b02 	addseq	r3, r8, r2, lsl #22
     c64:	0b060000 	bleq	180c6c <__Stack_Size+0x18086c>
     c68:	00000008 	andeq	r0, r0, r8
     c6c:	00082b06 	andeq	r2, r8, r6, lsl #22
     c70:	08000100 	stmdaeq	r0, {r8}
     c74:	0000098d 	andeq	r0, r0, sp, lsl #19
     c78:	00833b02 	addeq	r3, r3, r2, lsl #22
     c7c:	01050000 	tsteq	r5, r0
     c80:	00b83e02 	adcseq	r3, r8, r2, lsl #28
     c84:	74060000 	strvc	r0, [r6]
     c88:	00000008 	andeq	r0, r0, r8
     c8c:	00082306 	andeq	r2, r8, r6, lsl #6
     c90:	08000100 	stmdaeq	r0, {r8}
     c94:	00000843 	andeq	r0, r0, r3, asr #16
     c98:	00a33e02 	adceq	r3, r3, r2, lsl #28
     c9c:	04090000 	streq	r0, [r9]
     ca0:	031c0a07 	tsteq	ip, #28672	; 0x7000
     ca4:	0139014f 	teqeq	r9, pc, asr #2
     ca8:	430b0000 	movwmi	r0, #45056	; 0xb000
     cac:	03004c52 	movweq	r4, #3154	; 0xc52
     cb0:	00640150 	rsbeq	r0, r4, r0, asr r1
     cb4:	23020000 	movwcs	r0, #8192	; 0x2000
     cb8:	52430b00 	subpl	r0, r3, #0	; 0x0
     cbc:	51030048 	tstpl	r3, r8, asr #32
     cc0:	00006401 	andeq	r6, r0, r1, lsl #8
     cc4:	04230200 	strteq	r0, [r3], #-512
     cc8:	5244490b 	subpl	r4, r4, #180224	; 0x2c000
     ccc:	01520300 	cmpeq	r2, r0, lsl #6
     cd0:	00000064 	andeq	r0, r0, r4, rrx
     cd4:	0b082302 	bleq	2098e4 <__Stack_Size+0x2094e4>
     cd8:	0052444f 	subseq	r4, r2, pc, asr #8
     cdc:	64015303 	strvs	r5, [r1], #-771
     ce0:	02000000 	andeq	r0, r0, #0	; 0x0
     ce4:	ce0c0c23 	cdpgt	12, 0, cr0, cr12, cr3, {1}
     ce8:	03000000 	movweq	r0, #0	; 0x0
     cec:	00640154 	rsbeq	r0, r4, r4, asr r1
     cf0:	23020000 	movwcs	r0, #8192	; 0x2000
     cf4:	52420b10 	subpl	r0, r2, #16384	; 0x4000
     cf8:	55030052 	strpl	r0, [r3, #-82]
     cfc:	00006401 	andeq	r6, r0, r1, lsl #8
     d00:	14230200 	strtne	r0, [r3], #-512
     d04:	0002aa0c 	andeq	sl, r2, ip, lsl #20
     d08:	01560300 	cmpeq	r6, r0, lsl #6
     d0c:	00000064 	andeq	r0, r0, r4, rrx
     d10:	00182302 	andseq	r2, r8, r2, lsl #6
     d14:	0c03500a 	stceq	0, cr5, [r3], {10}
     d18:	00039a02 	andeq	r9, r3, r2, lsl #20
     d1c:	52430b00 	subpl	r0, r3, #0	; 0x0
     d20:	0d030031 	stceq	0, cr0, [r3, #-196]
     d24:	00006902 	andeq	r6, r0, r2, lsl #18
     d28:	00230200 	eoreq	r0, r3, r0, lsl #4
     d2c:	0001df0c 	andeq	sp, r1, ip, lsl #30
     d30:	020e0300 	andeq	r0, lr, #0	; 0x0
     d34:	00000041 	andeq	r0, r0, r1, asr #32
     d38:	0b022302 	bleq	89948 <__Stack_Size+0x89548>
     d3c:	00325243 	eorseq	r5, r2, r3, asr #4
     d40:	69020f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp}
     d44:	02000000 	andeq	r0, r0, #0	; 0x0
     d48:	e90c0423 	stmdb	ip, {r0, r1, r5, sl}
     d4c:	03000001 	movweq	r0, #1	; 0x1
     d50:	00410210 	subeq	r0, r1, r0, lsl r2
     d54:	23020000 	movwcs	r0, #8192	; 0x2000
     d58:	00330c06 	eorseq	r0, r3, r6, lsl #24
     d5c:	11030000 	tstne	r3, r0
     d60:	00006902 	andeq	r6, r0, r2, lsl #18
     d64:	08230200 	stmdaeq	r3!, {r9}
     d68:	0000610c 	andeq	r6, r0, ip, lsl #2
     d6c:	02120300 	andseq	r0, r2, #0	; 0x0
     d70:	00000041 	andeq	r0, r0, r1, asr #32
     d74:	0c0a2302 	stceq	3, cr2, [sl], {2}
     d78:	00000198 	muleq	r0, r8, r1
     d7c:	69021303 	stmdbvs	r2, {r0, r1, r8, r9, ip}
     d80:	02000000 	andeq	r0, r0, #0	; 0x0
     d84:	f30c0c23 	undefined instruction 0xf30c0c23
     d88:	03000001 	movweq	r0, #1	; 0x1
     d8c:	00410214 	subeq	r0, r1, r4, lsl r2
     d90:	23020000 	movwcs	r0, #8192	; 0x2000
     d94:	52530b0e 	subspl	r0, r3, #14336	; 0x3800
     d98:	02150300 	andseq	r0, r5, #0	; 0x0
     d9c:	00000069 	andeq	r0, r0, r9, rrx
     da0:	0c102302 	ldceq	3, cr2, [r0], {2}
     da4:	0000006b 	andeq	r0, r0, fp, rrx
     da8:	41021603 	tstmi	r2, r3, lsl #12
     dac:	02000000 	andeq	r0, r0, #0	; 0x0
     db0:	450b1223 	strmi	r1, [fp, #-547]
     db4:	03005247 	movweq	r5, #583	; 0x247
     db8:	00690217 	rsbeq	r0, r9, r7, lsl r2
     dbc:	23020000 	movwcs	r0, #8192	; 0x2000
     dc0:	020a0c14 	andeq	r0, sl, #5120	; 0x1400
     dc4:	18030000 	stmdane	r3, {}
     dc8:	00004102 	andeq	r4, r0, r2, lsl #2
     dcc:	16230200 	strtne	r0, [r3], -r0, lsl #4
     dd0:	0000270c 	andeq	r2, r0, ip, lsl #14
     dd4:	02190300 	andseq	r0, r9, #0	; 0x0
     dd8:	00000069 	andeq	r0, r0, r9, rrx
     ddc:	0c182302 	ldceq	3, cr2, [r8], {2}
     de0:	00000214 	andeq	r0, r0, r4, lsl r2
     de4:	41021a03 	tstmi	r2, r3, lsl #20
     de8:	02000000 	andeq	r0, r0, #0	; 0x0
     dec:	2d0c1a23 	fstscs	s2, [ip, #-140]
     df0:	03000000 	movweq	r0, #0	; 0x0
     df4:	0069021b 	rsbeq	r0, r9, fp, lsl r2
     df8:	23020000 	movwcs	r0, #8192	; 0x2000
     dfc:	021e0c1c 	andseq	r0, lr, #7168	; 0x1c00
     e00:	1c030000 	stcne	0, cr0, [r3], {0}
     e04:	00004102 	andeq	r4, r0, r2, lsl #2
     e08:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     e0c:	00000c0c 	andeq	r0, r0, ip, lsl #24
     e10:	021d0300 	andseq	r0, sp, #0	; 0x0
     e14:	00000069 	andeq	r0, r0, r9, rrx
     e18:	0c202302 	stceq	3, cr2, [r0], #-8
     e1c:	00000228 	andeq	r0, r0, r8, lsr #4
     e20:	41021e03 	tstmi	r2, r3, lsl #28
     e24:	02000000 	andeq	r0, r0, #0	; 0x0
     e28:	430b2223 	movwmi	r2, #45603	; 0xb223
     e2c:	0300544e 	movweq	r5, #1102	; 0x44e
     e30:	0069021f 	rsbeq	r0, r9, pc, lsl r2
     e34:	23020000 	movwcs	r0, #8192	; 0x2000
     e38:	02320c24 	eorseq	r0, r2, #9216	; 0x2400
     e3c:	20030000 	andcs	r0, r3, r0
     e40:	00004102 	andeq	r4, r0, r2, lsl #2
     e44:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     e48:	4353500b 	cmpmi	r3, #11	; 0xb
     e4c:	02210300 	eoreq	r0, r1, #0	; 0x0
     e50:	00000069 	andeq	r0, r0, r9, rrx
     e54:	0c282302 	stceq	3, cr2, [r8], #-8
     e58:	000000d3 	ldrdeq	r0, [r0], -r3
     e5c:	41022203 	tstmi	r2, r3, lsl #4
     e60:	02000000 	andeq	r0, r0, #0	; 0x0
     e64:	410b2a23 	tstmi	fp, r3, lsr #20
     e68:	03005252 	movweq	r5, #594	; 0x252
     e6c:	00690223 	rsbeq	r0, r9, r3, lsr #4
     e70:	23020000 	movwcs	r0, #8192	; 0x2000
     e74:	012e0c2c 	teqeq	lr, ip, lsr #24
     e78:	24030000 	strcs	r0, [r3]
     e7c:	00004102 	andeq	r4, r0, r2, lsl #2
     e80:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     e84:	5243520b 	subpl	r5, r3, #-1342177280	; 0xb0000000
     e88:	02250300 	eoreq	r0, r5, #0	; 0x0
     e8c:	00000069 	andeq	r0, r0, r9, rrx
     e90:	0c302302 	ldceq	3, cr2, [r0], #-8
     e94:	00000139 	andeq	r0, r0, r9, lsr r1
     e98:	41022603 	tstmi	r2, r3, lsl #12
     e9c:	02000000 	andeq	r0, r0, #0	; 0x0
     ea0:	af0c3223 	svcge	0x000c3223
     ea4:	03000000 	movweq	r0, #0	; 0x0
     ea8:	00690227 	rsbeq	r0, r9, r7, lsr #4
     eac:	23020000 	movwcs	r0, #8192	; 0x2000
     eb0:	01440c34 	cmpeq	r4, r4, lsr ip
     eb4:	28030000 	stmdacs	r3, {}
     eb8:	00004102 	andeq	r4, r0, r2, lsl #2
     ebc:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     ec0:	0000b40c 	andeq	fp, r0, ip, lsl #8
     ec4:	02290300 	eoreq	r0, r9, #0	; 0x0
     ec8:	00000069 	andeq	r0, r0, r9, rrx
     ecc:	0c382302 	ldceq	3, cr2, [r8], #-8
     ed0:	0000014f 	andeq	r0, r0, pc, asr #2
     ed4:	41022a03 	tstmi	r2, r3, lsl #20
     ed8:	02000000 	andeq	r0, r0, #0	; 0x0
     edc:	b90c3a23 	stmdblt	ip, {r0, r1, r5, r9, fp, ip, sp}
     ee0:	03000000 	movweq	r0, #0	; 0x0
     ee4:	0069022b 	rsbeq	r0, r9, fp, lsr #4
     ee8:	23020000 	movwcs	r0, #8192	; 0x2000
     eec:	015a0c3c 	cmpeq	sl, ip, lsr ip
     ef0:	2c030000 	stccs	0, cr0, [r3], {0}
     ef4:	00004102 	andeq	r4, r0, r2, lsl #2
     ef8:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     efc:	0000be0c 	andeq	fp, r0, ip, lsl #28
     f00:	022d0300 	eoreq	r0, sp, #0	; 0x0
     f04:	00000069 	andeq	r0, r0, r9, rrx
     f08:	0c402302 	mcrreq	3, 0, r2, r0, cr2
     f0c:	00000165 	andeq	r0, r0, r5, ror #2
     f10:	41022e03 	tstmi	r2, r3, lsl #28
     f14:	02000000 	andeq	r0, r0, #0	; 0x0
     f18:	b50c4223 	strlt	r4, [ip, #-547]
     f1c:	03000001 	movweq	r0, #1	; 0x1
     f20:	0069022f 	rsbeq	r0, r9, pc, lsr #4
     f24:	23020000 	movwcs	r0, #8192	; 0x2000
     f28:	00c30c44 	sbceq	r0, r3, r4, asr #24
     f2c:	30030000 	andcc	r0, r3, r0
     f30:	00004102 	andeq	r4, r0, r2, lsl #2
     f34:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     f38:	5243440b 	subpl	r4, r3, #184549376	; 0xb000000
     f3c:	02310300 	eorseq	r0, r1, #0	; 0x0
     f40:	00000069 	andeq	r0, r0, r9, rrx
     f44:	0c482302 	mcrreq	3, 0, r2, r8, cr2
     f48:	00000170 	andeq	r0, r0, r0, ror r1
     f4c:	41023203 	tstmi	r2, r3, lsl #4
     f50:	02000000 	andeq	r0, r0, #0	; 0x0
     f54:	960c4a23 	strls	r4, [ip], -r3, lsr #20
     f58:	03000002 	movweq	r0, #2	; 0x2
     f5c:	00690233 	rsbeq	r0, r9, r3, lsr r2
     f60:	23020000 	movwcs	r0, #8192	; 0x2000
     f64:	00de0c4c 	sbcseq	r0, lr, ip, asr #24
     f68:	34030000 	strcc	r0, [r3]
     f6c:	00004102 	andeq	r4, r0, r2, lsl #2
     f70:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     f74:	04010500 	streq	r0, [r1], #-1280
     f78:	0003b523 	andeq	fp, r3, r3, lsr #10
     f7c:	087a0600 	ldmdaeq	sl!, {r9, sl}^
     f80:	06010000 	streq	r0, [r1], -r0
     f84:	0000089c 	muleq	r0, ip, r8
     f88:	09d20602 	ldmibeq	r2, {r1, r9, sl}^
     f8c:	00030000 	andeq	r0, r3, r0
     f90:	00097b08 	andeq	r7, r9, r8, lsl #22
     f94:	9a270400 	bls	9c1f9c <__Stack_Size+0x9c1b9c>
     f98:	05000003 	streq	r0, [r0, #-3]
     f9c:	fa2e0401 	blx	b81fa8 <__Stack_Size+0xb81ba8>
     fa0:	06000003 	streq	r0, [r0], -r3
     fa4:	00000955 	andeq	r0, r0, r5, asr r9
     fa8:	0a0a0600 	beq	2827b0 <__Stack_Size+0x2823b0>
     fac:	06040000 	streq	r0, [r4], -r0
     fb0:	00000963 	andeq	r0, r0, r3, ror #18
     fb4:	09470628 	stmdbeq	r7, {r3, r5, r9, sl}^
     fb8:	00c80000 	sbceq	r0, r8, r0
     fbc:	00088b06 	andeq	r8, r8, r6, lsl #22
     fc0:	ae061400 	cfcpysge	mvf1, mvf6
     fc4:	10000009 	andne	r0, r0, r9
     fc8:	000a2006 	andeq	r2, sl, r6
     fcc:	13061c00 	movwne	r1, #27648	; 0x6c00
     fd0:	18000008 	stmdane	r0, {r3}
     fd4:	09f90800 	ldmibeq	r9!, {fp}^
     fd8:	36040000 	strcc	r0, [r4], -r0
     fdc:	000003c0 	andeq	r0, r0, r0, asr #7
     fe0:	3f04040d 	svccc	0x0004040d
     fe4:	00000438 	andeq	r0, r0, r8, lsr r4
     fe8:	0007dc0e 	andeq	sp, r7, lr, lsl #24
     fec:	41400400 	cmpmi	r0, r0, lsl #8
     ff0:	02000000 	andeq	r0, r0, #0	; 0x0
     ff4:	f20e0023 	vhadd.s8	d0, d14, d19
     ff8:	04000008 	streq	r0, [r0], #-8
     ffc:	0003b541 	andeq	fp, r3, r1, asr #10
    1000:	02230200 	eoreq	r0, r3, #0	; 0x0
    1004:	0009710e 	andeq	r7, r9, lr, lsl #2
    1008:	fa420400 	blx	1082010 <__Stack_Size+0x1081c10>
    100c:	02000003 	andeq	r0, r0, #3	; 0x3
    1010:	08000323 	stmdaeq	r0, {r0, r1, r5, r8, r9}
    1014:	000008bf 	strheq	r0, [r0], -pc
    1018:	04054304 	streq	r4, [r5], #-772
    101c:	040d0000 	streq	r0, [sp]
    1020:	04841b05 	streq	r1, [r4], #2821
    1024:	1c0e0000 	stcne	0, cr0, [lr], {0}
    1028:	05000009 	streq	r0, [r0, #-9]
    102c:	0000531c 	andeq	r5, r0, ip, lsl r3
    1030:	00230200 	eoreq	r0, r3, r0, lsl #4
    1034:	0008d00e 	andeq	sp, r8, lr
    1038:	531d0500 	tstpl	sp, #0	; 0x0
    103c:	02000000 	andeq	r0, r0, #0	; 0x0
    1040:	2c0e0123 	stfcss	f0, [lr], {35}
    1044:	05000009 	streq	r0, [r0, #-9]
    1048:	0000531e 	andeq	r5, r0, lr, lsl r3
    104c:	02230200 	eoreq	r0, r3, #0	; 0x0
    1050:	0007e50e 	andeq	lr, r7, lr, lsl #10
    1054:	981f0500 	ldmdals	pc, {r8, sl}
    1058:	02000000 	andeq	r0, r0, #0	; 0x0
    105c:	08000323 	stmdaeq	r0, {r0, r1, r5, r8, r9}
    1060:	0000099d 	muleq	r0, sp, r9
    1064:	04432005 	strbeq	r2, [r3], #-5
    1068:	010f0000 	mrseq	r0, CPSR
    106c:	000008fd 	strdeq	r0, [r0], -sp
    1070:	3574bd01 	ldrbcc	fp, [r4, #-3329]!
    1074:	359e0800 	ldrcc	r0, [lr, #2048]
    1078:	5d010800 	stcpl	8, cr0, [r1]
    107c:	09e30110 	stmibeq	r3!, {r4, r8}^
    1080:	b4010000 	strlt	r0, [r1]
    1084:	0035a001 	eorseq	sl, r5, r1
    1088:	0035b408 	eorseq	fp, r5, r8, lsl #8
    108c:	00012108 	andeq	r2, r1, r8, lsl #2
    1090:	ac011100 	stfges	f1, [r1], {0}
    1094:	01000008 	tsteq	r0, r8
    1098:	35b40180 	ldrcc	r0, [r4, #384]!
    109c:	36a80800 	strtcc	r0, [r8], r0, lsl #16
    10a0:	014c0800 	cmpeq	ip, r0, lsl #16
    10a4:	04de0000 	ldrbeq	r0, [lr]
    10a8:	bf120000 	svclt	0x00120000
    10ac:	01000009 	tsteq	r0, r9
    10b0:	00043881 	andeq	r3, r4, r1, lsl #17
    10b4:	64910200 	ldrvs	r0, [r1], #512
    10b8:	4f011100 	svcmi	0x00011100
    10bc:	01000008 	tsteq	r0, r8
    10c0:	36a80154 	ssatcc	r0, #9, r4, asr #2
    10c4:	36fa0800 	ldrbtcc	r0, [sl], r0, lsl #16
    10c8:	01770800 	cmneq	r7, r0, lsl #16
    10cc:	05060000 	streq	r0, [r6]
    10d0:	09120000 	ldmdbeq	r2, {}
    10d4:	01000009 	tsteq	r0, r9
    10d8:	00048455 	andeq	r8, r4, r5, asr r4
    10dc:	6c910200 	lfmvs	f0, 4, [r1], {0}
    10e0:	62011300 	andvs	r1, r1, #0	; 0x0
    10e4:	01000008 	tsteq	r0, r8
    10e8:	36fc0110 	usatcc	r0, #28, r0, lsl #2
    10ec:	37800800 	strcc	r0, [r0, r0, lsl #16]
    10f0:	01a20800 	undefined instruction 0x01a20800
    10f4:	32140000 	andscc	r0, r4, #0	; 0x0
    10f8:	01000008 	tsteq	r0, r8
    10fc:	0000b811 	andeq	fp, r0, r1, lsl r8
    1100:	19000000 	stmdbne	r0, {}
    1104:	02000004 	andeq	r0, r0, #4	; 0x4
    1108:	00030300 	andeq	r0, r3, r0, lsl #6
    110c:	00010400 	andeq	r0, r1, r0, lsl #8
    1110:	01000000 	tsteq	r0, r0
    1114:	00000b4b 	andeq	r0, r0, fp, asr #22
    1118:	0000023c 	andeq	r0, r0, ip, lsr r2
    111c:	08003780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp}
    1120:	08003934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip, sp}
    1124:	00000467 	andeq	r0, r0, r7, ror #8
    1128:	9a050402 	bls	142138 <__Stack_Size+0x141d38>
    112c:	02000000 	andeq	r0, r0, #0	; 0x0
    1130:	00520502 	subseq	r0, r2, r2, lsl #10
    1134:	01020000 	tsteq	r2, r0
    1138:	00011606 	andeq	r1, r1, r6, lsl #12
    113c:	33750300 	cmncc	r5, #0	; 0x0
    1140:	27020032 	smladxcs	r2, r2, r0, r0
    1144:	00000045 	andeq	r0, r0, r5, asr #32
    1148:	80070402 	andhi	r0, r7, r2, lsl #8
    114c:	03000001 	movweq	r0, #1	; 0x1
    1150:	00363175 	eorseq	r3, r6, r5, ror r1
    1154:	00572802 	subseq	r2, r7, r2, lsl #16
    1158:	02020000 	andeq	r0, r2, #0	; 0x0
    115c:	00019d07 	andeq	r9, r1, r7, lsl #26
    1160:	38750300 	ldmdacc	r5!, {r8, r9}^
    1164:	68290200 	stmdavs	r9!, {r9}
    1168:	02000000 	andeq	r0, r0, #0	; 0x0
    116c:	01140801 	tsteq	r4, r1, lsl #16
    1170:	45040000 	strmi	r0, [r4]
    1174:	04000000 	streq	r0, [r0]
    1178:	00000057 	andeq	r0, r0, r7, asr r0
    117c:	00006804 	andeq	r6, r0, r4, lsl #16
    1180:	02010500 	andeq	r0, r1, #0	; 0x0
    1184:	00009339 	andeq	r9, r0, r9, lsr r3
    1188:	16350600 	ldrtne	r0, [r5], -r0, lsl #12
    118c:	07000000 	streq	r0, [r0, -r0]
    1190:	00544553 	subseq	r4, r4, r3, asr r5
    1194:	01050001 	tsteq	r5, r1
    1198:	00a83b02 	adceq	r3, r8, r2, lsl #22
    119c:	0b060000 	bleq	1811a4 <__Stack_Size+0x180da4>
    11a0:	00000008 	andeq	r0, r0, r8
    11a4:	00082b06 	andeq	r2, r8, r6, lsl #22
    11a8:	08000100 	stmdaeq	r0, {r8}
    11ac:	1c090704 	stcne	7, cr0, [r9], {4}
    11b0:	85023903 	strhi	r3, [r2, #-2307]
    11b4:	0a000001 	beq	11c0 <__Stack_Size+0xdc0>
    11b8:	03005253 	movweq	r5, #595	; 0x253
    11bc:	0074023a 	rsbseq	r0, r4, sl, lsr r2
    11c0:	23020000 	movwcs	r0, #8192	; 0x2000
    11c4:	01df0b00 	bicseq	r0, pc, r0, lsl #22
    11c8:	3b030000 	blcc	c11d0 <__Stack_Size+0xc0dd0>
    11cc:	00004c02 	andeq	r4, r0, r2, lsl #24
    11d0:	02230200 	eoreq	r0, r3, #0	; 0x0
    11d4:	0052440a 	subseq	r4, r2, sl, lsl #8
    11d8:	74023c03 	strvc	r3, [r2], #-3075
    11dc:	02000000 	andeq	r0, r0, #0	; 0x0
    11e0:	e90b0423 	stmdb	fp, {r0, r1, r5, sl}
    11e4:	03000001 	movweq	r0, #1	; 0x1
    11e8:	004c023d 	subeq	r0, ip, sp, lsr r2
    11ec:	23020000 	movwcs	r0, #8192	; 0x2000
    11f0:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    11f4:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    11f8:	00007402 	andeq	r7, r0, r2, lsl #8
    11fc:	08230200 	stmdaeq	r3!, {r9}
    1200:	0000610b 	andeq	r6, r0, fp, lsl #2
    1204:	023f0300 	eorseq	r0, pc, #0	; 0x0
    1208:	0000004c 	andeq	r0, r0, ip, asr #32
    120c:	0a0a2302 	beq	289e1c <__Stack_Size+0x289a1c>
    1210:	00315243 	eorseq	r5, r1, r3, asr #4
    1214:	74024003 	strvc	r4, [r2], #-3
    1218:	02000000 	andeq	r0, r0, #0	; 0x0
    121c:	f30b0c23 	undefined instruction 0xf30b0c23
    1220:	03000001 	movweq	r0, #1	; 0x1
    1224:	004c0241 	subeq	r0, ip, r1, asr #4
    1228:	23020000 	movwcs	r0, #8192	; 0x2000
    122c:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    1230:	42030032 	andmi	r0, r3, #50	; 0x32
    1234:	00007402 	andeq	r7, r0, r2, lsl #8
    1238:	10230200 	eorne	r0, r3, r0, lsl #4
    123c:	00006b0b 	andeq	r6, r0, fp, lsl #22
    1240:	02430300 	subeq	r0, r3, #0	; 0x0
    1244:	0000004c 	andeq	r0, r0, ip, asr #32
    1248:	0a122302 	beq	489e58 <__Stack_Size+0x489a58>
    124c:	00335243 	eorseq	r5, r3, r3, asr #4
    1250:	74024403 	strvc	r4, [r2], #-1027
    1254:	02000000 	andeq	r0, r0, #0	; 0x0
    1258:	0a0b1423 	beq	2c62ec <__Stack_Size+0x2c5eec>
    125c:	03000002 	movweq	r0, #2	; 0x2
    1260:	004c0245 	subeq	r0, ip, r5, asr #4
    1264:	23020000 	movwcs	r0, #8192	; 0x2000
    1268:	0aab0b16 	beq	feac3ec8 <SCS_BASE+0x1eab5ec8>
    126c:	46030000 	strmi	r0, [r3], -r0
    1270:	00007402 	andeq	r7, r0, r2, lsl #8
    1274:	18230200 	stmdane	r3!, {r9}
    1278:	0002140b 	andeq	r1, r2, fp, lsl #8
    127c:	02470300 	subeq	r0, r7, #0	; 0x0
    1280:	0000004c 	andeq	r0, r0, ip, asr #32
    1284:	001a2302 	andseq	r2, sl, r2, lsl #6
    1288:	1b04100c 	blne	1052c0 <__Stack_Size+0x104ec0>
    128c:	000001e2 	andeq	r0, r0, r2, ror #3
    1290:	000b2d0d 	andeq	r2, fp, sp, lsl #26
    1294:	3a1c0400 	bcc	70229c <__Stack_Size+0x701e9c>
    1298:	02000000 	andeq	r0, r0, #0	; 0x0
    129c:	d40d0023 	strle	r0, [sp], #-35
    12a0:	0400000a 	streq	r0, [r0], #-10
    12a4:	00004c1d 	andeq	r4, r0, sp, lsl ip
    12a8:	04230200 	strteq	r0, [r3], #-512
    12ac:	000b3c0d 	andeq	r3, fp, sp, lsl #24
    12b0:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    12b4:	02000000 	andeq	r0, r0, #0	; 0x0
    12b8:	560d0623 	strpl	r0, [sp], -r3, lsr #12
    12bc:	0400000a 	streq	r0, [r0], #-10
    12c0:	00004c1f 	andeq	r4, r0, pc, lsl ip
    12c4:	08230200 	stmdaeq	r3!, {r9}
    12c8:	000b670d 	andeq	r6, fp, sp, lsl #14
    12cc:	4c200400 	cfstrsmi	mvf0, [r0]
    12d0:	02000000 	andeq	r0, r0, #0	; 0x0
    12d4:	ba0d0a23 	blt	343b68 <__Stack_Size+0x343768>
    12d8:	0400000a 	streq	r0, [r0], #-10
    12dc:	00004c21 	andeq	r4, r0, r1, lsr #24
    12e0:	0c230200 	sfmeq	f0, 4, [r3]
    12e4:	0a630e00 	beq	18c4aec <__Stack_Size+0x18c46ec>
    12e8:	22040000 	andcs	r0, r4, #0	; 0x0
    12ec:	00000185 	andeq	r0, r0, r5, lsl #3
    12f0:	0b0e010f 	bleq	381734 <__Stack_Size+0x381334>
    12f4:	82010000 	andhi	r0, r1, #0	; 0x0
    12f8:	08003780 	stmdaeq	r0, {r7, r8, r9, sl, ip, sp}
    12fc:	080037b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, ip, sp}
    1300:	000001cd 	andeq	r0, r0, sp, asr #3
    1304:	0ae50110 	beq	ff94174c <SCS_BASE+0x1f93374c>
    1308:	73010000 	movwvc	r0, #4096	; 0x1000
    130c:	0037b801 	eorseq	fp, r7, r1, lsl #16
    1310:	0037e408 	eorseq	lr, r7, r8, lsl #8
    1314:	0001ec08 	andeq	lr, r1, r8, lsl #24
    1318:	00022a00 	andeq	r2, r2, r0, lsl #20
    131c:	0b911100 	bleq	fe445724 <SCS_BASE+0x1e437724>
    1320:	72010000 	andvc	r0, r1, #0	; 0x0
    1324:	0000003a 	andeq	r0, r0, sl, lsr r0
    1328:	0000020b 	andeq	r0, r0, fp, lsl #4
    132c:	4f011000 	svcmi	0x00011000
    1330:	0100000a 	tsteq	r0, sl
    1334:	37e4016e 	strbcc	r0, [r4, lr, ror #2]!
    1338:	37fa0800 	ldrbcc	r0, [sl, r0, lsl #16]!
    133c:	02290800 	eoreq	r0, r9, #0	; 0x0
    1340:	02530000 	subseq	r0, r3, #0	; 0x0
    1344:	91110000 	tstls	r1, r0
    1348:	0100000b 	tsteq	r0, fp
    134c:	00003a6d 	andeq	r3, r0, sp, ror #20
    1350:	00025400 	andeq	r5, r2, r0, lsl #8
    1354:	01100000 	tsteq	r0, r0
    1358:	00000b5c 	andeq	r0, r0, ip, asr fp
    135c:	fc016801 	stc2	8, cr6, [r1], {1}
    1360:	1c080037 	stcne	0, cr0, [r8], {55}
    1364:	67080038 	smladxvs	r8, r8, r0, r0
    1368:	7c000002 	stcvc	0, cr0, [r0], {2}
    136c:	11000002 	tstne	r0, r2
    1370:	00000b1e 	andeq	r0, r0, lr, lsl fp
    1374:	005e6701 	subseq	r6, lr, r1, lsl #14
    1378:	02920000 	addseq	r0, r2, #0	; 0x0
    137c:	10000000 	andne	r0, r0, r0
    1380:	000ab001 	andeq	fp, sl, r1
    1384:	01570100 	cmpeq	r7, r0, lsl #2
    1388:	0800381c 	stmdaeq	r0, {r2, r3, r4, fp, ip, sp}
    138c:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
    1390:	000002b0 	strheq	r0, [r0], -r0
    1394:	000002a5 	andeq	r0, r0, r5, lsr #5
    1398:	000a4511 	andeq	r4, sl, r1, lsl r5
    139c:	4c570100 	ldfmie	f0, [r7], {0}
    13a0:	cf000000 	svcgt	0x00000000
    13a4:	00000002 	andeq	r0, r0, r2
    13a8:	0a7f0110 	beq	1fc17f0 <__Stack_Size+0x1fc13f0>
    13ac:	5c010000 	stcpl	0, cr0, [r1], {0}
    13b0:	00383001 	eorseq	r3, r8, r1
    13b4:	00387408 	eorseq	r7, r8, r8, lsl #8
    13b8:	0002ed08 	andeq	lr, r2, r8, lsl #26
    13bc:	0002e800 	andeq	lr, r2, r0, lsl #16
    13c0:	0b271100 	bleq	9c57c8 <__Stack_Size+0x9c53c8>
    13c4:	5b010000 	blpl	413cc <__Stack_Size+0x40fcc>
    13c8:	000002e8 	andeq	r0, r0, r8, ror #5
    13cc:	00000318 	andeq	r0, r0, r8, lsl r3
    13d0:	6e656c12 	mcrvs	12, 3, r6, cr5, cr2, {0}
    13d4:	5e5b0100 	rdfple	f0, f3, f0
    13d8:	4c000000 	stcmi	0, cr0, [r0], {0}
    13dc:	13000003 	movwne	r0, #3	; 0x3
    13e0:	5d010069 	stcpl	0, cr0, [r1, #-420]
    13e4:	000002ee 	andeq	r0, r0, lr, ror #5
    13e8:	14005401 	strne	r5, [r0], #-1025
    13ec:	00004c04 	andeq	r4, r0, r4, lsl #24
    13f0:	05041500 	streq	r1, [r4, #-1280]
    13f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    13f8:	0a3d0110 	beq	f41840 <__Stack_Size+0xf41440>
    13fc:	4f010000 	svcmi	0x00010000
    1400:	00387401 	eorseq	r7, r8, r1, lsl #8
    1404:	00388c08 	eorseq	r8, r8, r8, lsl #24
    1408:	00036a08 	andeq	r6, r3, r8, lsl #20
    140c:	00033800 	andeq	r3, r3, r0, lsl #16
    1410:	0b271100 	bleq	9c5818 <__Stack_Size+0x9c5418>
    1414:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    1418:	00000338 	andeq	r0, r0, r8, lsr r3
    141c:	00000389 	andeq	r0, r0, r9, lsl #7
    1420:	6e656c12 	mcrvs	12, 3, r6, cr5, cr2, {0}
    1424:	5e4e0100 	dvfple	f0, f6, f0
    1428:	a7000000 	strge	r0, [r0, -r0]
    142c:	13000003 	movwne	r0, #3	; 0x3
    1430:	50010069 	andpl	r0, r1, r9, rrx
    1434:	000002ee 	andeq	r0, r0, lr, ror #5
    1438:	14005401 	strne	r5, [r0], #-1025
    143c:	00005e04 	andeq	r5, r0, r4, lsl #28
    1440:	75011000 	strvc	r1, [r1]
    1444:	0100000a 	tsteq	r0, sl
    1448:	388c014a 	stmcc	ip, {r1, r3, r6, r8}
    144c:	38a60800 	stmiacc	r6!, {fp}
    1450:	03c50800 	biceq	r0, r5, #0	; 0x0
    1454:	03670000 	cmneq	r7, #0	; 0x0
    1458:	27110000 	ldrcs	r0, [r1, -r0]
    145c:	0100000b 	tsteq	r0, fp
    1460:	00033849 	andeq	r3, r3, r9, asr #16
    1464:	0003f000 	andeq	pc, r3, r0
    1468:	01100000 	tsteq	r0, r0
    146c:	00000aec 	andeq	r0, r0, ip, ror #21
    1470:	a8011a01 	stmdage	r1, {r0, r9, fp, ip}
    1474:	34080038 	strcc	r0, [r8], #-56
    1478:	0e080039 	mcreq	0, 0, r0, cr8, cr9, {1}
    147c:	ad000004 	stcge	0, cr0, [r0, #-16]
    1480:	11000003 	tstne	r0, r3
    1484:	00000b09 	andeq	r0, r0, r9, lsl #22
    1488:	005e1901 	subseq	r1, lr, r1, lsl #18
    148c:	04390000 	ldrteq	r0, [r9]
    1490:	00110000 	andseq	r0, r1, r0
    1494:	0100000b 	tsteq	r0, fp
    1498:	00003a19 	andeq	r3, r0, r9, lsl sl
    149c:	00045700 	andeq	r5, r4, r0, lsl #14
    14a0:	0a971600 	beq	fe5c6ca8 <SCS_BASE+0x1e5b8ca8>
    14a4:	1c010000 	stcne	0, cr0, [r1], {0}
    14a8:	000001e2 	andeq	r0, r0, r2, ror #3
    14ac:	00609102 	rsbeq	r9, r0, r2, lsl #2
    14b0:	00003817 	andeq	r3, r0, r7, lsl r8
    14b4:	6f0c0100 	svcvs	0x000c0100
    14b8:	01000000 	tsteq	r0, r0
    14bc:	00880305 	addeq	r0, r8, r5, lsl #6
    14c0:	30172000 	andscc	r2, r7, r0
    14c4:	0100000a 	tsteq	r0, sl
    14c8:	00006f0c 	andeq	r6, r0, ip, lsl #30
    14cc:	03050100 	movweq	r0, #20736	; 0x5100
    14d0:	2000008c 	andcs	r0, r0, ip, lsl #1
    14d4:	00006818 	andeq	r6, r0, r8, lsl r8
    14d8:	0003e100 	andeq	lr, r3, r0, lsl #2
    14dc:	00a81900 	adceq	r1, r8, r0, lsl #18
    14e0:	000e0000 	andeq	r0, lr, r0
    14e4:	000b8317 	andeq	r8, fp, r7, lsl r3
    14e8:	f30f0100 	vrhadd.u8	d0, d15, d0
    14ec:	01000003 	tsteq	r0, r3
    14f0:	00900305 	addseq	r0, r0, r5, lsl #6
    14f4:	d1042000 	tstle	r4, r0
    14f8:	17000003 	strne	r0, [r0, -r3]
    14fc:	00000a8b 	andeq	r0, r0, fp, lsl #21
    1500:	00791301 	rsbseq	r1, r9, r1, lsl #6
    1504:	05010000 	streq	r0, [r1]
    1508:	00008403 	andeq	r8, r0, r3, lsl #8
    150c:	0b721720 	bleq	1c87194 <__Stack_Size+0x1c86d94>
    1510:	12010000 	andne	r0, r1, #0	; 0x0
    1514:	0000006f 	andeq	r0, r0, pc, rrx
    1518:	80030501 	andhi	r0, r3, r1, lsl #10
    151c:	00200000 	eoreq	r0, r0, r0
    1520:	0000041a 	andeq	r0, r0, sl, lsl r4
    1524:	044f0002 	strbeq	r0, [pc], #2	; 152c <__Stack_Size+0x112c>
    1528:	01040000 	tsteq	r4, r0
    152c:	00000000 	andeq	r0, r0, r0
    1530:	000c2e01 	andeq	r2, ip, r1, lsl #28
    1534:	00023c00 	andeq	r3, r2, r0, lsl #24
    1538:	00393400 	eorseq	r3, r9, r0, lsl #8
    153c:	003b2008 	eorseq	r2, fp, r8
    1540:	00055808 	andeq	r5, r5, r8, lsl #16
    1544:	05040200 	streq	r0, [r4, #-512]
    1548:	0000009a 	muleq	r0, sl, r0
    154c:	52050202 	andpl	r0, r5, #536870912	; 0x20000000
    1550:	02000000 	andeq	r0, r0, #0	; 0x0
    1554:	01160601 	tsteq	r6, r1, lsl #12
    1558:	75030000 	strvc	r0, [r3]
    155c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1560:	00004527 	andeq	r4, r0, r7, lsr #10
    1564:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1568:	00000180 	andeq	r0, r0, r0, lsl #3
    156c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1570:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1574:	02000000 	andeq	r0, r0, #0	; 0x0
    1578:	019d0702 	orrseq	r0, sp, r2, lsl #14
    157c:	75030000 	strvc	r0, [r3]
    1580:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1584:	00000068 	andeq	r0, r0, r8, rrx
    1588:	14080102 	strne	r0, [r8], #-258
    158c:	04000001 	streq	r0, [r0], #-1
    1590:	00000045 	andeq	r0, r0, r5, asr #32
    1594:	00005704 	andeq	r5, r0, r4, lsl #14
    1598:	02010500 	andeq	r0, r1, #0	; 0x0
    159c:	00008e39 	andeq	r8, r0, r9, lsr lr
    15a0:	16350600 	ldrtne	r0, [r5], -r0, lsl #12
    15a4:	07000000 	streq	r0, [r0, -r0]
    15a8:	00544553 	subseq	r4, r4, r3, asr r5
    15ac:	01050001 	tsteq	r5, r1
    15b0:	00a33b02 	adceq	r3, r3, r2, lsl #22
    15b4:	0b060000 	bleq	1815bc <__Stack_Size+0x1811bc>
    15b8:	00000008 	andeq	r0, r0, r8
    15bc:	00082b06 	andeq	r2, r8, r6, lsl #22
    15c0:	08000100 	stmdaeq	r0, {r8}
    15c4:	1c090704 	stcne	7, cr0, [r9], {4}
    15c8:	19014f03 	stmdbne	r1, {r0, r1, r8, r9, sl, fp, lr}
    15cc:	0a000001 	beq	15d8 <__Stack_Size+0x11d8>
    15d0:	004c5243 	subeq	r5, ip, r3, asr #4
    15d4:	6f015003 	svcvs	0x00015003
    15d8:	02000000 	andeq	r0, r0, #0	; 0x0
    15dc:	430a0023 	movwmi	r0, #40995	; 0xa023
    15e0:	03004852 	movweq	r4, #2130	; 0x852
    15e4:	006f0151 	rsbeq	r0, pc, r1, asr r1
    15e8:	23020000 	movwcs	r0, #8192	; 0x2000
    15ec:	44490a04 	strbmi	r0, [r9], #-2564
    15f0:	52030052 	andpl	r0, r3, #82	; 0x52
    15f4:	00006f01 	andeq	r6, r0, r1, lsl #30
    15f8:	08230200 	stmdaeq	r3!, {r9}
    15fc:	52444f0a 	subpl	r4, r4, #40	; 0x28
    1600:	01530300 	cmpeq	r3, r0, lsl #6
    1604:	0000006f 	andeq	r0, r0, pc, rrx
    1608:	0b0c2302 	bleq	30a218 <__Stack_Size+0x309e18>
    160c:	000000ce 	andeq	r0, r0, lr, asr #1
    1610:	6f015403 	svcvs	0x00015403
    1614:	02000000 	andeq	r0, r0, #0	; 0x0
    1618:	420a1023 	andmi	r1, sl, #35	; 0x23
    161c:	03005252 	movweq	r5, #594	; 0x252
    1620:	006f0155 	rsbeq	r0, pc, r5, asr r1
    1624:	23020000 	movwcs	r0, #8192	; 0x2000
    1628:	02aa0b14 	adceq	r0, sl, #20480	; 0x5000
    162c:	56030000 	strpl	r0, [r3], -r0
    1630:	00006f01 	andeq	r6, r0, r1, lsl #30
    1634:	18230200 	stmdane	r3!, {r9}
    1638:	031c0900 	tsteq	ip, #0	; 0x0
    163c:	01f30239 	mvnseq	r0, r9, lsr r2
    1640:	530a0000 	movwpl	r0, #40960	; 0xa000
    1644:	3a030052 	bcc	c1794 <__Stack_Size+0xc1394>
    1648:	00007402 	andeq	r7, r0, r2, lsl #8
    164c:	00230200 	eoreq	r0, r3, r0, lsl #4
    1650:	0001df0b 	andeq	sp, r1, fp, lsl #30
    1654:	023b0300 	eorseq	r0, fp, #0	; 0x0
    1658:	0000004c 	andeq	r0, r0, ip, asr #32
    165c:	0a022302 	beq	8a26c <__Stack_Size+0x89e6c>
    1660:	03005244 	movweq	r5, #580	; 0x244
    1664:	0074023c 	rsbseq	r0, r4, ip, lsr r2
    1668:	23020000 	movwcs	r0, #8192	; 0x2000
    166c:	01e90b04 	mvneq	r0, r4, lsl #22
    1670:	3d030000 	stccc	0, cr0, [r3]
    1674:	00004c02 	andeq	r4, r0, r2, lsl #24
    1678:	06230200 	strteq	r0, [r3], -r0, lsl #4
    167c:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1680:	023e0300 	eorseq	r0, lr, #0	; 0x0
    1684:	00000074 	andeq	r0, r0, r4, ror r0
    1688:	0b082302 	bleq	20a298 <__Stack_Size+0x209e98>
    168c:	00000061 	andeq	r0, r0, r1, rrx
    1690:	4c023f03 	stcmi	15, cr3, [r2], {3}
    1694:	02000000 	andeq	r0, r0, #0	; 0x0
    1698:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    169c:	03003152 	movweq	r3, #338	; 0x152
    16a0:	00740240 	rsbseq	r0, r4, r0, asr #4
    16a4:	23020000 	movwcs	r0, #8192	; 0x2000
    16a8:	01f30b0c 	mvnseq	r0, ip, lsl #22
    16ac:	41030000 	tstmi	r3, r0
    16b0:	00004c02 	andeq	r4, r0, r2, lsl #24
    16b4:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    16b8:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    16bc:	02420300 	subeq	r0, r2, #0	; 0x0
    16c0:	00000074 	andeq	r0, r0, r4, ror r0
    16c4:	0b102302 	bleq	40a2d4 <__Stack_Size+0x409ed4>
    16c8:	0000006b 	andeq	r0, r0, fp, rrx
    16cc:	4c024303 	stcmi	3, cr4, [r2], {3}
    16d0:	02000000 	andeq	r0, r0, #0	; 0x0
    16d4:	430a1223 	movwmi	r1, #41507	; 0xa223
    16d8:	03003352 	movweq	r3, #850	; 0x352
    16dc:	00740244 	rsbseq	r0, r4, r4, asr #4
    16e0:	23020000 	movwcs	r0, #8192	; 0x2000
    16e4:	020a0b14 	andeq	r0, sl, #20480	; 0x5000
    16e8:	45030000 	strmi	r0, [r3]
    16ec:	00004c02 	andeq	r4, r0, r2, lsl #24
    16f0:	16230200 	strtne	r0, [r3], -r0, lsl #4
    16f4:	000aab0b 	andeq	sl, sl, fp, lsl #22
    16f8:	02460300 	subeq	r0, r6, #0	; 0x0
    16fc:	00000074 	andeq	r0, r0, r4, ror r0
    1700:	0b182302 	bleq	60a310 <__Stack_Size+0x609f10>
    1704:	00000214 	andeq	r0, r0, r4, lsl r2
    1708:	4c024703 	stcmi	7, cr4, [r2], {3}
    170c:	02000000 	andeq	r0, r0, #0	; 0x0
    1710:	0c001a23 	stceq	10, cr1, [r0], {35}
    1714:	501b0410 	andspl	r0, fp, r0, lsl r4
    1718:	0d000002 	stceq	0, cr0, [r0, #-8]
    171c:	00000b2d 	andeq	r0, r0, sp, lsr #22
    1720:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    1724:	23020000 	movwcs	r0, #8192	; 0x2000
    1728:	0ad40d00 	beq	ff504b30 <SCS_BASE+0x1f4f6b30>
    172c:	1d040000 	stcne	0, cr0, [r4]
    1730:	0000004c 	andeq	r0, r0, ip, asr #32
    1734:	0d042302 	stceq	3, cr2, [r4, #-8]
    1738:	00000b3c 	andeq	r0, r0, ip, lsr fp
    173c:	004c1e04 	subeq	r1, ip, r4, lsl #28
    1740:	23020000 	movwcs	r0, #8192	; 0x2000
    1744:	0a560d06 	beq	1584b64 <__Stack_Size+0x1584764>
    1748:	1f040000 	svcne	0x00040000
    174c:	0000004c 	andeq	r0, r0, ip, asr #32
    1750:	0d082302 	stceq	3, cr2, [r8, #-8]
    1754:	00000b67 	andeq	r0, r0, r7, ror #22
    1758:	004c2004 	subeq	r2, ip, r4
    175c:	23020000 	movwcs	r0, #8192	; 0x2000
    1760:	0aba0d0a 	beq	fee84b90 <SCS_BASE+0x1ee76b90>
    1764:	21040000 	tstcs	r4, r0
    1768:	0000004c 	andeq	r0, r0, ip, asr #32
    176c:	000c2302 	andeq	r2, ip, r2, lsl #6
    1770:	000a630e 	andeq	r6, sl, lr, lsl #6
    1774:	f3220400 	vshl.u32	d0, d0, d2
    1778:	0f000001 	svceq	0x00000001
    177c:	000c0601 	andeq	r0, ip, r1, lsl #12
    1780:	01b90100 	undefined instruction 0x01b90100
    1784:	08003934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip, sp}
    1788:	08003994 	stmdaeq	r0, {r2, r4, r7, r8, fp, ip, sp}
    178c:	00000475 	andeq	r0, r0, r5, ror r4
    1790:	00000292 	muleq	r0, r2, r2
    1794:	000b0010 	andeq	r0, fp, r0, lsl r0
    1798:	3ab80100 	bcc	fee01ba0 <SCS_BASE+0x1edf3ba0>
    179c:	a0000000 	andge	r0, r0, r0
    17a0:	11000004 	tstne	r0, r4
    17a4:	00000a97 	muleq	r0, r7, sl
    17a8:	0250bb01 	subseq	fp, r0, #1024	; 0x400
    17ac:	91020000 	tstls	r2, r0
    17b0:	010f0060 	tsteq	pc, r0, rrx
    17b4:	00000bd8 	ldrdeq	r0, [r0], -r8
    17b8:	94012801 	strls	r2, [r1], #-2049
    17bc:	a0080039 	andge	r0, r8, r9, lsr r0
    17c0:	be080039 	mcrlt	0, 0, r0, cr8, cr9, {1}
    17c4:	bb000004 	bllt	17dc <__Stack_Size+0x13dc>
    17c8:	10000002 	andne	r0, r0, r2
    17cc:	00000be1 	andeq	r0, r0, r1, ror #23
    17d0:	003a2701 	eorseq	r2, sl, r1, lsl #14
    17d4:	04e90000 	strbteq	r0, [r9]
    17d8:	12000000 	andne	r0, r0, #0	; 0x0
    17dc:	000b9701 	andeq	r9, fp, r1, lsl #14
    17e0:	01ad0100 	undefined instruction 0x01ad0100
    17e4:	080039a0 	stmdaeq	r0, {r5, r7, r8, fp, ip, sp}
    17e8:	080039d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, ip, sp}
    17ec:	000004fc 	strdeq	r0, [r0], -ip
    17f0:	0bc8010f 	bleq	ff201c34 <SCS_BASE+0x1f1f3c34>
    17f4:	64010000 	strvs	r0, [r1]
    17f8:	0039d801 	eorseq	sp, r9, r1, lsl #16
    17fc:	003a1c08 	eorseq	r1, sl, r8, lsl #24
    1800:	00052708 	andeq	r2, r5, r8, lsl #14
    1804:	0002f900 	andeq	pc, r2, r0, lsl #18
    1808:	34ff1000 	ldrbtcc	r1, [pc], #0	; 1810 <__Stack_Size+0x1410>
    180c:	63010000 	movwvs	r0, #4096	; 0x1000
    1810:	0000005e 	andeq	r0, r0, lr, asr r0
    1814:	00000546 	andeq	r0, r0, r6, asr #10
    1818:	a8010f00 	stmdage	r1, {r8, r9, sl, fp}
    181c:	0100000b 	tsteq	r0, fp
    1820:	3a1c017a 	bcc	701e10 <__Stack_Size+0x701a10>
    1824:	3a940800 	bcc	fe50382c <SCS_BASE+0x1e4f582c>
    1828:	05640800 	strbeq	r0, [r4, #-2048]!
    182c:	034d0000 	movteq	r0, #53248	; 0xd000
    1830:	28100000 	ldmdacs	r0, {}
    1834:	0100000c 	tsteq	r0, ip
    1838:	00005e79 	andeq	r5, r0, r9, ror lr
    183c:	00058f00 	andeq	r8, r5, r0, lsl #30
    1840:	64611300 	strbtvs	r1, [r1], #-768
    1844:	79010064 	stmdbvc	r1, {r2, r5, r6}
    1848:	0000005e 	andeq	r0, r0, lr, asr r0
    184c:	000005a2 	andeq	r0, r0, r2, lsr #11
    1850:	01006914 	tsteq	r0, r4, lsl r9
    1854:	00005e7c 	andeq	r5, r0, ip, ror lr
    1858:	0005b500 	andeq	fp, r5, r0, lsl #10
    185c:	0bcf1500 	bleq	ff3c6c64 <SCS_BASE+0x1f3b8c64>
    1860:	7c010000 	stcvc	0, cr0, [r1], {0}
    1864:	0000005e 	andeq	r0, r0, lr, asr r0
    1868:	000005c8 	andeq	r0, r0, r8, asr #11
    186c:	f8010f00 	undefined instruction 0xf8010f00
    1870:	0100000b 	tsteq	r0, fp
    1874:	3a940130 	bcc	fe501d3c <SCS_BASE+0x1e4f3d3c>
    1878:	3b200800 	blcc	803880 <__Stack_Size+0x803480>
    187c:	05db0800 	ldrbeq	r0, [fp, #2048]
    1880:	03b00000 	movseq	r0, #0	; 0x0
    1884:	28100000 	ldmdacs	r0, {}
    1888:	0100000c 	tsteq	r0, ip
    188c:	00005e2f 	andeq	r5, r0, pc, lsr #28
    1890:	00060600 	andeq	r0, r6, r0, lsl #12
    1894:	64611300 	strbtvs	r1, [r1], #-768
    1898:	2f010064 	svccs	0x00010064
    189c:	0000005e 	andeq	r0, r0, lr, asr r0
    18a0:	00000624 	andeq	r0, r0, r4, lsr #12
    18a4:	0034ff10 	eorseq	pc, r4, r0, lsl pc
    18a8:	4c2f0100 	stfmis	f0, [pc]
    18ac:	37000000 	strcc	r0, [r0, -r0]
    18b0:	14000006 	strne	r0, [r0], #-6
    18b4:	31010069 	tstcc	r1, r9, rrx
    18b8:	0000004c 	andeq	r0, r0, ip, asr #32
    18bc:	0000064a 	andeq	r0, r0, sl, asr #12
    18c0:	000bcf15 	andeq	ip, fp, r5, lsl pc
    18c4:	4c310100 	ldfmis	f0, [r1]
    18c8:	73000000 	movwvc	r0, #0	; 0x0
    18cc:	00000006 	andeq	r0, r0, r6
    18d0:	00006816 	andeq	r6, r0, r6, lsl r8
    18d4:	0003c000 	andeq	ip, r3, r0
    18d8:	00a31700 	adceq	r1, r3, r0, lsl #14
    18dc:	000e0000 	andeq	r0, lr, r0
    18e0:	00010518 	andeq	r0, r1, r8, lsl r5
    18e4:	d21b0100 	andsle	r0, fp, #0	; 0x0
    18e8:	01000003 	tsteq	r0, r3
    18ec:	00a80305 	adceq	r0, r8, r5, lsl #6
    18f0:	b0042000 	andlt	r2, r4, r0
    18f4:	16000003 	strne	r0, [r0], -r3
    18f8:	0000005e 	andeq	r0, r0, lr, asr r0
    18fc:	000003e7 	andeq	r0, r0, r7, ror #7
    1900:	0000a317 	andeq	sl, r0, r7, lsl r3
    1904:	18000e00 	stmdane	r0, {r9, sl, fp}
    1908:	00000c19 	andeq	r0, r0, r9, lsl ip
    190c:	03d71c01 	bicseq	r1, r7, #256	; 0x100
    1910:	05010000 	streq	r0, [r1]
    1914:	0000b703 	andeq	fp, r0, r3, lsl #14
    1918:	0be61820 	bleq	ff9879a0 <SCS_BASE+0x1f9799a0>
    191c:	1f010000 	svcne	0x00010000
    1920:	0000006f 	andeq	r0, r0, pc, rrx
    1924:	a0030501 	andge	r0, r3, r1, lsl #10
    1928:	18200000 	stmdane	r0!, {}
    192c:	00000bb6 	strheq	r0, [r0], -r6
    1930:	003a2001 	eorseq	r2, sl, r1
    1934:	05010000 	streq	r0, [r1]
    1938:	0000a403 	andeq	sl, r0, r3, lsl #8
    193c:	01cb0020 	biceq	r0, fp, r0, lsr #32
    1940:	00020000 	andeq	r0, r2, r0
    1944:	00000598 	muleq	r0, r8, r5
    1948:	00000104 	andeq	r0, r0, r4, lsl #2
    194c:	c1010000 	tstgt	r1, r0
    1950:	3c00000c 	stccc	0, cr0, [r0], {12}
    1954:	20000002 	andcs	r0, r0, r2
    1958:	6808003b 	stmdavs	r8, {r0, r1, r3, r4, r5}
    195c:	5a08003c 	bpl	201a54 <__Stack_Size+0x201654>
    1960:	02000006 	andeq	r0, r0, #6	; 0x6
    1964:	009a0504 	addseq	r0, sl, r4, lsl #10
    1968:	02020000 	andeq	r0, r2, #0	; 0x0
    196c:	00005205 	andeq	r5, r0, r5, lsl #4
    1970:	06010200 	streq	r0, [r1], -r0, lsl #4
    1974:	00000116 	andeq	r0, r0, r6, lsl r1
    1978:	80070402 	andhi	r0, r7, r2, lsl #8
    197c:	03000001 	movweq	r0, #1	; 0x1
    1980:	00363175 	eorseq	r3, r6, r5, ror r1
    1984:	004c2802 	subeq	r2, ip, r2, lsl #16
    1988:	02020000 	andeq	r0, r2, #0	; 0x0
    198c:	00019d07 	andeq	r9, r1, r7, lsl #26
    1990:	08010200 	stmdaeq	r1, {r9}
    1994:	00000114 	andeq	r0, r0, r4, lsl r1
    1998:	05070404 	streq	r0, [r7, #-1028]
    199c:	000c4a01 	andeq	r4, ip, r1, lsl #20
    19a0:	20650100 	rsbcs	r0, r5, r0, lsl #2
    19a4:	2208003b 	andcs	r0, r8, #59	; 0x3b
    19a8:	0108003b 	tsteq	r8, fp, lsr r0
    19ac:	5b01065d 	blpl	43328 <__Stack_Size+0x42f28>
    19b0:	0100000c 	tsteq	r0, ip
    19b4:	3b240172 	blcc	901f84 <__Stack_Size+0x901b84>
    19b8:	3b3e0800 	blcc	f839c0 <__Stack_Size+0xf835c0>
    19bc:	06860800 	streq	r0, [r6], r0, lsl #16
    19c0:	00980000 	addseq	r0, r8, r0
    19c4:	9c070000 	stcls	0, cr0, [r7], {0}
    19c8:	0100000c 	tsteq	r0, ip
    19cc:	00004171 	andeq	r4, r0, r1, ror r1
    19d0:	0006a500 	andeq	sl, r6, r0, lsl #10
    19d4:	01060000 	tsteq	r6, r0
    19d8:	00000cb2 	strheq	r0, [r0], -r2
    19dc:	40016c01 	andmi	r6, r1, r1, lsl #24
    19e0:	5c08003b 	stcpl	0, cr0, [r8], {59}
    19e4:	c308003b 	movwgt	r0, #32827	; 0x803b
    19e8:	c1000006 	tstgt	r0, r6
    19ec:	07000000 	streq	r0, [r0, -r0]
    19f0:	00000c9c 	muleq	r0, ip, ip
    19f4:	00416b01 	subeq	r6, r1, r1, lsl #22
    19f8:	06e20000 	strbteq	r0, [r2], r0
    19fc:	08000000 	stmdaeq	r0, {}
    1a00:	000c6b01 	andeq	r6, ip, r1, lsl #22
    1a04:	5c5c0100 	ldfple	f0, [ip], {0}
    1a08:	7808003b 	stmdavc	r8, {r0, r1, r3, r4, r5}
    1a0c:	f508003b 	undefined instruction 0xf508003b
    1a10:	06000006 	streq	r0, [r0], -r6
    1a14:	000c8001 	andeq	r8, ip, r1
    1a18:	014e0100 	cmpeq	lr, r0, lsl #2
    1a1c:	08003b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, ip, sp}
    1a20:	08003ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, ip, sp}
    1a24:	00000720 	andeq	r0, r0, r0, lsr #14
    1a28:	000000fe 	strdeq	r0, [r0], -lr
    1a2c:	000c9c07 	andeq	r9, ip, r7, lsl #24
    1a30:	414d0100 	cmpmi	sp, r0, lsl #2
    1a34:	3f000000 	svccc	0x00000000
    1a38:	00000007 	andeq	r0, r0, r7
    1a3c:	0c760106 	ldfeqe	f0, [r6], #-24
    1a40:	40010000 	andmi	r0, r1, r0
    1a44:	003ba801 	eorseq	sl, fp, r1, lsl #16
    1a48:	003be008 	eorseq	lr, fp, r8
    1a4c:	00075208 	andeq	r5, r7, r8, lsl #4
    1a50:	00012700 	andeq	r2, r1, r0, lsl #14
    1a54:	0c9c0700 	ldceq	7, cr0, [ip], {0}
    1a58:	3f010000 	svccc	0x00010000
    1a5c:	00000041 	andeq	r0, r0, r1, asr #32
    1a60:	0000077d 	andeq	r0, r0, sp, ror r7
    1a64:	3c010600 	stccc	6, cr0, [r1], {0}
    1a68:	0100000c 	tsteq	r0, ip
    1a6c:	3be00131 	blcc	ff801f38 <SCS_BASE+0x1f7f3f38>
    1a70:	3c180800 	ldccc	8, cr0, [r8], {0}
    1a74:	079b0800 	ldreq	r0, [fp, r0, lsl #16]
    1a78:	015b0000 	cmpeq	fp, r0
    1a7c:	9c070000 	stcls	0, cr0, [r7], {0}
    1a80:	0100000c 	tsteq	r0, ip
    1a84:	00004130 	andeq	r4, r0, r0, lsr r1
    1a88:	0007ba00 	andeq	fp, r7, r0, lsl #20
    1a8c:	0c560900 	mrrceq	9, 0, r0, r6, cr0
    1a90:	32010000 	andcc	r0, r1, #0	; 0x0
    1a94:	00000041 	andeq	r0, r0, r1, asr #32
    1a98:	8b010600 	blhi	432a0 <__Stack_Size+0x42ea0>
    1a9c:	0100000c 	tsteq	r0, ip
    1aa0:	3c180122 	ldfccs	f0, [r8], {34}
    1aa4:	3c4c0800 	mcrrcc	8, 0, r0, ip, cr0
    1aa8:	07d80800 	ldrbeq	r0, [r8, r0, lsl #16]
    1aac:	01930000 	orrseq	r0, r3, r0
    1ab0:	9c070000 	stcls	0, cr0, [r7], {0}
    1ab4:	0100000c 	tsteq	r0, ip
    1ab8:	00004121 	andeq	r4, r0, r1, lsr #2
    1abc:	0007f700 	andeq	pc, r7, r0, lsl #14
    1ac0:	0c560a00 	mrrceq	10, 0, r0, r6, cr0
    1ac4:	23010000 	movwcs	r0, #4096	; 0x1000
    1ac8:	00000041 	andeq	r0, r0, r1, asr #32
    1acc:	00000815 	andeq	r0, r0, r5, lsl r8
    1ad0:	a2010600 	andge	r0, r1, #0	; 0x0
    1ad4:	0100000c 	tsteq	r0, ip
    1ad8:	3c4c0117 	stfcce	f0, [ip], {23}
    1adc:	3c680800 	stclcc	8, cr0, [r8]
    1ae0:	08280800 	stmdaeq	r8!, {fp}
    1ae4:	01bc0000 	undefined instruction 0x01bc0000
    1ae8:	700b0000 	andvc	r0, fp, r0
    1aec:	0100736f 	tsteq	r0, pc, ror #6
    1af0:	00004116 	andeq	r4, r0, r6, lsl r1
    1af4:	00085300 	andeq	r5, r8, r0, lsl #6
    1af8:	980c0000 	stmdals	ip, {}
    1afc:	0100000c 	tsteq	r0, ip
    1b00:	00004113 	andeq	r4, r0, r3, lsl r1
    1b04:	03050100 	movweq	r0, #20736	; 0x5100
    1b08:	20000010 	andcs	r0, r0, r0, lsl r0
    1b0c:	0003a100 	andeq	sl, r3, r0, lsl #2
    1b10:	55000200 	strpl	r0, [r0, #-512]
    1b14:	04000006 	streq	r0, [r0], #-6
    1b18:	00000001 	andeq	r0, r0, r1
    1b1c:	0cd80100 	ldfeqe	f0, [r8], {0}
    1b20:	023c0000 	eorseq	r0, ip, #0	; 0x0
    1b24:	3c680000 	stclcc	0, cr0, [r8]
    1b28:	3f4c0800 	svccc	0x004c0800
    1b2c:	07220800 	streq	r0, [r2, -r0, lsl #16]!
    1b30:	04020000 	streq	r0, [r2]
    1b34:	00009a05 	andeq	r9, r0, r5, lsl #20
    1b38:	05020200 	streq	r0, [r2, #-512]
    1b3c:	00000052 	andeq	r0, r0, r2, asr r0
    1b40:	16060102 	strne	r0, [r6], -r2, lsl #2
    1b44:	03000001 	movweq	r0, #1	; 0x1
    1b48:	00323375 	eorseq	r3, r2, r5, ror r3
    1b4c:	00452702 	subeq	r2, r5, r2, lsl #14
    1b50:	04020000 	streq	r0, [r2]
    1b54:	00018007 	andeq	r8, r1, r7
    1b58:	31750300 	cmncc	r5, r0, lsl #6
    1b5c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1b60:	00000057 	andeq	r0, r0, r7, asr r0
    1b64:	9d070202 	sfmls	f0, 4, [r7, #-8]
    1b68:	03000001 	movweq	r0, #1	; 0x1
    1b6c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    1b70:	00006829 	andeq	r6, r0, r9, lsr #16
    1b74:	08010200 	stmdaeq	r1, {r9}
    1b78:	00000114 	andeq	r0, r0, r4, lsl r1
    1b7c:	00004504 	andeq	r4, r0, r4, lsl #10
    1b80:	02010500 	andeq	r0, r1, #0	; 0x0
    1b84:	0000893b 	andeq	r8, r0, fp, lsr r9
    1b88:	080b0600 	stmdaeq	fp, {r9, sl}
    1b8c:	06000000 	streq	r0, [r0], -r0
    1b90:	0000082b 	andeq	r0, r0, fp, lsr #16
    1b94:	8d070001 	stchi	0, cr0, [r7, #-4]
    1b98:	02000009 	andeq	r0, r0, #9	; 0x9
    1b9c:	0000743b 	andeq	r7, r0, fp, lsr r4
    1ba0:	03500800 	cmpeq	r0, #0	; 0x0
    1ba4:	0001b325 	andeq	fp, r1, r5, lsr #6
    1ba8:	52530900 	subspl	r0, r3, #0	; 0x0
    1bac:	6f260300 	svcvs	0x00260300
    1bb0:	02000000 	andeq	r0, r0, #0	; 0x0
    1bb4:	43090023 	movwmi	r0, #36899	; 0x9023
    1bb8:	03003152 	movweq	r3, #338	; 0x152
    1bbc:	00006f27 	andeq	r6, r0, r7, lsr #30
    1bc0:	04230200 	strteq	r0, [r3], #-512
    1bc4:	32524309 	subscc	r4, r2, #603979776	; 0x24000000
    1bc8:	6f280300 	svcvs	0x00280300
    1bcc:	02000000 	andeq	r0, r0, #0	; 0x0
    1bd0:	a60a0823 	strge	r0, [sl], -r3, lsr #16
    1bd4:	0300000d 	movweq	r0, #13	; 0xd
    1bd8:	00006f29 	andeq	r6, r0, r9, lsr #30
    1bdc:	0c230200 	sfmeq	f0, 4, [r3]
    1be0:	000dac0a 	andeq	sl, sp, sl, lsl #24
    1be4:	6f2a0300 	svcvs	0x002a0300
    1be8:	02000000 	andeq	r0, r0, #0	; 0x0
    1bec:	500a1023 	andpl	r1, sl, r3, lsr #32
    1bf0:	0300000d 	movweq	r0, #13	; 0xd
    1bf4:	00006f2b 	andeq	r6, r0, fp, lsr #30
    1bf8:	14230200 	strtne	r0, [r3], #-512
    1bfc:	000d560a 	andeq	r5, sp, sl, lsl #12
    1c00:	6f2c0300 	svcvs	0x002c0300
    1c04:	02000000 	andeq	r0, r0, #0	; 0x0
    1c08:	5c0a1823 	stcpl	8, cr1, [sl], {35}
    1c0c:	0300000d 	movweq	r0, #13	; 0xd
    1c10:	00006f2d 	andeq	r6, r0, sp, lsr #30
    1c14:	1c230200 	sfmne	f0, 4, [r3]
    1c18:	000d620a 	andeq	r6, sp, sl, lsl #4
    1c1c:	6f2e0300 	svcvs	0x002e0300
    1c20:	02000000 	andeq	r0, r0, #0	; 0x0
    1c24:	48092023 	stmdami	r9, {r0, r1, r5, sp}
    1c28:	03005254 	movweq	r5, #596	; 0x254
    1c2c:	00006f2f 	andeq	r6, r0, pc, lsr #30
    1c30:	24230200 	strtcs	r0, [r3], #-512
    1c34:	52544c09 	subspl	r4, r4, #2304	; 0x900
    1c38:	6f300300 	svcvs	0x00300300
    1c3c:	02000000 	andeq	r0, r0, #0	; 0x0
    1c40:	820a2823 	andhi	r2, sl, #2293760	; 0x230000
    1c44:	0300000d 	movweq	r0, #13	; 0xd
    1c48:	00006f31 	andeq	r6, r0, r1, lsr pc
    1c4c:	2c230200 	sfmcs	f0, 4, [r3]
    1c50:	000d870a 	andeq	r8, sp, sl, lsl #14
    1c54:	6f320300 	svcvs	0x00320300
    1c58:	02000000 	andeq	r0, r0, #0	; 0x0
    1c5c:	8c0a3023 	stchi	0, cr3, [sl], {35}
    1c60:	0300000d 	movweq	r0, #13	; 0xd
    1c64:	00006f33 	andeq	r6, r0, r3, lsr pc
    1c68:	34230200 	strtcc	r0, [r3], #-512
    1c6c:	000d1e0a 	andeq	r1, sp, sl, lsl #28
    1c70:	6f340300 	svcvs	0x00340300
    1c74:	02000000 	andeq	r0, r0, #0	; 0x0
    1c78:	350a3823 	strcc	r3, [sl, #-2083]
    1c7c:	0300000d 	movweq	r0, #13	; 0xd
    1c80:	00006f35 	andeq	r6, r0, r5, lsr pc
    1c84:	3c230200 	sfmcc	f0, 4, [r3]
    1c88:	000d3a0a 	andeq	r3, sp, sl, lsl #20
    1c8c:	6f360300 	svcvs	0x00360300
    1c90:	02000000 	andeq	r0, r0, #0	; 0x0
    1c94:	3f0a4023 	svccc	0x000a4023
    1c98:	0300000d 	movweq	r0, #13	; 0xd
    1c9c:	00006f37 	andeq	r6, r0, r7, lsr pc
    1ca0:	44230200 	strtmi	r0, [r3], #-512
    1ca4:	000d440a 	andeq	r4, sp, sl, lsl #8
    1ca8:	6f380300 	svcvs	0x00380300
    1cac:	02000000 	andeq	r0, r0, #0	; 0x0
    1cb0:	44094823 	strmi	r4, [r9], #-2083
    1cb4:	39030052 	stmdbcc	r3, {r1, r4, r6}
    1cb8:	0000006f 	andeq	r0, r0, pc, rrx
    1cbc:	004c2302 	subeq	r2, ip, r2, lsl #6
    1cc0:	0c07040b 	cfstrseq	mvf0, [r7], {11}
    1cc4:	014f031c 	cmpeq	pc, ip, lsl r3
    1cc8:	00000229 	andeq	r0, r0, r9, lsr #4
    1ccc:	4c52430d 	mrrcmi	3, 0, r4, r2, cr13
    1cd0:	01500300 	cmpeq	r0, r0, lsl #6
    1cd4:	0000006f 	andeq	r0, r0, pc, rrx
    1cd8:	0d002302 	stceq	3, cr2, [r0, #-8]
    1cdc:	00485243 	subeq	r5, r8, r3, asr #4
    1ce0:	6f015103 	svcvs	0x00015103
    1ce4:	02000000 	andeq	r0, r0, #0	; 0x0
    1ce8:	490d0423 	stmdbmi	sp, {r0, r1, r5, sl}
    1cec:	03005244 	movweq	r5, #580	; 0x244
    1cf0:	006f0152 	rsbeq	r0, pc, r2, asr r1
    1cf4:	23020000 	movwcs	r0, #8192	; 0x2000
    1cf8:	444f0d08 	strbmi	r0, [pc], #3336	; 1d00 <__Stack_Size+0x1900>
    1cfc:	53030052 	movwpl	r0, #12370	; 0x3052
    1d00:	00006f01 	andeq	r6, r0, r1, lsl #30
    1d04:	0c230200 	sfmeq	f0, 4, [r3]
    1d08:	0000ce0e 	andeq	ip, r0, lr, lsl #28
    1d0c:	01540300 	cmpeq	r4, r0, lsl #6
    1d10:	0000006f 	andeq	r0, r0, pc, rrx
    1d14:	0d102302 	ldceq	3, cr2, [r0, #-8]
    1d18:	00525242 	subseq	r5, r2, r2, asr #4
    1d1c:	6f015503 	svcvs	0x00015503
    1d20:	02000000 	andeq	r0, r0, #0	; 0x0
    1d24:	aa0e1423 	bge	386db8 <__Stack_Size+0x3869b8>
    1d28:	03000002 	movweq	r0, #2	; 0x2
    1d2c:	006f0156 	rsbeq	r0, pc, r6, asr r1
    1d30:	23020000 	movwcs	r0, #8192	; 0x2000
    1d34:	14080018 	strne	r0, [r8], #-24
    1d38:	02861b04 	addeq	r1, r6, #4096	; 0x1000
    1d3c:	150a0000 	strne	r0, [sl]
    1d40:	0400000d 	streq	r0, [r0], #-13
    1d44:	00003a1c 	andeq	r3, r0, ip, lsl sl
    1d48:	00230200 	eoreq	r0, r3, r0, lsl #4
    1d4c:	000d040a 	andeq	r0, sp, sl, lsl #8
    1d50:	891d0400 	ldmdbhi	sp, {sl}
    1d54:	02000000 	andeq	r0, r0, #0	; 0x0
    1d58:	e60a0423 	str	r0, [sl], -r3, lsr #8
    1d5c:	0400000c 	streq	r0, [r0], #-12
    1d60:	0000891e 	andeq	r8, r0, lr, lsl r9
    1d64:	05230200 	streq	r0, [r3, #-512]!
    1d68:	000d910a 	andeq	r9, sp, sl, lsl #2
    1d6c:	3a1f0400 	bcc	7c2d74 <__Stack_Size+0x7c2974>
    1d70:	02000000 	andeq	r0, r0, #0	; 0x0
    1d74:	cc0a0823 	stcgt	8, cr0, [sl], {35}
    1d78:	0400000d 	streq	r0, [r0], #-13
    1d7c:	00003a20 	andeq	r3, r0, r0, lsr #20
    1d80:	0c230200 	sfmeq	f0, 4, [r3]
    1d84:	000db20a 	andeq	fp, sp, sl, lsl #4
    1d88:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    1d8c:	02000000 	andeq	r0, r0, #0	; 0x0
    1d90:	07001023 	streq	r1, [r0, -r3, lsr #32]
    1d94:	00000d72 	andeq	r0, r0, r2, ror sp
    1d98:	02292204 	eoreq	r2, r9, #1073741824	; 0x40000000
    1d9c:	010f0000 	mrseq	r0, CPSR
    1da0:	00000d49 	andeq	r0, r0, r9, asr #26
    1da4:	4c01f701 	stcmi	7, cr15, [r1], {1}
    1da8:	01000000 	tsteq	r0, r0
    1dac:	000002af 	andeq	r0, r0, pc, lsr #5
    1db0:	0001cd10 	andeq	ip, r1, r0, lsl sp
    1db4:	4cf70100 	ldfmie	f0, [r7]
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	00029111 	andeq	r9, r2, r1, lsl r1
    1dc0:	003c6800 	eorseq	r6, ip, r0, lsl #16
    1dc4:	003c7008 	eorseq	r7, ip, r8
    1dc8:	cc5d0108 	ldfgte	f0, [sp], {8}
    1dcc:	12000002 	andne	r0, r0, #2	; 0x2
    1dd0:	000002a3 	andeq	r0, r0, r3, lsr #5
    1dd4:	00000866 	andeq	r0, r0, r6, ror #16
    1dd8:	c3011300 	movwgt	r1, #4864	; 0x1300
    1ddc:	0100000d 	tsteq	r0, sp
    1de0:	003c70ce 	eorseq	r7, ip, lr, asr #1
    1de4:	003cf008 	eorseq	pc, ip, r8
    1de8:	00087908 	andeq	r7, r8, r8, lsl #18
    1dec:	0002f300 	andeq	pc, r2, r0, lsl #6
    1df0:	0d231400 	cfstrseq	mvf1, [r3]
    1df4:	cf010000 	svcgt	0x00010000
    1df8:	00000286 	andeq	r0, r0, r6, lsl #5
    1dfc:	00649102 	rsbeq	r9, r4, r2, lsl #2
    1e00:	0d680115 	stfeqe	f0, [r8, #-84]!
    1e04:	0f010000 	svceq	0x00010000
    1e08:	00004c01 	andeq	r4, r0, r1, lsl #24
    1e0c:	003cf000 	eorseq	pc, ip, r0
    1e10:	003f4c08 	eorseq	r4, pc, r8, lsl #24
    1e14:	0008a408 	andeq	sl, r8, r8, lsl #8
    1e18:	0cfd1600 	ldcleq	6, cr1, [sp]
    1e1c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    1e20:	0000005e 	andeq	r0, r0, lr, asr r0
    1e24:	000008c3 	andeq	r0, r0, r3, asr #17
    1e28:	0001cd17 	andeq	ip, r1, r7, lsl sp
    1e2c:	4c100100 	ldfmis	f0, [r0], {0}
    1e30:	18000000 	stmdane	r0, {}
    1e34:	18000009 	stmdane	r0, {r0, r3}
    1e38:	00000291 	muleq	r0, r1, r2
    1e3c:	08003d54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp, ip, sp}
    1e40:	08003d5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sl, fp, ip, sp}
    1e44:	03432a01 	movteq	r2, #14849	; 0x3a01
    1e48:	c2190000 	andsgt	r0, r9, #0	; 0x0
    1e4c:	00000002 	andeq	r0, r0, r2
    1e50:	00029118 	andeq	r9, r2, r8, lsl r1
    1e54:	003db000 	eorseq	fp, sp, r0
    1e58:	003db608 	eorseq	fp, sp, r8, lsl #12
    1e5c:	5c450108 	stfple	f0, [r5], {8}
    1e60:	19000003 	stmdbne	r0, {r0, r1}
    1e64:	000002c2 	andeq	r0, r0, r2, asr #5
    1e68:	02911800 	addseq	r1, r1, #0	; 0x0
    1e6c:	3e100000 	wxorcc	wr0, wr0, wr0
    1e70:	3e160800 	cdpcc	8, 1, cr0, cr6, cr0, {0}
    1e74:	62010800 	andvs	r0, r1, #0	; 0x0
    1e78:	00000375 	andeq	r0, r0, r5, ror r3
    1e7c:	0002c219 	andeq	ip, r2, r9, lsl r2
    1e80:	91180000 	tstls	r8, r0
    1e84:	72000002 	andvc	r0, r0, #2	; 0x2
    1e88:	7808003e 	stmdavc	r8, {r1, r2, r3, r4, r5}
    1e8c:	0108003e 	tsteq	r8, lr, lsr r0
    1e90:	00038e7e 	andeq	r8, r3, lr, ror lr
    1e94:	02c21900 	sbceq	r1, r2, #0	; 0x0
    1e98:	1a000000 	bne	1ea0 <__Stack_Size+0x1aa0>
    1e9c:	00000291 	muleq	r0, r1, r2
    1ea0:	08003ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip, sp}
    1ea4:	08003edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp, ip, sp}
    1ea8:	c2199a01 	andsgt	r9, r9, #4096	; 0x1000
    1eac:	00000002 	andeq	r0, r0, r2
    1eb0:	0b1b0000 	bleq	6c1eb8 <__Stack_Size+0x6c1ab8>
    1eb4:	00020000 	andeq	r0, r2, r0
    1eb8:	000007c4 	andeq	r0, r0, r4, asr #15
    1ebc:	00000104 	andeq	r0, r0, r4, lsl #2
    1ec0:	52010000 	andpl	r0, r1, #0	; 0x0
    1ec4:	3c00000e 	stccc	0, cr0, [r0], {14}
    1ec8:	4c000002 	stcmi	0, cr0, [r0], {2}
    1ecc:	e008003f 	and	r0, r8, pc, lsr r0
    1ed0:	40080042 	andmi	r0, r8, r2, asr #32
    1ed4:	02000008 	andeq	r0, r0, #8	; 0x8
    1ed8:	009a0504 	addseq	r0, sl, r4, lsl #10
    1edc:	02020000 	andeq	r0, r2, #0	; 0x0
    1ee0:	00005205 	andeq	r5, r0, r5, lsl #4
    1ee4:	06010200 	streq	r0, [r1], -r0, lsl #4
    1ee8:	00000116 	andeq	r0, r0, r6, lsl r1
    1eec:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1ef0:	45270200 	strmi	r0, [r7, #-512]!
    1ef4:	02000000 	andeq	r0, r0, #0	; 0x0
    1ef8:	01800704 	orreq	r0, r0, r4, lsl #14
    1efc:	75030000 	strvc	r0, [r3]
    1f00:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1f04:	00005728 	andeq	r5, r0, r8, lsr #14
    1f08:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1f0c:	0000019d 	muleq	r0, sp, r1
    1f10:	00387503 	eorseq	r7, r8, r3, lsl #10
    1f14:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1f18:	01020000 	tsteq	r2, r0
    1f1c:	00011408 	andeq	r1, r1, r8, lsl #8
    1f20:	00450400 	subeq	r0, r5, r0, lsl #8
    1f24:	01050000 	tsteq	r5, r0
    1f28:	00893902 	addeq	r3, r9, r2, lsl #18
    1f2c:	35060000 	strcc	r0, [r6]
    1f30:	00000016 	andeq	r0, r0, r6, lsl r0
    1f34:	54455307 	strbpl	r5, [r5], #-775
    1f38:	08000100 	stmdaeq	r0, {r8}
    1f3c:	00001f7a 	andeq	r1, r0, sl, ror pc
    1f40:	00743902 	rsbseq	r3, r4, r2, lsl #18
    1f44:	74080000 	strvc	r0, [r8]
    1f48:	0200001d 	andeq	r0, r0, #29	; 0x1d
    1f4c:	00007439 	andeq	r7, r0, r9, lsr r4
    1f50:	02010500 	andeq	r0, r1, #0	; 0x0
    1f54:	0000b43b 	andeq	fp, r0, fp, lsr r4
    1f58:	080b0600 	stmdaeq	fp, {r9, sl}
    1f5c:	06000000 	streq	r0, [r0], -r0
    1f60:	0000082b 	andeq	r0, r0, fp, lsr #16
    1f64:	8d080001 	stchi	0, cr0, [r8, #-4]
    1f68:	02000009 	andeq	r0, r0, #9	; 0x9
    1f6c:	00009f3b 	andeq	r9, r0, fp, lsr pc
    1f70:	03500900 	cmpeq	r0, #0	; 0x0
    1f74:	0001de25 	andeq	sp, r1, r5, lsr #28
    1f78:	52530a00 	subspl	r0, r3, #0	; 0x0
    1f7c:	6f260300 	svcvs	0x00260300
    1f80:	02000000 	andeq	r0, r0, #0	; 0x0
    1f84:	430a0023 	movwmi	r0, #40995	; 0xa023
    1f88:	03003152 	movweq	r3, #338	; 0x152
    1f8c:	00006f27 	andeq	r6, r0, r7, lsr #30
    1f90:	04230200 	strteq	r0, [r3], #-512
    1f94:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    1f98:	6f280300 	svcvs	0x00280300
    1f9c:	02000000 	andeq	r0, r0, #0	; 0x0
    1fa0:	a60b0823 	strge	r0, [fp], -r3, lsr #16
    1fa4:	0300000d 	movweq	r0, #13	; 0xd
    1fa8:	00006f29 	andeq	r6, r0, r9, lsr #30
    1fac:	0c230200 	sfmeq	f0, 4, [r3]
    1fb0:	000dac0b 	andeq	sl, sp, fp, lsl #24
    1fb4:	6f2a0300 	svcvs	0x002a0300
    1fb8:	02000000 	andeq	r0, r0, #0	; 0x0
    1fbc:	500b1023 	andpl	r1, fp, r3, lsr #32
    1fc0:	0300000d 	movweq	r0, #13	; 0xd
    1fc4:	00006f2b 	andeq	r6, r0, fp, lsr #30
    1fc8:	14230200 	strtne	r0, [r3], #-512
    1fcc:	000d560b 	andeq	r5, sp, fp, lsl #12
    1fd0:	6f2c0300 	svcvs	0x002c0300
    1fd4:	02000000 	andeq	r0, r0, #0	; 0x0
    1fd8:	5c0b1823 	stcpl	8, cr1, [fp], {35}
    1fdc:	0300000d 	movweq	r0, #13	; 0xd
    1fe0:	00006f2d 	andeq	r6, r0, sp, lsr #30
    1fe4:	1c230200 	sfmne	f0, 4, [r3]
    1fe8:	000d620b 	andeq	r6, sp, fp, lsl #4
    1fec:	6f2e0300 	svcvs	0x002e0300
    1ff0:	02000000 	andeq	r0, r0, #0	; 0x0
    1ff4:	480a2023 	stmdami	sl, {r0, r1, r5, sp}
    1ff8:	03005254 	movweq	r5, #596	; 0x254
    1ffc:	00006f2f 	andeq	r6, r0, pc, lsr #30
    2000:	24230200 	strtcs	r0, [r3], #-512
    2004:	52544c0a 	subspl	r4, r4, #2560	; 0xa00
    2008:	6f300300 	svcvs	0x00300300
    200c:	02000000 	andeq	r0, r0, #0	; 0x0
    2010:	820b2823 	andhi	r2, fp, #2293760	; 0x230000
    2014:	0300000d 	movweq	r0, #13	; 0xd
    2018:	00006f31 	andeq	r6, r0, r1, lsr pc
    201c:	2c230200 	sfmcs	f0, 4, [r3]
    2020:	000d870b 	andeq	r8, sp, fp, lsl #14
    2024:	6f320300 	svcvs	0x00320300
    2028:	02000000 	andeq	r0, r0, #0	; 0x0
    202c:	8c0b3023 	stchi	0, cr3, [fp], {35}
    2030:	0300000d 	movweq	r0, #13	; 0xd
    2034:	00006f33 	andeq	r6, r0, r3, lsr pc
    2038:	34230200 	strtcc	r0, [r3], #-512
    203c:	000d1e0b 	andeq	r1, sp, fp, lsl #28
    2040:	6f340300 	svcvs	0x00340300
    2044:	02000000 	andeq	r0, r0, #0	; 0x0
    2048:	350b3823 	strcc	r3, [fp, #-2083]
    204c:	0300000d 	movweq	r0, #13	; 0xd
    2050:	00006f35 	andeq	r6, r0, r5, lsr pc
    2054:	3c230200 	sfmcc	f0, 4, [r3]
    2058:	000d3a0b 	andeq	r3, sp, fp, lsl #20
    205c:	6f360300 	svcvs	0x00360300
    2060:	02000000 	andeq	r0, r0, #0	; 0x0
    2064:	3f0b4023 	svccc	0x000b4023
    2068:	0300000d 	movweq	r0, #13	; 0xd
    206c:	00006f37 	andeq	r6, r0, r7, lsr pc
    2070:	44230200 	strtmi	r0, [r3], #-512
    2074:	000d440b 	andeq	r4, sp, fp, lsl #8
    2078:	6f380300 	svcvs	0x00380300
    207c:	02000000 	andeq	r0, r0, #0	; 0x0
    2080:	440a4823 	strmi	r4, [sl], #-2083
    2084:	39030052 	stmdbcc	r3, {r1, r4, r6}
    2088:	0000006f 	andeq	r0, r0, pc, rrx
    208c:	004c2302 	subeq	r2, ip, r2, lsl #6
    2090:	0011fb08 	andseq	pc, r1, r8, lsl #22
    2094:	bf3a0300 	svclt	0x003a0300
    2098:	0c000000 	stceq	0, cr0, [r0], {0}
    209c:	14090704 	strne	r0, [r9], #-1796
    20a0:	02491b04 	subeq	r1, r9, #4096	; 0x1000
    20a4:	150b0000 	strne	r0, [fp]
    20a8:	0400000d 	streq	r0, [r0], #-13
    20ac:	00003a1c 	andeq	r3, r0, ip, lsl sl
    20b0:	00230200 	eoreq	r0, r3, r0, lsl #4
    20b4:	000d040b 	andeq	r0, sp, fp, lsl #8
    20b8:	b41d0400 	ldrlt	r0, [sp], #-1024
    20bc:	02000000 	andeq	r0, r0, #0	; 0x0
    20c0:	e60b0423 	str	r0, [fp], -r3, lsr #8
    20c4:	0400000c 	streq	r0, [r0], #-12
    20c8:	0000b41e 	andeq	fp, r0, lr, lsl r4
    20cc:	05230200 	streq	r0, [r3, #-512]!
    20d0:	000d910b 	andeq	r9, sp, fp, lsl #2
    20d4:	3a1f0400 	bcc	7c30dc <__Stack_Size+0x7c2cdc>
    20d8:	02000000 	andeq	r0, r0, #0	; 0x0
    20dc:	cc0b0823 	stcgt	8, cr0, [fp], {35}
    20e0:	0400000d 	streq	r0, [r0], #-13
    20e4:	00003a20 	andeq	r3, r0, r0, lsr #20
    20e8:	0c230200 	sfmeq	f0, 4, [r3]
    20ec:	000db20b 	andeq	fp, sp, fp, lsl #4
    20f0:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    20f4:	02000000 	andeq	r0, r0, #0	; 0x0
    20f8:	08001023 	stmdaeq	r0, {r0, r1, r5, ip}
    20fc:	00000d72 	andeq	r0, r0, r2, ror sp
    2100:	01ec2204 	mvneq	r2, r4, lsl #4
    2104:	010d0000 	tsteq	sp, r0
    2108:	00001207 	andeq	r1, r0, r7, lsl #4
    210c:	4c01af01 	stcmi	15, cr10, [r1], {1}
    2110:	9408003f 	strls	r0, [r8], #-63
    2114:	0108003f 	tsteq	r8, pc, lsr r0
    2118:	0002a05d 	andeq	sl, r2, sp, asr r0
    211c:	0dda0e00 	ldcleq	14, cr0, [sl]
    2120:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    2124:	000002a0 	andeq	r0, r0, r0, lsr #5
    2128:	830e5001 	movwhi	r5, #57345	; 0xe001
    212c:	0100000e 	tsteq	r0, lr
    2130:	0002a6ae 	andeq	sl, r2, lr, lsr #13
    2134:	0f510100 	svceq	0x00510100
    2138:	00000ddf 	ldrdeq	r0, [r0], -pc
    213c:	003ab001 	eorseq	fp, sl, r1
    2140:	096d0000 	stmdbeq	sp!, {}^
    2144:	af100000 	svcge	0x00100000
    2148:	01000010 	tsteq	r0, r0, lsl r0
    214c:	00005eb1 	strheq	r5, [r0], -r1
    2150:	04110000 	ldreq	r0, [r1]
    2154:	000001de 	ldrdeq	r0, [r0], -lr
    2158:	02490411 	subeq	r0, r9, #285212672	; 0x11000000
    215c:	010d0000 	tsteq	sp, r0
    2160:	00001159 	andeq	r1, r0, r9, asr r1
    2164:	9401ec01 	strls	lr, [r1], #-3073
    2168:	a608003f 	undefined
    216c:	0108003f 	tsteq	r8, pc, lsr r0
    2170:	0002d15d 	andeq	sp, r2, sp, asr r1
    2174:	0e830e00 	cdpeq	14, 8, cr0, cr3, cr0, {0}
    2178:	eb010000 	bl	42180 <__Stack_Size+0x41d80>
    217c:	000002a6 	andeq	r0, r0, r6, lsr #5
    2180:	12005001 	andne	r5, r0, #1	; 0x1
    2184:	000e7b01 	andeq	r7, lr, r1, lsl #22
    2188:	010b0100 	tsteq	fp, r0, lsl #2
    218c:	003fa801 	eorseq	sl, pc, r1, lsl #16
    2190:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    2194:	065d0108 	ldrbeq	r0, [sp], -r8, lsl #2
    2198:	13000003 	movwne	r0, #3	; 0x3
    219c:	00000dda 	ldrdeq	r0, [r0], -sl
    21a0:	a0010a01 	andge	r0, r1, r1, lsl #20
    21a4:	01000002 	tsteq	r0, r2
    21a8:	0ef21350 	mrceq	3, 7, r1, cr2, cr0, {2}
    21ac:	0a010000 	beq	421b4 <__Stack_Size+0x41db4>
    21b0:	0000b401 	andeq	fp, r0, r1, lsl #8
    21b4:	00510100 	subseq	r0, r1, r0, lsl #2
    21b8:	122a0112 	eorne	r0, sl, #-2147483644	; 0x80000004
    21bc:	27010000 	strcs	r0, [r1, -r0]
    21c0:	3fbc0101 	svccc	0x00bc0101
    21c4:	3fd00800 	svccc	0x00d00800
    21c8:	5d010800 	stcpl	8, cr0, [r1]
    21cc:	0000033b 	andeq	r0, r0, fp, lsr r3
    21d0:	000dda13 	andeq	sp, sp, r3, lsl sl
    21d4:	01260100 	teqeq	r6, r0, lsl #2
    21d8:	000002a0 	andeq	r0, r0, r0, lsr #5
    21dc:	f2135001 	vhadd.s16	d5, d3, d1
    21e0:	0100000e 	tsteq	r0, lr
    21e4:	00b40126 	adcseq	r0, r4, r6, lsr #2
    21e8:	51010000 	tstpl	r1, r0
    21ec:	fd011200 	stc2	2, cr1, [r1]
    21f0:	0100000d 	tsteq	r0, sp
    21f4:	d0010148 	andle	r0, r1, r8, asr #2
    21f8:	e608003f 	undefined
    21fc:	0108003f 	tsteq	r8, pc, lsr r0
    2200:	00038e5d 	andeq	r8, r3, sp, asr lr
    2204:	0dda1300 	ldcleq	3, cr1, [sl]
    2208:	47010000 	strmi	r0, [r1, -r0]
    220c:	0002a001 	andeq	sl, r2, r1
    2210:	14500100 	ldrbne	r0, [r0], #-256
    2214:	000011ed 	andeq	r1, r0, sp, ror #3
    2218:	4c014701 	stcmi	7, cr4, [r1], {1}
    221c:	a1000000 	tstge	r0, r0
    2220:	13000009 	movwne	r0, #9	; 0x9
    2224:	00000ef2 	strdeq	r0, [r0], -r2
    2228:	b4014701 	strlt	r4, [r1], #-1793
    222c:	01000000 	tsteq	r0, r0
    2230:	11f41552 	mvnsne	r1, r2, asr r5
    2234:	49010000 	stmdbmi	r1, {}
    2238:	00005e01 	andeq	r5, r0, r1, lsl #28
    223c:	00510100 	subseq	r0, r1, r0, lsl #2
    2240:	11d80112 	bicsne	r0, r8, r2, lsl r1
    2244:	67010000 	strvs	r0, [r1, -r0]
    2248:	3fe80101 	svccc	0x00e80101
    224c:	3ff20800 	svccc	0x00f20800
    2250:	5d010800 	stcpl	8, cr0, [r1]
    2254:	000003b5 	strheq	r0, [r0], -r5
    2258:	000dda13 	andeq	sp, sp, r3, lsl sl
    225c:	01660100 	cmneq	r6, r0, lsl #2
    2260:	000002a0 	andeq	r0, r0, r0, lsr #5
    2264:	16005001 	strne	r5, [r0], -r1
    2268:	000ecb01 	andeq	ip, lr, r1, lsl #22
    226c:	01770100 	cmneq	r7, r0, lsl #2
    2270:	00008901 	andeq	r8, r0, r1, lsl #18
    2274:	003ff400 	eorseq	pc, pc, r0, lsl #8
    2278:	003ffe08 	eorseq	pc, pc, r8, lsl #28
    227c:	ee5d0108 	rdfe	f0, f5, #0.0
    2280:	14000003 	strne	r0, [r0], #-3
    2284:	00000dda 	ldrdeq	r0, [r0], -sl
    2288:	a0017601 	andge	r7, r1, r1, lsl #12
    228c:	b4000002 	strlt	r0, [r0], #-2
    2290:	17000009 	strne	r0, [r0, -r9]
    2294:	000010d8 	ldrdeq	r1, [r0], -r8
    2298:	89017801 	stmdbhi	r1, {r0, fp, ip, sp, lr}
    229c:	00000000 	andeq	r0, r0, r0
    22a0:	109a0112 	addsne	r0, sl, r2, lsl r1
    22a4:	95010000 	strls	r0, [r1]
    22a8:	40000101 	andmi	r0, r0, r1, lsl #2
    22ac:	400a0800 	andmi	r0, sl, r0, lsl #16
    22b0:	5d010800 	stcpl	8, cr0, [r1]
    22b4:	00000415 	andeq	r0, r0, r5, lsl r4
    22b8:	000dda13 	andeq	sp, sp, r3, lsl sl
    22bc:	01940100 	orrseq	r0, r4, r0, lsl #2
    22c0:	000002a0 	andeq	r0, r0, r0, lsr #5
    22c4:	16005001 	strne	r5, [r0], -r1
    22c8:	0010bf01 	andseq	fp, r0, r1, lsl #30
    22cc:	01a50100 	undefined instruction 0x01a50100
    22d0:	00008901 	andeq	r8, r0, r1, lsl #18
    22d4:	00400c00 	subeq	r0, r0, r0, lsl #24
    22d8:	00401608 	subeq	r1, r0, r8, lsl #12
    22dc:	4e5d0108 	rdfmie	f0, f5, #0.0
    22e0:	14000004 	strne	r0, [r0], #-4
    22e4:	00000dda 	ldrdeq	r0, [r0], -sl
    22e8:	a001a401 	andge	sl, r1, r1, lsl #8
    22ec:	c7000002 	strgt	r0, [r0, -r2]
    22f0:	17000009 	strne	r0, [r0, -r9]
    22f4:	000010d8 	ldrdeq	r1, [r0], -r8
    22f8:	8901a601 	stmdbhi	r1, {r0, r9, sl, sp, pc}
    22fc:	00000000 	andeq	r0, r0, r0
    2300:	10e20112 	rscne	r0, r2, r2, lsl r1
    2304:	c5010000 	strgt	r0, [r1]
    2308:	40180101 	andsmi	r0, r8, r1, lsl #2
    230c:	402c0800 	eormi	r0, ip, r0, lsl #16
    2310:	5d010800 	stcpl	8, cr0, [r1]
    2314:	00000483 	andeq	r0, r0, r3, lsl #9
    2318:	000dda13 	andeq	sp, sp, r3, lsl sl
    231c:	01c40100 	biceq	r0, r4, r0, lsl #2
    2320:	000002a0 	andeq	r0, r0, r0, lsr #5
    2324:	f2135001 	vhadd.s16	d5, d3, d1
    2328:	0100000e 	tsteq	r0, lr
    232c:	00b401c4 	adcseq	r0, r4, r4, asr #3
    2330:	51010000 	tstpl	r1, r0
    2334:	c7011600 	strgt	r1, [r1, -r0, lsl #12]
    2338:	0100000f 	tsteq	r0, pc
    233c:	890101e0 	stmdbhi	r1, {r5, r6, r7, r8}
    2340:	2c000000 	stccs	0, cr0, [r0], {0}
    2344:	36080040 	strcc	r0, [r8], -r0, asr #32
    2348:	01080040 	tsteq	r8, r0, asr #32
    234c:	0004bc5d 	andeq	fp, r4, sp, asr ip
    2350:	0dda1400 	cfldrdeq	mvd1, [sl]
    2354:	df010000 	svcle	0x00010000
    2358:	0002a001 	andeq	sl, r2, r1
    235c:	0009da00 	andeq	sp, r9, r0, lsl #20
    2360:	10d81700 	sbcsne	r1, r8, r0, lsl #14
    2364:	e1010000 	tst	r1, r0
    2368:	00008901 	andeq	r8, r0, r1, lsl #18
    236c:	01120000 	tsteq	r2, r0
    2370:	00000f55 	andeq	r0, r0, r5, asr pc
    2374:	01020101 	tsteq	r2, r1, lsl #2
    2378:	08004038 	stmdaeq	r0, {r3, r4, r5, lr}
    237c:	08004048 	stmdaeq	r0, {r3, r6, lr}
    2380:	050d5d01 	streq	r5, [sp, #-3329]
    2384:	da130000 	ble	4c238c <__Stack_Size+0x4c1f8c>
    2388:	0100000d 	tsteq	r0, sp
    238c:	02a00200 	adceq	r0, r0, #0	; 0x0
    2390:	50010000 	andpl	r0, r1, r0
    2394:	000e7414 	andeq	r7, lr, r4, lsl r4
    2398:	02000100 	andeq	r0, r0, #0	; 0x0
    239c:	0000005e 	andeq	r0, r0, lr, asr r0
    23a0:	000009ed 	andeq	r0, r0, sp, ror #19
    23a4:	000ddf15 	andeq	sp, sp, r5, lsl pc
    23a8:	02020100 	andeq	r0, r2, #0	; 0x0
    23ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    23b0:	af175301 	svcge	0x00175301
    23b4:	01000010 	tsteq	r0, r0, lsl r0
    23b8:	003a0203 	eorseq	r0, sl, r3, lsl #4
    23bc:	12000000 	andne	r0, r0, #0	; 0x0
    23c0:	0011c801 	andseq	ip, r1, r1, lsl #16
    23c4:	02200100 	eoreq	r0, r0, #0	; 0x0
    23c8:	00404801 	subeq	r4, r0, r1, lsl #16
    23cc:	00405c08 	subeq	r5, r0, r8, lsl #24
    23d0:	425d0108 	subsmi	r0, sp, #2	; 0x2
    23d4:	13000005 	movwne	r0, #5	; 0x5
    23d8:	00000dda 	ldrdeq	r0, [r0], -sl
    23dc:	a0021f01 	andge	r1, r2, r1, lsl #30
    23e0:	01000002 	tsteq	r0, r2
    23e4:	0ef21350 	mrceq	3, 7, r1, cr2, cr0, {2}
    23e8:	1f010000 	svcne	0x00010000
    23ec:	0000b402 	andeq	fp, r0, r2, lsl #8
    23f0:	00510100 	subseq	r0, r1, r0, lsl #2
    23f4:	0f210118 	svceq	0x00210118
    23f8:	5b010000 	blpl	42400 <__Stack_Size+0x42000>
    23fc:	405c0102 	subsmi	r0, ip, r2, lsl #2
    2400:	40f20800 	rscsmi	r0, r2, r0, lsl #16
    2404:	0a000800 	beq	440c <__Stack_Size+0x400c>
    2408:	05b70000 	ldreq	r0, [r7]!
    240c:	da130000 	ble	4c2414 <__Stack_Size+0x4c2014>
    2410:	0100000d 	tsteq	r0, sp
    2414:	02a0025a 	adceq	r0, r0, #-1610612731	; 0xa0000005
    2418:	50010000 	andpl	r0, r1, r0
    241c:	00108e14 	andseq	r8, r0, r4, lsl lr
    2420:	025a0100 	subseq	r0, sl, #0	; 0x0
    2424:	0000005e 	andeq	r0, r0, lr, asr r0
    2428:	00000a1f 	andeq	r0, r0, pc, lsl sl
    242c:	000f9214 	andeq	r9, pc, r4, lsl r2
    2430:	025a0100 	subseq	r0, sl, #0	; 0x0
    2434:	0000005e 	andeq	r0, r0, lr, asr r0
    2438:	00000a53 	andeq	r0, r0, r3, asr sl
    243c:	00114a14 	andseq	r4, r1, r4, lsl sl
    2440:	025a0100 	subseq	r0, sl, #0	; 0x0
    2444:	0000005e 	andeq	r0, r0, lr, asr r0
    2448:	00000a71 	andeq	r0, r0, r1, ror sl
    244c:	000ddf19 	andeq	sp, sp, r9, lsl pc
    2450:	025c0100 	subseq	r0, ip, #0	; 0x0
    2454:	0000003a 	andeq	r0, r0, sl, lsr r0
    2458:	00000a8f 	andeq	r0, r0, pc, lsl #21
    245c:	0010af17 	andseq	sl, r0, r7, lsl pc
    2460:	025c0100 	subseq	r0, ip, #0	; 0x0
    2464:	0000003a 	andeq	r0, r0, sl, lsr r0
    2468:	af011200 	svcge	0x00011200
    246c:	0100000f 	tsteq	r0, pc
    2470:	f40102c0 	vst1.64	{d0-d3}, [r1], r0
    2474:	08080040 	stmdaeq	r8, {r6}
    2478:	01080041 	tsteq	r8, r1, asr #32
    247c:	0005ec5d 	andeq	lr, r5, sp, asr ip
    2480:	0dda1300 	ldcleq	3, cr1, [sl]
    2484:	bf010000 	svclt	0x00010000
    2488:	0002a002 	andeq	sl, r2, r2
    248c:	13500100 	cmpne	r0, #0	; 0x0
    2490:	00000ef2 	strdeq	r0, [r0], -r2
    2494:	b402bf01 	strlt	fp, [r2], #-3841
    2498:	01000000 	tsteq	r0, r0
    249c:	01160051 	tsteq	r6, r1, asr r0
    24a0:	00000f74 	andeq	r0, r0, r4, ror pc
    24a4:	0102d901 	tsteq	r2, r1, lsl #18
    24a8:	0000004c 	andeq	r0, r0, ip, asr #32
    24ac:	08004108 	stmdaeq	r0, {r3, r8, lr}
    24b0:	0800410e 	stmdaeq	r0, {r1, r2, r3, r8, lr}
    24b4:	06195d01 	ldreq	r5, [r9], -r1, lsl #26
    24b8:	da140000 	ble	5024c0 <__Stack_Size+0x5020c0>
    24bc:	0100000d 	tsteq	r0, sp
    24c0:	02a002d8 	adceq	r0, r0, #-2147483635	; 0x8000000d
    24c4:	0aad0000 	beq	feb424cc <SCS_BASE+0x1eb344cc>
    24c8:	1a000000 	bne	24d0 <__Stack_Size+0x20d0>
    24cc:	00123501 	andseq	r3, r2, r1, lsl #10
    24d0:	02e80100 	rsceq	r0, r8, #0	; 0x0
    24d4:	00003a01 	andeq	r3, r0, r1, lsl #20
    24d8:	00411000 	subeq	r1, r1, r0
    24dc:	00411c08 	subeq	r1, r1, r8, lsl #24
    24e0:	125d0108 	subsne	r0, sp, #2	; 0x2
    24e4:	000f9701 	andeq	r9, pc, r1, lsl #14
    24e8:	02f90100 	rscseq	r0, r9, #0	; 0x0
    24ec:	00411c01 	subeq	r1, r1, r1, lsl #24
    24f0:	00413008 	subeq	r3, r1, r8
    24f4:	665d0108 	ldrbvs	r0, [sp], -r8, lsl #2
    24f8:	13000006 	movwne	r0, #6	; 0x6
    24fc:	00000dda 	ldrdeq	r0, [r0], -sl
    2500:	a002f801 	andge	pc, r2, r1, lsl #16
    2504:	01000002 	tsteq	r0, r2
    2508:	0ef21350 	mrceq	3, 7, r1, cr2, cr0, {2}
    250c:	f8010000 	undefined instruction 0xf8010000
    2510:	0000b402 	andeq	fp, r0, r2, lsl #8
    2514:	00510100 	subseq	r0, r1, r0, lsl #2
    2518:	10270112 	eorne	r0, r7, r2, lsl r1
    251c:	16010000 	strne	r0, [r1], -r0
    2520:	41300103 	teqmi	r0, r3, lsl #2
    2524:	41440800 	cmpmi	r4, r0, lsl #16
    2528:	5d010800 	stcpl	8, cr0, [r1]
    252c:	0000069b 	muleq	r0, fp, r6
    2530:	000dda13 	andeq	sp, sp, r3, lsl sl
    2534:	03150100 	tsteq	r5, #0	; 0x0
    2538:	000002a0 	andeq	r0, r0, r0, lsr #5
    253c:	f2135001 	vhadd.s16	d5, d3, d1
    2540:	0100000e 	tsteq	r0, lr
    2544:	00b40315 	adcseq	r0, r4, r5, lsl r3
    2548:	51010000 	tstpl	r1, r0
    254c:	3f011200 	svccc	0x00011200
    2550:	01000010 	tsteq	r0, r0, lsl r0
    2554:	4401034e 	strmi	r0, [r1], #-846
    2558:	50080041 	andpl	r0, r8, r1, asr #32
    255c:	01080041 	tsteq	r8, r1, asr #32
    2560:	0006e25d 	andeq	lr, r6, sp, asr r2
    2564:	0dda1300 	ldcleq	3, cr1, [sl]
    2568:	4d010000 	stcmi	0, cr0, [r1]
    256c:	0002a003 	andeq	sl, r2, r3
    2570:	14500100 	ldrbne	r0, [r0], #-256
    2574:	00001210 	andeq	r1, r0, r0, lsl r2
    2578:	3a034d01 	bcc	d5984 <__Stack_Size+0xd5584>
    257c:	c0000000 	andgt	r0, r0, r0
    2580:	1900000a 	stmdbne	r0, {r1, r3}
    2584:	00000f8b 	andeq	r0, r0, fp, lsl #31
    2588:	3a034f01 	bcc	d6194 <__Stack_Size+0xd5d94>
    258c:	d3000000 	movwle	r0, #0	; 0x0
    2590:	0000000a 	andeq	r0, r0, sl
    2594:	10070112 	andne	r0, r7, r2, lsl r1
    2598:	6b010000 	blvs	425a0 <__Stack_Size+0x421a0>
    259c:	41500103 	cmpmi	r0, r3, lsl #2
    25a0:	41640800 	cmnmi	r4, r0, lsl #16
    25a4:	5d010800 	stcpl	8, cr0, [r1]
    25a8:	00000717 	andeq	r0, r0, r7, lsl r7
    25ac:	000dda13 	andeq	sp, sp, r3, lsl sl
    25b0:	036a0100 	cmneq	sl, #0	; 0x0
    25b4:	000002a0 	andeq	r0, r0, r0, lsr #5
    25b8:	f2135001 	vhadd.s16	d5, d3, d1
    25bc:	0100000e 	tsteq	r0, lr
    25c0:	00b4036a 	adcseq	r0, r4, sl, ror #6
    25c4:	51010000 	tstpl	r1, r0
    25c8:	68011200 	stmdavs	r1, {r9, ip}
    25cc:	01000011 	tsteq	r0, r1, lsl r0
    25d0:	64010388 	strvs	r0, [r1], #-904
    25d4:	78080041 	stmdavc	r8, {r0, r6}
    25d8:	01080041 	tsteq	r8, r1, asr #32
    25dc:	00074c5d 	andeq	r4, r7, sp, asr ip
    25e0:	0dda1300 	ldcleq	3, cr1, [sl]
    25e4:	87010000 	strhi	r0, [r1, -r0]
    25e8:	0002a003 	andeq	sl, r2, r3
    25ec:	13500100 	cmpne	r0, #0	; 0x0
    25f0:	00000ef2 	strdeq	r0, [r0], -r2
    25f4:	b4038701 	strlt	r8, [r3], #-1793
    25f8:	01000000 	tsteq	r0, r0
    25fc:	01160051 	tsteq	r6, r1, asr r0
    2600:	00000e0a 	andeq	r0, r0, sl, lsl #28
    2604:	0103a301 	tsteq	r3, r1, lsl #6
    2608:	00000089 	andeq	r0, r0, r9, lsl #1
    260c:	08004178 	stmdaeq	r0, {r3, r4, r5, r6, r8, lr}
    2610:	08004182 	stmdaeq	r0, {r1, r7, r8, lr}
    2614:	07855d01 	streq	r5, [r5, r1, lsl #26]
    2618:	da140000 	ble	502620 <__Stack_Size+0x502220>
    261c:	0100000d 	tsteq	r0, sp
    2620:	02a003a2 	adceq	r0, r0, #-2013265918	; 0x88000002
    2624:	0af10000 	beq	ffc4262c <SCS_BASE+0x1fc3462c>
    2628:	d8170000 	ldmdale	r7, {}
    262c:	01000010 	tsteq	r0, r0, lsl r0
    2630:	008903a4 	addeq	r0, r9, r4, lsr #7
    2634:	18000000 	stmdane	r0, {}
    2638:	00113001 	andseq	r3, r1, r1
    263c:	03e30100 	mvneq	r0, #0	; 0x0
    2640:	00418401 	subeq	r8, r1, r1, lsl #8
    2644:	0041e608 	subeq	lr, r1, r8, lsl #12
    2648:	000b0408 	andeq	r0, fp, r8, lsl #8
    264c:	00080600 	andeq	r0, r8, r0, lsl #12
    2650:	0dda1300 	ldcleq	3, cr1, [sl]
    2654:	e2010000 	and	r0, r1, #0	; 0x0
    2658:	0002a003 	andeq	sl, r2, r3
    265c:	14500100 	ldrbne	r0, [r0], #-256
    2660:	0000108e 	andeq	r1, r0, lr, lsl #1
    2664:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    2668:	23000000 	movwcs	r0, #0	; 0x0
    266c:	1400000b 	strne	r0, [r0], #-11
    2670:	00000f92 	muleq	r0, r2, pc
    2674:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    2678:	57000000 	strpl	r0, [r0, -r0]
    267c:	1400000b 	strne	r0, [r0], #-11
    2680:	0000114a 	andeq	r1, r0, sl, asr #2
    2684:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    2688:	75000000 	strvc	r0, [r0]
    268c:	1900000b 	stmdbne	r0, {r0, r1, r3}
    2690:	00000ddf 	ldrdeq	r0, [r0], -pc
    2694:	3a03e401 	bcc	fb6a0 <__Stack_Size+0xfb2a0>
    2698:	93000000 	movwls	r0, #0	; 0x0
    269c:	1700000b 	strne	r0, [r0, -fp]
    26a0:	000010af 	andeq	r1, r0, pc, lsr #1
    26a4:	3a03e401 	bcc	fb6b0 <__Stack_Size+0xfb2b0>
    26a8:	17000000 	strne	r0, [r0, -r0]
    26ac:	000010b7 	strheq	r1, [r0], -r7
    26b0:	3a03e401 	bcc	fb6bc <__Stack_Size+0xfb2bc>
    26b4:	00000000 	andeq	r0, r0, r0
    26b8:	10fb0112 	rscsne	r0, fp, r2, lsl r1
    26bc:	27010000 	strcs	r0, [r1, -r0]
    26c0:	41e80104 	mvnmi	r0, r4, lsl #2
    26c4:	41f80800 	mvnsmi	r0, r0, lsl #16
    26c8:	5d010800 	stcpl	8, cr0, [r1]
    26cc:	00000857 	andeq	r0, r0, r7, asr r8
    26d0:	000dda13 	andeq	sp, sp, r3, lsl sl
    26d4:	04260100 	strteq	r0, [r6], #-256
    26d8:	000002a0 	andeq	r0, r0, r0, lsr #5
    26dc:	de145001 	wxorle	wr5, wr4, wr1
    26e0:	0100000a 	tsteq	r0, sl
    26e4:	005e0426 	subseq	r0, lr, r6, lsr #8
    26e8:	0bbc0000 	bleq	fef026f0 <SCS_BASE+0x1eef46f0>
    26ec:	df150000 	svcle	0x00150000
    26f0:	0100000d 	tsteq	r0, sp
    26f4:	003a0428 	eorseq	r0, sl, r8, lsr #8
    26f8:	53010000 	movwpl	r0, #4096	; 0x1000
    26fc:	0010af17 	andseq	sl, r0, r7, lsl pc
    2700:	04290100 	strteq	r0, [r9], #-256
    2704:	0000003a 	andeq	r0, r0, sl, lsr r0
    2708:	e6011800 	str	r1, [r1], -r0, lsl #16
    270c:	0100000f 	tsteq	r0, pc
    2710:	f801044b 	undefined instruction 0xf801044b
    2714:	00080041 	andeq	r0, r8, r1, asr #32
    2718:	cf080042 	svcgt	0x00080042
    271c:	9e00000b 	cdpls	0, 0, cr0, cr0, cr11, {0}
    2720:	14000008 	strne	r0, [r0], #-8
    2724:	00000dda 	ldrdeq	r0, [r0], -sl
    2728:	a0044a01 	andge	r4, r4, r1, lsl #20
    272c:	ee000002 	cdp	0, 0, cr0, cr0, cr2, {0}
    2730:	1300000b 	movwne	r0, #11	; 0xb
    2734:	00001189 	andeq	r1, r0, r9, lsl #3
    2738:	5e044a01 	fmacspl	s8, s8, s2
    273c:	01000000 	tsteq	r0, r0
    2740:	0ff51351 	svceq	0x00f51351
    2744:	4a010000 	bmi	4274c <__Stack_Size+0x4234c>
    2748:	00004c04 	andeq	r4, r0, r4, lsl #24
    274c:	00520100 	subseq	r0, r2, r0, lsl #2
    2750:	106f011b 	rsbne	r0, pc, fp, lsl r1
    2754:	63010000 	movwvs	r0, #4096	; 0x1000
    2758:	004c0104 	subeq	r0, ip, r4, lsl #2
    275c:	42000000 	andmi	r0, r0, #0	; 0x0
    2760:	420e0800 	andmi	r0, lr, #0	; 0x0
    2764:	0c010800 	stceq	8, cr0, [r1], {0}
    2768:	08db0000 	ldmeq	fp, {}^
    276c:	da140000 	ble	502774 <__Stack_Size+0x502374>
    2770:	0100000d 	tsteq	r0, sp
    2774:	02a00462 	adceq	r0, r0, #1644167168	; 0x62000000
    2778:	0c200000 	stceq	0, cr0, [r0]
    277c:	89130000 	ldmdbhi	r3, {}
    2780:	01000011 	tsteq	r0, r1, lsl r0
    2784:	005e0462 	subseq	r0, lr, r2, ror #8
    2788:	51010000 	tstpl	r1, r0
    278c:	e7011200 	str	r1, [r1, -r0, lsl #4]
    2790:	0100000d 	tsteq	r0, sp
    2794:	10010485 	andne	r0, r1, r5, lsl #9
    2798:	20080042 	andcs	r0, r8, r2, asr #32
    279c:	01080042 	tsteq	r8, r2, asr #32
    27a0:	0009225d 	andeq	r2, r9, sp, asr r2
    27a4:	0dda1300 	ldcleq	3, cr1, [sl]
    27a8:	84010000 	strhi	r0, [r1]
    27ac:	0002a004 	andeq	sl, r2, r4
    27b0:	14500100 	ldrbne	r0, [r0], #-256
    27b4:	0000111d 	andeq	r1, r0, sp, lsl r1
    27b8:	3a048401 	bcc	1237c4 <__Stack_Size+0x1233c4>
    27bc:	33000000 	movwcc	r0, #0	; 0x0
    27c0:	1900000c 	stmdbne	r0, {r2, r3}
    27c4:	00000f8b 	andeq	r0, r0, fp, lsl #31
    27c8:	3a048601 	bcc	123fd4 <__Stack_Size+0x123bd4>
    27cc:	46000000 	strmi	r0, [r0], -r0
    27d0:	0000000c 	andeq	r0, r0, ip
    27d4:	0e920112 	mrceq	1, 4, r0, cr2, cr2, {0}
    27d8:	a3010000 	movwge	r0, #4096	; 0x1000
    27dc:	42200104 	eormi	r0, r0, #1	; 0x1
    27e0:	42260800 	eormi	r0, r6, #0	; 0x0
    27e4:	5d010800 	stcpl	8, cr0, [r1]
    27e8:	00000965 	andeq	r0, r0, r5, ror #18
    27ec:	000dda13 	andeq	sp, sp, r3, lsl sl
    27f0:	04a10100 	strteq	r0, [r1], #256
    27f4:	000002a0 	andeq	r0, r0, r0, lsr #5
    27f8:	47135001 	ldrmi	r5, [r3, -r1]
    27fc:	0100000f 	tsteq	r0, pc
    2800:	004c04a1 	subeq	r0, ip, r1, lsr #9
    2804:	51010000 	tstpl	r1, r0
    2808:	00106213 	andseq	r6, r0, r3, lsl r2
    280c:	04a20100 	strteq	r0, [r2], #256
    2810:	0000004c 	andeq	r0, r0, ip, asr #32
    2814:	12005201 	andne	r5, r0, #268435456	; 0x10000000
    2818:	000efb01 	andeq	pc, lr, r1, lsl #22
    281c:	04cc0100 	strbeq	r0, [ip], #256
    2820:	00422801 	subeq	r2, r2, r1, lsl #16
    2824:	00423408 	subeq	r3, r2, r8, lsl #8
    2828:	ac5d0108 	ldfgee	f0, [sp], {8}
    282c:	13000009 	movwne	r0, #9	; 0x9
    2830:	00000dda 	ldrdeq	r0, [r0], -sl
    2834:	a004cb01 	andge	ip, r4, r1, lsl #22
    2838:	01000002 	tsteq	r0, r2
    283c:	108e1450 	addne	r1, lr, r0, asr r4
    2840:	cb010000 	blgt	42848 <__Stack_Size+0x42448>
    2844:	00005e04 	andeq	r5, r0, r4, lsl #28
    2848:	000c6400 	andeq	r6, ip, r0, lsl #8
    284c:	0f8b1900 	svceq	0x008b1900
    2850:	cd010000 	stcgt	0, cr0, [r1]
    2854:	00003a04 	andeq	r3, r0, r4, lsl #20
    2858:	000c7700 	andeq	r7, ip, r0, lsl #14
    285c:	01120000 	tsteq	r2, r0
    2860:	000011af 	andeq	r1, r0, pc, lsr #3
    2864:	0104e601 	tsteq	r4, r1, lsl #12
    2868:	08004234 	stmdaeq	r0, {r2, r4, r5, r9, lr}
    286c:	08004250 	stmdaeq	r0, {r4, r6, r9, lr}
    2870:	09d35d01 	ldmibeq	r3, {r0, r8, sl, fp, ip, lr}^
    2874:	f2130000 	vhadd.s16	d0, d3, d0
    2878:	0100000e 	tsteq	r0, lr
    287c:	00b404e5 	adcseq	r0, r4, r5, ror #9
    2880:	50010000 	andpl	r0, r1, r0
    2884:	9d011600 	stcls	6, cr1, [r1]
    2888:	01000011 	tsteq	r0, r1, lsl r0
    288c:	89010505 	stmdbhi	r1, {r0, r2, r8, sl}
    2890:	50000000 	andpl	r0, r0, r0
    2894:	5c080042 	stcpl	0, cr0, [r8], {66}
    2898:	01080042 	tsteq	r8, r2, asr #32
    289c:	000a1a5d 	andeq	r1, sl, sp, asr sl
    28a0:	0dda1400 	cfldrdeq	mvd1, [sl]
    28a4:	04010000 	streq	r0, [r1]
    28a8:	0002a005 	andeq	sl, r2, r5
    28ac:	000c9500 	andeq	r9, ip, r0, lsl #10
    28b0:	0ee91300 	cdpeq	3, 14, cr1, cr9, cr0, {0}
    28b4:	04010000 	streq	r0, [r1]
    28b8:	00005e05 	andeq	r5, r0, r5, lsl #28
    28bc:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    28c0:	000010d8 	ldrdeq	r1, [r0], -r8
    28c4:	89050601 	stmdbhi	r5, {r0, r9, sl}
    28c8:	00000000 	andeq	r0, r0, r0
    28cc:	0e340112 	mrceq	1, 1, r0, cr4, cr2, {0}
    28d0:	2b010000 	blcs	428d8 <__Stack_Size+0x424d8>
    28d4:	425c0105 	subsmi	r0, ip, #1073741825	; 0x40000001
    28d8:	42640800 	rsbmi	r0, r4, #0	; 0x0
    28dc:	5d010800 	stcpl	8, cr0, [r1]
    28e0:	00000a51 	andeq	r0, r0, r1, asr sl
    28e4:	000dda13 	andeq	sp, sp, r3, lsl sl
    28e8:	052a0100 	streq	r0, [sl, #-256]!
    28ec:	000002a0 	andeq	r0, r0, r0, lsr #5
    28f0:	e9145001 	ldmdb	r4, {r0, ip, lr}
    28f4:	0100000e 	tsteq	r0, lr
    28f8:	005e052a 	subseq	r0, lr, sl, lsr #10
    28fc:	0ca80000 	stceq	0, cr0, [r8]
    2900:	16000000 	strne	r0, [r0], -r0
    2904:	000e4201 	andeq	r4, lr, r1, lsl #4
    2908:	05410100 	strbeq	r0, [r1, #-256]
    290c:	00009401 	andeq	r9, r0, r1, lsl #8
    2910:	00426400 	subeq	r6, r2, r0, lsl #8
    2914:	00427e08 	subeq	r7, r2, r8, lsl #28
    2918:	b65d0108 	ldrblt	r0, [sp], -r8, lsl #2
    291c:	1400000a 	strne	r0, [r0], #-10
    2920:	00000dda 	ldrdeq	r0, [r0], -sl
    2924:	a0054001 	andge	r4, r5, r1
    2928:	bb000002 	bllt	2938 <__Stack_Size+0x2538>
    292c:	1400000c 	strne	r0, [r0], #-12
    2930:	000011ed 	andeq	r1, r0, sp, ror #3
    2934:	4c054001 	stcmi	0, cr4, [r5], {1}
    2938:	d9000000 	stmdble	r0, {}
    293c:	1900000c 	stmdbne	r0, {r2, r3}
    2940:	000010d8 	ldrdeq	r1, [r0], -r8
    2944:	94054201 	strls	r4, [r5], #-513
    2948:	f7000000 	undefined instruction 0xf7000000
    294c:	1700000c 	strne	r0, [r0, -ip]
    2950:	000011f4 	strdeq	r1, [r0], -r4
    2954:	3a054301 	bcc	153560 <__Stack_Size+0x153160>
    2958:	17000000 	strne	r0, [r0, -r0]
    295c:	00000f3a 	andeq	r0, r0, sl, lsr pc
    2960:	3a054301 	bcc	15356c <__Stack_Size+0x15316c>
    2964:	00000000 	andeq	r0, r0, r0
    2968:	0eb50112 	mrceq	1, 5, r0, cr5, cr2, {0}
    296c:	6c010000 	stcvs	0, cr0, [r1], {0}
    2970:	42800105 	addmi	r0, r0, #1073741825	; 0x40000001
    2974:	42880800 	addmi	r0, r8, #0	; 0x0
    2978:	5d010800 	stcpl	8, cr0, [r1]
    297c:	00000af9 	strdeq	r0, [r0], -r9
    2980:	000dda13 	andeq	sp, sp, r3, lsl sl
    2984:	056b0100 	strbeq	r0, [fp, #-256]!
    2988:	000002a0 	andeq	r0, r0, r0, lsr #5
    298c:	ed145001 	ldc	0, cr5, [r4, #-4]
    2990:	01000011 	tsteq	r0, r1, lsl r0
    2994:	004c056b 	subeq	r0, ip, fp, ror #10
    2998:	0d150000 	ldceq	0, cr0, [r5]
    299c:	f4170000 	undefined instruction 0xf4170000
    29a0:	01000011 	tsteq	r0, r1, lsl r0
    29a4:	005e056d 	subseq	r0, lr, sp, ror #10
    29a8:	1c000000 	stcne	0, cr0, [r0], {0}
    29ac:	000ffc01 	andeq	pc, pc, r1, lsl #24
    29b0:	01830100 	orreq	r0, r3, r0, lsl #2
    29b4:	08004288 	stmdaeq	r0, {r3, r7, r9, lr}
    29b8:	080042e0 	stmdaeq	r0, {r5, r6, r7, r9, lr}
    29bc:	00000d28 	andeq	r0, r0, r8, lsr #26
    29c0:	000dda1d 	andeq	sp, sp, sp, lsl sl
    29c4:	a0820100 	addge	r0, r2, r0, lsl #2
    29c8:	53000002 	movwpl	r0, #2	; 0x2
    29cc:	0000000d 	andeq	r0, r0, sp
    29d0:	00073600 	andeq	r3, r7, r0, lsl #12
    29d4:	86000200 	strhi	r0, [r0], -r0, lsl #4
    29d8:	04000009 	streq	r0, [r0], #-9
    29dc:	00000001 	andeq	r0, r0, r1
    29e0:	13d60100 	bicsne	r0, r6, #0	; 0x0
    29e4:	023c0000 	eorseq	r0, ip, #0	; 0x0
    29e8:	42e00000 	rscmi	r0, r0, #0	; 0x0
    29ec:	48080800 	stmdami	r8, {fp}
    29f0:	0a510800 	beq	14449f8 <__Stack_Size+0x14445f8>
    29f4:	04020000 	streq	r0, [r2]
    29f8:	00009a05 	andeq	r9, r0, r5, lsl #20
    29fc:	05020200 	streq	r0, [r2, #-512]
    2a00:	00000052 	andeq	r0, r0, r2, asr r0
    2a04:	16060102 	strne	r0, [r6], -r2, lsl #2
    2a08:	03000001 	movweq	r0, #1	; 0x1
    2a0c:	00323375 	eorseq	r3, r2, r5, ror r3
    2a10:	00452702 	subeq	r2, r5, r2, lsl #14
    2a14:	04020000 	streq	r0, [r2]
    2a18:	00018007 	andeq	r8, r1, r7
    2a1c:	31750300 	cmncc	r5, r0, lsl #6
    2a20:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2a24:	00000057 	andeq	r0, r0, r7, asr r0
    2a28:	9d070202 	sfmls	f0, 4, [r7, #-8]
    2a2c:	03000001 	movweq	r0, #1	; 0x1
    2a30:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2a34:	00006829 	andeq	r6, r0, r9, lsr #16
    2a38:	08010200 	stmdaeq	r1, {r9}
    2a3c:	00000114 	andeq	r0, r0, r4, lsl r1
    2a40:	00004504 	andeq	r4, r0, r4, lsl #10
    2a44:	00570400 	subseq	r0, r7, r0, lsl #8
    2a48:	01050000 	tsteq	r5, r0
    2a4c:	008e3902 	addeq	r3, lr, r2, lsl #18
    2a50:	35060000 	strcc	r0, [r6]
    2a54:	00000016 	andeq	r0, r0, r6, lsl r0
    2a58:	54455307 	strbpl	r5, [r5], #-775
    2a5c:	08000100 	stmdaeq	r0, {r8}
    2a60:	00001f7a 	andeq	r1, r0, sl, ror pc
    2a64:	00793902 	rsbseq	r3, r9, r2, lsl #18
    2a68:	01050000 	tsteq	r5, r0
    2a6c:	00ae3b02 	adceq	r3, lr, r2, lsl #22
    2a70:	0b060000 	bleq	182a78 <__Stack_Size+0x182678>
    2a74:	00000008 	andeq	r0, r0, r8
    2a78:	00082b06 	andeq	r2, r8, r6, lsl #22
    2a7c:	08000100 	stmdaeq	r0, {r8}
    2a80:	0000098d 	andeq	r0, r0, sp, lsl #19
    2a84:	00993b02 	addseq	r3, r9, r2, lsl #22
    2a88:	04090000 	streq	r0, [r9]
    2a8c:	03240a07 	teqeq	r4, #28672	; 0x7000
    2a90:	014a010d 	cmpeq	sl, sp, lsl #2
    2a94:	410b0000 	tstmi	fp, r0
    2a98:	03005243 	movweq	r5, #579	; 0x243
    2a9c:	006f010e 	rsbeq	r0, pc, lr, lsl #2
    2aa0:	23020000 	movwcs	r0, #8192	; 0x2000
    2aa4:	13610c00 	cmnne	r1, #0	; 0x0
    2aa8:	0f030000 	svceq	0x00030000
    2aac:	00006f01 	andeq	r6, r0, r1, lsl #30
    2ab0:	04230200 	strteq	r0, [r3], #-512
    2ab4:	00135e0c 	andseq	r5, r3, ip, lsl #28
    2ab8:	01100300 	tsteq	r0, r0, lsl #6
    2abc:	0000006f 	andeq	r0, r0, pc, rrx
    2ac0:	0b082302 	bleq	20b6d0 <__Stack_Size+0x20b2d0>
    2ac4:	03005253 	movweq	r5, #595	; 0x253
    2ac8:	006f0111 	rsbeq	r0, pc, r1, lsl r1
    2acc:	23020000 	movwcs	r0, #8192	; 0x2000
    2ad0:	52430b0c 	subpl	r0, r3, #12288	; 0x3000
    2ad4:	01120300 	tsteq	r2, r0, lsl #6
    2ad8:	0000006f 	andeq	r0, r0, pc, rrx
    2adc:	0b102302 	bleq	40b6ec <__Stack_Size+0x40b2ec>
    2ae0:	03005241 	movweq	r5, #577	; 0x241
    2ae4:	006f0113 	rsbeq	r0, pc, r3, lsl r1
    2ae8:	23020000 	movwcs	r0, #8192	; 0x2000
    2aec:	159d0c14 	ldrne	r0, [sp, #3092]
    2af0:	14030000 	strne	r0, [r3]
    2af4:	00006f01 	andeq	r6, r0, r1, lsl #30
    2af8:	18230200 	stmdane	r3!, {r9}
    2afc:	52424f0b 	subpl	r4, r2, #44	; 0x2c
    2b00:	01150300 	tsteq	r5, r0, lsl #6
    2b04:	0000006f 	andeq	r0, r0, pc, rrx
    2b08:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    2b0c:	000012f4 	strdeq	r1, [r0], -r4
    2b10:	6f011603 	svcvs	0x00011603
    2b14:	02000000 	andeq	r0, r0, #0	; 0x0
    2b18:	0a002023 	beq	abac <__Stack_Size+0xa7ac>
    2b1c:	011a0310 	tsteq	sl, r0, lsl r3
    2b20:	000001cc 	andeq	r0, r0, ip, asr #3
    2b24:	5044520b 	subpl	r5, r4, fp, lsl #4
    2b28:	011b0300 	tsteq	fp, r0, lsl #6
    2b2c:	00000074 	andeq	r0, r0, r4, ror r0
    2b30:	0c002302 	stceq	3, cr2, [r0], {2}
    2b34:	00001565 	andeq	r1, r0, r5, ror #10
    2b38:	74011c03 	strvc	r1, [r1], #-3075
    2b3c:	02000000 	andeq	r0, r0, #0	; 0x0
    2b40:	6a0c0223 	bvs	3033d4 <__Stack_Size+0x302fd4>
    2b44:	03000015 	movweq	r0, #21	; 0x15
    2b48:	0074011d 	rsbseq	r0, r4, sp, lsl r1
    2b4c:	23020000 	movwcs	r0, #8192	; 0x2000
    2b50:	15700c04 	ldrbne	r0, [r0, #-3076]!
    2b54:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    2b58:	00007401 	andeq	r7, r0, r1, lsl #8
    2b5c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    2b60:	00131a0c 	andseq	r1, r3, ip, lsl #20
    2b64:	011f0300 	tsteq	pc, r0, lsl #6
    2b68:	00000074 	andeq	r0, r0, r4, ror r0
    2b6c:	0c082302 	stceq	3, cr2, [r8], {2}
    2b70:	0000131f 	andeq	r1, r0, pc, lsl r3
    2b74:	74012003 	strvc	r2, [r1], #-3
    2b78:	02000000 	andeq	r0, r0, #0	; 0x0
    2b7c:	240c0a23 	strcs	r0, [ip], #-2595
    2b80:	03000013 	movweq	r0, #19	; 0x13
    2b84:	00740121 	rsbseq	r0, r4, r1, lsr #2
    2b88:	23020000 	movwcs	r0, #8192	; 0x2000
    2b8c:	13290c0c 	teqne	r9, #3072	; 0xc00
    2b90:	22030000 	andcs	r0, r3, #0	; 0x0
    2b94:	00007401 	andeq	r7, r0, r1, lsl #8
    2b98:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    2b9c:	04010500 	streq	r0, [r1], #-1280
    2ba0:	0001f31d 	andeq	pc, r1, sp, lsl r3
    2ba4:	14450600 	strbne	r0, [r5], #-1536
    2ba8:	06010000 	streq	r0, [r1], -r0
    2bac:	000013b2 	strheq	r1, [r0], -r2
    2bb0:	12a20602 	adcne	r0, r2, #2097152	; 0x200000
    2bb4:	06030000 	streq	r0, [r3], -r0
    2bb8:	00001436 	andeq	r1, r0, r6, lsr r4
    2bbc:	145a0604 	ldrbne	r0, [sl], #-1540
    2bc0:	00050000 	andeq	r0, r5, r0
    2bc4:	00132e08 	andseq	r2, r3, r8, lsl #28
    2bc8:	cc230400 	cfstrsgt	mvf0, [r3]
    2bcc:	0d000001 	stceq	0, cr0, [r0, #-4]
    2bd0:	0014ba01 	andseq	fp, r4, r1, lsl #20
    2bd4:	03400100 	movteq	r0, #256	; 0x100
    2bd8:	0001f301 	andeq	pc, r1, r1, lsl #6
    2bdc:	021e0100 	andseq	r0, lr, #0	; 0x0
    2be0:	990e0000 	stmdbls	lr, {}
    2be4:	01000013 	tsteq	r0, r3, lsl r0
    2be8:	01f30341 	mvnseq	r0, r1, asr #6
    2bec:	0f000000 	svceq	0x00000000
    2bf0:	000012ee 	andeq	r1, r0, lr, ror #5
    2bf4:	01038601 	tsteq	r3, r1, lsl #12
    2bf8:	00023701 	andeq	r3, r2, r1, lsl #14
    2bfc:	00691000 	rsbeq	r1, r9, r0
    2c00:	6f038701 	svcvs	0x00038701
    2c04:	00000000 	andeq	r0, r0, r0
    2c08:	14e60111 	strbtne	r0, [r6], #273
    2c0c:	57010000 	strpl	r0, [r1, -r0]
    2c10:	0042e001 	subeq	lr, r2, r1
    2c14:	0042f808 	subeq	pc, r2, r8, lsl #16
    2c18:	5e5d0108 	rdfple	f0, f5, #0.0
    2c1c:	12000002 	andne	r0, r0, #2	; 0x2
    2c20:	000012c2 	andeq	r1, r0, r2, asr #5
    2c24:	003a5601 	eorseq	r5, sl, r1, lsl #12
    2c28:	0d720000 	ldcleq	0, cr0, [r2]
    2c2c:	11000000 	tstne	r0, r0
    2c30:	0014f701 	andseq	pc, r4, r1, lsl #14
    2c34:	016b0100 	cmneq	fp, r0, lsl #2
    2c38:	080042f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, lr}
    2c3c:	08004310 	stmdaeq	r0, {r4, r8, r9, lr}
    2c40:	02855d01 	addeq	r5, r5, #64	; 0x40
    2c44:	a4120000 	ldrge	r0, [r2]
    2c48:	01000014 	tsteq	r0, r4, lsl r0
    2c4c:	00003a6a 	andeq	r3, r0, sl, ror #20
    2c50:	000d8500 	andeq	r8, sp, r0, lsl #10
    2c54:	01110000 	tsteq	r1, r0
    2c58:	000013fa 	strdeq	r1, [r0], -sl
    2c5c:	10017f01 	andne	r7, r1, r1, lsl #30
    2c60:	28080043 	stmdacs	r8, {r0, r1, r6}
    2c64:	01080043 	tsteq	r8, r3, asr #32
    2c68:	0002ac5d 	andeq	sl, r2, sp, asr ip
    2c6c:	15c11200 	strbne	r1, [r1, #512]
    2c70:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    2c74:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c78:	00000d98 	muleq	r0, r8, sp
    2c7c:	f9011300 	undefined instruction 0xf9011300
    2c80:	01000012 	tsteq	r0, r2, lsl r0
    2c84:	43280191 	teqmi	r8, #1073741860	; 0x40000024
    2c88:	43400800 	movtmi	r0, #2048	; 0x800
    2c8c:	5d010800 	stcpl	8, cr0, [r1]
    2c90:	13c10113 	bicne	r0, r1, #-1073741820	; 0xc0000004
    2c94:	9f010000 	svcls	0x00010000
    2c98:	00434001 	subeq	r4, r3, r1
    2c9c:	00435008 	subeq	r5, r3, r8
    2ca0:	145d0108 	ldrbne	r0, [sp], #-264
    2ca4:	00152c01 	andseq	r2, r5, r1, lsl #24
    2ca8:	02970100 	addseq	r0, r7, #0	; 0x0
    2cac:	00003a01 	andeq	r3, r0, r1, lsl #20
    2cb0:	00435000 	subeq	r5, r3, r0
    2cb4:	00435c08 	subeq	r5, r3, r8, lsl #24
    2cb8:	145d0108 	ldrbne	r0, [sp], #-264
    2cbc:	00133b01 	andseq	r3, r3, r1, lsl #22
    2cc0:	02a40100 	adceq	r0, r4, #0	; 0x0
    2cc4:	00003a01 	andeq	r3, r0, r1, lsl #20
    2cc8:	00435c00 	subeq	r5, r3, r0, lsl #24
    2ccc:	00436808 	subeq	r6, r3, r8, lsl #16
    2cd0:	155d0108 	ldrbne	r0, [sp, #-264]
    2cd4:	00147001 	andseq	r7, r4, r1
    2cd8:	02b20100 	adcseq	r0, r2, #0	; 0x0
    2cdc:	00008e01 	andeq	r8, r0, r1, lsl #28
    2ce0:	00436800 	subeq	r6, r3, r0, lsl #16
    2ce4:	00437808 	subeq	r7, r3, r8, lsl #16
    2ce8:	2b5d0108 	blcs	1743110 <__Stack_Size+0x1742d10>
    2cec:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    2cf0:	00001294 	muleq	r0, r4, r2
    2cf4:	8e02b301 	cdphi	3, 0, cr11, cr2, cr1, {0}
    2cf8:	00000000 	andeq	r0, r0, r0
    2cfc:	12d00115 	sbcsne	r0, r0, #1073741829	; 0x40000005
    2d00:	c8010000 	stmdagt	r1, {}
    2d04:	008e0102 	addeq	r0, lr, r2, lsl #2
    2d08:	43780000 	cmnmi	r8, #0	; 0x0
    2d0c:	43880800 	orrmi	r0, r8, #0	; 0x0
    2d10:	5d010800 	stcpl	8, cr0, [r1]
    2d14:	00000354 	andeq	r0, r0, r4, asr r3
    2d18:	0010d80e 	andseq	sp, r0, lr, lsl #16
    2d1c:	02c90100 	sbceq	r0, r9, #0	; 0x0
    2d20:	0000008e 	andeq	r0, r0, lr, lsl #1
    2d24:	54011600 	strpl	r1, [r1], #-1536
    2d28:	01000012 	tsteq	r0, r2, lsl r0
    2d2c:	880102e3 	stmdahi	r1, {r0, r1, r5, r6, r7, r9}
    2d30:	a4080043 	strge	r0, [r8], #-67
    2d34:	01080043 	tsteq	r8, r3, asr #32
    2d38:	0003895d 	andeq	r8, r3, sp, asr r9
    2d3c:	15821700 	strne	r1, [r2, #1792]
    2d40:	e2010000 	and	r0, r1, #0	; 0x0
    2d44:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d48:	17500100 	ldrbne	r0, [r0, -r0, lsl #2]
    2d4c:	00000ef2 	strdeq	r0, [r0], -r2
    2d50:	ae02e201 	cdpge	2, 0, cr14, cr2, cr1, {0}
    2d54:	01000000 	tsteq	r0, r0
    2d58:	01150051 	tsteq	r5, r1, asr r0
    2d5c:	00001412 	andeq	r1, r0, r2, lsl r4
    2d60:	01030201 	tsteq	r3, r1, lsl #4
    2d64:	0000008e 	andeq	r0, r0, lr, lsl #1
    2d68:	080043a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, lr}
    2d6c:	080043c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, lr}
    2d70:	03c65d01 	biceq	r5, r6, #64	; 0x40
    2d74:	5a180000 	bpl	602d7c <__Stack_Size+0x60297c>
    2d78:	01000015 	tsteq	r0, r5, lsl r0
    2d7c:	004c0301 	subeq	r0, ip, r1, lsl #6
    2d80:	0dab0000 	stceq	0, cr0, [fp]
    2d84:	d8190000 	ldmdale	r9, {}
    2d88:	01000010 	tsteq	r0, r0, lsl r0
    2d8c:	008e0303 	addeq	r0, lr, r3, lsl #6
    2d90:	0dc90000 	stcleq	0, cr0, [r9]
    2d94:	16000000 	strne	r0, [r0], -r0
    2d98:	00142601 	andseq	r2, r4, r1, lsl #12
    2d9c:	032f0100 	teqeq	pc, #0	; 0x0
    2da0:	0043c401 	subeq	ip, r3, r1, lsl #8
    2da4:	0043d008 	subeq	sp, r3, r8
    2da8:	ed5d0108 	ldfe	f0, [sp, #-32]
    2dac:	17000003 	strne	r0, [r0, -r3]
    2db0:	0000155a 	andeq	r1, r0, sl, asr r5
    2db4:	4c032e01 	stcmi	14, cr2, [r3], {1}
    2db8:	01000000 	tsteq	r0, r0
    2dbc:	fe1a0050 	mrc2	0, 0, r0, cr10, cr0, {2}
    2dc0:	d0000001 	andle	r0, r0, r1
    2dc4:	fc080043 	stc2	0, cr0, [r8], {67}
    2dc8:	01080043 	tsteq	r8, r3, asr #32
    2dcc:	00040a5d 	andeq	r0, r4, sp, asr sl
    2dd0:	02111b00 	andseq	r1, r1, #0	; 0x0
    2dd4:	0de70000 	stcleq	0, cr0, [r7]
    2dd8:	1c000000 	stcne	0, cr0, [r0], {0}
    2ddc:	0015a601 	andseq	sl, r5, r1, lsl #12
    2de0:	03670100 	cmneq	r7, #0	; 0x0
    2de4:	0001f301 	andeq	pc, r1, r1, lsl #6
    2de8:	0043fc00 	subeq	pc, r3, r0, lsl #24
    2dec:	00449008 	subeq	r9, r4, r8
    2df0:	000e1008 	andeq	r1, lr, r8
    2df4:	00049d00 	andeq	r9, r4, r0, lsl #26
    2df8:	14681800 	strbtne	r1, [r8], #-2048
    2dfc:	66010000 	strvs	r0, [r1], -r0
    2e00:	00003a03 	andeq	r3, r0, r3, lsl #20
    2e04:	000e3b00 	andeq	r3, lr, r0, lsl #22
    2e08:	0f401900 	svceq	0x00401900
    2e0c:	68010000 	stmdavs	r1, {}
    2e10:	0001f303 	andeq	pc, r1, r3, lsl #6
    2e14:	000e5900 	andeq	r5, lr, r0, lsl #18
    2e18:	01fe1d00 	mvnseq	r1, r0, lsl #26
    2e1c:	00200000 	eoreq	r0, r0, r0
    2e20:	6b010000 	blvs	42e28 <__Stack_Size+0x42a28>
    2e24:	00046403 	andeq	r6, r4, r3, lsl #8
    2e28:	00401e00 	subeq	r1, r0, r0, lsl #28
    2e2c:	111f0000 	tstne	pc, r0
    2e30:	00000002 	andeq	r0, r0, r2
    2e34:	021e1d00 	andseq	r1, lr, #0	; 0x0
    2e38:	00600000 	rsbeq	r0, r0, r0
    2e3c:	70010000 	andvc	r0, r1, r0
    2e40:	00048403 	andeq	r8, r4, r3, lsl #8
    2e44:	00781e00 	rsbseq	r1, r8, r0, lsl #28
    2e48:	2c1b0000 	ldccs	0, cr0, [fp], {0}
    2e4c:	82000002 	andhi	r0, r0, #2	; 0x2
    2e50:	0000000e 	andeq	r0, r0, lr
    2e54:	01fe2000 	mvnseq	r2, r0
    2e58:	00900000 	addseq	r0, r0, r0
    2e5c:	71010000 	tstvc	r1, r0
    2e60:	00a81e03 	adceq	r1, r8, r3, lsl #28
    2e64:	111f0000 	tstne	pc, r0
    2e68:	00000002 	andeq	r0, r0, r2
    2e6c:	011c0000 	tsteq	ip, r0
    2e70:	00001366 	andeq	r1, r0, r6, ror #6
    2e74:	01026b01 	tsteq	r2, r1, lsl #22
    2e78:	000001f3 	strdeq	r0, [r0], -r3
    2e7c:	08004490 	stmdaeq	r0, {r4, r7, sl, lr}
    2e80:	080044ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, lr}
    2e84:	00000ed2 	ldrdeq	r0, [r0], -r2
    2e88:	000004fc 	strdeq	r0, [r0], -ip
    2e8c:	00126318 	andseq	r6, r2, r8, lsl r3
    2e90:	026a0100 	rsbeq	r0, sl, #0	; 0x0
    2e94:	0000004c 	andeq	r0, r0, ip, asr #32
    2e98:	00000efd 	strdeq	r0, [r0], -sp
    2e9c:	00127518 	andseq	r7, r2, r8, lsl r5
    2ea0:	026a0100 	rsbeq	r0, sl, #0	; 0x0
    2ea4:	0000004c 	andeq	r0, r0, ip, asr #32
    2ea8:	00000f1b 	andeq	r0, r0, fp, lsl pc
    2eac:	00149118 	andseq	r9, r4, r8, lsl r1
    2eb0:	026a0100 	rsbeq	r0, sl, #0	; 0x0
    2eb4:	0000004c 	andeq	r0, r0, ip, asr #32
    2eb8:	00000f39 	andeq	r0, r0, r9, lsr pc
    2ebc:	000f4019 	andeq	r4, pc, r9, lsl r0
    2ec0:	026c0100 	rsbeq	r0, ip, #0	; 0x0
    2ec4:	000001f3 	strdeq	r0, [r0], -r3
    2ec8:	00000f57 	andeq	r0, r0, r7, asr pc
    2ecc:	81011c00 	tsthi	r1, r0, lsl #24
    2ed0:	01000013 	tsteq	r0, r3, lsl r0
    2ed4:	f301021a 	vqsub.u8	d0, d1, d10
    2ed8:	ec000001 	stc	0, cr0, [r0], {1}
    2edc:	88080044 	stmdahi	r8, {r2, r6}
    2ee0:	75080045 	strvc	r0, [r8, #-69]
    2ee4:	3b00000f 	blcc	2f28 <__Stack_Size+0x2b28>
    2ee8:	18000005 	stmdane	r0, {r0, r2}
    2eec:	00000ef2 	strdeq	r0, [r0], -r2
    2ef0:	ae021901 	cdpge	9, 0, cr1, cr2, cr1, {0}
    2ef4:	a0000000 	andge	r0, r0, r0
    2ef8:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    2efc:	00000f40 	andeq	r0, r0, r0, asr #30
    2f00:	f3021b01 	vqrdmulh.s<illegal width 8>	d1, d2, d1
    2f04:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
    2f08:	0000000f 	andeq	r0, r0, pc
    2f0c:	14ca011c 	strbne	r0, [sl], #284
    2f10:	cb010000 	blgt	42f18 <__Stack_Size+0x42b18>
    2f14:	01f30101 	mvnseq	r0, r1, lsl #2
    2f18:	45880000 	strmi	r0, [r8]
    2f1c:	46480800 	strbmi	r0, [r8], -r0, lsl #16
    2f20:	0fe70800 	svceq	0x00e70800
    2f24:	05ba0000 	ldreq	r0, [sl]!
    2f28:	76180000 	ldrvc	r0, [r8], -r0
    2f2c:	01000015 	tsteq	r0, r5, lsl r0
    2f30:	003a01ca 	eorseq	r0, sl, sl, asr #3
    2f34:	10060000 	andne	r0, r6, r0
    2f38:	9a190000 	bls	642f40 <__Stack_Size+0x642b40>
    2f3c:	01000014 	tsteq	r0, r4, lsl r0
    2f40:	004c01cc 	subeq	r0, ip, ip, asr #3
    2f44:	10240000 	eorne	r0, r4, r0
    2f48:	50190000 	andspl	r0, r9, r0
    2f4c:	01000014 	tsteq	r0, r4, lsl r0
    2f50:	004c01cc 	subeq	r0, ip, ip, asr #3
    2f54:	10630000 	rsbne	r0, r3, r0
    2f58:	6b190000 	blvs	642f60 <__Stack_Size+0x642b60>
    2f5c:	01000012 	tsteq	r0, r2, lsl r0
    2f60:	004c01cc 	subeq	r0, ip, ip, asr #3
    2f64:	10810000 	addne	r0, r1, r0
    2f68:	cc190000 	ldcgt	0, cr0, [r9], {0}
    2f6c:	01000013 	tsteq	r0, r3, lsl r0
    2f70:	004c01cc 	subeq	r0, ip, ip, asr #3
    2f74:	109f0000 	addsne	r0, pc, r0
    2f78:	40190000 	andsmi	r0, r9, r0
    2f7c:	0100000f 	tsteq	r0, pc
    2f80:	01f301ce 	mvnseq	r0, lr, asr #3
    2f84:	10bd0000 	adcsne	r0, sp, r0
    2f88:	1c000000 	stcne	0, cr0, [r0], {0}
    2f8c:	00151001 	andseq	r1, r5, r1
    2f90:	019a0100 	orrseq	r0, sl, r0, lsl #2
    2f94:	0001f301 	andeq	pc, r1, r1, lsl #6
    2f98:	00464800 	subeq	r4, r6, r0, lsl #16
    2f9c:	00468c08 	subeq	r8, r6, r8, lsl #24
    2fa0:	0010fc08 	andseq	pc, r0, r8, lsl #24
    2fa4:	00060900 	andeq	r0, r6, r0, lsl #18
    2fa8:	2ec21800 	cdpcs	8, 12, cr1, cr2, cr0, {0}
    2fac:	99010000 	stmdbls	r1, {}
    2fb0:	00003a01 	andeq	r3, r0, r1, lsl #20
    2fb4:	00111b00 	andseq	r1, r1, r0, lsl #22
    2fb8:	149f1800 	ldrne	r1, [pc], #2048	; 2fc0 <__Stack_Size+0x2bc0>
    2fbc:	99010000 	stmdbls	r1, {}
    2fc0:	00005e01 	andeq	r5, r0, r1, lsl #28
    2fc4:	00113900 	andseq	r3, r1, r0, lsl #18
    2fc8:	0f401900 	svceq	0x00401900
    2fcc:	9b010000 	blls	42fd4 <__Stack_Size+0x42bd4>
    2fd0:	0001f301 	andeq	pc, r1, r1, lsl #6
    2fd4:	00115700 	andseq	r5, r1, r0, lsl #14
    2fd8:	011c0000 	tsteq	ip, r0
    2fdc:	00001544 	andeq	r1, r0, r4, asr #10
    2fe0:	01017201 	tsteq	r1, r1, lsl #4
    2fe4:	000001f3 	strdeq	r0, [r0], -r3
    2fe8:	0800468c 	stmdaeq	r0, {r2, r3, r7, r9, sl, lr}
    2fec:	080046c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, lr}
    2ff0:	00001175 	andeq	r1, r0, r5, ror r1
    2ff4:	00000658 	andeq	r0, r0, r8, asr r6
    2ff8:	002ec218 	eoreq	ip, lr, r8, lsl r2
    2ffc:	01710100 	cmneq	r1, r0, lsl #2
    3000:	0000003a 	andeq	r0, r0, sl, lsr r0
    3004:	00001194 	muleq	r0, r4, r1
    3008:	00149f18 	andseq	r9, r4, r8, lsl pc
    300c:	01710100 	cmneq	r1, r0, lsl #2
    3010:	0000004c 	andeq	r0, r0, ip, asr #32
    3014:	000011b2 	strheq	r1, [r0], -r2
    3018:	000f4019 	andeq	r4, pc, r9, lsl r0
    301c:	01730100 	cmneq	r3, r0, lsl #2
    3020:	000001f3 	strdeq	r0, [r0], -r3
    3024:	000011d0 	ldrdeq	r1, [r0], -r0
    3028:	8b011c00 	blhi	4a030 <__Stack_Size+0x49c30>
    302c:	01000015 	tsteq	r0, r5, lsl r0
    3030:	f3010137 	veor	d0, d1, d23
    3034:	c4000001 	strgt	r0, [r0], #-1
    3038:	0c080046 	stceq	0, cr0, [r8], {70}
    303c:	ee080047 	cdp	0, 0, cr0, cr8, cr7, {2}
    3040:	a7000011 	smladge	r0, r1, r0, r0
    3044:	18000006 	stmdane	r0, {r1, r2}
    3048:	00002ec2 	andeq	r2, r0, r2, asr #29
    304c:	3a013601 	bcc	50858 <__Stack_Size+0x50458>
    3050:	0d000000 	stceq	0, cr0, [r0]
    3054:	18000012 	stmdane	r0, {r1, r4}
    3058:	0000149f 	muleq	r0, pc, r4
    305c:	3a013601 	bcc	50868 <__Stack_Size+0x50468>
    3060:	2b000000 	blcs	3068 <__Stack_Size+0x2c68>
    3064:	19000012 	stmdbne	r0, {r1, r4}
    3068:	00000f40 	andeq	r0, r0, r0, asr #30
    306c:	f3013801 	vsub.i8	d3, d1, d1
    3070:	49000001 	stmdbmi	r0, {r0}
    3074:	00000012 	andeq	r0, r0, r2, lsl r0
    3078:	127d0121 	rsbsne	r0, sp, #1073741832	; 0x40000008
    307c:	f8010000 	undefined instruction 0xf8010000
    3080:	0001f301 	andeq	pc, r1, r1, lsl #6
    3084:	00470c00 	subeq	r0, r7, r0, lsl #24
    3088:	00478408 	subeq	r8, r7, r8, lsl #8
    308c:	00127208 	andseq	r7, r2, r8, lsl #4
    3090:	0006d400 	andeq	sp, r6, r0, lsl #8
    3094:	0f402200 	svceq	0x00402200
    3098:	f9010000 	undefined instruction 0xf9010000
    309c:	000001f3 	strdeq	r0, [r0], -r3
    30a0:	00001291 	muleq	r0, r1, r2
    30a4:	06012100 	streq	r2, [r1], -r0, lsl #2
    30a8:	01000013 	tsteq	r0, r3, lsl r0
    30ac:	01f301d5 	ldrsbeq	r0, [r3, #21]!
    30b0:	47840000 	strmi	r0, [r4, r0]
    30b4:	47c00800 	strbmi	r0, [r0, r0, lsl #16]
    30b8:	12ba0800 	adcsne	r0, sl, #0	; 0x0
    30bc:	07010000 	streq	r0, [r1, -r0]
    30c0:	40220000 	eormi	r0, r2, r0
    30c4:	0100000f 	tsteq	r0, pc
    30c8:	0001f3d6 	ldrdeq	pc, [r1], -r6
    30cc:	0012d900 	andseq	sp, r2, r0, lsl #18
    30d0:	01230000 	teqeq	r3, r0
    30d4:	000012b2 	strheq	r1, [r0], -r2
    30d8:	f301ae01 	vcge.f32	d10, d1, d1
    30dc:	c0000001 	andgt	r0, r0, r1
    30e0:	08080047 	stmdaeq	r8, {r0, r1, r2, r6}
    30e4:	f7080048 	undefined instruction 0xf7080048
    30e8:	12000012 	andne	r0, r0, #18	; 0x12
    30ec:	000013a5 	andeq	r1, r0, r5, lsr #7
    30f0:	003aad01 	eorseq	sl, sl, r1, lsl #26
    30f4:	13220000 	teqne	r2, #0	; 0x0
    30f8:	40220000 	eormi	r0, r2, r0
    30fc:	0100000f 	tsteq	r0, pc
    3100:	0001f3af 	andeq	pc, r1, pc, lsr #7
    3104:	00134000 	andseq	r4, r3, r0
    3108:	44000000 	strmi	r0, [r0]
    310c:	02000006 	andeq	r0, r0, #6	; 0x6
    3110:	000ba200 	andeq	sl, fp, r0, lsl #4
    3114:	00010400 	andeq	r0, r1, r0, lsl #8
    3118:	01000000 	tsteq	r0, r0
    311c:	00001667 	andeq	r1, r0, r7, ror #12
    3120:	0000023c 	andeq	r0, r0, ip, lsr r2
    3124:	08004808 	stmdaeq	r0, {r3, fp, lr}
    3128:	08004a90 	stmdaeq	r0, {r4, r7, r9, fp, lr}
    312c:	00000c74 	andeq	r0, r0, r4, ror ip
    3130:	9a050402 	bls	144140 <__Stack_Size+0x143d40>
    3134:	02000000 	andeq	r0, r0, #0	; 0x0
    3138:	00520502 	subseq	r0, r2, r2, lsl #10
    313c:	01020000 	tsteq	r2, r0
    3140:	00011606 	andeq	r1, r1, r6, lsl #12
    3144:	33750300 	cmncc	r5, #0	; 0x0
    3148:	27020032 	smladxcs	r2, r2, r0, r0
    314c:	00000045 	andeq	r0, r0, r5, asr #32
    3150:	80070402 	andhi	r0, r7, r2, lsl #8
    3154:	03000001 	movweq	r0, #1	; 0x1
    3158:	00363175 	eorseq	r3, r6, r5, ror r1
    315c:	00572802 	subseq	r2, r7, r2, lsl #16
    3160:	02020000 	andeq	r0, r2, #0	; 0x0
    3164:	00019d07 	andeq	r9, r1, r7, lsl #26
    3168:	38750300 	ldmdacc	r5!, {r8, r9}^
    316c:	68290200 	stmdavs	r9!, {r9}
    3170:	02000000 	andeq	r0, r0, #0	; 0x0
    3174:	01140801 	tsteq	r4, r1, lsl #16
    3178:	45040000 	strmi	r0, [r4]
    317c:	05000000 	streq	r0, [r0]
    3180:	893b0201 	ldmdbhi	fp!, {r0, r9}
    3184:	06000000 	streq	r0, [r0], -r0
    3188:	0000080b 	andeq	r0, r0, fp, lsl #16
    318c:	082b0600 	stmdaeq	fp!, {r9, sl}
    3190:	00010000 	andeq	r0, r1, r0
    3194:	00098d07 	andeq	r8, r9, r7, lsl #26
    3198:	743b0200 	ldrtvc	r0, [fp], #-512
    319c:	08000000 	stmdaeq	r0, {}
    31a0:	1c090704 	stcne	7, cr0, [r9], {4}
    31a4:	0a014f03 	beq	56db8 <__Stack_Size+0x569b8>
    31a8:	0a000001 	beq	31b4 <__Stack_Size+0x2db4>
    31ac:	004c5243 	subeq	r5, ip, r3, asr #4
    31b0:	6f015003 	svcvs	0x00015003
    31b4:	02000000 	andeq	r0, r0, #0	; 0x0
    31b8:	430a0023 	movwmi	r0, #40995	; 0xa023
    31bc:	03004852 	movweq	r4, #2130	; 0x852
    31c0:	006f0151 	rsbeq	r0, pc, r1, asr r1
    31c4:	23020000 	movwcs	r0, #8192	; 0x2000
    31c8:	44490a04 	strbmi	r0, [r9], #-2564
    31cc:	52030052 	andpl	r0, r3, #82	; 0x52
    31d0:	00006f01 	andeq	r6, r0, r1, lsl #30
    31d4:	08230200 	stmdaeq	r3!, {r9}
    31d8:	52444f0a 	subpl	r4, r4, #40	; 0x28
    31dc:	01530300 	cmpeq	r3, r0, lsl #6
    31e0:	0000006f 	andeq	r0, r0, pc, rrx
    31e4:	0b0c2302 	bleq	30bdf4 <__Stack_Size+0x30b9f4>
    31e8:	000000ce 	andeq	r0, r0, lr, asr #1
    31ec:	6f015403 	svcvs	0x00015403
    31f0:	02000000 	andeq	r0, r0, #0	; 0x0
    31f4:	420a1023 	andmi	r1, sl, #35	; 0x23
    31f8:	03005252 	movweq	r5, #594	; 0x252
    31fc:	006f0155 	rsbeq	r0, pc, r5, asr r1
    3200:	23020000 	movwcs	r0, #8192	; 0x2000
    3204:	02aa0b14 	adceq	r0, sl, #20480	; 0x5000
    3208:	56030000 	strpl	r0, [r3], -r0
    320c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3210:	18230200 	stmdane	r3!, {r9}
    3214:	15d60c00 	ldrbne	r0, [r6, #3072]
    3218:	57030000 	strpl	r0, [r3, -r0]
    321c:	00009701 	andeq	r9, r0, r1, lsl #14
    3220:	03180900 	tsteq	r8, #0	; 0x0
    3224:	014d015a 	cmpeq	sp, sl, asr r1
    3228:	ae0b0000 	cdpge	0, 0, cr0, cr11, cr0, {0}
    322c:	03000017 	movweq	r0, #23	; 0x17
    3230:	006f015b 	rsbeq	r0, pc, fp, asr r1
    3234:	23020000 	movwcs	r0, #8192	; 0x2000
    3238:	17930b00 	ldrne	r0, [r3, r0, lsl #22]
    323c:	5c030000 	stcpl	0, cr0, [r3], {0}
    3240:	00006f01 	andeq	r6, r0, r1, lsl #30
    3244:	04230200 	strteq	r0, [r3], #-512
    3248:	0016600b 	andseq	r6, r6, fp
    324c:	015d0300 	cmpeq	sp, r0, lsl #6
    3250:	0000015d 	andeq	r0, r0, sp, asr r1
    3254:	00082302 	andeq	r2, r8, r2, lsl #6
    3258:	0000450d 	andeq	r4, r0, sp, lsl #10
    325c:	00015d00 	andeq	r5, r1, r0, lsl #26
    3260:	00940e00 	addseq	r0, r4, r0, lsl #28
    3264:	00030000 	andeq	r0, r3, r0
    3268:	00014d04 	andeq	r4, r1, r4, lsl #26
    326c:	04010500 	streq	r0, [r1], #-1280
    3270:	00017d23 	andeq	r7, r1, r3, lsr #26
    3274:	087a0600 	ldmdaeq	sl!, {r9, sl}^
    3278:	06010000 	streq	r0, [r1], -r0
    327c:	0000089c 	muleq	r0, ip, r8
    3280:	09d20602 	ldmibeq	r2, {r1, r9, sl}^
    3284:	00030000 	andeq	r0, r3, r0
    3288:	00097b07 	andeq	r7, r9, r7, lsl #22
    328c:	62270400 	eorvs	r0, r7, #0	; 0x0
    3290:	05000001 	streq	r0, [r0, #-1]
    3294:	c22e0401 	eorgt	r0, lr, #16777216	; 0x1000000
    3298:	06000001 	streq	r0, [r0], -r1
    329c:	00000955 	andeq	r0, r0, r5, asr r9
    32a0:	0a0a0600 	beq	284aa8 <__Stack_Size+0x2846a8>
    32a4:	06040000 	streq	r0, [r4], -r0
    32a8:	00000963 	andeq	r0, r0, r3, ror #18
    32ac:	09470628 	stmdbeq	r7, {r3, r5, r9, sl}^
    32b0:	00c80000 	sbceq	r0, r8, r0
    32b4:	00088b06 	andeq	r8, r8, r6, lsl #22
    32b8:	ae061400 	cfcpysge	mvf1, mvf6
    32bc:	10000009 	andne	r0, r0, r9
    32c0:	000a2006 	andeq	r2, sl, r6
    32c4:	13061c00 	movwne	r1, #27648	; 0x6c00
    32c8:	18000008 	stmdane	r0, {r3}
    32cc:	09f90700 	ldmibeq	r9!, {r8, r9, sl}^
    32d0:	36040000 	strcc	r0, [r4], -r0
    32d4:	00000188 	andeq	r0, r0, r8, lsl #3
    32d8:	3f04040f 	svccc	0x0004040f
    32dc:	00000200 	andeq	r0, r0, r0, lsl #4
    32e0:	0007dc10 	andeq	sp, r7, r0, lsl ip
    32e4:	4c400400 	cfstrdmi	mvd0, [r0], {0}
    32e8:	02000000 	andeq	r0, r0, #0	; 0x0
    32ec:	f2100023 	vhadd.s16	d0, d0, d19
    32f0:	04000008 	streq	r0, [r0], #-8
    32f4:	00017d41 	andeq	r7, r1, r1, asr #26
    32f8:	02230200 	eoreq	r0, r3, #0	; 0x0
    32fc:	00097110 	andeq	r7, r9, r0, lsl r1
    3300:	c2420400 	subgt	r0, r2, #0	; 0x0
    3304:	02000001 	andeq	r0, r0, #1	; 0x1
    3308:	07000323 	streq	r0, [r0, -r3, lsr #6]
    330c:	000008bf 	strheq	r0, [r0], -pc
    3310:	01cd4304 	biceq	r4, sp, r4, lsl #6
    3314:	01050000 	tsteq	r5, r0
    3318:	02204704 	eoreq	r4, r0, #1048576	; 0x100000
    331c:	31060000 	tstcc	r6, r0
    3320:	00000016 	andeq	r0, r0, r6, lsl r0
    3324:	0015ea06 	andseq	lr, r5, r6, lsl #20
    3328:	07000100 	streq	r0, [r0, -r0, lsl #2]
    332c:	00001789 	andeq	r1, r0, r9, lsl #15
    3330:	020b4904 	andeq	r4, fp, #65536	; 0x10000
    3334:	01110000 	tsteq	r1, r0
    3338:	00001656 	andeq	r1, r0, r6, asr r6
    333c:	08017d01 	stmdaeq	r1, {r0, r8, sl, fp, ip, sp, lr}
    3340:	ae080048 	cdpge	0, 0, cr0, cr8, cr8, {2}
    3344:	5e080048 	cdppl	0, 0, cr0, cr8, cr8, {2}
    3348:	af000013 	svcge	0x00000013
    334c:	12000002 	andne	r0, r0, #2	; 0x2
    3350:	00001798 	muleq	r0, r8, r7
    3354:	02af7c01 	adceq	r7, pc, #256	; 0x100
    3358:	50010000 	andpl	r0, r1, r0
    335c:	00179e13 	andseq	r9, r7, r3, lsl lr
    3360:	b57c0100 	ldrblt	r0, [ip, #-256]!
    3364:	89000002 	stmdbhi	r0, {r1}
    3368:	14000013 	strne	r0, [r0], #-19
    336c:	000016fd 	strdeq	r1, [r0], -sp
    3370:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    3374:	57010000 	strpl	r0, [r1, -r0]
    3378:	00175a14 	andseq	r5, r7, r4, lsl sl
    337c:	3a7e0100 	bcc	1f83784 <__Stack_Size+0x1f83384>
    3380:	01000000 	tsteq	r0, r0
    3384:	15e3145c 	strbne	r1, [r3, #1116]!
    3388:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    338c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3390:	70155101 	andsvc	r5, r5, r1, lsl #2
    3394:	0100736f 	tsteq	r0, pc, ror #6
    3398:	00003a7e 	andeq	r3, r0, lr, ror sl
    339c:	0013b200 	andseq	fp, r3, r0, lsl #4
    33a0:	0f8b1400 	svceq	0x008b1400
    33a4:	7f010000 	svcvc	0x00010000
    33a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    33ac:	8a165401 	bhi	5983b8 <__Stack_Size+0x597fb8>
    33b0:	01000016 	tsteq	r0, r6, lsl r0
    33b4:	00003a7f 	andeq	r3, r0, pc, ror sl
    33b8:	04170000 	ldreq	r0, [r7]
    33bc:	0000010a 	andeq	r0, r0, sl, lsl #2
    33c0:	02000417 	andeq	r0, r0, #385875968	; 0x17000000
    33c4:	01180000 	tsteq	r8, r0
    33c8:	0000161a 	andeq	r1, r0, sl, lsl r6
    33cc:	b001e601 	andlt	lr, r1, r1, lsl #12
    33d0:	c0080048 	andgt	r0, r8, r8, asr #32
    33d4:	01080048 	tsteq	r8, r8, asr #32
    33d8:	0002e05d 	andeq	lr, r2, sp, asr r0
    33dc:	179e1200 	ldrne	r1, [lr, r0, lsl #4]
    33e0:	e5010000 	str	r0, [r1]
    33e4:	000002b5 	strheq	r0, [r0], -r5
    33e8:	19005001 	stmdbne	r0, {r0, ip, lr}
    33ec:	0016d001 	andseq	sp, r6, r1
    33f0:	01f70100 	mvnseq	r0, r0, lsl #2
    33f4:	0000005e 	andeq	r0, r0, lr, asr r0
    33f8:	080048c0 	stmdaeq	r0, {r6, r7, fp, lr}
    33fc:	080048cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, lr}
    3400:	03235d01 	teqeq	r3, #64	; 0x40
    3404:	98130000 	ldmdals	r3, {}
    3408:	01000017 	tsteq	r0, r7, lsl r0
    340c:	0002aff6 	strdeq	sl, [r2], -r6
    3410:	0013e600 	andseq	lr, r3, r0, lsl #12
    3414:	07dc1200 	ldrbeq	r1, [ip, r0, lsl #4]
    3418:	f6010000 	undefined instruction 0xf6010000
    341c:	0000004c 	andeq	r0, r0, ip, asr #32
    3420:	d8165101 	ldmdale	r6, {r0, r8, ip, lr}
    3424:	01000010 	tsteq	r0, r0, lsl r0
    3428:	00005ef8 	strdeq	r5, [r0], -r8
    342c:	011a0000 	tsteq	sl, r0
    3430:	0000172c 	andeq	r1, r0, ip, lsr #14
    3434:	01011101 	tsteq	r1, r1, lsl #2
    3438:	0000004c 	andeq	r0, r0, ip, asr #32
    343c:	080048cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, lr}
    3440:	080048d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, lr}
    3444:	03505d01 	cmpeq	r0, #64	; 0x40
    3448:	981b0000 	ldmdals	fp, {}
    344c:	01000017 	tsteq	r0, r7, lsl r0
    3450:	02af0110 	adceq	r0, pc, #4	; 0x4
    3454:	13f90000 	mvnsne	r0, #0	; 0x0
    3458:	1a000000 	bne	3460 <__Stack_Size+0x3060>
    345c:	0017b301 	andseq	fp, r7, r1, lsl #6
    3460:	01220100 	teqeq	r2, r0, lsl #2
    3464:	00005e01 	andeq	r5, r0, r1, lsl #28
    3468:	0048d400 	subeq	sp, r8, r0, lsl #8
    346c:	0048e008 	subeq	lr, r8, r8
    3470:	975d0108 	ldrbls	r0, [sp, -r8, lsl #2]
    3474:	1b000003 	blne	3488 <__Stack_Size+0x3088>
    3478:	00001798 	muleq	r0, r8, r7
    347c:	af012101 	svcge	0x00012101
    3480:	0c000002 	stceq	0, cr0, [r0], {2}
    3484:	1c000014 	stcne	0, cr0, [r0], {20}
    3488:	000007dc 	ldrdeq	r0, [r0], -ip
    348c:	4c012101 	stfmis	f2, [r1], {1}
    3490:	01000000 	tsteq	r0, r0
    3494:	10d81d51 	sbcsne	r1, r8, r1, asr sp
    3498:	23010000 	movwcs	r0, #4096	; 0x1000
    349c:	00005e01 	andeq	r5, r0, r1, lsl #28
    34a0:	011a0000 	tsteq	sl, r0
    34a4:	000015f2 	strdeq	r1, [r0], -r2
    34a8:	01013c01 	tsteq	r1, r1, lsl #24
    34ac:	0000004c 	andeq	r0, r0, ip, asr #32
    34b0:	080048e0 	stmdaeq	r0, {r5, r6, r7, fp, lr}
    34b4:	080048e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, lr}
    34b8:	03c45d01 	biceq	r5, r4, #64	; 0x40
    34bc:	981b0000 	ldmdals	fp, {}
    34c0:	01000017 	tsteq	r0, r7, lsl r0
    34c4:	02af013b 	adceq	r0, pc, #-1073741810	; 0xc000000e
    34c8:	141f0000 	ldrne	r0, [pc], #0	; 34d0 <__Stack_Size+0x30d0>
    34cc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    34d0:	00164901 	andseq	r4, r6, r1, lsl #18
    34d4:	014e0100 	cmpeq	lr, r0, lsl #2
    34d8:	0048e801 	subeq	lr, r8, r1, lsl #16
    34dc:	0048ec08 	subeq	lr, r8, r8, lsl #24
    34e0:	f95d0108 	undefined instruction 0xf95d0108
    34e4:	1c000003 	stcne	0, cr0, [r0], {3}
    34e8:	00001798 	muleq	r0, r8, r7
    34ec:	af014d01 	svcge	0x00014d01
    34f0:	01000002 	tsteq	r0, r2
    34f4:	07dc1c50 	undefined
    34f8:	4d010000 	stcmi	0, cr0, [r1]
    34fc:	00004c01 	andeq	r4, r0, r1, lsl #24
    3500:	00510100 	subseq	r0, r1, r0, lsl #2
    3504:	16e6011e 	usatne	r0, #6, lr, lsl #2
    3508:	61010000 	tstvs	r1, r0
    350c:	48ec0101 	stmiami	ip!, {r0, r8}^
    3510:	48f00800 	ldmmi	r0!, {fp}^
    3514:	5d010800 	stcpl	8, cr0, [r1]
    3518:	0000042e 	andeq	r0, r0, lr, lsr #8
    351c:	0017981c 	andseq	r9, r7, ip, lsl r8
    3520:	01600100 	cmneq	r0, r0, lsl #2
    3524:	000002af 	andeq	r0, r0, pc, lsr #5
    3528:	dc1c5001 	ldcle	0, cr5, [ip], {1}
    352c:	01000007 	tsteq	r0, r7
    3530:	004c0160 	subeq	r0, ip, r0, ror #2
    3534:	51010000 	tstpl	r1, r0
    3538:	3b011e00 	blcc	4ad40 <__Stack_Size+0x4a940>
    353c:	01000016 	tsteq	r0, r6, lsl r0
    3540:	f0010177 	undefined instruction 0xf0010177
    3544:	fa080048 	blx	20366c <__Stack_Size+0x20326c>
    3548:	01080048 	tsteq	r8, r8, asr #32
    354c:	0004715d 	andeq	r7, r4, sp, asr r1
    3550:	17981c00 	ldrne	r1, [r8, r0, lsl #24]
    3554:	76010000 	strvc	r0, [r1], -r0
    3558:	0002af01 	andeq	sl, r2, r1, lsl #30
    355c:	1c500100 	ldfnee	f0, [r0], {0}
    3560:	000007dc 	ldrdeq	r0, [r0], -ip
    3564:	4c017601 	stcmi	6, cr7, [r1], {1}
    3568:	01000000 	tsteq	r0, r0
    356c:	162a1c51 	undefined
    3570:	76010000 	strvc	r0, [r1], -r0
    3574:	00022001 	andeq	r2, r2, r1
    3578:	00520100 	subseq	r0, r2, r0, lsl #2
    357c:	1765011e 	undefined
    3580:	91010000 	tstls	r1, r0
    3584:	48fc0101 	ldmmi	ip!, {r0, r8}^
    3588:	49000800 	stmdbmi	r0, {fp}
    358c:	5d010800 	stcpl	8, cr0, [r1]
    3590:	000004a6 	andeq	r0, r0, r6, lsr #9
    3594:	0017981c 	andseq	r9, r7, ip, lsl r8
    3598:	01900100 	orrseq	r0, r0, r0, lsl #2
    359c:	000002af 	andeq	r0, r0, pc, lsr #5
    35a0:	f51c5001 	undefined instruction 0xf51c5001
    35a4:	01000016 	tsteq	r0, r6, lsl r0
    35a8:	004c0190 	umaaleq	r0, ip, r0, r1
    35ac:	51010000 	tstpl	r1, r0
    35b0:	47011e00 	strmi	r1, [r1, -r0, lsl #28]
    35b4:	01000017 	tsteq	r0, r7, lsl r0
    35b8:	000101a3 	andeq	r0, r1, r3, lsr #3
    35bc:	10080049 	andne	r0, r8, r9, asr #32
    35c0:	01080049 	tsteq	r8, r9, asr #32
    35c4:	0004e95d 	andeq	lr, r4, sp, asr r9
    35c8:	17981c00 	ldrne	r1, [r8, r0, lsl #24]
    35cc:	a2010000 	andge	r0, r1, #0	; 0x0
    35d0:	0002af01 	andeq	sl, r2, r1, lsl #30
    35d4:	1c500100 	ldfnee	f0, [r0], {0}
    35d8:	000007dc 	ldrdeq	r0, [r0], -ip
    35dc:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    35e0:	01000000 	tsteq	r0, r0
    35e4:	6d741f51 	ldclvs	15, cr1, [r4, #-324]!
    35e8:	a4010070 	strge	r0, [r1], #-112
    35ec:	00003a01 	andeq	r3, r0, r1, lsl #20
    35f0:	00530100 	subseq	r0, r3, r0, lsl #2
    35f4:	16ae011e 	ssatne	r0, #15, lr, lsl #2
    35f8:	c4010000 	strgt	r0, [r1]
    35fc:	49100101 	ldmdbmi	r0, {r0, r8}
    3600:	49300800 	ldmdbmi	r0!, {fp}
    3604:	5d010800 	stcpl	8, cr0, [r1]
    3608:	00000530 	andeq	r0, r0, r0, lsr r5
    360c:	0016921c 	andseq	r9, r6, ip, lsl r2
    3610:	01c30100 	biceq	r0, r3, r0, lsl #2
    3614:	0000005e 	andeq	r0, r0, lr, asr r0
    3618:	1d1b5001 	ldcne	0, cr5, [fp, #-4]
    361c:	01000017 	tsteq	r0, r7, lsl r0
    3620:	005e01c3 	subseq	r0, lr, r3, asr #3
    3624:	14320000 	ldrtne	r0, [r2]
    3628:	8b200000 	blhi	803630 <__Stack_Size+0x803230>
    362c:	0100000f 	tsteq	r0, pc
    3630:	003a01c5 	eorseq	r0, sl, r5, asr #3
    3634:	14450000 	strbne	r0, [r5]
    3638:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    363c:	00160601 	andseq	r0, r6, r1, lsl #12
    3640:	01dd0100 	bicseq	r0, sp, r0, lsl #2
    3644:	00493001 	subeq	r3, r9, r1
    3648:	00493c08 	subeq	r3, r9, r8, lsl #24
    364c:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    3650:	1c000005 	stcne	0, cr0, [r0], {5}
    3654:	00000ef2 	strdeq	r0, [r0], -r2
    3658:	8901dc01 	stmdbhi	r1, {r0, sl, fp, ip, lr, pc}
    365c:	01000000 	tsteq	r0, r0
    3660:	01210050 	qsubeq	r0, r0, r1
    3664:	00001709 	andeq	r1, r0, r9, lsl #14
    3668:	01020801 	tsteq	r2, r1, lsl #16
    366c:	0800493c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, lr}
    3670:	0800499c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, lr}
    3674:	00001484 	andeq	r1, r0, r4, lsl #9
    3678:	000005c6 	andeq	r0, r0, r6, asr #11
    367c:	0016c51c 	andseq	ip, r6, ip, lsl r5
    3680:	02070100 	andeq	r0, r7, #0	; 0x0
    3684:	0000003a 	andeq	r0, r0, sl, lsr r0
    3688:	f21b5001 	vhadd.s16	d5, d11, d1
    368c:	0100000e 	tsteq	r0, lr
    3690:	00890207 	addeq	r0, r9, r7, lsl #4
    3694:	14a30000 	strtne	r0, [r3]
    3698:	741f0000 	ldrvc	r0, [pc], #0	; 36a0 <__Stack_Size+0x32a0>
    369c:	0100706d 	tsteq	r0, sp, rrx
    36a0:	003a0209 	eorseq	r0, sl, r9, lsl #4
    36a4:	54010000 	strpl	r0, [r1]
    36a8:	0017701d 	andseq	r7, r7, sp, lsl r0
    36ac:	02090100 	andeq	r0, r9, #0	; 0x0
    36b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    36b4:	000f8b20 	andeq	r8, pc, r0, lsr #22
    36b8:	02090100 	andeq	r0, r9, #0	; 0x0
    36bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    36c0:	000014c1 	andeq	r1, r0, r1, asr #9
    36c4:	00173f1d 	andseq	r3, r7, sp, lsl pc
    36c8:	02090100 	andeq	r0, r9, #0	; 0x0
    36cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    36d0:	75012100 	strvc	r2, [r1, #-256]
    36d4:	01000017 	tsteq	r0, r7, lsl r0
    36d8:	9c01023a 	sfmls	f0, 4, [r1], {58}
    36dc:	d0080049 	andle	r0, r8, r9, asr #32
    36e0:	00080049 	andeq	r0, r8, r9, asr #32
    36e4:	0d000015 	stceq	0, cr0, [r0, #-84]
    36e8:	1b000006 	blne	3708 <__Stack_Size+0x3308>
    36ec:	00001692 	muleq	r0, r2, r6
    36f0:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    36f4:	1f000000 	svcne	0x00000000
    36f8:	1b000015 	blne	3754 <__Stack_Size+0x3354>
    36fc:	0000171d 	andeq	r1, r0, sp, lsl r7
    3700:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    3704:	32000000 	andcc	r0, r0, #0	; 0x0
    3708:	22000015 	andcs	r0, r0, #21	; 0x15
    370c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3710:	3a023b01 	bcc	9231c <__Stack_Size+0x91f1c>
    3714:	00000000 	andeq	r0, r0, r0
    3718:	17ca0123 	strbne	r0, [sl, r3, lsr #2]
    371c:	6c010000 	stcvs	0, cr0, [r1], {0}
    3720:	0049d001 	subeq	sp, r9, r1
    3724:	0049e808 	subeq	lr, r9, r8, lsl #16
    3728:	00154508 	andseq	r4, r5, r8, lsl #10
    372c:	a2012400 	andge	r2, r1, #0	; 0x0
    3730:	01000016 	tsteq	r0, r6, lsl r0
    3734:	49e80134 	stmibmi	r8!, {r2, r4, r5, r8}^
    3738:	4a900800 	bmi	fe405740 <SCS_BASE+0x1e3f7740>
    373c:	15700800 	ldrbne	r0, [r0, #-2048]!
    3740:	98130000 	ldmdals	r3, {}
    3744:	01000017 	tsteq	r0, r7, lsl r0
    3748:	0002af33 	andeq	sl, r2, r3, lsr pc
    374c:	00159b00 	andseq	r9, r5, r0, lsl #22
    3750:	e3000000 	movw	r0, #0	; 0x0
    3754:	02000008 	andeq	r0, r0, #8	; 0x8
    3758:	000dc700 	andeq	ip, sp, r0, lsl #14
    375c:	00010400 	andeq	r0, r1, r0, lsl #8
    3760:	01000000 	tsteq	r0, r0
    3764:	000018cd 	andeq	r1, r0, sp, asr #17
    3768:	0000023c 	andeq	r0, r0, ip, lsr r2
    376c:	08004a90 	stmdaeq	r0, {r4, r7, r9, fp, lr}
    3770:	08004e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, lr}
    3774:	00000dec 	andeq	r0, r0, ip, ror #27
    3778:	9a050402 	bls	144788 <__Stack_Size+0x144388>
    377c:	02000000 	andeq	r0, r0, #0	; 0x0
    3780:	00520502 	subseq	r0, r2, r2, lsl #10
    3784:	01020000 	tsteq	r2, r0
    3788:	00011606 	andeq	r1, r1, r6, lsl #12
    378c:	33750300 	cmncc	r5, #0	; 0x0
    3790:	27020032 	smladxcs	r2, r2, r0, r0
    3794:	00000045 	andeq	r0, r0, r5, asr #32
    3798:	80070402 	andhi	r0, r7, r2, lsl #8
    379c:	03000001 	movweq	r0, #1	; 0x1
    37a0:	00363175 	eorseq	r3, r6, r5, ror r1
    37a4:	00572802 	subseq	r2, r7, r2, lsl #16
    37a8:	02020000 	andeq	r0, r2, #0	; 0x0
    37ac:	00019d07 	andeq	r9, r1, r7, lsl #26
    37b0:	38750300 	ldmdacc	r5!, {r8, r9}^
    37b4:	68290200 	stmdavs	r9!, {r9}
    37b8:	02000000 	andeq	r0, r0, #0	; 0x0
    37bc:	01140801 	tsteq	r4, r1, lsl #16
    37c0:	45040000 	strmi	r0, [r4]
    37c4:	05000000 	streq	r0, [r0]
    37c8:	0000006f 	andeq	r0, r0, pc, rrx
    37cc:	39020106 	stmdbcc	r2, {r1, r2, r8}
    37d0:	0000008e 	andeq	r0, r0, lr, lsl #1
    37d4:	00163507 	andseq	r3, r6, r7, lsl #10
    37d8:	53080000 	movwpl	r0, #32768	; 0x8000
    37dc:	01005445 	tsteq	r0, r5, asr #8
    37e0:	1d740900 	ldclne	9, cr0, [r4]
    37e4:	39020000 	stmdbcc	r2, {}
    37e8:	00000079 	andeq	r0, r0, r9, ror r0
    37ec:	3b020106 	blcc	83c0c <__Stack_Size+0x8380c>
    37f0:	000000ae 	andeq	r0, r0, lr, lsr #1
    37f4:	00080b07 	andeq	r0, r8, r7, lsl #22
    37f8:	2b070000 	blcs	1c3800 <__Stack_Size+0x1c3400>
    37fc:	01000008 	tsteq	r0, r8
    3800:	098d0900 	stmibeq	sp, {r8, fp}
    3804:	3b020000 	blcc	8380c <__Stack_Size+0x8340c>
    3808:	00000099 	muleq	r0, r9, r0
    380c:	0b07040a 	bleq	1c483c <__Stack_Size+0x1c443c>
    3810:	8203033c 	andhi	r0, r3, #-268435456	; 0xf0000000
    3814:	00017501 	andeq	r7, r1, r1, lsl #10
    3818:	1ac50c00 	bne	ff146820 <SCS_BASE+0x1f138820>
    381c:	83030000 	movwhi	r0, #12288	; 0x3000
    3820:	00018501 	andeq	r8, r1, r1, lsl #10
    3824:	00230200 	eoreq	r0, r3, r0, lsl #4
    3828:	0001df0c 	andeq	sp, r1, ip, lsl #30
    382c:	01840300 	orreq	r0, r4, r0, lsl #6
    3830:	0000018a 	andeq	r0, r0, sl, lsl #3
    3834:	0c082302 	stceq	3, cr2, [r8], {2}
    3838:	00001a89 	andeq	r1, r0, r9, lsl #21
    383c:	9a018503 	bls	64c50 <__Stack_Size+0x64850>
    3840:	03000001 	movweq	r0, #1	; 0x1
    3844:	0c018023 	stceq	0, cr8, [r1], {35}
    3848:	00001955 	andeq	r1, r0, r5, asr r9
    384c:	8a018603 	bhi	65060 <__Stack_Size+0x64c60>
    3850:	03000001 	movweq	r0, #1	; 0x1
    3854:	0c018823 	stceq	8, cr8, [r1], {35}
    3858:	00001a9f 	muleq	r0, pc, sl
    385c:	9f018703 	svcls	0x00018703
    3860:	03000001 	movweq	r0, #1	; 0x1
    3864:	0c028023 	stceq	0, cr8, [r2], {35}
    3868:	00000061 	andeq	r0, r0, r1, rrx
    386c:	8a018803 	bhi	65880 <__Stack_Size+0x65480>
    3870:	03000001 	movweq	r0, #1	; 0x1
    3874:	0c028823 	stceq	8, cr8, [r2], {35}
    3878:	00001a15 	andeq	r1, r0, r5, lsl sl
    387c:	a4018903 	strge	r8, [r1], #-2307
    3880:	03000001 	movweq	r0, #1	; 0x1
    3884:	0c038023 	stceq	0, cr8, [r3], {35}
    3888:	000001f3 	strdeq	r0, [r0], -r3
    388c:	8a018a03 	bhi	660a0 <__Stack_Size+0x65ca0>
    3890:	03000001 	movweq	r0, #1	; 0x1
    3894:	0c038823 	stceq	8, cr8, [r3], {35}
    3898:	000017da 	ldrdeq	r1, [r0], -sl
    389c:	a9018b03 	stmdbge	r1, {r0, r1, r8, r9, fp, pc}
    38a0:	03000001 	movweq	r0, #1	; 0x1
    38a4:	0c048023 	stceq	0, cr8, [r4], {35}
    38a8:	0000006b 	andeq	r0, r0, fp, rrx
    38ac:	ae018c03 	cdpge	12, 0, cr8, cr1, cr3, {0}
    38b0:	03000001 	movweq	r0, #1	; 0x1
    38b4:	0d048823 	stceq	8, cr8, [r4, #-140]
    38b8:	00525049 	subseq	r5, r2, r9, asr #32
    38bc:	ce018d03 	cdpgt	13, 0, cr8, cr1, cr3, {0}
    38c0:	03000001 	movweq	r0, #1	; 0x1
    38c4:	00068023 	andeq	r8, r6, r3, lsr #32
    38c8:	0000450e 	andeq	r4, r0, lr, lsl #10
    38cc:	00018500 	andeq	r8, r1, r0, lsl #10
    38d0:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    38d4:	00010000 	andeq	r0, r1, r0
    38d8:	00017504 	andeq	r7, r1, r4, lsl #10
    38dc:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    38e0:	019a0000 	orrseq	r0, sl, r0
    38e4:	b90f0000 	stmdblt	pc, {}
    38e8:	1d000000 	stcne	0, cr0, [r0]
    38ec:	01750400 	cmneq	r5, r0, lsl #8
    38f0:	75040000 	strvc	r0, [r4]
    38f4:	04000001 	streq	r0, [r0], #-1
    38f8:	00000175 	andeq	r0, r0, r5, ror r1
    38fc:	00017504 	andeq	r7, r1, r4, lsl #10
    3900:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    3904:	01be0000 	undefined instruction 0x01be0000
    3908:	b90f0000 	stmdblt	pc, {}
    390c:	3d000000 	stccc	0, cr0, [r0]
    3910:	00450e00 	subeq	r0, r5, r0, lsl #28
    3914:	01ce0000 	biceq	r0, lr, r0
    3918:	b90f0000 	stmdblt	pc, {}
    391c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3920:	01be0400 	undefined instruction 0x01be0400
    3924:	40100000 	andsmi	r0, r0, r0
    3928:	af019103 	svcge	0x00019103
    392c:	0c000002 	stceq	0, cr0, [r0], {2}
    3930:	000018f8 	strdeq	r1, [r0], -r8
    3934:	74019203 	strvc	r9, [r1], #-515
    3938:	02000000 	andeq	r0, r0, #0	; 0x0
    393c:	500c0023 	andpl	r0, ip, r3, lsr #32
    3940:	03000019 	movweq	r0, #25	; 0x19
    3944:	006f0193 	mlseq	pc, r3, r1, r0
    3948:	23020000 	movwcs	r0, #8192	; 0x2000
    394c:	1a9a0c04 	bne	fe686964 <SCS_BASE+0x1e678964>
    3950:	94030000 	strls	r0, [r3]
    3954:	00006f01 	andeq	r6, r0, r1, lsl #30
    3958:	08230200 	stmdaeq	r3!, {r9}
    395c:	0019fb0c 	andseq	pc, r9, ip, lsl #22
    3960:	01950300 	orrseq	r0, r5, r0, lsl #6
    3964:	0000006f 	andeq	r0, r0, pc, rrx
    3968:	0d0c2302 	stceq	3, cr2, [ip, #-8]
    396c:	00524353 	subseq	r4, r2, r3, asr r3
    3970:	6f019603 	svcvs	0x00019603
    3974:	02000000 	andeq	r0, r0, #0	; 0x0
    3978:	430d1023 	movwmi	r1, #53283	; 0xd023
    397c:	03005243 	movweq	r5, #579	; 0x243
    3980:	006f0197 	mlseq	pc, r7, r1, r0
    3984:	23020000 	movwcs	r0, #8192	; 0x2000
    3988:	1a240c14 	bne	9069e0 <__Stack_Size+0x9065e0>
    398c:	98030000 	stmdals	r3, {}
    3990:	0002bf01 	andeq	fp, r2, r1, lsl #30
    3994:	18230200 	stmdane	r3!, {r9}
    3998:	001a290c 	andseq	r2, sl, ip, lsl #18
    399c:	01990300 	orrseq	r0, r9, r0, lsl #6
    39a0:	0000006f 	andeq	r0, r0, pc, rrx
    39a4:	0c242302 	stceq	3, cr2, [r4], #-8
    39a8:	000019d6 	ldrdeq	r1, [r0], -r6
    39ac:	6f019a03 	svcvs	0x00019a03
    39b0:	02000000 	andeq	r0, r0, #0	; 0x0
    39b4:	a90c2823 	stmdbge	ip, {r0, r1, r5, fp, sp}
    39b8:	0300001a 	movweq	r0, #26	; 0x1a
    39bc:	006f019b 	mlseq	pc, fp, r1, r0
    39c0:	23020000 	movwcs	r0, #8192	; 0x2000
    39c4:	1aa40c2c 	bne	fe906a7c <SCS_BASE+0x1e8f8a7c>
    39c8:	9c030000 	stcls	0, cr0, [r3], {0}
    39cc:	00006f01 	andeq	r6, r0, r1, lsl #30
    39d0:	30230200 	eorcc	r0, r3, r0, lsl #4
    39d4:	001a3f0c 	andseq	r3, sl, ip, lsl #30
    39d8:	019d0300 	orrseq	r0, sp, r0, lsl #6
    39dc:	0000006f 	andeq	r0, r0, pc, rrx
    39e0:	0c342302 	ldceq	3, cr2, [r4], #-8
    39e4:	000019ad 	andeq	r1, r0, sp, lsr #19
    39e8:	6f019e03 	svcvs	0x00019e03
    39ec:	02000000 	andeq	r0, r0, #0	; 0x0
    39f0:	c00c3823 	andgt	r3, ip, r3, lsr #16
    39f4:	0300001a 	movweq	r0, #26	; 0x1a
    39f8:	006f019f 	mlseq	pc, pc, r1, r0
    39fc:	23020000 	movwcs	r0, #8192	; 0x2000
    3a00:	450e003c 	strmi	r0, [lr, #-60]
    3a04:	bf000000 	svclt	0x00000000
    3a08:	0f000002 	svceq	0x00000002
    3a0c:	000000b9 	strheq	r0, [r0], -r9
    3a10:	af040002 	svcge	0x00040002
    3a14:	11000002 	tstne	r0, r2
    3a18:	051b0404 	ldreq	r0, [fp, #-1028]
    3a1c:	12000003 	andne	r0, r0, #3	; 0x3
    3a20:	0000091c 	andeq	r0, r0, ip, lsl r9
    3a24:	005e1c04 	subseq	r1, lr, r4, lsl #24
    3a28:	23020000 	movwcs	r0, #8192	; 0x2000
    3a2c:	08d01200 	ldmeq	r0, {r9, ip}^
    3a30:	1d040000 	stcne	0, cr0, [r4]
    3a34:	0000005e 	andeq	r0, r0, lr, asr r0
    3a38:	12012302 	andne	r2, r1, #134217728	; 0x8000000
    3a3c:	0000092c 	andeq	r0, r0, ip, lsr #18
    3a40:	005e1e04 	subseq	r1, lr, r4, lsl #28
    3a44:	23020000 	movwcs	r0, #8192	; 0x2000
    3a48:	07e51202 	strbeq	r1, [r5, r2, lsl #4]!
    3a4c:	1f040000 	svcne	0x00040000
    3a50:	000000ae 	andeq	r0, r0, lr, lsr #1
    3a54:	00032302 	andeq	r2, r3, r2, lsl #6
    3a58:	00099d09 	andeq	r9, r9, r9, lsl #26
    3a5c:	c4200400 	strtgt	r0, [r0], #-1024
    3a60:	13000002 	movwne	r0, #2	; 0x2
    3a64:	001bf601 	andseq	pc, fp, r1, lsl #12
    3a68:	01250100 	teqeq	r5, r0, lsl #2
    3a6c:	08004a90 	stmdaeq	r0, {r4, r7, r9, fp, lr}
    3a70:	08004ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, lr}
    3a74:	03355d01 	teqeq	r5, #64	; 0x40
    3a78:	7d140000 	ldcvc	0, cr0, [r4]
    3a7c:	0100000b 	tsteq	r0, fp
    3a80:	00003a26 	andeq	r3, r0, r6, lsr #20
    3a84:	00520100 	subseq	r0, r2, r0, lsl #2
    3a88:	1b830113 	blne	fe0c3edc <SCS_BASE+0x1e0b5edc>
    3a8c:	3c010000 	stccc	0, cr0, [r1], {0}
    3a90:	004ac401 	subeq	ip, sl, r1, lsl #8
    3a94:	004af408 	subeq	pc, sl, r8, lsl #8
    3a98:	585d0108 	ldmdapl	sp, {r3, r8}^
    3a9c:	15000003 	strne	r0, [r0, #-3]
    3aa0:	00000b7d 	andeq	r0, r0, sp, ror fp
    3aa4:	003a3d01 	eorseq	r3, sl, r1, lsl #26
    3aa8:	13000000 	movwne	r0, #0	; 0x0
    3aac:	001c0201 	andseq	r0, ip, r1, lsl #4
    3ab0:	01620100 	cmneq	r2, r0, lsl #2
    3ab4:	08004af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, lr}
    3ab8:	08004b08 	stmdaeq	r0, {r3, r8, r9, fp, lr}
    3abc:	037f5d01 	cmneq	pc, #64	; 0x40
    3ac0:	fe160000 	cdp2	0, 1, cr0, cr6, cr0, {0}
    3ac4:	01000018 	tsteq	r0, r8, lsl r0
    3ac8:	00003a61 	andeq	r3, r0, r1, ror #20
    3acc:	0015ba00 	andseq	fp, r5, r0, lsl #20
    3ad0:	01170000 	tsteq	r7, r0
    3ad4:	00001a1a 	andeq	r1, r0, sl, lsl sl
    3ad8:	08017501 	stmdaeq	r1, {r0, r8, sl, ip, sp, lr}
    3adc:	8408004b 	strhi	r0, [r8], #-75
    3ae0:	cd08004b 	stcgt	0, cr0, [r8, #-300]
    3ae4:	eb000015 	bl	3b40 <__Stack_Size+0x3740>
    3ae8:	16000003 	strne	r0, [r0], -r3
    3aec:	000017fe 	strdeq	r1, [r0], -lr
    3af0:	03eb7401 	mvneq	r7, #16777216	; 0x1000000
    3af4:	15ec0000 	strbne	r0, [ip]!
    3af8:	8e180000 	wxorhi	wr0, wr8, wr0
    3afc:	0100001a 	tsteq	r0, sl, lsl r0
    3b00:	00003a76 	andeq	r3, r0, r6, ror sl
    3b04:	00160a00 	andseq	r0, r6, r0, lsl #20
    3b08:	0f8b1800 	svceq	0x008b1800
    3b0c:	76010000 	strvc	r0, [r1], -r0
    3b10:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b14:	00001633 	andeq	r1, r0, r3, lsr r6
    3b18:	00173f18 	andseq	r3, r7, r8, lsl pc
    3b1c:	3a760100 	bcc	1d83f24 <__Stack_Size+0x1d83b24>
    3b20:	51000000 	tstpl	r0, r0
    3b24:	15000016 	strne	r0, [r0, #-22]
    3b28:	00001886 	andeq	r1, r0, r6, lsl #17
    3b2c:	003a7701 	eorseq	r7, sl, r1, lsl #14
    3b30:	45150000 	ldrmi	r0, [r5]
    3b34:	0100001a 	tsteq	r0, sl, lsl r0
    3b38:	00003a77 	andeq	r3, r0, r7, ror sl
    3b3c:	04190000 	ldreq	r0, [r9]
    3b40:	00000305 	andeq	r0, r0, r5, lsl #6
    3b44:	1a790113 	bne	1e43f98 <__Stack_Size+0x1e43b98>
    3b48:	a9010000 	stmdbge	r1, {}
    3b4c:	004b8401 	subeq	r8, fp, r1, lsl #8
    3b50:	004b9008 	subeq	r9, fp, r8
    3b54:	165d0108 	ldrbne	r0, [sp], -r8, lsl #2
    3b58:	1a000004 	bne	3b70 <__Stack_Size+0x3770>
    3b5c:	000017fe 	strdeq	r1, [r0], -lr
    3b60:	03eba801 	mvneq	sl, #65536	; 0x10000
    3b64:	50010000 	andpl	r0, r1, r0
    3b68:	0e011b00 	fmacdeq	d1, d1, d0
    3b6c:	01000018 	tsteq	r0, r8, lsl r0
    3b70:	4c010106 	stfmis	f0, [r1], {6}
    3b74:	90000000 	andls	r0, r0, r0
    3b78:	a808004b 	stmdage	r8, {r0, r1, r3, r6}
    3b7c:	0108004b 	tsteq	r8, fp, asr #32
    3b80:	60011c5d 	andvs	r1, r1, sp, asr ip
    3b84:	0100001b 	tsteq	r0, fp, lsl r0
    3b88:	8e010113 	mcrhi	1, 0, r0, cr1, cr3, {0}
    3b8c:	a8000000 	stmdage	r0, {}
    3b90:	cc08004b 	stcgt	0, cr0, [r8], {75}
    3b94:	0108004b 	tsteq	r8, fp, asr #32
    3b98:	0004755d 	andeq	r7, r4, sp, asr r5
    3b9c:	091c1d00 	ldmdbeq	ip, {r8, sl, fp, ip}
    3ba0:	12010000 	andne	r0, r1, #0	; 0x0
    3ba4:	00005e01 	andeq	r5, r0, r1, lsl #28
    3ba8:	00166400 	andseq	r6, r6, r0, lsl #8
    3bac:	1c1b1e00 	ldcne	14, cr1, [fp], {0}
    3bb0:	14010000 	strne	r0, [r1]
    3bb4:	00008e01 	andeq	r8, r0, r1, lsl #28
    3bb8:	6d741f00 	ldclvs	15, cr1, [r4]
    3bbc:	15010070 	strne	r0, [r1, #-112]
    3bc0:	00003a01 	andeq	r3, r0, r1, lsl #20
    3bc4:	00520100 	subseq	r0, r2, r0, lsl #2
    3bc8:	19b20120 	ldmibne	r2!, {r5, r8}
    3bcc:	2f010000 	svccs	0x00010000
    3bd0:	4bcc0101 	blmi	ff303fdc <SCS_BASE+0x1f2f5fdc>
    3bd4:	4bd80800 	blmi	ff605bdc <SCS_BASE+0x1f5f7bdc>
    3bd8:	5d010800 	stcpl	8, cr0, [r1]
    3bdc:	0000049c 	muleq	r0, ip, r4
    3be0:	00091c21 	andeq	r1, r9, r1, lsr #24
    3be4:	012e0100 	teqeq	lr, r0, lsl #2
    3be8:	0000005e 	andeq	r0, r0, lr, asr r0
    3bec:	20005001 	andcs	r5, r0, r1
    3bf0:	0017df01 	andseq	sp, r7, r1, lsl #30
    3bf4:	013e0100 	teqeq	lr, r0, lsl #2
    3bf8:	004bd801 	subeq	sp, fp, r1, lsl #16
    3bfc:	004bf008 	subeq	pc, fp, r8
    3c00:	c55d0108 	ldrbgt	r0, [sp, #-264]
    3c04:	1d000004 	stcne	0, cr0, [r0, #-16]
    3c08:	0000091c 	andeq	r0, r0, ip, lsl r9
    3c0c:	5e013d01 	cdppl	13, 0, cr3, cr1, cr1, {0}
    3c10:	77000000 	strvc	r0, [r0, -r0]
    3c14:	00000016 	andeq	r0, r0, r6, lsl r0
    3c18:	1925011b 	stmdbne	r5!, {r0, r1, r3, r4, r8}
    3c1c:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    3c20:	004c0101 	subeq	r0, ip, r1, lsl #2
    3c24:	4bf00000 	blmi	ffc03c2c <SCS_BASE+0x1fbf5c2c>
    3c28:	4c000800 	stcmi	8, cr0, [r0], {0}
    3c2c:	5d010800 	stcpl	8, cr0, [r1]
    3c30:	1bd4011c 	blne	ff5040a8 <SCS_BASE+0x1f4f60a8>
    3c34:	5b010000 	blpl	43c3c <__Stack_Size+0x4383c>
    3c38:	008e0101 	addeq	r0, lr, r1, lsl #2
    3c3c:	4c000000 	stcmi	0, cr0, [r0], {0}
    3c40:	4c240800 	stcmi	8, cr0, [r4]
    3c44:	5d010800 	stcpl	8, cr0, [r1]
    3c48:	00000524 	andeq	r0, r0, r4, lsr #10
    3c4c:	00091c1d 	andeq	r1, r9, sp, lsl ip
    3c50:	015a0100 	cmpeq	sl, r0, lsl #2
    3c54:	0000005e 	andeq	r0, r0, lr, asr r0
    3c58:	0000168a 	andeq	r1, r0, sl, lsl #13
    3c5c:	001bab1e 	andseq	sl, fp, lr, lsl fp
    3c60:	015c0100 	cmpeq	ip, r0, lsl #2
    3c64:	0000008e 	andeq	r0, r0, lr, lsl #1
    3c68:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    3c6c:	015d0100 	cmpeq	sp, r0, lsl #2
    3c70:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c74:	1b005201 	blne	18480 <__Stack_Size+0x18080>
    3c78:	0018f001 	andseq	pc, r8, r1
    3c7c:	01780100 	cmneq	r8, r0, lsl #2
    3c80:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c84:	004c2400 	subeq	r2, ip, r0, lsl #8
    3c88:	004c3008 	subeq	r3, ip, r8
    3c8c:	205d0108 	subscs	r0, sp, r8, lsl #2
    3c90:	001a0101 	andseq	r0, sl, r1, lsl #2
    3c94:	018a0100 	orreq	r0, sl, r0, lsl #2
    3c98:	004c3001 	subeq	r3, ip, r1
    3c9c:	004c4408 	subeq	r4, ip, r8, lsl #8
    3ca0:	735d0108 	cmpvc	sp, #2	; 0x2
    3ca4:	21000005 	tstcs	r0, r5
    3ca8:	00001b9e 	muleq	r0, lr, fp
    3cac:	3a018901 	bcc	660b8 <__Stack_Size+0x65cb8>
    3cb0:	01000000 	tsteq	r0, r0
    3cb4:	0ff51d50 	svceq	0x00f51d50
    3cb8:	89010000 	stmdbhi	r1, {}
    3cbc:	00003a01 	andeq	r3, r0, r1, lsl #20
    3cc0:	00169d00 	andseq	r9, r6, r0, lsl #26
    3cc4:	01220000 	teqeq	r2, r0
    3cc8:	0000186d 	andeq	r1, r0, sp, ror #16
    3ccc:	01019a01 	tsteq	r1, r1, lsl #20
    3cd0:	08004c44 	stmdaeq	r0, {r2, r6, sl, fp, lr}
    3cd4:	08004c54 	stmdaeq	r0, {r2, r4, r6, sl, fp, lr}
    3cd8:	01225d01 	teqeq	r2, r1, lsl #26
    3cdc:	0000195e 	andeq	r1, r0, lr, asr r9
    3ce0:	0101a601 	tsteq	r1, r1, lsl #12
    3ce4:	08004c54 	stmdaeq	r0, {r2, r4, r6, sl, fp, lr}
    3ce8:	08004c64 	stmdaeq	r0, {r2, r5, r6, sl, fp, lr}
    3cec:	01205d01 	teqeq	r0, r1, lsl #26
    3cf0:	00001a65 	andeq	r1, r0, r5, ror #20
    3cf4:	0101b901 	tsteq	r1, r1, lsl #18
    3cf8:	08004c64 	stmdaeq	r0, {r2, r5, r6, sl, fp, lr}
    3cfc:	08004c80 	stmdaeq	r0, {r7, sl, fp, lr}
    3d00:	05d05d01 	ldrbeq	r5, [r0, #3329]
    3d04:	c7210000 	strgt	r0, [r1, -r0]!
    3d08:	0100001b 	tsteq	r0, fp, lsl r0
    3d0c:	005e01b8 	ldrheq	r0, [lr], #-24
    3d10:	50010000 	andpl	r0, r1, r0
    3d14:	000ef221 	andeq	pc, lr, r1, lsr #4
    3d18:	01b80100 	undefined instruction 0x01b80100
    3d1c:	000000ae 	andeq	r0, r0, lr, lsr #1
    3d20:	20005101 	andcs	r5, r0, r1, lsl #2
    3d24:	001a4c01 	andseq	r4, sl, r1, lsl #24
    3d28:	01d70100 	bicseq	r0, r7, r0, lsl #2
    3d2c:	004c8001 	subeq	r8, ip, r1
    3d30:	004ca808 	subeq	sl, ip, r8, lsl #16
    3d34:	155d0108 	ldrbne	r0, [sp, #-264]
    3d38:	1d000006 	stcne	0, cr0, [r0, #-24]
    3d3c:	00001942 	andeq	r1, r0, r2, asr #18
    3d40:	3a01d601 	bcc	7954c <__Stack_Size+0x7914c>
    3d44:	b0000000 	andlt	r0, r0, r0
    3d48:	21000016 	tstcs	r0, r6, lsl r0
    3d4c:	00000ef2 	strdeq	r0, [r0], -r2
    3d50:	ae01d601 	cfmadd32ge	mvax0, mvfx13, mvfx1, mvfx1
    3d54:	01000000 	tsteq	r0, r0
    3d58:	0f8b2351 	svceq	0x008b2351
    3d5c:	d8010000 	stmdale	r1, {}
    3d60:	00003a01 	andeq	r3, r0, r1, lsl #20
    3d64:	00500100 	subseq	r0, r0, r0, lsl #2
    3d68:	18ac0124 	stmiane	ip!, {r2, r5, r8}
    3d6c:	00010000 	andeq	r0, r1, r0
    3d70:	4ca80102 	stfmis	f0, [r8], #8
    3d74:	4d000800 	stcmi	8, cr0, [r0]
    3d78:	16c30800 	strbne	r0, [r3], r0, lsl #16
    3d7c:	06980000 	ldreq	r0, [r8], r0
    3d80:	421d0000 	andsmi	r0, sp, #0	; 0x0
    3d84:	01000019 	tsteq	r0, r9, lsl r0
    3d88:	003a01fe 	ldrshteq	r0, [sl], -lr
    3d8c:	16e20000 	strbtne	r0, [r2], r0
    3d90:	401d0000 	andsmi	r0, sp, r0
    3d94:	0100001b 	tsteq	r0, fp, lsl r0
    3d98:	005e01fe 	ldrsheq	r0, [lr], #-30
    3d9c:	16f50000 	ldrbtne	r0, [r5], r0
    3da0:	441d0000 	ldrmi	r0, [sp]
    3da4:	01000018 	tsteq	r0, r8, lsl r0
    3da8:	005e01ff 	ldrsheq	r0, [lr], #-31
    3dac:	17080000 	strne	r0, [r8, -r0]
    3db0:	70250000 	eorvc	r0, r5, r0
    3db4:	01000017 	tsteq	r0, r7, lsl r0
    3db8:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3dbc:	171b0000 	ldrne	r0, [fp, -r0]
    3dc0:	e61e0000 	ldr	r0, [lr], -r0
    3dc4:	0100001a 	tsteq	r0, sl, lsl r0
    3dc8:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3dcc:	bb1e0000 	bllt	783dd4 <__Stack_Size+0x7839d4>
    3dd0:	0100001b 	tsteq	r0, fp, lsl r0
    3dd4:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3dd8:	8e250000 	cdphi	0, 2, cr0, cr5, cr0, {0}
    3ddc:	0100001a 	tsteq	r0, sl, lsl r0
    3de0:	003a0202 	eorseq	r0, sl, r2, lsl #4
    3de4:	172e0000 	strne	r0, [lr, -r0]!
    3de8:	1c000000 	stcne	0, cr0, [r0], {0}
    3dec:	001aeb01 	andseq	lr, sl, r1, lsl #22
    3df0:	02290100 	eoreq	r0, r9, #0	; 0x0
    3df4:	00008e01 	andeq	r8, r0, r1, lsl #28
    3df8:	004d0000 	subeq	r0, sp, r0
    3dfc:	004d2008 	subeq	r2, sp, r8
    3e00:	ed5d0108 	ldfe	f0, [sp, #-32]
    3e04:	1d000006 	stcne	0, cr0, [r0, #-24]
    3e08:	00001942 	andeq	r1, r0, r2, asr #18
    3e0c:	3a022801 	bcc	8de18 <__Stack_Size+0x8da18>
    3e10:	57000000 	strpl	r0, [r0, -r0]
    3e14:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    3e18:	000010d8 	ldrdeq	r1, [r0], -r8
    3e1c:	8e022a01 	fmacshi	s4, s4, s2
    3e20:	26000000 	strcs	r0, [r0], -r0
    3e24:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3e28:	3a022b01 	bcc	8ea34 <__Stack_Size+0x8e634>
    3e2c:	25000000 	strcs	r0, [r0]
    3e30:	000019cf 	andeq	r1, r0, pc, asr #19
    3e34:	3a022b01 	bcc	8ea40 <__Stack_Size+0x8e640>
    3e38:	6a000000 	bvs	3e40 <__Stack_Size+0x3a40>
    3e3c:	00000017 	andeq	r0, r0, r7, lsl r0
    3e40:	19db0120 	ldmibne	fp, {r5, r8}^
    3e44:	4f010000 	svcmi	0x00010000
    3e48:	4d200102 	stfmis	f0, [r0, #-8]!
    3e4c:	4d380800 	ldcmi	8, cr0, [r8]
    3e50:	5d010800 	stcpl	8, cr0, [r1]
    3e54:	00000722 	andeq	r0, r0, r2, lsr #14
    3e58:	0019421d 	andseq	r4, r9, sp, lsl r2
    3e5c:	024e0100 	subeq	r0, lr, #0	; 0x0
    3e60:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e64:	00001788 	andeq	r1, r0, r8, lsl #15
    3e68:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3e6c:	02500100 	subseq	r0, r0, #0	; 0x0
    3e70:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e74:	11012000 	tstne	r1, r0
    3e78:	0100001b 	tsteq	r0, fp, lsl r0
    3e7c:	38010267 	stmdacc	r1, {r0, r1, r2, r5, r6, r9}
    3e80:	5008004d 	andpl	r0, r8, sp, asr #32
    3e84:	0108004d 	tsteq	r8, sp, asr #32
    3e88:	0007575d 	andeq	r5, r7, sp, asr r7
    3e8c:	19421d00 	stmdbne	r2, {r8, sl, fp, ip}^
    3e90:	66010000 	strvs	r0, [r1], -r0
    3e94:	00003a02 	andeq	r3, r0, r2, lsl #20
    3e98:	00179b00 	andseq	r9, r7, r0, lsl #22
    3e9c:	6d742600 	ldclvs	6, cr2, [r4]
    3ea0:	68010070 	stmdavs	r1, {r4, r5, r6}
    3ea4:	00003a02 	andeq	r3, r0, r2, lsl #20
    3ea8:	011c0000 	tsteq	ip, r0
    3eac:	00001975 	andeq	r1, r0, r5, ror r9
    3eb0:	01028501 	tsteq	r2, r1, lsl #10
    3eb4:	0000008e 	andeq	r0, r0, lr, lsl #1
    3eb8:	08004d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, lr}
    3ebc:	08004d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, lr}
    3ec0:	07aa5d01 	streq	r5, [sl, r1, lsl #26]!
    3ec4:	421d0000 	andsmi	r0, sp, #0	; 0x0
    3ec8:	01000019 	tsteq	r0, r9, lsl r0
    3ecc:	003a0284 	eorseq	r0, sl, r4, lsl #5
    3ed0:	17ae0000 	strne	r0, [lr, r0]!
    3ed4:	d81e0000 	ldmdale	lr, {}
    3ed8:	01000010 	tsteq	r0, r0, lsl r0
    3edc:	008e0286 	addeq	r0, lr, r6, lsl #5
    3ee0:	74260000 	strtvc	r0, [r6]
    3ee4:	0100706d 	tsteq	r0, sp, rrx
    3ee8:	003a0288 	eorseq	r0, sl, r8, lsl #5
    3eec:	cf230000 	svcgt	0x00230000
    3ef0:	01000019 	tsteq	r0, r9, lsl r0
    3ef4:	003a0288 	eorseq	r0, sl, r8, lsl #5
    3ef8:	53010000 	movwpl	r0, #4096	; 0x1000
    3efc:	ca011c00 	bgt	4af04 <__Stack_Size+0x4ab04>
    3f00:	0100001a 	tsteq	r0, sl, lsl r0
    3f04:	3a0102ad 	bcc	449c0 <__Stack_Size+0x445c0>
    3f08:	70000000 	andvc	r0, r0, r0
    3f0c:	b408004d 	strlt	r0, [r8], #-77
    3f10:	0108004d 	tsteq	r8, sp, asr #32
    3f14:	0008075d 	andeq	r0, r8, sp, asr r7
    3f18:	19421d00 	stmdbne	r2, {r8, sl, fp, ip}^
    3f1c:	ac010000 	stcge	0, cr0, [r1], {0}
    3f20:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f24:	0017c100 	andseq	ip, r7, r0, lsl #2
    3f28:	1b332500 	blne	ccd330 <__Stack_Size+0xcccf30>
    3f2c:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    3f30:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f34:	0017ea00 	andseq	lr, r7, r0, lsl #20
    3f38:	0f8b2500 	svceq	0x008b2500
    3f3c:	af010000 	svcge	0x00010000
    3f40:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f44:	00181300 	andseq	r1, r8, r0, lsl #6
    3f48:	19cf2500 	stmibne	pc, {r8, sl, sp}^
    3f4c:	af010000 	svcge	0x00010000
    3f50:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f54:	00183c00 	andseq	r3, r8, r0, lsl #24
    3f58:	011c0000 	tsteq	ip, r0
    3f5c:	0000182f 	andeq	r1, r0, pc, lsr #16
    3f60:	0102db01 	tsteq	r2, r1, lsl #22
    3f64:	0000003a 	andeq	r0, r0, sl, lsr r0
    3f68:	08004db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, lr}
    3f6c:	08004dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp, lr}
    3f70:	08505d01 	ldmdaeq	r0, {r0, r8, sl, fp, ip, lr}^
    3f74:	421d0000 	andsmi	r0, sp, #0	; 0x0
    3f78:	01000019 	tsteq	r0, r9, lsl r0
    3f7c:	003a02da 	ldrsbteq	r0, [sl], -sl
    3f80:	185a0000 	ldmdane	sl, {}^
    3f84:	9f250000 	svcls	0x00250000
    3f88:	01000018 	tsteq	r0, r8, lsl r0
    3f8c:	003a02dc 	ldrsbteq	r0, [sl], -ip
    3f90:	186d0000 	stmdane	sp!, {}^
    3f94:	74260000 	strtvc	r0, [r6]
    3f98:	0100706d 	tsteq	r0, sp, rrx
    3f9c:	003a02dd 	ldrsbteq	r0, [sl], -sp
    3fa0:	27000000 	strcs	r0, [r0, -r0]
    3fa4:	001a2f01 	andseq	r2, sl, r1, lsl #30
    3fa8:	01fa0100 	mvnseq	r0, r0, lsl #2
    3fac:	0000003a 	andeq	r0, r0, sl, lsr r0
    3fb0:	08004dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp, lr}
    3fb4:	08004dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp, lr}
    3fb8:	00001880 	andeq	r1, r0, r0, lsl #17
    3fbc:	199a0117 	ldmibne	sl, {r0, r1, r2, r4, r8}
    3fc0:	eb010000 	bl	43fc8 <__Stack_Size+0x43bc8>
    3fc4:	004dd401 	subeq	sp, sp, r1, lsl #8
    3fc8:	004de208 	subeq	lr, sp, r8, lsl #4
    3fcc:	0018ab08 	andseq	sl, r8, r8, lsl #22
    3fd0:	00089200 	andeq	r9, r8, r0, lsl #4
    3fd4:	1b921600 	blne	fe4897dc <SCS_BASE+0x1e47b7dc>
    3fd8:	ea010000 	b	43fe0 <__Stack_Size+0x43be0>
    3fdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3fe0:	000018d6 	ldrdeq	r1, [r0], -r6
    3fe4:	11012800 	tstne	r1, r0, lsl #16
    3fe8:	01000019 	tsteq	r0, r9, lsl r0
    3fec:	4de401dd 	stfmie	f0, [r4, #884]!
    3ff0:	4df00800 	ldclmi	8, cr0, [r0]
    3ff4:	18e90800 	stmiane	r9!, {fp}^
    3ff8:	01280000 	teqeq	r8, r0
    3ffc:	00001aae 	andeq	r1, r0, lr, lsr #21
    4000:	f001d101 	undefined instruction 0xf001d101
    4004:	fc08004d 	stc2	0, cr0, [r8], {77}
    4008:	1408004d 	strne	r0, [r8], #-77
    400c:	28000019 	stmdacs	r0, {r0, r3, r4}
    4010:	00188d01 	andseq	r8, r8, r1, lsl #26
    4014:	01c50100 	biceq	r0, r5, r0, lsl #2
    4018:	08004dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, lr}
    401c:	08004e08 	stmdaeq	r0, {r3, r9, sl, fp, lr}
    4020:	0000193f 	andeq	r1, r0, pc, lsr r9
    4024:	185d0128 	ldmdane	sp, {r3, r5, r8}^
    4028:	b9010000 	stmdblt	r1, {}
    402c:	004e0801 	subeq	r0, lr, r1, lsl #16
    4030:	004e1408 	subeq	r1, lr, r8, lsl #8
    4034:	00196a08 	andseq	r6, r9, r8, lsl #20
    4038:	02430000 	subeq	r0, r3, #0	; 0x0
    403c:	00020000 	andeq	r0, r2, r0
    4040:	00001020 	andeq	r1, r0, r0, lsr #32
    4044:	00000104 	andeq	r0, r0, r4, lsl #2
    4048:	89010000 	stmdbhi	r1, {}
    404c:	3c00001c 	stccc	0, cr0, [r0], {28}
    4050:	14000002 	strne	r0, [r0], #-2
    4054:	f408004e 	vst4.16	{d0-d3}, [r8], lr
    4058:	9608004e 	strls	r0, [r8], -lr, asr #32
    405c:	0200000f 	andeq	r0, r0, #15	; 0xf
    4060:	009a0504 	addseq	r0, sl, r4, lsl #10
    4064:	02020000 	andeq	r0, r2, #0	; 0x0
    4068:	00005205 	andeq	r5, r0, r5, lsl #4
    406c:	06010200 	streq	r0, [r1], -r0, lsl #4
    4070:	00000116 	andeq	r0, r0, r6, lsl r1
    4074:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    4078:	45270200 	strmi	r0, [r7, #-512]!
    407c:	02000000 	andeq	r0, r0, #0	; 0x0
    4080:	01800704 	orreq	r0, r0, r4, lsl #14
    4084:	02020000 	andeq	r0, r2, #0	; 0x0
    4088:	00019d07 	andeq	r9, r1, r7, lsl #26
    408c:	38750300 	ldmdacc	r5!, {r8, r9}^
    4090:	5d290200 	sfmpl	f0, 4, [r9]
    4094:	02000000 	andeq	r0, r0, #0	; 0x0
    4098:	01140801 	tsteq	r4, r1, lsl #16
    409c:	45040000 	strmi	r0, [r4]
    40a0:	05000000 	streq	r0, [r0]
    40a4:	7e390201 	cdpvc	2, 3, cr0, cr9, cr1, {0}
    40a8:	06000000 	streq	r0, [r0], -r0
    40ac:	00001635 	andeq	r1, r0, r5, lsr r6
    40b0:	45530700 	ldrbmi	r0, [r3, #-1792]
    40b4:	00010054 	andeq	r0, r1, r4, asr r0
    40b8:	001f7a08 	andseq	r7, pc, r8, lsl #20
    40bc:	69390200 	ldmdbvs	r9!, {r9}
    40c0:	05000000 	streq	r0, [r0]
    40c4:	9e3b0201 	cdpls	2, 3, cr0, cr11, cr1, {0}
    40c8:	06000000 	streq	r0, [r0], -r0
    40cc:	0000080b 	andeq	r0, r0, fp, lsl #16
    40d0:	082b0600 	stmdaeq	fp!, {r9, sl}
    40d4:	00010000 	andeq	r0, r1, r0
    40d8:	00098d08 	andeq	r8, r9, r8, lsl #26
    40dc:	893b0200 	ldmdbhi	fp!, {r9}
    40e0:	09000000 	stmdbeq	r0, {}
    40e4:	080a0704 	stmdaeq	sl, {r2, r8, r9, sl}
    40e8:	d301a403 	movwle	sl, #5123	; 0x1403
    40ec:	0b000000 	bleq	40f4 <__Stack_Size+0x3cf4>
    40f0:	03005243 	movweq	r5, #579	; 0x243
    40f4:	006401a5 	rsbeq	r0, r4, r5, lsr #3
    40f8:	23020000 	movwcs	r0, #8192	; 0x2000
    40fc:	53430b00 	movtpl	r0, #15104	; 0x3b00
    4100:	a6030052 	undefined
    4104:	00006401 	andeq	r6, r0, r1, lsl #8
    4108:	04230200 	strteq	r0, [r3], #-512
    410c:	f0010c00 	undefined instruction 0xf0010c00
    4110:	0100001c 	tsteq	r0, ip, lsl r0
    4114:	4e140152 	mrcmi	1, 0, r0, cr4, cr2, {2}
    4118:	4e200800 	cdpmi	8, 2, cr0, cr0, cr0, {0}
    411c:	5d010800 	stcpl	8, cr0, [r1]
    4120:	000000f8 	strdeq	r0, [r0], -r8
    4124:	000ef20d 	andeq	pc, lr, sp, lsl #4
    4128:	9e510100 	rdflss	f0, f1, f0
    412c:	01000000 	tsteq	r0, r0
    4130:	010c0050 	qaddeq	r0, r0, ip
    4134:	00001c7e 	andeq	r1, r0, lr, ror ip
    4138:	20016201 	andcs	r6, r1, r1, lsl #4
    413c:	2c08004e 	stccs	0, cr0, [r8], {78}
    4140:	0108004e 	tsteq	r8, lr, asr #32
    4144:	00011d5d 	andeq	r1, r1, sp, asr sp
    4148:	0ef20d00 	cdpeq	13, 15, cr0, cr2, cr0, {0}
    414c:	61010000 	tstvs	r1, r0
    4150:	0000009e 	muleq	r0, lr, r0
    4154:	0c005001 	stceq	0, cr5, [r0], {1}
    4158:	001cab01 	andseq	sl, ip, r1, lsl #22
    415c:	017b0100 	cmneq	fp, r0, lsl #2
    4160:	08004e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, lr}
    4164:	08004e40 	stmdaeq	r0, {r6, r9, sl, fp, lr}
    4168:	01535d01 	cmpeq	r3, r1, lsl #26
    416c:	680e0000 	stmdavs	lr, {}
    4170:	0100001c 	tsteq	r0, ip, lsl r0
    4174:	00003a7a 	andeq	r3, r0, sl, ror sl
    4178:	00199500 	andseq	r9, r9, r0, lsl #10
    417c:	0f8b0f00 	svceq	0x008b0f00
    4180:	7c010000 	stcvc	0, cr0, [r1], {0}
    4184:	0000003a 	andeq	r0, r0, sl, lsr r0
    4188:	000019a8 	andeq	r1, r0, r8, lsr #19
    418c:	04010c00 	streq	r0, [r1], #-3072
    4190:	0100001d 	tsteq	r0, sp, lsl r0
    4194:	4e400196 	mcrmi	1, 2, r0, cr0, cr6, {4}
    4198:	4e4c0800 	cdpmi	8, 4, cr0, cr12, cr0, {0}
    419c:	5d010800 	stcpl	8, cr0, [r1]
    41a0:	00000178 	andeq	r0, r0, r8, ror r1
    41a4:	000ef20d 	andeq	pc, lr, sp, lsl #4
    41a8:	9e950100 	fmllss	f0, f5, f0
    41ac:	01000000 	tsteq	r0, r0
    41b0:	01100050 	tsteq	r0, r0, asr r0
    41b4:	00001cbe 	strheq	r1, [r0], -lr
    41b8:	7e01f301 	cdpvc	3, 0, cr15, cr1, cr1, {0}
    41bc:	4c000000 	stcmi	0, cr0, [r0], {0}
    41c0:	6008004e 	andvs	r0, r8, lr, asr #32
    41c4:	0108004e 	tsteq	r8, lr, asr #32
    41c8:	0001ae5d 	andeq	sl, r1, sp, asr lr
    41cc:	1c750e00 	ldclne	14, cr0, [r5]
    41d0:	f2010000 	vhadd.s8	d0, d1, d0
    41d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    41d8:	000019c6 	andeq	r1, r0, r6, asr #19
    41dc:	0010d811 	andseq	sp, r0, r1, lsl r8
    41e0:	7ef40100 	cdpvc	1, 15, cr0, cr4, cr0, {0}
    41e4:	00000000 	andeq	r0, r0, r0
    41e8:	1c410112 	stfnee	f0, [r1], {18}
    41ec:	11010000 	tstne	r1, r0
    41f0:	4e600101 	powmis	f0, f0, f1
    41f4:	4e700800 	cdpmi	8, 7, cr0, cr0, cr0, {0}
    41f8:	5d010800 	stcpl	8, cr0, [r1]
    41fc:	000001d5 	ldrdeq	r0, [r0], -r5
    4200:	001c7513 	andseq	r7, ip, r3, lsl r5
    4204:	01100100 	tsteq	r0, r0, lsl #2
    4208:	0000003a 	andeq	r0, r0, sl, lsr r0
    420c:	14005001 	strne	r5, [r0], #-1
    4210:	001c2c01 	andseq	r2, ip, r1, lsl #24
    4214:	01d90100 	bicseq	r0, r9, r0, lsl #2
    4218:	08004e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, lr}
    421c:	08004ea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, lr}
    4220:	000019d9 	ldrdeq	r1, [r0], -r9
    4224:	1cd00115 	ldfnee	f0, [r0], {21}
    4228:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    422c:	004ea401 	subeq	sl, lr, r1, lsl #8
    4230:	004edc08 	subeq	sp, lr, r8, lsl #24
    4234:	001a0408 	andseq	r0, sl, r8, lsl #8
    4238:	00023100 	andeq	r3, r2, r0, lsl #2
    423c:	1c5a0e00 	mrrcne	14, 0, r0, sl, cr0
    4240:	ad010000 	stcge	0, cr0, [r1]
    4244:	0000003a 	andeq	r0, r0, sl, lsr r0
    4248:	00001a2f 	andeq	r1, r0, pc, lsr #20
    424c:	001ce20e 	andseq	lr, ip, lr, lsl #4
    4250:	53ad0100 	undefined instruction 0x53ad0100
    4254:	42000000 	andmi	r0, r0, #0	; 0x0
    4258:	0f00001a 	svceq	0x0000001a
    425c:	00000f8b 	andeq	r0, r0, fp, lsl #31
    4260:	003aaf01 	eorseq	sl, sl, r1, lsl #30
    4264:	1a600000 	bne	180426c <__Stack_Size+0x1803e6c>
    4268:	14000000 	strne	r0, [r0]
    426c:	001c4f01 	andseq	r4, ip, r1, lsl #30
    4270:	01440100 	cmpeq	r4, r0, lsl #2
    4274:	08004edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp, lr}
    4278:	08004ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, lr}
    427c:	00001a89 	andeq	r1, r0, r9, lsl #21
    4280:	0008b900 	andeq	fp, r8, r0, lsl #18
    4284:	60000200 	andvs	r0, r0, r0, lsl #4
    4288:	04000011 	streq	r0, [r0], #-17
    428c:	00000001 	andeq	r0, r0, r1
    4290:	20820100 	addcs	r0, r2, r0, lsl #2
    4294:	023c0000 	eorseq	r0, ip, #0	; 0x0
    4298:	4ef40000 	cdpmi	0, 15, cr0, cr4, cr0, {0}
    429c:	52980800 	addspl	r0, r8, #0	; 0x0
    42a0:	106c0800 	rsbne	r0, ip, r0, lsl #16
    42a4:	04020000 	streq	r0, [r2]
    42a8:	00009a05 	andeq	r9, r0, r5, lsl #20
    42ac:	05020200 	streq	r0, [r2, #-512]
    42b0:	00000052 	andeq	r0, r0, r2, asr r0
    42b4:	16060102 	strne	r0, [r6], -r2, lsl #2
    42b8:	03000001 	movweq	r0, #1	; 0x1
    42bc:	00323375 	eorseq	r3, r2, r5, ror r3
    42c0:	00452702 	subeq	r2, r5, r2, lsl #14
    42c4:	04020000 	streq	r0, [r2]
    42c8:	00018007 	andeq	r8, r1, r7
    42cc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    42d0:	0000019d 	muleq	r0, sp, r1
    42d4:	00387503 	eorseq	r7, r8, r3, lsl #10
    42d8:	005d2902 	subseq	r2, sp, r2, lsl #18
    42dc:	01020000 	tsteq	r2, r0
    42e0:	00011408 	andeq	r1, r1, r8, lsl #8
    42e4:	00450400 	subeq	r0, r5, r0, lsl #8
    42e8:	01050000 	tsteq	r5, r0
    42ec:	007e3902 	rsbseq	r3, lr, r2, lsl #18
    42f0:	35060000 	strcc	r0, [r6]
    42f4:	00000016 	andeq	r0, r0, r6, lsl r0
    42f8:	54455307 	strbpl	r5, [r5], #-775
    42fc:	08000100 	stmdaeq	r0, {r8}
    4300:	00001f7a 	andeq	r1, r0, sl, ror pc
    4304:	00693902 	rsbeq	r3, r9, r2, lsl #18
    4308:	74080000 	strvc	r0, [r8]
    430c:	0200001d 	andeq	r0, r0, #29	; 0x1d
    4310:	00006939 	andeq	r6, r0, r9, lsr r9
    4314:	02010500 	andeq	r0, r1, #0	; 0x0
    4318:	0000a93b 	andeq	sl, r0, fp, lsr r9
    431c:	080b0600 	stmdaeq	fp, {r9, sl}
    4320:	06000000 	streq	r0, [r0], -r0
    4324:	0000082b 	andeq	r0, r0, fp, lsr #16
    4328:	8d080001 	stchi	0, cr0, [r8, #-4]
    432c:	02000009 	andeq	r0, r0, #9	; 0x9
    4330:	0000943b 	andeq	r9, r0, fp, lsr r4
    4334:	02010500 	andeq	r0, r1, #0	; 0x0
    4338:	0000c93e 	andeq	ip, r0, lr, lsr r9
    433c:	08740600 	ldmdaeq	r4!, {r9, sl}^
    4340:	06000000 	streq	r0, [r0], -r0
    4344:	00000823 	andeq	r0, r0, r3, lsr #16
    4348:	43080001 	movwmi	r0, #32769	; 0x8001
    434c:	02000008 	andeq	r0, r0, #8	; 0x8
    4350:	0000b43e 	andeq	fp, r0, lr, lsr r4
    4354:	07040900 	streq	r0, [r4, -r0, lsl #18]
    4358:	ab03280a 	blge	ce388 <__Stack_Size+0xcdf88>
    435c:	00017601 	andeq	r7, r1, r1, lsl #12
    4360:	52430b00 	subpl	r0, r3, #0	; 0x0
    4364:	01ac0300 	undefined instruction 0x01ac0300
    4368:	00000064 	andeq	r0, r0, r4, rrx
    436c:	0c002302 	stceq	3, cr2, [r0], {2}
    4370:	00001dd9 	ldrdeq	r1, [r0], -r9
    4374:	6401ad03 	strvs	sl, [r1], #-3331
    4378:	02000000 	andeq	r0, r0, #0	; 0x0
    437c:	430b0423 	movwmi	r0, #46115	; 0xb423
    4380:	03005249 	movweq	r5, #585	; 0x249
    4384:	006401ae 	rsbeq	r0, r4, lr, lsr #3
    4388:	23020000 	movwcs	r0, #8192	; 0x2000
    438c:	1e980c08 	cdpne	12, 9, cr0, cr8, cr8, {0}
    4390:	af030000 	svcge	0x00030000
    4394:	00006401 	andeq	r6, r0, r1, lsl #8
    4398:	0c230200 	sfmeq	f0, 4, [r3]
    439c:	001d150c 	andseq	r1, sp, ip, lsl #10
    43a0:	01b00300 	lslseq	r0, r0, #6
    43a4:	00000064 	andeq	r0, r0, r4, rrx
    43a8:	0c102302 	ldceq	3, cr2, [r0], {2}
    43ac:	00001eba 	strheq	r1, [r0], -sl
    43b0:	6401b103 	strvs	fp, [r1], #-259
    43b4:	02000000 	andeq	r0, r0, #0	; 0x0
    43b8:	f20c1423 	vshl.s8	d1, d19, d12
    43bc:	0300001e 	movweq	r0, #30	; 0x1e
    43c0:	006401b2 	strhteq	r0, [r4], #-18
    43c4:	23020000 	movwcs	r0, #8192	; 0x2000
    43c8:	1ded0c18 	stclne	12, cr0, [sp, #96]!
    43cc:	b3030000 	movwlt	r0, #12288	; 0x3000
    43d0:	00006401 	andeq	r6, r0, r1, lsl #8
    43d4:	1c230200 	sfmne	f0, 4, [r3]
    43d8:	001d7d0c 	andseq	r7, sp, ip, lsl #26
    43dc:	01b40300 	undefined instruction 0x01b40300
    43e0:	00000064 	andeq	r0, r0, r4, rrx
    43e4:	0b202302 	bleq	80cff4 <__Stack_Size+0x80cbf4>
    43e8:	00525343 	subseq	r5, r2, r3, asr #6
    43ec:	6401b503 	strvs	fp, [r1], #-1283
    43f0:	02000000 	andeq	r0, r0, #0	; 0x0
    43f4:	0d002423 	cfstrseq	mvf2, [r0, #-140]
    43f8:	c51a0414 	ldrgt	r0, [sl, #-1044]
    43fc:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    4400:	00001fd8 	ldrdeq	r1, [r0], -r8
    4404:	003a1b04 	eorseq	r1, sl, r4, lsl #22
    4408:	23020000 	movwcs	r0, #8192	; 0x2000
    440c:	1dde0e00 	ldclne	14, cr0, [lr]
    4410:	1c040000 	stcne	0, cr0, [r4], {0}
    4414:	0000003a 	andeq	r0, r0, sl, lsr r0
    4418:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    441c:	00002041 	andeq	r2, r0, r1, asr #32
    4420:	003a1d04 	eorseq	r1, sl, r4, lsl #26
    4424:	23020000 	movwcs	r0, #8192	; 0x2000
    4428:	1ff40e08 	svcne	0x00f40e08
    442c:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    4430:	0000003a 	andeq	r0, r0, sl, lsr r0
    4434:	0e0c2302 	cdpeq	3, 0, cr2, cr12, cr2, {0}
    4438:	00001f3a 	andeq	r1, r0, sl, lsr pc
    443c:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    4440:	23020000 	movwcs	r0, #8192	; 0x2000
    4444:	a6080010 	undefined
    4448:	0400001d 	streq	r0, [r0], #-29
    444c:	00017620 	andeq	r7, r1, r0, lsr #12
    4450:	73010f00 	movwvc	r0, #7936	; 0x1f00
    4454:	0100001f 	tsteq	r0, pc, lsl r0
    4458:	7e0103de 	mcrvc	3, 0, r0, cr1, cr14, {6}
    445c:	01000000 	tsteq	r0, r0
    4460:	00000214 	andeq	r0, r0, r4, lsl r2
    4464:	001f4b10 	andseq	r4, pc, r0, lsl fp
    4468:	03dd0100 	bicseq	r0, sp, #0	; 0x0
    446c:	00000053 	andeq	r0, r0, r3, asr r0
    4470:	706d7411 	rsbvc	r7, sp, r1, lsl r4
    4474:	03df0100 	bicseq	r0, pc, #0	; 0x0
    4478:	0000003a 	andeq	r0, r0, sl, lsr r0
    447c:	001ed112 	andseq	sp, lr, r2, lsl r1
    4480:	03e00100 	mvneq	r0, #0	; 0x0
    4484:	0000003a 	andeq	r0, r0, sl, lsr r0
    4488:	0010d812 	andseq	sp, r0, r2, lsl r8
    448c:	03e10100 	mvneq	r0, #0	; 0x0
    4490:	0000007e 	andeq	r0, r0, lr, ror r0
    4494:	09011300 	stmdbeq	r1, {r8, r9, ip}
    4498:	0100001e 	tsteq	r0, lr, lsl r0
    449c:	4ef4017d 	mrcmi	1, 7, r0, cr4, cr13, {3}
    44a0:	4f340800 	svcmi	0x00340800
    44a4:	5d010800 	stcpl	8, cr0, [r1]
    44a8:	1fca0114 	svcne	0x00ca0114
    44ac:	a0010000 	andge	r0, r1, r0
    44b0:	004f3401 	subeq	r3, pc, r1, lsl #8
    44b4:	004f6808 	subeq	r6, pc, r8, lsl #16
    44b8:	4c5d0108 	ldfmie	f0, [sp], {8}
    44bc:	15000002 	strne	r0, [r0, #-2]
    44c0:	00002028 	andeq	r2, r0, r8, lsr #32
    44c4:	003a9f01 	eorseq	r9, sl, r1, lsl #30
    44c8:	50010000 	andpl	r0, r1, r0
    44cc:	14011600 	strne	r1, [r1], #-1536
    44d0:	0100001e 	tsteq	r0, lr, lsl r0
    44d4:	00c901c7 	sbceq	r0, r9, r7, asr #3
    44d8:	4f680000 	svcmi	0x00680000
    44dc:	4f980800 	svcmi	0x00980800
    44e0:	1aa80800 	bne	fea064e8 <SCS_BASE+0x1e9f84e8>
    44e4:	02f10000 	rscseq	r0, r1, #0	; 0x0
    44e8:	fa170000 	blx	5c44f0 <__Stack_Size+0x5c40f0>
    44ec:	0100001e 	tsteq	r0, lr, lsl r0
    44f0:	000064c8 	andeq	r6, r0, r8, asr #9
    44f4:	001ac700 	andseq	ip, sl, r0, lsl #14
    44f8:	0f401800 	svceq	0x00401800
    44fc:	c9010000 	stmdbgt	r1, {}
    4500:	000000c9 	andeq	r0, r0, r9, asr #1
    4504:	001fc018 	andseq	ip, pc, r8, lsl r0
    4508:	7eca0100 	polvce	f0, f2, f0
    450c:	19000000 	stmdbne	r0, {}
    4510:	000001d0 	ldrdeq	r0, [r0], -r0
    4514:	08004f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp, lr}
    4518:	000000c8 	andeq	r0, r0, r8, asr #1
    451c:	02becf01 	adcseq	ip, lr, #4	; 0x4
    4520:	e31a0000 	tst	sl, #0	; 0x0
    4524:	1b000001 	blne	4530 <__Stack_Size+0x4130>
    4528:	000000e0 	andeq	r0, r0, r0, ror #1
    452c:	0001ef1c 	andeq	lr, r1, ip, lsl pc
    4530:	01fb1d00 	mvnseq	r1, r0, lsl #26
    4534:	52010000 	andpl	r0, r1, #0	; 0x0
    4538:	0002071c 	andeq	r0, r2, ip, lsl r7
    453c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4540:	000001d0 	ldrdeq	r0, [r0], -r0
    4544:	08004f86 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, fp, lr}
    4548:	08004f90 	stmdaeq	r0, {r4, r7, r8, r9, sl, fp, lr}
    454c:	e31ad401 	tst	sl, #16777216	; 0x1000000
    4550:	1f000001 	svcne	0x00000001
    4554:	08004f86 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, fp, lr}
    4558:	08004f90 	stmdaeq	r0, {r4, r7, r8, r9, sl, fp, lr}
    455c:	0001ef1c 	andeq	lr, r1, ip, lsl pc
    4560:	01fb2000 	mvnseq	r2, r0
    4564:	1af20000 	bne	ffc8456c <SCS_BASE+0x1fc7656c>
    4568:	071c0000 	ldreq	r0, [ip, -r0]
    456c:	00000002 	andeq	r0, r0, r2
    4570:	01140000 	tsteq	r4, r0
    4574:	00001f1c 	andeq	r1, r0, ip, lsl pc
    4578:	9801ea01 	stmdals	r1, {r0, r9, fp, sp, lr, pc}
    457c:	ac08004f 	stcge	0, cr0, [r8], {79}
    4580:	0108004f 	tsteq	r8, pc, asr #32
    4584:	0003235d 	andeq	r2, r3, sp, asr r3
    4588:	1f261500 	svcne	0x00261500
    458c:	e9010000 	stmdb	r1, {}
    4590:	00000053 	andeq	r0, r0, r3, asr r0
    4594:	8b215001 	blhi	8585a0 <__Stack_Size+0x8581a0>
    4598:	0100000f 	tsteq	r0, pc
    459c:	00003aeb 	andeq	r3, r0, fp, ror #21
    45a0:	00530100 	subseq	r0, r3, r0, lsl #2
    45a4:	20dc0122 	sbcscs	r0, ip, r2, lsr #2
    45a8:	07010000 	streq	r0, [r1, -r0]
    45ac:	4fac0101 	svcmi	0x00ac0101
    45b0:	4fb80800 	svcmi	0x00b80800
    45b4:	5d010800 	stcpl	8, cr0, [r1]
    45b8:	0000034a 	andeq	r0, r0, sl, asr #6
    45bc:	000ef223 	andeq	pc, lr, r3, lsr #4
    45c0:	01060100 	tsteq	r6, r0, lsl #2
    45c4:	000000a9 	andeq	r0, r0, r9, lsr #1
    45c8:	22005001 	andcs	r5, r0, #1	; 0x1
    45cc:	001e5201 	andseq	r5, lr, r1, lsl #4
    45d0:	01200100 	teqeq	r0, r0, lsl #2
    45d4:	004fb801 	subeq	fp, pc, r1, lsl #16
    45d8:	004fcc08 	subeq	ip, pc, r8, lsl #24
    45dc:	915d0108 	cmpls	sp, r8, lsl #2
    45e0:	24000003 	strcs	r0, [r0], #-3
    45e4:	00001f54 	andeq	r1, r0, r4, asr pc
    45e8:	3a011f01 	bcc	4c1f4 <__Stack_Size+0x4bdf4>
    45ec:	05000000 	streq	r0, [r0]
    45f0:	2300001b 	movwcs	r0, #27	; 0x1b
    45f4:	00001db8 	strheq	r1, [r0], -r8
    45f8:	3a011f01 	bcc	4c204 <__Stack_Size+0x4be04>
    45fc:	01000000 	tsteq	r0, r0
    4600:	0f8b2551 	svceq	0x008b2551
    4604:	21010000 	tstcs	r1, r0
    4608:	00003a01 	andeq	r3, r0, r1, lsl #20
    460c:	001b1800 	andseq	r1, fp, r0, lsl #16
    4610:	01220000 	teqeq	r2, r0
    4614:	00001d9b 	muleq	r0, fp, sp
    4618:	01013d01 	tsteq	r1, r1, lsl #26
    461c:	08004fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, lr}
    4620:	08004fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, lr}
    4624:	03b85d01 	undefined instruction 0x03b85d01
    4628:	f2230000 	vhadd.s32	d0, d3, d0
    462c:	0100000e 	tsteq	r0, lr
    4630:	00a9013c 	adceq	r0, r9, ip, lsr r1
    4634:	50010000 	andpl	r0, r1, r0
    4638:	62012200 	andvs	r2, r1, #0	; 0x0
    463c:	0100001f 	tsteq	r0, pc, lsl r0
    4640:	d8010150 	stmdale	r1, {r4, r6, r8}
    4644:	ec08004f 	stc	0, cr0, [r8], {79}
    4648:	0108004f 	tsteq	r8, pc, asr #32
    464c:	0003f15d 	andeq	pc, r3, sp, asr r1
    4650:	20302400 	eorscs	r2, r0, r0, lsl #8
    4654:	4f010000 	svcmi	0x00010000
    4658:	00003a01 	andeq	r3, r0, r1, lsl #20
    465c:	001b3600 	andseq	r3, fp, r0, lsl #12
    4660:	0f8b2500 	svceq	0x008b2500
    4664:	51010000 	tstpl	r1, r0
    4668:	00003a01 	andeq	r3, r0, r1, lsl #20
    466c:	001b4900 	andseq	r4, fp, r0, lsl #18
    4670:	01260000 	teqeq	r6, r0
    4674:	00001e84 	andeq	r1, r0, r4, lsl #29
    4678:	01016e01 	tsteq	r1, r1, lsl #28
    467c:	00000053 	andeq	r0, r0, r3, asr r0
    4680:	08004fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, lr}
    4684:	08004ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4688:	01225d01 	teqeq	r2, r1, lsl #26
    468c:	000020cd 	andeq	r2, r0, sp, asr #1
    4690:	01018501 	tsteq	r1, r1, lsl #10
    4694:	08004ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4698:	08005010 	stmdaeq	r0, {r4, ip, lr}
    469c:	04425d01 	strbeq	r5, [r2], #-3329
    46a0:	b5240000 	strlt	r0, [r4]!
    46a4:	0100001f 	tsteq	r0, pc, lsl r0
    46a8:	003a0184 	eorseq	r0, sl, r4, lsl #3
    46ac:	1b670000 	blne	19c46b4 <__Stack_Size+0x19c42b4>
    46b0:	8b250000 	blhi	9446b8 <__Stack_Size+0x9442b8>
    46b4:	0100000f 	tsteq	r0, pc
    46b8:	003a0186 	eorseq	r0, sl, r6, lsl #3
    46bc:	1b7a0000 	blne	1e846c4 <__Stack_Size+0x1e842c4>
    46c0:	22000000 	andcs	r0, r0, #0	; 0x0
    46c4:	001ec101 	andseq	ip, lr, r1, lsl #2
    46c8:	01a60100 	undefined instruction 0x01a60100
    46cc:	00501001 	subseq	r1, r0, r1
    46d0:	00502408 	subseq	r2, r0, r8, lsl #8
    46d4:	7b5d0108 	blvc	1744afc <__Stack_Size+0x17446fc>
    46d8:	24000004 	strcs	r0, [r0], #-4
    46dc:	00001d1e 	andeq	r1, r0, lr, lsl sp
    46e0:	3a01a501 	bcc	6daec <__Stack_Size+0x6d6ec>
    46e4:	98000000 	stmdals	r0, {}
    46e8:	2500001b 	strcs	r0, [r0, #-27]
    46ec:	00000f8b 	andeq	r0, r0, fp, lsl #31
    46f0:	3a01a701 	bcc	6e2fc <__Stack_Size+0x6defc>
    46f4:	ab000000 	blge	46fc <__Stack_Size+0x42fc>
    46f8:	0000001b 	andeq	r0, r0, fp, lsl r0
    46fc:	21040122 	tstcs	r4, r2, lsr #2
    4700:	c7010000 	strgt	r0, [r1, -r0]
    4704:	50240101 	eorpl	r0, r4, r1, lsl #2
    4708:	50380800 	eorspl	r0, r8, r0, lsl #16
    470c:	5d010800 	stcpl	8, cr0, [r1]
    4710:	000004b0 	strheq	r0, [r0], -r0
    4714:	001d1e23 	andseq	r1, sp, r3, lsr #28
    4718:	01c60100 	biceq	r0, r6, r0, lsl #2
    471c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4720:	8b275001 	blhi	9d872c <__Stack_Size+0x9d832c>
    4724:	0100000f 	tsteq	r0, pc
    4728:	003a01c8 	eorseq	r0, sl, r8, asr #3
    472c:	53010000 	movwpl	r0, #4096	; 0x1000
    4730:	04012200 	streq	r2, [r1], #-512
    4734:	01000020 	tsteq	r0, r0, lsr #32
    4738:	380101ea 	stmdacc	r1, {r1, r3, r5, r6, r7, r8}
    473c:	54080050 	strpl	r0, [r8], #-80
    4740:	01080050 	qaddeq	r0, r0, r8
    4744:	0004e55d 	andeq	lr, r4, sp, asr r5
    4748:	20ef2300 	rsccs	r2, pc, r0, lsl #6
    474c:	e9010000 	stmdb	r1, {}
    4750:	00005301 	andeq	r5, r0, r1, lsl #6
    4754:	23500100 	cmpcs	r0, #0	; 0x0
    4758:	00000ef2 	strdeq	r0, [r0], -r2
    475c:	a901e901 	stmdbge	r1, {r0, r8, fp, sp, lr, pc}
    4760:	01000000 	tsteq	r0, r0
    4764:	01220051 	qsubeq	r0, r1, r2
    4768:	00001e68 	andeq	r1, r0, r8, ror #28
    476c:	01020901 	tsteq	r2, r1, lsl #18
    4770:	08005054 	stmdaeq	r0, {r2, r4, r6, ip, lr}
    4774:	08005060 	stmdaeq	r0, {r5, r6, ip, lr}
    4778:	050c5d01 	streq	r5, [ip, #-3329]
    477c:	96230000 	strtls	r0, [r3], -r0
    4780:	0100001f 	tsteq	r0, pc, lsl r0
    4784:	003a0208 	eorseq	r0, sl, r8, lsl #4
    4788:	50010000 	andpl	r0, r1, r0
    478c:	27012200 	strcs	r2, [r1, -r0, lsl #4]
    4790:	0100001d 	tsteq	r0, sp, lsl r0
    4794:	6001021e 	andvs	r0, r1, lr, lsl r2
    4798:	74080050 	strvc	r0, [r8], #-80
    479c:	01080050 	qaddeq	r0, r0, r8
    47a0:	0005455d 	andeq	r4, r5, sp, asr r5
    47a4:	1d912400 	cfldrsne	mvf2, [r1]
    47a8:	1d010000 	stcne	0, cr0, [r1]
    47ac:	00003a02 	andeq	r3, r0, r2, lsl #20
    47b0:	001bc900 	andseq	ip, fp, r0, lsl #18
    47b4:	0f8b2500 	svceq	0x008b2500
    47b8:	1f010000 	svcne	0x00010000
    47bc:	00003a02 	andeq	r3, r0, r2, lsl #20
    47c0:	001bdc00 	andseq	sp, fp, r0, lsl #24
    47c4:	01220000 	teqeq	r2, r0
    47c8:	00002051 	andeq	r2, r0, r1, asr r0
    47cc:	01023d01 	tsteq	r2, r1, lsl #26
    47d0:	08005074 	stmdaeq	r0, {r2, r4, r5, r6, ip, lr}
    47d4:	08005094 	stmdaeq	r0, {r2, r4, r7, ip, lr}
    47d8:	056c5d01 	strbeq	r5, [ip, #-3329]!
    47dc:	65230000 	strvs	r0, [r3]!
    47e0:	0100001d 	tsteq	r0, sp, lsl r0
    47e4:	0053023c 	subseq	r0, r3, ip, lsr r2
    47e8:	50010000 	andpl	r0, r1, r0
    47ec:	79012200 	stmdbvc	r1, {r9, sp}
    47f0:	0100001e 	tsteq	r0, lr, lsl r0
    47f4:	94010264 	strls	r0, [r1], #-612
    47f8:	a0080050 	andge	r0, r8, r0, asr r0
    47fc:	01080050 	qaddeq	r0, r0, r8
    4800:	0005935d 	andeq	r9, r5, sp, asr r3
    4804:	0ef22300 	cdpeq	3, 15, cr2, cr2, cr0, {0}
    4808:	63010000 	movwvs	r0, #4096	; 0x1000
    480c:	0000a902 	andeq	sl, r0, r2, lsl #18
    4810:	00500100 	subseq	r0, r0, r0, lsl #2
    4814:	1f850122 	svcne	0x00850122
    4818:	7a010000 	bvc	44820 <__Stack_Size+0x44420>
    481c:	50a00102 	adcpl	r0, r0, r2, lsl #2
    4820:	50b00800 	adcspl	r0, r0, r0, lsl #16
    4824:	5d010800 	stcpl	8, cr0, [r1]
    4828:	000005bc 	strheq	r0, [r0], -ip
    482c:	001e2a24 	andseq	r2, lr, r4, lsr #20
    4830:	02790100 	rsbseq	r0, r9, #0	; 0x0
    4834:	0000003a 	andeq	r0, r0, sl, lsr r0
    4838:	00001bfa 	strdeq	r1, [r0], -sl
    483c:	a4012200 	strge	r2, [r1], #-512
    4840:	01000020 	tsteq	r0, r0, lsr #32
    4844:	b001028d 	andlt	r0, r1, sp, lsl #5
    4848:	bc080050 	stclt	0, cr0, [r8], {80}
    484c:	01080050 	qaddeq	r0, r0, r8
    4850:	0005e35d 	andeq	lr, r5, sp, asr r3
    4854:	0ef22300 	cdpeq	3, 15, cr2, cr2, cr0, {0}
    4858:	8c010000 	stchi	0, cr0, [r1], {0}
    485c:	0000a902 	andeq	sl, r0, r2, lsl #18
    4860:	00500100 	subseq	r0, r0, r0, lsl #2
    4864:	20700122 	rsbscs	r0, r0, r2, lsr #2
    4868:	9d010000 	stcls	0, cr0, [r1]
    486c:	50bc0102 	adcspl	r0, ip, r2, lsl #2
    4870:	51740800 	cmnpl	r4, r0, lsl #16
    4874:	5d010800 	stcpl	8, cr0, [r1]
    4878:	00000644 	andeq	r0, r0, r4, asr #12
    487c:	001fe924 	andseq	lr, pc, r4, lsr #18
    4880:	029c0100 	addseq	r0, ip, #0	; 0x0
    4884:	00000644 	andeq	r0, r0, r4, asr #12
    4888:	00001c0d 	andeq	r1, r0, sp, lsl #24
    488c:	706d7428 	rsbvc	r7, sp, r8, lsr #8
    4890:	029e0100 	addseq	r0, lr, #0	; 0x0
    4894:	0000003a 	andeq	r0, r0, sl, lsr r0
    4898:	00001c2b 	andeq	r1, r0, fp, lsr #24
    489c:	001e6025 	andseq	r6, lr, r5, lsr #32
    48a0:	029e0100 	addseq	r0, lr, #0	; 0x0
    48a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    48a8:	00001c5f 	andeq	r1, r0, pc, asr ip
    48ac:	001eb012 	andseq	fp, lr, r2, lsl r0
    48b0:	029e0100 	addseq	r0, lr, #0	; 0x0
    48b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    48b8:	001df512 	andseq	pc, sp, r2, lsl r5
    48bc:	029e0100 	addseq	r0, lr, #0	; 0x0
    48c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    48c4:	c5042900 	strgt	r2, [r4, #-2304]
    48c8:	22000001 	andcs	r0, r0, #1	; 0x1
    48cc:	001dc301 	andseq	ip, sp, r1, lsl #6
    48d0:	03010100 	movweq	r0, #4352	; 0x1100
    48d4:	00517401 	subseq	r7, r1, r1, lsl #8
    48d8:	00519008 	subseq	r9, r1, r8
    48dc:	7f5d0108 	svcvc	0x005d0108
    48e0:	23000006 	movwcs	r0, #6	; 0x6
    48e4:	000020f6 	strdeq	r2, [r0], -r6
    48e8:	3a030001 	bcc	c48f4 <__Stack_Size+0xc44f4>
    48ec:	01000000 	tsteq	r0, r0
    48f0:	0ef22350 	mrceq	3, 7, r2, cr2, cr0, {2}
    48f4:	00010000 	andeq	r0, r1, r0
    48f8:	0000a903 	andeq	sl, r0, r3, lsl #18
    48fc:	00510100 	subseq	r0, r1, r0, lsl #2
    4900:	20110122 	andscs	r0, r1, r2, lsr #2
    4904:	22010000 	andcs	r0, r1, #0	; 0x0
    4908:	51900103 	orrspl	r0, r0, r3, lsl #2
    490c:	51ac0800 	undefined instruction 0x51ac0800
    4910:	5d010800 	stcpl	8, cr0, [r1]
    4914:	000006b4 	strheq	r0, [r0], -r4
    4918:	001d8223 	andseq	r8, sp, r3, lsr #4
    491c:	03210100 	teqeq	r1, #0	; 0x0
    4920:	0000003a 	andeq	r0, r0, sl, lsr r0
    4924:	f2235001 	vhadd.s32	d5, d3, d1
    4928:	0100000e 	tsteq	r0, lr
    492c:	00a90321 	adceq	r0, r9, r1, lsr #6
    4930:	51010000 	tstpl	r1, r0
    4934:	db012200 	blle	4d13c <__Stack_Size+0x4cd3c>
    4938:	0100001e 	tsteq	r0, lr, lsl r0
    493c:	ac010344 	stcge	3, cr0, [r1], {68}
    4940:	c8080051 	stmdagt	r8, {r0, r4, r6}
    4944:	01080051 	qaddeq	r0, r1, r8
    4948:	0006e95d 	andeq	lr, r6, sp, asr r9
    494c:	1ea12300 	cdpne	3, 10, cr2, cr1, cr0, {0}
    4950:	43010000 	movwmi	r0, #4096	; 0x1000
    4954:	00003a03 	andeq	r3, r0, r3, lsl #20
    4958:	23500100 	cmpcs	r0, #0	; 0x0
    495c:	00000ef2 	strdeq	r0, [r0], -r2
    4960:	a9034301 	stmdbge	r3, {r0, r8, r9, lr}
    4964:	01000000 	tsteq	r0, r0
    4968:	01220051 	qsubeq	r0, r1, r2
    496c:	00001d4e 	andeq	r1, r0, lr, asr #26
    4970:	01036401 	tsteq	r3, r1, lsl #8
    4974:	080051c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, lr}
    4978:	080051e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, lr}
    497c:	071e5d01 	ldreq	r5, [lr, -r1, lsl #26]
    4980:	82230000 	eorhi	r0, r3, #0	; 0x0
    4984:	0100001d 	tsteq	r0, sp, lsl r0
    4988:	003a0363 	eorseq	r0, sl, r3, ror #6
    498c:	50010000 	andpl	r0, r1, r0
    4990:	000ef223 	andeq	pc, lr, r3, lsr #4
    4994:	03630100 	cmneq	r3, #0	; 0x0
    4998:	000000a9 	andeq	r0, r0, r9, lsr #1
    499c:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    49a0:	001e3b01 	andseq	r3, lr, r1, lsl #22
    49a4:	03850100 	orreq	r0, r5, #0	; 0x0
    49a8:	0051e401 	subseq	lr, r1, r1, lsl #8
    49ac:	00520008 	subseq	r0, r2, r8
    49b0:	535d0108 	cmppl	sp, #2	; 0x2
    49b4:	23000007 	movwcs	r0, #7	; 0x7
    49b8:	00001ea1 	andeq	r1, r0, r1, lsr #29
    49bc:	3a038401 	bcc	e59c8 <__Stack_Size+0xe55c8>
    49c0:	01000000 	tsteq	r0, r0
    49c4:	0ef22350 	mrceq	3, 7, r2, cr2, cr0, {2}
    49c8:	84010000 	strhi	r0, [r1]
    49cc:	0000a903 	andeq	sl, r0, r3, lsl #18
    49d0:	00510100 	subseq	r0, r1, r0, lsl #2
    49d4:	1f090122 	svcne	0x00090122
    49d8:	9d010000 	stcls	0, cr0, [r1]
    49dc:	52000103 	andpl	r0, r0, #-1073741824	; 0xc0000000
    49e0:	520c0800 	andpl	r0, ip, #0	; 0x0
    49e4:	5d010800 	stcpl	8, cr0, [r1]
    49e8:	0000077a 	andeq	r0, r0, sl, ror r7
    49ec:	000ef223 	andeq	pc, lr, r3, lsr #4
    49f0:	039c0100 	orrseq	r0, ip, #0	; 0x0
    49f4:	000000a9 	andeq	r0, r0, r9, lsr #1
    49f8:	22005001 	andcs	r5, r0, #1	; 0x1
    49fc:	0020b201 	eoreq	fp, r0, r1, lsl #4
    4a00:	03ad0100 	undefined instruction 0x03ad0100
    4a04:	00520c01 	subseq	r0, r2, r1, lsl #24
    4a08:	00521808 	subseq	r1, r2, r8, lsl #16
    4a0c:	a15d0108 	cmpge	sp, r8, lsl #2
    4a10:	23000007 	movwcs	r0, #7	; 0x7
    4a14:	00000ef2 	strdeq	r0, [r0], -r2
    4a18:	a903ac01 	stmdbge	r3, {r0, sl, fp, sp, pc}
    4a1c:	01000000 	tsteq	r0, r0
    4a20:	01220050 	qsubeq	r0, r0, r2
    4a24:	00001dfb 	strdeq	r1, [r0], -fp
    4a28:	0103c201 	tsteq	r3, r1, lsl #4
    4a2c:	08005218 	stmdaeq	r0, {r3, r4, r9, ip, lr}
    4a30:	08005224 	stmdaeq	r0, {r2, r5, r9, ip, lr}
    4a34:	07c85d01 	strbeq	r5, [r8, r1, lsl #26]
    4a38:	e7230000 	str	r0, [r3, -r0]!
    4a3c:	01000020 	tsteq	r0, r0, lsr #32
    4a40:	005303c1 	subseq	r0, r3, r1, asr #7
    4a44:	50010000 	andpl	r0, r1, r0
    4a48:	01d02a00 	bicseq	r2, r0, r0, lsl #20
    4a4c:	52240000 	eorpl	r0, r4, #0	; 0x0
    4a50:	52680800 	rsbpl	r0, r8, #0	; 0x0
    4a54:	5d010800 	stcpl	8, cr0, [r1]
    4a58:	000007fc 	strdeq	r0, [r0], -ip
    4a5c:	0001e32b 	andeq	lr, r1, fp, lsr #6
    4a60:	001c7d00 	andseq	r7, ip, r0, lsl #26
    4a64:	01ef2000 	mvneq	r2, r0
    4a68:	1c900000 	ldcne	0, cr0, [r0], {0}
    4a6c:	fb200000 	blx	804a76 <__Stack_Size+0x804676>
    4a70:	b9000001 	stmdblt	r0, {r0}
    4a74:	1c00001c 	stcne	0, cr0, [r0], {28}
    4a78:	00000207 	andeq	r0, r0, r7, lsl #4
    4a7c:	a7012c00 	strge	r2, [r1, -r0, lsl #24]
    4a80:	0100001f 	tsteq	r0, pc, lsl r0
    4a84:	68010411 	stmdavs	r1, {r0, r4, sl}
    4a88:	78080052 	stmdavc	r8, {r1, r4, r6}
    4a8c:	01080052 	qaddeq	r0, r2, r8
    4a90:	6d012d5d 	stcvs	13, cr2, [r1, #-372]
    4a94:	0100001d 	tsteq	r0, sp, lsl r0
    4a98:	89010425 	stmdbhi	r1, {r0, r2, r5, sl}
    4a9c:	78000000 	stmdavc	r0, {}
    4aa0:	8c080052 	stchi	0, cr0, [r8], {82}
    4aa4:	01080052 	qaddeq	r0, r2, r8
    4aa8:	0008495d 	andeq	r4, r8, sp, asr r9
    4aac:	20ef2400 	rsccs	r2, pc, r0, lsl #8
    4ab0:	24010000 	strcs	r0, [r1]
    4ab4:	00005304 	andeq	r5, r0, r4, lsl #6
    4ab8:	001ce200 	andseq	lr, ip, r0, lsl #4
    4abc:	10d81200 	sbcsne	r1, r8, r0, lsl #4
    4ac0:	26010000 	strcs	r0, [r1], -r0
    4ac4:	00008904 	andeq	r8, r0, r4, lsl #18
    4ac8:	01220000 	teqeq	r2, r0
    4acc:	00001d38 	andeq	r1, r0, r8, lsr sp
    4ad0:	01044801 	tsteq	r4, r1, lsl #16
    4ad4:	0800528c 	stmdaeq	r0, {r2, r3, r7, r9, ip, lr}
    4ad8:	08005298 	stmdaeq	r0, {r3, r4, r7, r9, ip, lr}
    4adc:	08705d01 	ldmdaeq	r0!, {r0, r8, sl, fp, ip, lr}^
    4ae0:	ef230000 	svc	0x00230000
    4ae4:	01000020 	tsteq	r0, r0, lsr #32
    4ae8:	00530447 	subseq	r0, r3, r7, asr #8
    4aec:	50010000 	andpl	r0, r1, r0
    4af0:	005d2e00 	subseq	r2, sp, r0, lsl #28
    4af4:	08800000 	stmeq	r0, {}
    4af8:	d42f0000 	strtle	r0, [pc], #0	; 4b00 <__Stack_Size+0x4700>
    4afc:	0f000000 	svceq	0x00000000
    4b00:	205f2100 	subscs	r2, pc, r0, lsl #2
    4b04:	6f010000 	svcvs	0x00010000
    4b08:	00000891 	muleq	r0, r1, r8
    4b0c:	65440305 	strbvs	r0, [r4, #-773]
    4b10:	70300800 	eorsvc	r0, r0, r0, lsl #16
    4b14:	2e000008 	cdpcs	0, 0, cr0, cr0, cr8, {0}
    4b18:	0000005d 	andeq	r0, r0, sp, asr r0
    4b1c:	000008a6 	andeq	r0, r0, r6, lsr #17
    4b20:	0000d42f 	andeq	sp, r0, pc, lsr #8
    4b24:	21000300 	tstcs	r0, r0, lsl #6
    4b28:	00002114 	andeq	r2, r0, r4, lsl r1
    4b2c:	08b77001 	ldmeq	r7!, {r0, ip, sp, lr}
    4b30:	03050000 	movweq	r0, #20480	; 0x5000
    4b34:	08006554 	stmdaeq	r0, {r2, r4, r6, r8, sl, sp, lr}
    4b38:	00089630 	andeq	r9, r8, r0, lsr r6
    4b3c:	01eb0000 	mvneq	r0, r0
    4b40:	00020000 	andeq	r0, r2, r0
    4b44:	000013fb 	strdeq	r1, [r0], -fp
    4b48:	00000104 	andeq	r0, r0, r4, lsl #2
    4b4c:	70010000 	andvc	r0, r1, r0
    4b50:	3c000021 	stccc	0, cr0, [r0], {33}
    4b54:	98000002 	stmdals	r0, {r1}
    4b58:	3c080052 	stccc	0, cr0, [r8], {82}
    4b5c:	24080053 	strcs	r0, [r8], #-83
    4b60:	02000012 	andeq	r0, r0, #18	; 0x12
    4b64:	009a0504 	addseq	r0, sl, r4, lsl #10
    4b68:	02020000 	andeq	r0, r2, #0	; 0x0
    4b6c:	00005205 	andeq	r5, r0, r5, lsl #4
    4b70:	06010200 	streq	r0, [r1], -r0, lsl #4
    4b74:	00000116 	andeq	r0, r0, r6, lsl r1
    4b78:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    4b7c:	45270200 	strmi	r0, [r7, #-512]!
    4b80:	02000000 	andeq	r0, r0, #0	; 0x0
    4b84:	01800704 	orreq	r0, r0, r4, lsl #14
    4b88:	02020000 	andeq	r0, r2, #0	; 0x0
    4b8c:	00019d07 	andeq	r9, r1, r7, lsl #26
    4b90:	38750300 	ldmdacc	r5!, {r8, r9}^
    4b94:	5d290200 	sfmpl	f0, 4, [r9]
    4b98:	02000000 	andeq	r0, r0, #0	; 0x0
    4b9c:	01140801 	tsteq	r4, r1, lsl #16
    4ba0:	45040000 	strmi	r0, [r4]
    4ba4:	05000000 	streq	r0, [r0]
    4ba8:	00000064 	andeq	r0, r0, r4, rrx
    4bac:	39020106 	stmdbcc	r2, {r1, r2, r8}
    4bb0:	00000083 	andeq	r0, r0, r3, lsl #1
    4bb4:	00163507 	andseq	r3, r6, r7, lsl #10
    4bb8:	53080000 	movwpl	r0, #32768	; 0x8000
    4bbc:	01005445 	tsteq	r0, r5, asr #8
    4bc0:	1f7a0900 	svcne	0x007a0900
    4bc4:	39020000 	stmdbcc	r2, {}
    4bc8:	0000006e 	andeq	r0, r0, lr, rrx
    4bcc:	3b020106 	blcc	84fec <__Stack_Size+0x84bec>
    4bd0:	000000a3 	andeq	r0, r0, r3, lsr #1
    4bd4:	00080b07 	andeq	r0, r8, r7, lsl #22
    4bd8:	2b070000 	blcs	1c4be0 <__Stack_Size+0x1c47e0>
    4bdc:	01000008 	tsteq	r0, r8
    4be0:	098d0900 	stmibeq	sp, {r8, fp}
    4be4:	3b020000 	blcc	84bec <__Stack_Size+0x847ec>
    4be8:	0000008e 	andeq	r0, r0, lr, lsl #1
    4bec:	0b07040a 	bleq	1c5c1c <__Stack_Size+0x1c581c>
    4bf0:	02030310 	andeq	r0, r3, #1073741824	; 0x40000000
    4bf4:	000000f7 	strdeq	r0, [r0], -r7
    4bf8:	0021960c 	eoreq	r9, r1, ip, lsl #12
    4bfc:	02040300 	andeq	r0, r4, #0	; 0x0
    4c00:	00000064 	andeq	r0, r0, r4, rrx
    4c04:	0c002302 	stceq	3, cr2, [r0], {2}
    4c08:	000021d6 	ldrdeq	r2, [r0], -r6
    4c0c:	64020503 	strvs	r0, [r2], #-1283
    4c10:	02000000 	andeq	r0, r0, #0	; 0x0
    4c14:	560d0423 	strpl	r0, [sp], -r3, lsr #8
    4c18:	03004c41 	movweq	r4, #3137	; 0xc41
    4c1c:	00640206 	rsbeq	r0, r4, r6, lsl #4
    4c20:	23020000 	movwcs	r0, #8192	; 0x2000
    4c24:	216a0c08 	cmncs	sl, r8, lsl #24
    4c28:	07030000 	streq	r0, [r3, -r0]
    4c2c:	00006902 	andeq	r6, r0, r2, lsl #18
    4c30:	0c230200 	sfmeq	f0, 4, [r3]
    4c34:	be010e00 	cdplt	14, 0, cr0, cr1, cr0, {0}
    4c38:	01000021 	tsteq	r0, r1, lsr #32
    4c3c:	5298012c 	addspl	r0, r8, #11	; 0xb
    4c40:	52b40800 	adcspl	r0, r4, #0	; 0x0
    4c44:	5d010800 	stcpl	8, cr0, [r1]
    4c48:	0000011c 	andeq	r0, r0, ip, lsl r1
    4c4c:	0021db0f 	eoreq	sp, r1, pc, lsl #22
    4c50:	3a2b0100 	bcc	ac5058 <__Stack_Size+0xac4c58>
    4c54:	01000000 	tsteq	r0, r0
    4c58:	010e0050 	qaddeq	r0, r0, lr
    4c5c:	00002135 	andeq	r2, r0, r5, lsr r1
    4c60:	b4014301 	strlt	r4, [r1], #-769
    4c64:	c0080052 	andgt	r0, r8, r2, asr r0
    4c68:	01080052 	qaddeq	r0, r2, r8
    4c6c:	0001415d 	andeq	r4, r1, sp, asr r1
    4c70:	21400f00 	cmpcs	r0, r0, lsl #30
    4c74:	42010000 	andmi	r0, r1, #0	; 0x0
    4c78:	0000003a 	andeq	r0, r0, sl, lsr r0
    4c7c:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    4c80:	00219b01 	eoreq	r9, r1, r1, lsl #22
    4c84:	01560100 	cmpeq	r6, r0, lsl #2
    4c88:	080052c0 	stmdaeq	r0, {r6, r7, r9, ip, lr}
    4c8c:	080052ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, lr}
    4c90:	01665d01 	cmneq	r6, r1, lsl #26
    4c94:	ae0f0000 	cdpge	0, 0, cr0, cr15, cr0, {0}
    4c98:	01000021 	tsteq	r0, r1, lsr #32
    4c9c:	00003a55 	andeq	r3, r0, r5, asr sl
    4ca0:	00500100 	subseq	r0, r0, r0, lsl #2
    4ca4:	21ed010e 	mvncs	r0, lr, lsl #2
    4ca8:	71010000 	tstvc	r1, r0
    4cac:	0052ec01 	subseq	lr, r2, r1, lsl #24
    4cb0:	00530808 	subseq	r0, r3, r8, lsl #16
    4cb4:	8b5d0108 	blhi	17450dc <__Stack_Size+0x1744cdc>
    4cb8:	0f000001 	svceq	0x00000001
    4cbc:	00000ef2 	strdeq	r0, [r0], -r2
    4cc0:	00a37001 	adceq	r7, r3, r1
    4cc4:	50010000 	andpl	r0, r1, r0
    4cc8:	22011000 	andcs	r1, r1, #0	; 0x0
    4ccc:	01000021 	tsteq	r0, r1, lsr #32
    4cd0:	003a0187 	eorseq	r0, sl, r7, lsl #3
    4cd4:	53080000 	movwpl	r0, #32768	; 0x8000
    4cd8:	53140800 	tstpl	r4, #0	; 0x0
    4cdc:	5d010800 	stcpl	8, cr0, [r1]
    4ce0:	21470111 	cmpcs	r7, r1, lsl r1
    4ce4:	97010000 	strls	r0, [r1, -r0]
    4ce8:	00008301 	andeq	r8, r0, r1, lsl #6
    4cec:	00531400 	subseq	r1, r3, r0, lsl #8
    4cf0:	00533c08 	subseq	r3, r3, r8, lsl #24
    4cf4:	125d0108 	subsne	r0, sp, #2	; 0x2
    4cf8:	0000215d 	andeq	r2, r0, sp, asr r1
    4cfc:	00539601 	subseq	r9, r3, r1, lsl #12
    4d00:	1cf50000 	ldclne	0, cr0, [r5]
    4d04:	d1130000 	tstle	r3, r0
    4d08:	0100001e 	tsteq	r0, lr, lsl r0
    4d0c:	00003a98 	muleq	r0, r8, sl
    4d10:	001d1300 	andseq	r1, sp, r0, lsl #6
    4d14:	6d741400 	cfldrdvs	mvd1, [r4]
    4d18:	98010070 	stmdals	r1, {r4, r5, r6}
    4d1c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4d20:	0010d815 	andseq	sp, r0, r5, lsl r8
    4d24:	83990100 	orrshi	r0, r9, #0	; 0x0
    4d28:	00000000 	andeq	r0, r0, r0
    4d2c:	00214500 	eoreq	r4, r1, r0, lsl #10
    4d30:	21000200 	tstcs	r0, r0, lsl #4
    4d34:	04000015 	streq	r0, [r0], #-21
    4d38:	00000001 	andeq	r0, r0, r1
    4d3c:	25d00100 	ldrbcs	r0, [r0, #256]
    4d40:	023c0000 	eorseq	r0, ip, #0	; 0x0
    4d44:	533c0000 	teqpl	ip, #0	; 0x0
    4d48:	60c40800 	sbcvs	r0, r4, r0, lsl #16
    4d4c:	12e10800 	rscne	r0, r1, #0	; 0x0
    4d50:	04020000 	streq	r0, [r2]
    4d54:	00009a05 	andeq	r9, r0, r5, lsl #20
    4d58:	05020200 	streq	r0, [r2, #-512]
    4d5c:	00000052 	andeq	r0, r0, r2, asr r0
    4d60:	16060102 	strne	r0, [r6], -r2, lsl #2
    4d64:	02000001 	andeq	r0, r0, #1	; 0x1
    4d68:	01800704 	orreq	r0, r0, r4, lsl #14
    4d6c:	75030000 	strvc	r0, [r3]
    4d70:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    4d74:	00004c28 	andeq	r4, r0, r8, lsr #24
    4d78:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4d7c:	0000019d 	muleq	r0, sp, r1
    4d80:	00387503 	eorseq	r7, r8, r3, lsl #10
    4d84:	005d2902 	subseq	r2, sp, r2, lsl #18
    4d88:	01020000 	tsteq	r2, r0
    4d8c:	00011408 	andeq	r1, r1, r8, lsl #8
    4d90:	004c0400 	subeq	r0, ip, r0, lsl #8
    4d94:	01050000 	tsteq	r5, r0
    4d98:	007e3902 	rsbseq	r3, lr, r2, lsl #18
    4d9c:	35060000 	strcc	r0, [r6]
    4da0:	00000016 	andeq	r0, r0, r6, lsl r0
    4da4:	54455307 	strbpl	r5, [r5], #-775
    4da8:	08000100 	stmdaeq	r0, {r8}
    4dac:	00001f7a 	andeq	r1, r0, sl, ror pc
    4db0:	00693902 	rsbeq	r3, r9, r2, lsl #18
    4db4:	74080000 	strvc	r0, [r8]
    4db8:	0200001d 	andeq	r0, r0, #29	; 0x1d
    4dbc:	00006939 	andeq	r6, r0, r9, lsr r9
    4dc0:	02010500 	andeq	r0, r1, #0	; 0x0
    4dc4:	0000a93b 	andeq	sl, r0, fp, lsr r9
    4dc8:	080b0600 	stmdaeq	fp, {r9, sl}
    4dcc:	06000000 	streq	r0, [r0], -r0
    4dd0:	0000082b 	andeq	r0, r0, fp, lsr #16
    4dd4:	8d080001 	stchi	0, cr0, [r8, #-4]
    4dd8:	02000009 	andeq	r0, r0, #9	; 0x9
    4ddc:	0000943b 	andeq	r9, r0, fp, lsr r4
    4de0:	07040900 	streq	r0, [r4, -r0, lsl #18]
    4de4:	0c03500a 	stceq	0, cr5, [r3], {10}
    4de8:	00031802 	andeq	r1, r3, r2, lsl #16
    4dec:	52430b00 	subpl	r0, r3, #0	; 0x0
    4df0:	0d030031 	stceq	0, cr0, [r3, #-196]
    4df4:	00006402 	andeq	r6, r0, r2, lsl #8
    4df8:	00230200 	eoreq	r0, r3, r0, lsl #4
    4dfc:	0001df0c 	andeq	sp, r1, ip, lsl #30
    4e00:	020e0300 	andeq	r0, lr, #0	; 0x0
    4e04:	00000041 	andeq	r0, r0, r1, asr #32
    4e08:	0b022302 	bleq	8da18 <__Stack_Size+0x8d618>
    4e0c:	00325243 	eorseq	r5, r2, r3, asr #4
    4e10:	64020f03 	strvs	r0, [r2], #-3843
    4e14:	02000000 	andeq	r0, r0, #0	; 0x0
    4e18:	e90c0423 	stmdb	ip, {r0, r1, r5, sl}
    4e1c:	03000001 	movweq	r0, #1	; 0x1
    4e20:	00410210 	subeq	r0, r1, r0, lsl r2
    4e24:	23020000 	movwcs	r0, #8192	; 0x2000
    4e28:	00330c06 	eorseq	r0, r3, r6, lsl #24
    4e2c:	11030000 	tstne	r3, r0
    4e30:	00006402 	andeq	r6, r0, r2, lsl #8
    4e34:	08230200 	stmdaeq	r3!, {r9}
    4e38:	0000610c 	andeq	r6, r0, ip, lsl #2
    4e3c:	02120300 	andseq	r0, r2, #0	; 0x0
    4e40:	00000041 	andeq	r0, r0, r1, asr #32
    4e44:	0c0a2302 	stceq	3, cr2, [sl], {2}
    4e48:	00000198 	muleq	r0, r8, r1
    4e4c:	64021303 	strvs	r1, [r2], #-771
    4e50:	02000000 	andeq	r0, r0, #0	; 0x0
    4e54:	f30c0c23 	undefined instruction 0xf30c0c23
    4e58:	03000001 	movweq	r0, #1	; 0x1
    4e5c:	00410214 	subeq	r0, r1, r4, lsl r2
    4e60:	23020000 	movwcs	r0, #8192	; 0x2000
    4e64:	52530b0e 	subspl	r0, r3, #14336	; 0x3800
    4e68:	02150300 	andseq	r0, r5, #0	; 0x0
    4e6c:	00000064 	andeq	r0, r0, r4, rrx
    4e70:	0c102302 	ldceq	3, cr2, [r0], {2}
    4e74:	0000006b 	andeq	r0, r0, fp, rrx
    4e78:	41021603 	tstmi	r2, r3, lsl #12
    4e7c:	02000000 	andeq	r0, r0, #0	; 0x0
    4e80:	450b1223 	strmi	r1, [fp, #-547]
    4e84:	03005247 	movweq	r5, #583	; 0x247
    4e88:	00640217 	rsbeq	r0, r4, r7, lsl r2
    4e8c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e90:	020a0c14 	andeq	r0, sl, #5120	; 0x1400
    4e94:	18030000 	stmdane	r3, {}
    4e98:	00004102 	andeq	r4, r0, r2, lsl #2
    4e9c:	16230200 	strtne	r0, [r3], -r0, lsl #4
    4ea0:	0000270c 	andeq	r2, r0, ip, lsl #14
    4ea4:	02190300 	andseq	r0, r9, #0	; 0x0
    4ea8:	00000064 	andeq	r0, r0, r4, rrx
    4eac:	0c182302 	ldceq	3, cr2, [r8], {2}
    4eb0:	00000214 	andeq	r0, r0, r4, lsl r2
    4eb4:	41021a03 	tstmi	r2, r3, lsl #20
    4eb8:	02000000 	andeq	r0, r0, #0	; 0x0
    4ebc:	2d0c1a23 	fstscs	s2, [ip, #-140]
    4ec0:	03000000 	movweq	r0, #0	; 0x0
    4ec4:	0064021b 	rsbeq	r0, r4, fp, lsl r2
    4ec8:	23020000 	movwcs	r0, #8192	; 0x2000
    4ecc:	021e0c1c 	andseq	r0, lr, #7168	; 0x1c00
    4ed0:	1c030000 	stcne	0, cr0, [r3], {0}
    4ed4:	00004102 	andeq	r4, r0, r2, lsl #2
    4ed8:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    4edc:	00000c0c 	andeq	r0, r0, ip, lsl #24
    4ee0:	021d0300 	andseq	r0, sp, #0	; 0x0
    4ee4:	00000064 	andeq	r0, r0, r4, rrx
    4ee8:	0c202302 	stceq	3, cr2, [r0], #-8
    4eec:	00000228 	andeq	r0, r0, r8, lsr #4
    4ef0:	41021e03 	tstmi	r2, r3, lsl #28
    4ef4:	02000000 	andeq	r0, r0, #0	; 0x0
    4ef8:	430b2223 	movwmi	r2, #45603	; 0xb223
    4efc:	0300544e 	movweq	r5, #1102	; 0x44e
    4f00:	0064021f 	rsbeq	r0, r4, pc, lsl r2
    4f04:	23020000 	movwcs	r0, #8192	; 0x2000
    4f08:	02320c24 	eorseq	r0, r2, #9216	; 0x2400
    4f0c:	20030000 	andcs	r0, r3, r0
    4f10:	00004102 	andeq	r4, r0, r2, lsl #2
    4f14:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    4f18:	4353500b 	cmpmi	r3, #11	; 0xb
    4f1c:	02210300 	eoreq	r0, r1, #0	; 0x0
    4f20:	00000064 	andeq	r0, r0, r4, rrx
    4f24:	0c282302 	stceq	3, cr2, [r8], #-8
    4f28:	000000d3 	ldrdeq	r0, [r0], -r3
    4f2c:	41022203 	tstmi	r2, r3, lsl #4
    4f30:	02000000 	andeq	r0, r0, #0	; 0x0
    4f34:	410b2a23 	tstmi	fp, r3, lsr #20
    4f38:	03005252 	movweq	r5, #594	; 0x252
    4f3c:	00640223 	rsbeq	r0, r4, r3, lsr #4
    4f40:	23020000 	movwcs	r0, #8192	; 0x2000
    4f44:	012e0c2c 	teqeq	lr, ip, lsr #24
    4f48:	24030000 	strcs	r0, [r3]
    4f4c:	00004102 	andeq	r4, r0, r2, lsl #2
    4f50:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    4f54:	5243520b 	subpl	r5, r3, #-1342177280	; 0xb0000000
    4f58:	02250300 	eoreq	r0, r5, #0	; 0x0
    4f5c:	00000064 	andeq	r0, r0, r4, rrx
    4f60:	0c302302 	ldceq	3, cr2, [r0], #-8
    4f64:	00000139 	andeq	r0, r0, r9, lsr r1
    4f68:	41022603 	tstmi	r2, r3, lsl #12
    4f6c:	02000000 	andeq	r0, r0, #0	; 0x0
    4f70:	af0c3223 	svcge	0x000c3223
    4f74:	03000000 	movweq	r0, #0	; 0x0
    4f78:	00640227 	rsbeq	r0, r4, r7, lsr #4
    4f7c:	23020000 	movwcs	r0, #8192	; 0x2000
    4f80:	01440c34 	cmpeq	r4, r4, lsr ip
    4f84:	28030000 	stmdacs	r3, {}
    4f88:	00004102 	andeq	r4, r0, r2, lsl #2
    4f8c:	36230200 	strtcc	r0, [r3], -r0, lsl #4
    4f90:	0000b40c 	andeq	fp, r0, ip, lsl #8
    4f94:	02290300 	eoreq	r0, r9, #0	; 0x0
    4f98:	00000064 	andeq	r0, r0, r4, rrx
    4f9c:	0c382302 	ldceq	3, cr2, [r8], #-8
    4fa0:	0000014f 	andeq	r0, r0, pc, asr #2
    4fa4:	41022a03 	tstmi	r2, r3, lsl #20
    4fa8:	02000000 	andeq	r0, r0, #0	; 0x0
    4fac:	b90c3a23 	stmdblt	ip, {r0, r1, r5, r9, fp, ip, sp}
    4fb0:	03000000 	movweq	r0, #0	; 0x0
    4fb4:	0064022b 	rsbeq	r0, r4, fp, lsr #4
    4fb8:	23020000 	movwcs	r0, #8192	; 0x2000
    4fbc:	015a0c3c 	cmpeq	sl, ip, lsr ip
    4fc0:	2c030000 	stccs	0, cr0, [r3], {0}
    4fc4:	00004102 	andeq	r4, r0, r2, lsl #2
    4fc8:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
    4fcc:	0000be0c 	andeq	fp, r0, ip, lsl #28
    4fd0:	022d0300 	eoreq	r0, sp, #0	; 0x0
    4fd4:	00000064 	andeq	r0, r0, r4, rrx
    4fd8:	0c402302 	mcrreq	3, 0, r2, r0, cr2
    4fdc:	00000165 	andeq	r0, r0, r5, ror #2
    4fe0:	41022e03 	tstmi	r2, r3, lsl #28
    4fe4:	02000000 	andeq	r0, r0, #0	; 0x0
    4fe8:	b50c4223 	strlt	r4, [ip, #-547]
    4fec:	03000001 	movweq	r0, #1	; 0x1
    4ff0:	0064022f 	rsbeq	r0, r4, pc, lsr #4
    4ff4:	23020000 	movwcs	r0, #8192	; 0x2000
    4ff8:	00c30c44 	sbceq	r0, r3, r4, asr #24
    4ffc:	30030000 	andcc	r0, r3, r0
    5000:	00004102 	andeq	r4, r0, r2, lsl #2
    5004:	46230200 	strtmi	r0, [r3], -r0, lsl #4
    5008:	5243440b 	subpl	r4, r3, #184549376	; 0xb000000
    500c:	02310300 	eorseq	r0, r1, #0	; 0x0
    5010:	00000064 	andeq	r0, r0, r4, rrx
    5014:	0c482302 	mcrreq	3, 0, r2, r8, cr2
    5018:	00000170 	andeq	r0, r0, r0, ror r1
    501c:	41023203 	tstmi	r2, r3, lsl #4
    5020:	02000000 	andeq	r0, r0, #0	; 0x0
    5024:	960c4a23 	strls	r4, [ip], -r3, lsr #20
    5028:	03000002 	movweq	r0, #2	; 0x2
    502c:	00640233 	rsbeq	r0, r4, r3, lsr r2
    5030:	23020000 	movwcs	r0, #8192	; 0x2000
    5034:	00de0c4c 	sbcseq	r0, lr, ip, asr #24
    5038:	34030000 	strcc	r0, [r3]
    503c:	00004102 	andeq	r4, r0, r2, lsl #2
    5040:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
    5044:	24b30d00 	ldrtcs	r0, [r3], #3328
    5048:	35030000 	strcc	r0, [r3]
    504c:	0000b702 	andeq	fp, r0, r2, lsl #14
    5050:	040a0e00 	streq	r0, [sl], #-3584
    5054:	0003731c 	andeq	r7, r3, ip, lsl r3
    5058:	226c0f00 	rsbcs	r0, ip, #0	; 0x0
    505c:	1d040000 	stcne	0, cr0, [r4]
    5060:	00000041 	andeq	r0, r0, r1, asr #32
    5064:	0f002302 	svceq	0x00002302
    5068:	00002816 	andeq	r2, r0, r6, lsl r8
    506c:	00411e04 	subeq	r1, r1, r4, lsl #28
    5070:	23020000 	movwcs	r0, #8192	; 0x2000
    5074:	299a0f02 	ldmibcs	sl, {r1, r8, r9, sl, fp}
    5078:	1f040000 	svcne	0x00040000
    507c:	00000041 	andeq	r0, r0, r1, asr #32
    5080:	0f042302 	svceq	0x00042302
    5084:	0000253b 	andeq	r2, r0, fp, lsr r5
    5088:	00412004 	subeq	r2, r1, r4
    508c:	23020000 	movwcs	r0, #8192	; 0x2000
    5090:	276e0f06 	strbcs	r0, [lr, -r6, lsl #30]!
    5094:	21040000 	tstcs	r4, r0
    5098:	00000053 	andeq	r0, r0, r3, asr r0
    509c:	00082302 	andeq	r2, r8, r2, lsl #6
    50a0:	002bee08 	eoreq	lr, fp, r8, lsl #28
    50a4:	24220400 	strtcs	r0, [r2], #-1024
    50a8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    50ac:	f7260410 	undefined instruction 0xf7260410
    50b0:	0f000003 	svceq	0x00000003
    50b4:	00002a1d 	andeq	r2, r0, sp, lsl sl
    50b8:	00412704 	subeq	r2, r1, r4, lsl #14
    50bc:	23020000 	movwcs	r0, #8192	; 0x2000
    50c0:	254d0f00 	strbcs	r0, [sp, #-3840]
    50c4:	28040000 	stmdacs	r4, {}
    50c8:	00000041 	andeq	r0, r0, r1, asr #32
    50cc:	0f022302 	svceq	0x00022302
    50d0:	00002aee 	andeq	r2, r0, lr, ror #21
    50d4:	00412904 	subeq	r2, r1, r4, lsl #18
    50d8:	23020000 	movwcs	r0, #8192	; 0x2000
    50dc:	251e0f04 	ldrcs	r0, [lr, #-3844]
    50e0:	2a040000 	bcs	1050e8 <__Stack_Size+0x104ce8>
    50e4:	00000041 	andeq	r0, r0, r1, asr #32
    50e8:	0f062302 	svceq	0x00062302
    50ec:	000022c1 	andeq	r2, r0, r1, asr #5
    50f0:	00412b04 	subeq	r2, r1, r4, lsl #22
    50f4:	23020000 	movwcs	r0, #8192	; 0x2000
    50f8:	27970f08 	ldrcs	r0, [r7, r8, lsl #30]
    50fc:	2c040000 	stccs	0, cr0, [r4], {0}
    5100:	00000041 	andeq	r0, r0, r1, asr #32
    5104:	0f0a2302 	svceq	0x000a2302
    5108:	0000242c 	andeq	r2, r0, ip, lsr #8
    510c:	00412d04 	subeq	r2, r1, r4, lsl #26
    5110:	23020000 	movwcs	r0, #8192	; 0x2000
    5114:	28dd0f0c 	ldmcs	sp, {r2, r3, r8, r9, sl, fp}^
    5118:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    511c:	00000041 	andeq	r0, r0, r1, asr #32
    5120:	000e2302 	andeq	r2, lr, r2, lsl #6
    5124:	0022af08 	eoreq	sl, r2, r8, lsl #30
    5128:	7e2f0400 	cdpvc	4, 2, cr0, cr15, cr0, {0}
    512c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    5130:	5133040a 	teqpl	r3, sl, lsl #8
    5134:	0f000004 	svceq	0x00000004
    5138:	0000293f 	andeq	r2, r0, pc, lsr r9
    513c:	00413404 	subeq	r3, r1, r4, lsl #8
    5140:	23020000 	movwcs	r0, #8192	; 0x2000
    5144:	2a450f00 	bcs	1148d4c <__Stack_Size+0x114894c>
    5148:	35040000 	strcc	r0, [r4]
    514c:	00000041 	andeq	r0, r0, r1, asr #32
    5150:	0f022302 	svceq	0x00022302
    5154:	000029d5 	ldrdeq	r2, [r0], -r5
    5158:	00413604 	subeq	r3, r1, r4, lsl #12
    515c:	23020000 	movwcs	r0, #8192	; 0x2000
    5160:	26c80f04 	strbcs	r0, [r8], r4, lsl #30
    5164:	37040000 	strcc	r0, [r4, -r0]
    5168:	00000041 	andeq	r0, r0, r1, asr #32
    516c:	0f062302 	svceq	0x00062302
    5170:	00002c4b 	andeq	r2, r0, fp, asr #24
    5174:	00413804 	subeq	r3, r1, r4, lsl #16
    5178:	23020000 	movwcs	r0, #8192	; 0x2000
    517c:	15080008 	strne	r0, [r8, #-8]
    5180:	04000023 	streq	r0, [r0], #-35
    5184:	00040239 	andeq	r0, r4, r9, lsr r2
    5188:	040e0e00 	streq	r0, [lr], #-3584
    518c:	0004c73d 	andeq	ip, r4, sp, lsr r7
    5190:	2a370f00 	bcs	dc8d98 <__Stack_Size+0xdc8998>
    5194:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    5198:	00000041 	andeq	r0, r0, r1, asr #32
    519c:	0f002302 	svceq	0x00002302
    51a0:	0000249e 	muleq	r0, lr, r4
    51a4:	00413f04 	subeq	r3, r1, r4, lsl #30
    51a8:	23020000 	movwcs	r0, #8192	; 0x2000
    51ac:	268d0f02 	strcs	r0, [sp], r2, lsl #30
    51b0:	40040000 	andmi	r0, r4, r0
    51b4:	00000041 	andeq	r0, r0, r1, asr #32
    51b8:	0f042302 	svceq	0x00042302
    51bc:	00002b4d 	andeq	r2, r0, sp, asr #22
    51c0:	00414104 	subeq	r4, r1, r4, lsl #2
    51c4:	23020000 	movwcs	r0, #8192	; 0x2000
    51c8:	278d0f06 	strcs	r0, [sp, r6, lsl #30]
    51cc:	42040000 	andmi	r0, r4, #0	; 0x0
    51d0:	00000041 	andeq	r0, r0, r1, asr #32
    51d4:	0f082302 	svceq	0x00082302
    51d8:	00002634 	andeq	r2, r0, r4, lsr r6
    51dc:	00414304 	subeq	r4, r1, r4, lsl #6
    51e0:	23020000 	movwcs	r0, #8192	; 0x2000
    51e4:	2ac80f0a 	bcs	ff208e14 <SCS_BASE+0x1f1fae14>
    51e8:	44040000 	strmi	r0, [r4]
    51ec:	00000041 	andeq	r0, r0, r1, asr #32
    51f0:	000c2302 	andeq	r2, ip, r2, lsl #6
    51f4:	00271f08 	eoreq	r1, r7, r8, lsl #30
    51f8:	5c450400 	cfstrdpl	mvd0, [r5], {0}
    51fc:	10000004 	andne	r0, r0, r4
    5200:	0028ee01 	eoreq	lr, r8, r1, lsl #28
    5204:	04b30100 	ldrteq	r0, [r3], #256
    5208:	051e0101 	ldreq	r0, [lr, #-257]
    520c:	56110000 	ldrpl	r0, [r1], -r0
    5210:	01000024 	tsteq	r0, r4, lsr #32
    5214:	051e04b1 	ldreq	r0, [lr, #-1201]
    5218:	4a110000 	bmi	445220 <__Stack_Size+0x444e20>
    521c:	01000023 	tsteq	r0, r3, lsr #32
    5220:	004104b1 	strheq	r0, [r1], #-65
    5224:	cc110000 	ldcgt	0, cr0, [r1], {0}
    5228:	0100002b 	tsteq	r0, fp, lsr #32
    522c:	004104b1 	strheq	r0, [r1], #-65
    5230:	12110000 	andsne	r0, r1, #0	; 0x0
    5234:	01000027 	tsteq	r0, r7, lsr #32
    5238:	004104b2 	strheq	r0, [r1], #-66
    523c:	3c120000 	ldccc	0, cr0, [r2], {0}
    5240:	01000024 	tsteq	r0, r4, lsr #32
    5244:	004104b4 	strheq	r0, [r1], #-68
    5248:	13000000 	movwne	r0, #0	; 0x0
    524c:	00031804 	andeq	r1, r3, r4, lsl #16
    5250:	72011000 	andvc	r1, r1, #0	; 0x0
    5254:	0100002c 	tsteq	r0, ip, lsr #32
    5258:	01010519 	tsteq	r1, r9, lsl r5
    525c:	00000558 	andeq	r0, r0, r8, asr r5
    5260:	00245611 	eoreq	r5, r4, r1, lsl r6
    5264:	05180100 	ldreq	r0, [r8, #-256]
    5268:	0000051e 	andeq	r0, r0, lr, lsl r5
    526c:	00232711 	eoreq	r2, r3, r1, lsl r7
    5270:	05180100 	ldreq	r0, [r8, #-256]
    5274:	00000041 	andeq	r0, r0, r1, asr #32
    5278:	00243c12 	eoreq	r3, r4, r2, lsl ip
    527c:	051a0100 	ldreq	r0, [sl, #-256]
    5280:	00000041 	andeq	r0, r0, r1, asr #32
    5284:	22f71400 	rscscs	r1, r7, #0	; 0x0
    5288:	1d010000 	stcne	0, cr0, [r1]
    528c:	bb01010c 	bllt	456c4 <__Stack_Size+0x452c4>
    5290:	11000005 	tstne	r0, r5
    5294:	00002456 	andeq	r2, r0, r6, asr r4
    5298:	1e0c1b01 	fmacdne	d1, d12, d1
    529c:	11000005 	tstne	r0, r5
    52a0:	00002a45 	andeq	r2, r0, r5, asr #20
    52a4:	410c1b01 	tstmi	ip, r1, lsl #22
    52a8:	11000000 	tstne	r0, r0
    52ac:	000029d5 	ldrdeq	r2, [r0], -r5
    52b0:	410c1b01 	tstmi	ip, r1, lsl #22
    52b4:	11000000 	tstne	r0, r0
    52b8:	00002c4b 	andeq	r2, r0, fp, asr #24
    52bc:	410c1c01 	tstmi	ip, r1, lsl #24
    52c0:	12000000 	andne	r0, r0, #0	; 0x0
    52c4:	0000292d 	andeq	r2, r0, sp, lsr #18
    52c8:	410c1e01 	tstmi	ip, r1, lsl #28
    52cc:	12000000 	andne	r0, r0, #0	; 0x0
    52d0:	00002605 	andeq	r2, r0, r5, lsl #12
    52d4:	410c1e01 	tstmi	ip, r1, lsl #28
    52d8:	15000000 	strne	r0, [r0]
    52dc:	00706d74 	rsbseq	r6, r0, r4, ror sp
    52e0:	410c1e01 	tstmi	ip, r1, lsl #28
    52e4:	00000000 	andeq	r0, r0, r0
    52e8:	0024e314 	eoreq	lr, r4, r4, lsl r3
    52ec:	0bef0100 	bleq	ffbc56f4 <SCS_BASE+0x1fbb76f4>
    52f0:	06120101 	ldreq	r0, [r2], -r1, lsl #2
    52f4:	56110000 	ldrpl	r0, [r1], -r0
    52f8:	01000024 	tsteq	r0, r4, lsr #32
    52fc:	051e0bed 	ldreq	r0, [lr, #-3053]
    5300:	45110000 	ldrmi	r0, [r1]
    5304:	0100002a 	tsteq	r0, sl, lsr #32
    5308:	00410bed 	subeq	r0, r1, sp, ror #23
    530c:	d5110000 	ldrle	r0, [r1]
    5310:	01000029 	tsteq	r0, r9, lsr #32
    5314:	00410bed 	subeq	r0, r1, sp, ror #23
    5318:	4b110000 	blmi	445320 <__Stack_Size+0x444f20>
    531c:	0100002c 	tsteq	r0, ip, lsr #32
    5320:	00410bee 	subeq	r0, r1, lr, ror #23
    5324:	2d120000 	ldccs	0, cr0, [r2]
    5328:	01000029 	tsteq	r0, r9, lsr #32
    532c:	00410bf0 	strdeq	r0, [r1], #-176
    5330:	05120000 	ldreq	r0, [r2]
    5334:	01000026 	tsteq	r0, r6, lsr #32
    5338:	00410bf0 	strdeq	r0, [r1], #-176
    533c:	10000000 	andne	r0, r0, r0
    5340:	0029a501 	eoreq	sl, r9, r1, lsl #10
    5344:	0a6b0100 	beq	1ac574c <__Stack_Size+0x1ac534c>
    5348:	063a0101 	ldrteq	r0, [sl], -r1, lsl #2
    534c:	56110000 	ldrpl	r0, [r1], -r0
    5350:	01000024 	tsteq	r0, r4, lsr #32
    5354:	051e0a6a 	ldreq	r0, [lr, #-2666]
    5358:	13110000 	tstne	r1, #0	; 0x0
    535c:	01000029 	tsteq	r0, r9, lsr #32
    5360:	00410a6a 	subeq	r0, r1, sl, ror #20
    5364:	10000000 	andne	r0, r0, r0
    5368:	00275a01 	eoreq	r5, r7, r1, lsl #20
    536c:	0a870100 	beq	fe1c5774 <SCS_BASE+0x1e1b7774>
    5370:	06620101 	strbteq	r0, [r2], -r1, lsl #2
    5374:	56110000 	ldrpl	r0, [r1], -r0
    5378:	01000024 	tsteq	r0, r4, lsr #32
    537c:	051e0a86 	ldreq	r0, [lr, #-2694]
    5380:	13110000 	tstne	r1, #0	; 0x0
    5384:	01000029 	tsteq	r0, r9, lsr #32
    5388:	00410a86 	subeq	r0, r1, r6, lsl #21
    538c:	14000000 	strne	r0, [r0]
    5390:	0000280b 	andeq	r2, r0, fp, lsl #16
    5394:	010c4d01 	tsteq	ip, r1, lsl #26
    5398:	0006c501 	andeq	ip, r6, r1, lsl #10
    539c:	24561100 	ldrbcs	r1, [r6], #-256
    53a0:	4b010000 	blmi	453a8 <__Stack_Size+0x44fa8>
    53a4:	00051e0c 	andeq	r1, r5, ip, lsl #28
    53a8:	2a451100 	bcs	11497b0 <__Stack_Size+0x11493b0>
    53ac:	4b010000 	blmi	453b4 <__Stack_Size+0x44fb4>
    53b0:	0000410c 	andeq	r4, r0, ip, lsl #2
    53b4:	29d51100 	ldmibcs	r5, {r8, ip}^
    53b8:	4b010000 	blmi	453c0 <__Stack_Size+0x44fc0>
    53bc:	0000410c 	andeq	r4, r0, ip, lsl #2
    53c0:	2c4b1100 	stfcse	f1, [fp], {0}
    53c4:	4c010000 	stcmi	0, cr0, [r1], {0}
    53c8:	0000410c 	andeq	r4, r0, ip, lsl #2
    53cc:	29361200 	ldmdbcs	r6!, {r9, ip}
    53d0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    53d4:	0000410c 	andeq	r4, r0, ip, lsl #2
    53d8:	26051200 	strcs	r1, [r5], -r0, lsl #4
    53dc:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    53e0:	0000410c 	andeq	r4, r0, ip, lsl #2
    53e4:	6d741500 	cfldr64vs	mvdx1, [r4]
    53e8:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
    53ec:	0000410c 	andeq	r4, r0, ip, lsl #2
    53f0:	01100000 	tsteq	r0, r0
    53f4:	000029c1 	andeq	r2, r0, r1, asr #19
    53f8:	010aa301 	tsteq	sl, r1, lsl #6
    53fc:	0006ed01 	andeq	lr, r6, r1, lsl #26
    5400:	24561100 	ldrbcs	r1, [r6], #-256
    5404:	a2010000 	andge	r0, r1, #0	; 0x0
    5408:	00051e0a 	andeq	r1, r5, sl, lsl #28
    540c:	29131100 	ldmdbcs	r3, {r8, ip}
    5410:	a2010000 	andge	r0, r1, #0	; 0x0
    5414:	0000410a 	andeq	r4, r0, sl, lsl #2
    5418:	42140000 	andsmi	r0, r4, #0	; 0x0
    541c:	0100002b 	tsteq	r0, fp, lsr #32
    5420:	01010c7c 	tsteq	r1, ip, ror ip
    5424:	00000750 	andeq	r0, r0, r0, asr r7
    5428:	00245611 	eoreq	r5, r4, r1, lsl r6
    542c:	0c7a0100 	ldfeqe	f0, [sl]
    5430:	0000051e 	andeq	r0, r0, lr, lsl r5
    5434:	002a4511 	eoreq	r4, sl, r1, lsl r5
    5438:	0c7a0100 	ldfeqe	f0, [sl]
    543c:	00000041 	andeq	r0, r0, r1, asr #32
    5440:	0029d511 	eoreq	sp, r9, r1, lsl r5
    5444:	0c7a0100 	ldfeqe	f0, [sl]
    5448:	00000041 	andeq	r0, r0, r1, asr #32
    544c:	002c4b11 	eoreq	r4, ip, r1, lsl fp
    5450:	0c7b0100 	ldfeqe	f0, [fp]
    5454:	00000041 	andeq	r0, r0, r1, asr #32
    5458:	00293612 	eoreq	r3, r9, r2, lsl r6
    545c:	0c7d0100 	ldfeqe	f0, [sp]
    5460:	00000041 	andeq	r0, r0, r1, asr #32
    5464:	00260512 	eoreq	r0, r6, r2, lsl r5
    5468:	0c7d0100 	ldfeqe	f0, [sp]
    546c:	00000041 	andeq	r0, r0, r1, asr #32
    5470:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    5474:	0c7d0100 	ldfeqe	f0, [sp]
    5478:	00000041 	andeq	r0, r0, r1, asr #32
    547c:	7c011000 	stcvc	0, cr1, [r1], {0}
    5480:	01000024 	tsteq	r0, r4, lsr #32
    5484:	01010abf 	strheq	r0, [r1, -pc]
    5488:	00000778 	andeq	r0, r0, r8, ror r7
    548c:	00245611 	eoreq	r5, r4, r1, lsl r6
    5490:	0abe0100 	beq	fef85898 <SCS_BASE+0x1ef77898>
    5494:	0000051e 	andeq	r0, r0, lr, lsl r5
    5498:	00291311 	eoreq	r1, r9, r1, lsl r3
    549c:	0abe0100 	beq	fef858a4 <SCS_BASE+0x1ef778a4>
    54a0:	00000041 	andeq	r0, r0, r1, asr #32
    54a4:	c0011600 	andgt	r1, r1, r0, lsl #12
    54a8:	01000027 	tsteq	r0, r7, lsr #32
    54ac:	533c01c7 	teqpl	ip, #-1073741775	; 0xc0000031
    54b0:	53900800 	orrspl	r0, r0, #0	; 0x0
    54b4:	1d310800 	ldcne	8, cr0, [r1]
    54b8:	07b00000 	ldreq	r0, [r0, r0]!
    54bc:	56170000 	ldrpl	r0, [r7], -r0
    54c0:	01000024 	tsteq	r0, r4, lsr #32
    54c4:	00051ec6 	andeq	r1, r5, r6, asr #29
    54c8:	001d5000 	andseq	r5, sp, r0
    54cc:	265e1700 	ldrbcs	r1, [lr], -r0, lsl #14
    54d0:	c6010000 	strgt	r0, [r1], -r0
    54d4:	000007b0 	strheq	r0, [r0], -r0
    54d8:	00001d6f 	andeq	r1, r0, pc, ror #26
    54dc:	73041300 	movwvc	r1, #17152	; 0x4300
    54e0:	16000003 	strne	r0, [r0], -r3
    54e4:	0023eb01 	eoreq	lr, r3, r1, lsl #22
    54e8:	01ee0100 	mvneq	r0, r0, lsl #2
    54ec:	08005390 	stmdaeq	r0, {r4, r7, r8, r9, ip, lr}
    54f0:	08005440 	stmdaeq	r0, {r6, sl, ip, lr}
    54f4:	00001d8d 	andeq	r1, r0, sp, lsl #27
    54f8:	0000081b 	andeq	r0, r0, fp, lsl r8
    54fc:	00245617 	eoreq	r5, r4, r7, lsl r6
    5500:	1eed0100 	cdpne	1, 14, cr0, cr13, cr0, {0}
    5504:	b8000005 	stmdalt	r0, {r0, r2}
    5508:	1700001d 	smladne	r0, sp, r0, r0
    550c:	000028a6 	andeq	r2, r0, r6, lsr #17
    5510:	081bed01 	ldmdaeq	fp, {r0, r8, sl, fp, sp, lr, pc}
    5514:	1dd70000 	ldclne	0, cr0, [r7]
    5518:	fd180000 	ldc2	0, cr0, [r8]
    551c:	01000029 	tsteq	r0, r9, lsr #32
    5520:	000041ef 	andeq	r4, r0, pc, ror #3
    5524:	001df500 	andseq	pc, sp, r0, lsl #10
    5528:	26051800 	strcs	r1, [r5], -r0, lsl #16
    552c:	ef010000 	svc	0x00010000
    5530:	00000041 	andeq	r0, r0, r1, asr #32
    5534:	00001e13 	andeq	r1, r0, r3, lsl lr
    5538:	002c1618 	eoreq	r1, ip, r8, lsl r6
    553c:	41ef0100 	mvnmi	r0, r0, lsl #2
    5540:	68000000 	stmdavs	r0, {}
    5544:	0000001e 	andeq	r0, r0, lr, lsl r0
    5548:	03f70413 	mvnseq	r0, #318767104	; 0x13000000
    554c:	01190000 	tsteq	r9, r0
    5550:	000024bf 	strheq	r2, [r0], -pc
    5554:	01014901 	tsteq	r1, r1, lsl #18
    5558:	08005440 	stmdaeq	r0, {r6, sl, ip, lr}
    555c:	080054f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, ip, lr}
    5560:	00001e9c 	muleq	r0, ip, lr
    5564:	0000088c 	andeq	r0, r0, ip, lsl #17
    5568:	0024561a 	eoreq	r5, r4, sl, lsl r6
    556c:	01480100 	cmpeq	r8, r0, lsl #2
    5570:	0000051e 	andeq	r0, r0, lr, lsl r5
    5574:	00001ec7 	andeq	r1, r0, r7, asr #29
    5578:	0028a61a 	eoreq	sl, r8, sl, lsl r6
    557c:	01480100 	cmpeq	r8, r0, lsl #2
    5580:	0000081b 	andeq	r0, r0, fp, lsl r8
    5584:	00001ee6 	andeq	r1, r0, r6, ror #29
    5588:	0029fd1b 	eoreq	pc, r9, fp, lsl sp
    558c:	014a0100 	cmpeq	sl, r0, lsl #2
    5590:	00000041 	andeq	r0, r0, r1, asr #32
    5594:	00001f04 	andeq	r1, r0, r4, lsl #30
    5598:	0026051b 	eoreq	r0, r6, fp, lsl r5
    559c:	014a0100 	cmpeq	sl, r0, lsl #2
    55a0:	00000041 	andeq	r0, r0, r1, asr #32
    55a4:	00001f2d 	andeq	r1, r0, sp, lsr #30
    55a8:	002c161b 	eoreq	r1, ip, fp, lsl r6
    55ac:	014a0100 	cmpeq	sl, r0, lsl #2
    55b0:	00000041 	andeq	r0, r0, r1, asr #32
    55b4:	00001f77 	andeq	r1, r0, r7, ror pc
    55b8:	5a011900 	bpl	4b9c0 <__Stack_Size+0x4b5c0>
    55bc:	0100002b 	tsteq	r0, fp, lsr #32
    55c0:	f80101a5 	undefined instruction 0xf80101a5
    55c4:	ac080054 	stcge	0, cr0, [r8], {84}
    55c8:	ab080055 	blge	205724 <__Stack_Size+0x205324>
    55cc:	f700001f 	undefined instruction 0xf700001f
    55d0:	1a000008 	bne	55f8 <__Stack_Size+0x51f8>
    55d4:	00002456 	andeq	r2, r0, r6, asr r4
    55d8:	1e01a401 	cdpne	4, 0, cr10, cr1, cr1, {0}
    55dc:	d6000005 	strle	r0, [r0], -r5
    55e0:	1a00001f 	bne	5664 <__Stack_Size+0x5264>
    55e4:	000028a6 	andeq	r2, r0, r6, lsr #17
    55e8:	1b01a401 	blne	6e5f4 <__Stack_Size+0x6e1f4>
    55ec:	f5000008 	undefined instruction 0xf5000008
    55f0:	1b00001f 	blne	5674 <__Stack_Size+0x5274>
    55f4:	000029fd 	strdeq	r2, [r0], -sp
    55f8:	4101a601 	tstmi	r1, r1, lsl #12
    55fc:	13000000 	movwne	r0, #0	; 0x0
    5600:	1b000020 	blne	5688 <__Stack_Size+0x5288>
    5604:	00002605 	andeq	r2, r0, r5, lsl #12
    5608:	4101a601 	tstmi	r1, r1, lsl #12
    560c:	31000000 	tstcc	r0, r0
    5610:	1b000020 	blne	5698 <__Stack_Size+0x5298>
    5614:	00002c16 	andeq	r2, r0, r6, lsl ip
    5618:	4101a601 	tstmi	r1, r1, lsl #12
    561c:	7b000000 	blvc	5624 <__Stack_Size+0x5224>
    5620:	00000020 	andeq	r0, r0, r0, lsr #32
    5624:	28770119 	ldmdacs	r7!, {r0, r3, r4, r8}^
    5628:	01010000 	tsteq	r1, r0
    562c:	55ac0102 	strpl	r0, [ip, #258]!
    5630:	56400800 	strbpl	r0, [r0], -r0, lsl #16
    5634:	20af0800 	adccs	r0, pc, r0, lsl #16
    5638:	09620000 	stmdbeq	r2!, {}^
    563c:	561a0000 	ldrpl	r0, [sl], -r0
    5640:	01000024 	tsteq	r0, r4, lsr #32
    5644:	051e0200 	ldreq	r0, [lr, #-512]
    5648:	20da0000 	sbcscs	r0, sl, r0
    564c:	a61a0000 	ldrge	r0, [sl], -r0
    5650:	01000028 	tsteq	r0, r8, lsr #32
    5654:	081b0200 	ldmdaeq	fp, {r9}
    5658:	20f90000 	rscscs	r0, r9, r0
    565c:	fd1b0000 	ldc2	0, cr0, [fp]
    5660:	01000029 	tsteq	r0, r9, lsr #32
    5664:	00410202 	subeq	r0, r1, r2, lsl #4
    5668:	21170000 	tstcs	r7, r0
    566c:	051b0000 	ldreq	r0, [fp]
    5670:	01000026 	tsteq	r0, r6, lsr #32
    5674:	00410202 	subeq	r0, r1, r2, lsl #4
    5678:	21400000 	cmpcs	r0, r0
    567c:	161b0000 	ldrne	r0, [fp], -r0
    5680:	0100002c 	tsteq	r0, ip, lsr #32
    5684:	00410202 	subeq	r0, r1, r2, lsl #4
    5688:	21750000 	cmncs	r5, r0
    568c:	19000000 	stmdbne	r0, {}
    5690:	002c4001 	eoreq	r4, ip, r1
    5694:	024a0100 	subeq	r0, sl, #0	; 0x0
    5698:	00564001 	subseq	r4, r6, r1
    569c:	0057ac08 	subseq	sl, r7, r8, lsl #24
    56a0:	00219e08 	eoreq	r9, r1, r8, lsl #28
    56a4:	000b2800 	andeq	r2, fp, r0, lsl #16
    56a8:	24561a00 	ldrbcs	r1, [r6], #-2560
    56ac:	49010000 	stmdbmi	r1, {}
    56b0:	00051e02 	andeq	r1, r5, r2, lsl #28
    56b4:	0021bd00 	eoreq	fp, r1, r0, lsl #26
    56b8:	27fa1a00 	ldrbcs	r1, [sl, r0, lsl #20]!
    56bc:	49010000 	stmdbmi	r1, {}
    56c0:	000b2802 	andeq	r2, fp, r2, lsl #16
    56c4:	0021db00 	eoreq	sp, r1, r0, lsl #22
    56c8:	05bb1c00 	ldreq	r1, [fp, #3072]!
    56cc:	00f80000 	rscseq	r0, r8, r0
    56d0:	56010000 	strpl	r0, [r1], -r0
    56d4:	0009d902 	andeq	sp, r9, r2, lsl #18
    56d8:	05ed1d00 	strbeq	r1, [sp, #3328]!
    56dc:	e11d0000 	tst	sp, r0
    56e0:	1d000005 	stcne	0, cr0, [r0, #-20]
    56e4:	000005d5 	ldrdeq	r0, [r0], -r5
    56e8:	0005c91d 	andeq	ip, r5, sp, lsl r9
    56ec:	01181e00 	tsteq	r8, r0, lsl #28
    56f0:	f91f0000 	undefined instruction 0xf91f0000
    56f4:	f9000005 	undefined instruction 0xf9000005
    56f8:	1f000021 	svcne	0x00000021
    56fc:	00000605 	andeq	r0, r0, r5, lsl #12
    5700:	0000220c 	andeq	r2, r0, ip, lsl #4
    5704:	12200000 	eorne	r0, r0, #0	; 0x0
    5708:	86000006 	strhi	r0, [r0], -r6
    570c:	38080056 	stmdacc	r8, {r1, r2, r4, r6}
    5710:	01000001 	tsteq	r0, r1
    5714:	09f8025b 	ldmibeq	r8!, {r0, r1, r3, r4, r6, r9}^
    5718:	2d1d0000 	ldccs	0, cr0, [sp]
    571c:	1d000006 	stcne	0, cr0, [r0, #-24]
    5720:	00000621 	andeq	r0, r0, r1, lsr #12
    5724:	05581c00 	ldrbeq	r1, [r8, #-3072]
    5728:	01500000 	cmpeq	r0, r0
    572c:	60010000 	andvs	r0, r1, r0
    5730:	000a3a02 	andeq	r3, sl, r2, lsl #20
    5734:	058a1d00 	streq	r1, [sl, #3328]
    5738:	7e1d0000 	wxorvc	wr0, wr13, wr0
    573c:	1d000005 	stcne	0, cr0, [r0, #-20]
    5740:	00000572 	andeq	r0, r0, r2, ror r5
    5744:	0005661d 	andeq	r6, r5, sp, lsl r6
    5748:	01701e00 	cmneq	r0, r0, lsl #28
    574c:	961f0000 	ldrls	r0, [pc], -r0
    5750:	1f000005 	svcne	0x00000005
    5754:	1f000022 	svcne	0x00000022
    5758:	000005a2 	andeq	r0, r0, r2, lsr #11
    575c:	00002248 	andeq	r2, r0, r8, asr #4
    5760:	0005ae21 	andeq	sl, r5, r1, lsr #28
    5764:	20000000 	andcs	r0, r0, r0
    5768:	0000063a 	andeq	r0, r0, sl, lsr r6
    576c:	080056e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, ip, lr}
    5770:	00000190 	muleq	r0, r0, r1
    5774:	59026501 	stmdbpl	r2, {r0, r8, sl, sp, lr}
    5778:	1d00000a 	stcne	0, cr0, [r0, #-40]
    577c:	00000655 	andeq	r0, r0, r5, asr r6
    5780:	0006491d 	andeq	r4, r6, sp, lsl r9
    5784:	62220000 	eorvs	r0, r2, #0	; 0x0
    5788:	0a000006 	beq	57a8 <__Stack_Size+0x53a8>
    578c:	40080057 	andmi	r0, r8, r7, asr r0
    5790:	01080057 	qaddeq	r0, r7, r8
    5794:	0aa3026a 	beq	fe8c6144 <SCS_BASE+0x1e8b8144>
    5798:	941d0000 	ldrls	r0, [sp]
    579c:	1d000006 	stcne	0, cr0, [r0, #-24]
    57a0:	00000688 	andeq	r0, r0, r8, lsl #13
    57a4:	00067c1d 	andeq	r7, r6, sp, lsl ip
    57a8:	06701d00 	ldrbteq	r1, [r0], -r0, lsl #26
    57ac:	0a230000 	beq	8c57b4 <__Stack_Size+0x8c53b4>
    57b0:	40080057 	andmi	r0, r8, r7, asr r0
    57b4:	1f080057 	svcne	0x00080057
    57b8:	000006a0 	andeq	r0, r0, r0, lsr #13
    57bc:	0000225b 	andeq	r2, r0, fp, asr r2
    57c0:	0006ac1f 	andeq	sl, r6, pc, lsl ip
    57c4:	00226e00 	eoreq	r6, r2, r0, lsl #28
    57c8:	06b82100 	ldrteq	r2, [r8], r0, lsl #2
    57cc:	00000000 	andeq	r0, r0, r0
    57d0:	0006c520 	andeq	ip, r6, r0, lsr #10
    57d4:	00574000 	subseq	r4, r7, r0
    57d8:	0001a808 	andeq	sl, r1, r8, lsl #16
    57dc:	026f0100 	rsbeq	r0, pc, #0	; 0x0
    57e0:	00000ac2 	andeq	r0, r0, r2, asr #21
    57e4:	0006e01d 	andeq	lr, r6, sp, lsl r0
    57e8:	06d41d00 	ldrbeq	r1, [r4], r0, lsl #26
    57ec:	22000000 	andcs	r0, r0, #0	; 0x0
    57f0:	000006ed 	andeq	r0, r0, sp, ror #13
    57f4:	08005756 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, ip, lr}
    57f8:	08005790 	stmdaeq	r0, {r4, r7, r8, r9, sl, ip, lr}
    57fc:	0c027401 	cfstrseq	mvf7, [r2], {1}
    5800:	1d00000b 	stcne	0, cr0, [r0, #-44]
    5804:	0000071f 	andeq	r0, r0, pc, lsl r7
    5808:	0007131d 	andeq	r1, r7, sp, lsl r3
    580c:	07071d00 	streq	r1, [r7, -r0, lsl #26]
    5810:	fb1d0000 	blx	74581a <__Stack_Size+0x74541a>
    5814:	23000006 	movwcs	r0, #6	; 0x6
    5818:	08005756 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, ip, lr}
    581c:	08005790 	stmdaeq	r0, {r4, r7, r8, r9, sl, ip, lr}
    5820:	00072b1f 	andeq	r2, r7, pc, lsl fp
    5824:	00228100 	eoreq	r8, r2, r0, lsl #2
    5828:	07371f00 	ldreq	r1, [r7, -r0, lsl #30]!
    582c:	22940000 	addscs	r0, r4, #0	; 0x0
    5830:	43210000 	teqmi	r1, #0	; 0x0
    5834:	00000007 	andeq	r0, r0, r7
    5838:	07502400 	ldrbeq	r2, [r0, -r0, lsl #8]
    583c:	57900000 	ldrpl	r0, [r0, r0]
    5840:	01c00800 	biceq	r0, r0, r0, lsl #16
    5844:	79010000 	stmdbvc	r1, {}
    5848:	076b1d02 	strbeq	r1, [fp, -r2, lsl #26]!
    584c:	5f1d0000 	svcpl	0x001d0000
    5850:	00000007 	andeq	r0, r0, r7
    5854:	51041300 	tstpl	r4, r0, lsl #6
    5858:	19000004 	stmdbne	r0, {r2}
    585c:	002bdf01 	eoreq	sp, fp, r1, lsl #30
    5860:	028b0100 	addeq	r0, fp, #0	; 0x0
    5864:	0057ac01 	subseq	sl, r7, r1, lsl #24
    5868:	00590608 	subseq	r0, r9, r8, lsl #12
    586c:	0022a708 	eoreq	sl, r2, r8, lsl #14
    5870:	000d1700 	andeq	r1, sp, r0, lsl #14
    5874:	24562500 	ldrbcs	r2, [r6], #-1280
    5878:	8a010000 	bhi	45880 <__Stack_Size+0x45480>
    587c:	00051e02 	andeq	r1, r5, r2, lsl #28
    5880:	1a500100 	bne	1405c88 <__Stack_Size+0x1405888>
    5884:	000027fa 	strdeq	r2, [r0], -sl
    5888:	28028a01 	stmdacs	r2, {r0, r9, fp, pc}
    588c:	c600000b 	strgt	r0, [r0], -fp
    5890:	26000022 	strcs	r0, [r0], -r2, lsr #32
    5894:	00002a67 	andeq	r2, r0, r7, ror #20
    5898:	41028c01 	tstmi	r2, r1, lsl #24
    589c:	01000000 	tsteq	r0, r0
    58a0:	296e2657 	stmdbcs	lr!, {r0, r1, r2, r4, r6, r9, sl, sp}^
    58a4:	8d010000 	stchi	0, cr0, [r1]
    58a8:	00004102 	andeq	r4, r0, r2, lsl #2
    58ac:	22560100 	subscs	r0, r6, #0	; 0x0
    58b0:	000005bb 	strheq	r0, [r0], -fp
    58b4:	080057d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip, lr}
    58b8:	08005802 	stmdaeq	r0, {r1, fp, ip, lr}
    58bc:	c702a901 	strgt	sl, [r2, -r1, lsl #18]
    58c0:	1d00000b 	stcne	0, cr0, [r0, #-44]
    58c4:	000005ed 	andeq	r0, r0, sp, ror #11
    58c8:	0005e11d 	andeq	lr, r5, sp, lsl r1
    58cc:	05d51d00 	ldrbeq	r1, [r5, #3328]
    58d0:	c91d0000 	ldmdbgt	sp, {}
    58d4:	23000005 	movwcs	r0, #5	; 0x5
    58d8:	080057d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip, lr}
    58dc:	08005802 	stmdaeq	r0, {r1, fp, ip, lr}
    58e0:	0005f91f 	andeq	pc, r5, pc, lsl r9
    58e4:	0022e400 	eoreq	lr, r2, r0, lsl #8
    58e8:	06051f00 	streq	r1, [r5], -r0, lsl #30
    58ec:	22f70000 	rscscs	r0, r7, #0	; 0x0
    58f0:	00000000 	andeq	r0, r0, r0
    58f4:	00061220 	andeq	r1, r6, r0, lsr #4
    58f8:	00580200 	subseq	r0, r8, r0, lsl #4
    58fc:	0001d808 	andeq	sp, r1, r8, lsl #16
    5900:	02ad0100 	adceq	r0, sp, #0	; 0x0
    5904:	00000be6 	andeq	r0, r0, r6, ror #23
    5908:	00062d1d 	andeq	r2, r6, sp, lsl sp
    590c:	06211d00 	strteq	r1, [r1], -r0, lsl #26
    5910:	22000000 	andcs	r0, r0, #0	; 0x0
    5914:	00000558 	andeq	r0, r0, r8, asr r5
    5918:	0800581a 	stmdaeq	r0, {r1, r3, r4, fp, ip, lr}
    591c:	08005850 	stmdaeq	r0, {r4, r6, fp, ip, lr}
    5920:	3002b001 	andcc	fp, r2, r1
    5924:	1d00000c 	stcne	0, cr0, [r0, #-48]
    5928:	0000058a 	andeq	r0, r0, sl, lsl #11
    592c:	00057e1d 	andeq	r7, r5, sp, lsl lr
    5930:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    5934:	661d0000 	ldrvs	r0, [sp], -r0
    5938:	23000005 	movwcs	r0, #5	; 0x5
    593c:	0800581a 	stmdaeq	r0, {r1, r3, r4, fp, ip, lr}
    5940:	08005850 	stmdaeq	r0, {r4, r6, fp, ip, lr}
    5944:	0005961f 	andeq	r9, r5, pc, lsl r6
    5948:	00230a00 	eoreq	r0, r3, r0, lsl #20
    594c:	05a21f00 	streq	r1, [r2, #3840]!
    5950:	23280000 	teqcs	r8, #0	; 0x0
    5954:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    5958:	00000005 	andeq	r0, r0, r5
    595c:	063a2200 	ldrteq	r2, [sl], -r0, lsl #4
    5960:	58500000 	ldmdapl	r0, {}^
    5964:	58680800 	stmdapl	r8!, {fp}^
    5968:	b3010800 	movwlt	r0, #6144	; 0x1800
    596c:	000c4f02 	andeq	r4, ip, r2, lsl #30
    5970:	06551d00 	ldrbeq	r1, [r5], -r0, lsl #26
    5974:	491d0000 	ldmdbmi	sp, {}
    5978:	00000006 	andeq	r0, r0, r6
    597c:	00055822 	andeq	r5, r5, r2, lsr #16
    5980:	00586800 	subseq	r6, r8, r0, lsl #16
    5984:	0058a208 	subseq	sl, r8, r8, lsl #4
    5988:	02b80108 	adcseq	r0, r8, #2	; 0x2
    598c:	00000c99 	muleq	r0, r9, ip
    5990:	00058a1d 	andeq	r8, r5, sp, lsl sl
    5994:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    5998:	721d0000 	andsvc	r0, sp, #0	; 0x0
    599c:	1d000005 	stcne	0, cr0, [r0, #-20]
    59a0:	00000566 	andeq	r0, r0, r6, ror #10
    59a4:	00586823 	subseq	r6, r8, r3, lsr #16
    59a8:	0058a208 	subseq	sl, r8, r8, lsl #4
    59ac:	05961f08 	ldreq	r1, [r6, #3848]
    59b0:	23460000 	movtcs	r0, #24576	; 0x6000
    59b4:	a21f0000 	andsge	r0, pc, #0	; 0x0
    59b8:	6f000005 	svcvs	0x00000005
    59bc:	21000023 	tstcs	r0, r3, lsr #32
    59c0:	000005ae 	andeq	r0, r0, lr, lsr #11
    59c4:	3a200000 	bcc	8059cc <__Stack_Size+0x8055cc>
    59c8:	a2000006 	andge	r0, r0, #6	; 0x6
    59cc:	f0080058 	undefined instruction 0xf0080058
    59d0:	01000001 	tsteq	r0, r1
    59d4:	0cb802bc 	lfmeq	f0, 4, [r8], #752
    59d8:	551d0000 	ldrpl	r0, [sp]
    59dc:	1d000006 	stcne	0, cr0, [r0, #-24]
    59e0:	00000649 	andeq	r0, r0, r9, asr #12
    59e4:	05bb2200 	ldreq	r2, [fp, #512]!
    59e8:	58be0000 	ldmpl	lr!, {}
    59ec:	58f00800 	ldmpl	r0!, {fp}^
    59f0:	bf010800 	svclt	0x00010800
    59f4:	000cfb02 	andeq	pc, ip, r2, lsl #22
    59f8:	05ed1d00 	strbeq	r1, [sp, #3328]!
    59fc:	e11d0000 	tst	sp, r0
    5a00:	1d000005 	stcne	0, cr0, [r0, #-20]
    5a04:	000005d5 	ldrdeq	r0, [r0], -r5
    5a08:	0005c91d 	andeq	ip, r5, sp, lsl r9
    5a0c:	58be2300 	ldmpl	lr!, {r8, r9, sp}
    5a10:	58f00800 	ldmpl	r0!, {fp}^
    5a14:	f91f0800 	undefined instruction 0xf91f0800
    5a18:	82000005 	andhi	r0, r0, #5	; 0x5
    5a1c:	27000023 	strcs	r0, [r0, -r3, lsr #32]
    5a20:	00000605 	andeq	r0, r0, r5, lsl #12
    5a24:	00005201 	andeq	r5, r0, r1, lsl #4
    5a28:	00061228 	andeq	r1, r6, r8, lsr #4
    5a2c:	0058f000 	subseq	pc, r8, r0
    5a30:	00590408 	subseq	r0, r9, r8, lsl #8
    5a34:	02c20108 	sbceq	r0, r2, #2	; 0x2
    5a38:	00062d1d 	andeq	r2, r6, sp, lsl sp
    5a3c:	06211d00 	strteq	r1, [r1], -r0, lsl #26
    5a40:	00000000 	andeq	r0, r0, r0
    5a44:	2a7a0129 	bcs	1e85ef0 <__Stack_Size+0x1e85af0>
    5a48:	d2010000 	andle	r0, r1, #0	; 0x0
    5a4c:	59080102 	stmdbpl	r8, {r1, r8}
    5a50:	592a0800 	stmdbpl	sl!, {fp}
    5a54:	5d010800 	stcpl	8, cr0, [r1]
    5a58:	00000d4c 	andeq	r0, r0, ip, asr #26
    5a5c:	00245625 	eoreq	r5, r4, r5, lsr #12
    5a60:	02d10100 	sbcseq	r0, r1, #0	; 0x0
    5a64:	0000051e 	andeq	r0, r0, lr, lsl r5
    5a68:	f2255001 	vhadd.s32	d5, d5, d1
    5a6c:	01000025 	tsteq	r0, r5, lsr #32
    5a70:	0d4c02d1 	sfmeq	f0, 2, [ip, #-836]
    5a74:	51010000 	tstpl	r1, r0
    5a78:	c7041300 	strgt	r1, [r4, -r0, lsl #6]
    5a7c:	29000004 	stmdbcs	r0, {r2}
    5a80:	002b0a01 	eoreq	r0, fp, r1, lsl #20
    5a84:	02ef0100 	rsceq	r0, pc, #0	; 0x0
    5a88:	00592c01 	subseq	r2, r9, r1, lsl #24
    5a8c:	00594208 	subseq	r4, r9, r8, lsl #4
    5a90:	795d0108 	ldmdbvc	sp, {r3, r8}^
    5a94:	2500000d 	strcs	r0, [r0, #-13]
    5a98:	0000265e 	andeq	r2, r0, lr, asr r6
    5a9c:	b002ee01 	andlt	lr, r2, r1, lsl #28
    5aa0:	01000007 	tsteq	r0, r7
    5aa4:	01290050 	qsubeq	r0, r0, r9
    5aa8:	0000239c 	muleq	r0, ip, r3
    5aac:	01030101 	tsteq	r3, r1, lsl #2
    5ab0:	08005944 	stmdaeq	r0, {r2, r6, r8, fp, ip, lr}
    5ab4:	0800595a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip, lr}
    5ab8:	0da05d01 	stceq	13, cr5, [r0, #4]!
    5abc:	a6250000 	strtge	r0, [r5], -r0
    5ac0:	01000028 	tsteq	r0, r8, lsr #32
    5ac4:	081b0300 	ldmdaeq	fp, {r8, r9}
    5ac8:	50010000 	andpl	r0, r1, r0
    5acc:	26012900 	strcs	r2, [r1], -r0, lsl #18
    5ad0:	01000022 	tsteq	r0, r2, lsr #32
    5ad4:	5c010316 	stcpl	3, cr0, [r1], {22}
    5ad8:	74080059 	strvc	r0, [r8], #-89
    5adc:	01080059 	qaddeq	r0, r9, r8
    5ae0:	000dc75d 	andeq	ip, sp, sp, asr r7
    5ae4:	27fa2500 	ldrbcs	r2, [sl, r0, lsl #10]!
    5ae8:	15010000 	strne	r0, [r1]
    5aec:	000b2803 	andeq	r2, fp, r3, lsl #16
    5af0:	00500100 	subseq	r0, r0, r0, lsl #2
    5af4:	2b930129 	blcs	fe4c5fa0 <SCS_BASE+0x1e4b7fa0>
    5af8:	28010000 	stmdacs	r1, {}
    5afc:	59740103 	ldmdbpl	r4!, {r0, r1, r8}^
    5b00:	59880800 	stmibpl	r8, {fp}
    5b04:	5d010800 	stcpl	8, cr0, [r1]
    5b08:	00000dee 	andeq	r0, r0, lr, ror #27
    5b0c:	0025f225 	eoreq	pc, r5, r5, lsr #4
    5b10:	03270100 	teqeq	r7, #0	; 0x0
    5b14:	00000d4c 	andeq	r0, r0, ip, asr #26
    5b18:	29005001 	stmdbcs	r0, {r0, ip, lr}
    5b1c:	002c3801 	eoreq	r3, ip, r1, lsl #16
    5b20:	033d0100 	teqeq	sp, #0	; 0x0
    5b24:	00598801 	subseq	r8, r9, r1, lsl #16
    5b28:	0059a208 	subseq	sl, r9, r8, lsl #4
    5b2c:	235d0108 	cmpcs	sp, #2	; 0x2
    5b30:	2500000e 	strcs	r0, [r0, #-14]
    5b34:	00002456 	andeq	r2, r0, r6, asr r4
    5b38:	1e033c01 	cdpne	12, 0, cr3, cr3, cr1, {0}
    5b3c:	01000005 	tsteq	r0, r5
    5b40:	0ef22550 	mrceq	5, 7, r2, cr2, cr0, {2}
    5b44:	3c010000 	stccc	0, cr0, [r1], {0}
    5b48:	0000a903 	andeq	sl, r0, r3, lsl #18
    5b4c:	00510100 	subseq	r0, r1, r0, lsl #2
    5b50:	2a540129 	bcs	1505ffc <__Stack_Size+0x1505bfc>
    5b54:	58010000 	stmdapl	r1, {}
    5b58:	59a40103 	stmibpl	r4!, {r0, r1, r8}
    5b5c:	59c00800 	stmibpl	r0, {fp}^
    5b60:	5d010800 	stcpl	8, cr0, [r1]
    5b64:	00000e58 	andeq	r0, r0, r8, asr lr
    5b68:	00245625 	eoreq	r5, r4, r5, lsr #12
    5b6c:	03570100 	cmpeq	r7, #0	; 0x0
    5b70:	0000051e 	andeq	r0, r0, lr, lsl r5
    5b74:	f2255001 	vhadd.s32	d5, d5, d1
    5b78:	0100000e 	tsteq	r0, lr
    5b7c:	00a90357 	adceq	r0, r9, r7, asr r3
    5b80:	51010000 	tstpl	r1, r0
    5b84:	21012900 	tstcs	r1, r0, lsl #18
    5b88:	0100002b 	tsteq	r0, fp, lsr #32
    5b8c:	c001037e 	andgt	r0, r1, lr, ror r3
    5b90:	d8080059 	stmdale	r8, {r0, r3, r4, r6}
    5b94:	01080059 	qaddeq	r0, r9, r8
    5b98:	000e9b5d 	andeq	r9, lr, sp, asr fp
    5b9c:	24562500 	ldrbcs	r2, [r6], #-1280
    5ba0:	7d010000 	stcvc	0, cr0, [r1]
    5ba4:	00051e03 	andeq	r1, r5, r3, lsl #28
    5ba8:	25500100 	ldrbcs	r0, [r0, #-256]
    5bac:	00002c1d 	andeq	r2, r0, sp, lsl ip
    5bb0:	41037d01 	tstmi	r3, r1, lsl #26
    5bb4:	01000000 	tsteq	r0, r0
    5bb8:	0ef22551 	mrceq	5, 7, r2, cr2, cr1, {2}
    5bbc:	7d010000 	stcvc	0, cr0, [r1]
    5bc0:	0000a903 	andeq	sl, r0, r3, lsl #18
    5bc4:	00520100 	subseq	r0, r2, r0, lsl #2
    5bc8:	27480129 	strbcs	r0, [r8, -r9, lsr #2]
    5bcc:	a1010000 	tstge	r1, r0
    5bd0:	59d80103 	ldmibpl	r8, {r0, r1, r8}^
    5bd4:	59dc0800 	ldmibpl	ip, {fp}^
    5bd8:	5d010800 	stcpl	8, cr0, [r1]
    5bdc:	00000ed0 	ldrdeq	r0, [r0], -r0
    5be0:	00245625 	eoreq	r5, r4, r5, lsr #12
    5be4:	03a00100 	moveq	r0, #0	; 0x0
    5be8:	0000051e 	andeq	r0, r0, lr, lsl r5
    5bec:	1d255001 	stcne	0, cr5, [r5, #-4]!
    5bf0:	01000029 	tsteq	r0, r9, lsr #32
    5bf4:	004103a0 	subeq	r0, r1, r0, lsr #7
    5bf8:	51010000 	tstpl	r1, r0
    5bfc:	ad012900 	stcge	9, cr2, [r1]
    5c00:	01000025 	tsteq	r0, r5, lsr #32
    5c04:	dc0103c0 	stcle	3, cr0, [r1], {192}
    5c08:	e4080059 	str	r0, [r8], #-89
    5c0c:	01080059 	qaddeq	r0, r9, r8
    5c10:	000f155d 	andeq	r1, pc, sp, asr r5
    5c14:	24562500 	ldrbcs	r2, [r6], #-1280
    5c18:	bf010000 	svclt	0x00010000
    5c1c:	00051e03 	andeq	r1, r5, r3, lsl #28
    5c20:	25500100 	ldrbcs	r0, [r0, #-256]
    5c24:	0000233e 	andeq	r2, r0, lr, lsr r3
    5c28:	4103bf01 	tstmi	r3, r1, lsl #30
    5c2c:	01000000 	tsteq	r0, r0
    5c30:	25281a51 	strcs	r1, [r8, #-2641]!
    5c34:	bf010000 	svclt	0x00010000
    5c38:	00004103 	andeq	r4, r0, r3, lsl #2
    5c3c:	00239500 	eoreq	r9, r3, r0, lsl #10
    5c40:	01290000 	teqeq	r9, r0
    5c44:	00002aff 	strdeq	r2, [r0], -pc
    5c48:	0103dd01 	tsteq	r3, r1, lsl #26
    5c4c:	080059e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, ip, lr}
    5c50:	080059fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, ip, lr}
    5c54:	0f585d01 	svceq	0x00585d01
    5c58:	56250000 	strtpl	r0, [r5], -r0
    5c5c:	01000024 	tsteq	r0, r4, lsr #32
    5c60:	051e03dc 	ldreq	r0, [lr, #-988]
    5c64:	50010000 	andpl	r0, r1, r0
    5c68:	0026aa25 	eoreq	sl, r6, r5, lsr #20
    5c6c:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    5c70:	00000041 	andeq	r0, r0, r1, asr #32
    5c74:	f2255101 	vrhadd.s32	d5, d5, d1
    5c78:	0100000e 	tsteq	r0, lr
    5c7c:	00a903dc 	ldrdeq	r0, [r9], ip
    5c80:	52010000 	andpl	r0, r1, #0	; 0x0
    5c84:	82012900 	andhi	r2, r1, #0	; 0x0
    5c88:	01000029 	tsteq	r0, r9, lsr #32
    5c8c:	fc0103f9 	stc2	3, cr0, [r1], {249}
    5c90:	0a080059 	beq	205dfc <__Stack_Size+0x2059fc>
    5c94:	0108005a 	qaddeq	r0, sl, r8
    5c98:	000f7f5d 	andeq	r7, pc, sp, asr pc
    5c9c:	24562500 	ldrbcs	r2, [r6], #-1280
    5ca0:	f8010000 	undefined instruction 0xf8010000
    5ca4:	00051e03 	andeq	r1, r5, r3, lsl #28
    5ca8:	00500100 	subseq	r0, r0, r0, lsl #2
    5cac:	257b0129 	ldrbcs	r0, [fp, #-297]!
    5cb0:	0f010000 	svceq	0x00010000
    5cb4:	5a0c0104 	bpl	3060cc <__Stack_Size+0x305ccc>
    5cb8:	5a260800 	bpl	987cc0 <__Stack_Size+0x9878c0>
    5cbc:	5d010800 	stcpl	8, cr0, [r1]
    5cc0:	00000fe4 	andeq	r0, r0, r4, ror #31
    5cc4:	00245625 	eoreq	r5, r4, r5, lsr #12
    5cc8:	040e0100 	streq	r0, [lr], #-256
    5ccc:	0000051e 	andeq	r0, r0, lr, lsl r5
    5cd0:	271a5001 	ldrcs	r5, [sl, -r1]
    5cd4:	01000023 	tsteq	r0, r3, lsr #32
    5cd8:	0041040e 	subeq	r0, r1, lr, lsl #8
    5cdc:	23a80000 	undefined instruction 0x23a80000
    5ce0:	24280000 	strtcs	r0, [r8]
    5ce4:	0c000005 	stceq	0, cr0, [r0], {5}
    5ce8:	1a08005a 	bne	205e58 <__Stack_Size+0x205a58>
    5cec:	0108005a 	qaddeq	r0, sl, r8
    5cf0:	3f1d0415 	svccc	0x001d0415
    5cf4:	1d000005 	stcne	0, cr0, [r0, #-20]
    5cf8:	00000533 	andeq	r0, r0, r3, lsr r5
    5cfc:	005a0c23 	subseq	r0, sl, r3, lsr #24
    5d00:	005a1a08 	subseq	r1, sl, r8, lsl #20
    5d04:	054b1f08 	strbeq	r1, [fp, #-3848]
    5d08:	23bb0000 	undefined instruction 0x23bb0000
    5d0c:	00000000 	andeq	r0, r0, r0
    5d10:	99011900 	stmdbls	r1, {r8, fp, ip}
    5d14:	0100002a 	tsteq	r0, sl, lsr #32
    5d18:	2801042f 	stmdacs	r1, {r0, r1, r2, r3, r5, sl}
    5d1c:	ba08005a 	blt	205e8c <__Stack_Size+0x205a8c>
    5d20:	d908005a 	stmdble	r8, {r1, r3, r4, r6}
    5d24:	f8000023 	undefined instruction 0xf8000023
    5d28:	25000010 	strcs	r0, [r0, #-16]
    5d2c:	00002456 	andeq	r2, r0, r6, asr r4
    5d30:	1e042d01 	cdpne	13, 0, cr2, cr4, cr1, {0}
    5d34:	01000005 	tsteq	r0, r5
    5d38:	27a71a50 	sbfxcs	r1, r0, #20, #8
    5d3c:	2d010000 	stccs	0, cr0, [r1]
    5d40:	00004104 	andeq	r4, r0, r4, lsl #2
    5d44:	0023f800 	eoreq	pc, r3, r0, lsl #16
    5d48:	2a451a00 	bcs	114c550 <__Stack_Size+0x114c150>
    5d4c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5d50:	00004104 	andeq	r4, r0, r4, lsl #2
    5d54:	00241600 	eoreq	r1, r4, r0, lsl #12
    5d58:	2c4f1a00 	mcrrcs	10, 0, r1, pc, cr0
    5d5c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5d60:	00004104 	andeq	r4, r0, r4, lsl #2
    5d64:	00243400 	eoreq	r3, r4, r0, lsl #8
    5d68:	05582200 	ldrbeq	r2, [r8, #-512]
    5d6c:	5a340000 	bpl	d05d74 <__Stack_Size+0xd05974>
    5d70:	5a6a0800 	bpl	1a87d78 <__Stack_Size+0x1a87978>
    5d74:	39010800 	stmdbcc	r1, {fp}
    5d78:	00108604 	andseq	r8, r0, r4, lsl #12
    5d7c:	058a1d00 	streq	r1, [sl, #3328]
    5d80:	7e1d0000 	wxorvc	wr0, wr13, wr0
    5d84:	1d000005 	stcne	0, cr0, [r0, #-20]
    5d88:	00000572 	andeq	r0, r0, r2, ror r5
    5d8c:	0005661d 	andeq	r6, r5, sp, lsl r6
    5d90:	5a342300 	bpl	d0e998 <__Stack_Size+0xd0e598>
    5d94:	5a6a0800 	bpl	1a87d9c <__Stack_Size+0x1a8799c>
    5d98:	961f0800 	ldrls	r0, [pc], -r0, lsl #16
    5d9c:	52000005 	andpl	r0, r0, #5	; 0x5
    5da0:	1f000024 	svcne	0x00000024
    5da4:	000005a2 	andeq	r0, r0, r2, lsr #11
    5da8:	0000247b 	andeq	r2, r0, fp, ror r4
    5dac:	0005ae21 	andeq	sl, r5, r1, lsr #28
    5db0:	22000000 	andcs	r0, r0, #0	; 0x0
    5db4:	000005bb 	strheq	r0, [r0], -fp
    5db8:	08005a6a 	stmdaeq	r0, {r1, r3, r5, r6, r9, fp, ip, lr}
    5dbc:	08005a9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, fp, ip, lr}
    5dc0:	c9043d01 	stmdbgt	r4, {r0, r8, sl, fp, ip, sp}
    5dc4:	1d000010 	stcne	0, cr0, [r0, #-64]
    5dc8:	000005ed 	andeq	r0, r0, sp, ror #11
    5dcc:	0005e11d 	andeq	lr, r5, sp, lsl r1
    5dd0:	05d51d00 	ldrbeq	r1, [r5, #3328]
    5dd4:	c91d0000 	ldmdbgt	sp, {}
    5dd8:	23000005 	movwcs	r0, #5	; 0x5
    5ddc:	08005a6a 	stmdaeq	r0, {r1, r3, r5, r6, r9, fp, ip, lr}
    5de0:	08005a9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, fp, ip, lr}
    5de4:	0005f91f 	andeq	pc, r5, pc, lsl r9
    5de8:	00249900 	eoreq	r9, r4, r0, lsl #18
    5dec:	06052700 	streq	r2, [r5], -r0, lsl #14
    5df0:	52010000 	andpl	r0, r1, #0	; 0x0
    5df4:	24280000 	strtcs	r0, [r8]
    5df8:	9e000005 	cdpls	0, 0, cr0, cr0, cr5, {0}
    5dfc:	ae08005a 	mcrge	0, 0, r0, cr8, cr10, {2}
    5e00:	0108005a 	qaddeq	r0, sl, r8
    5e04:	3f1d0441 	svccc	0x001d0441
    5e08:	1d000005 	stcne	0, cr0, [r0, #-20]
    5e0c:	00000533 	andeq	r0, r0, r3, lsr r5
    5e10:	005a9e23 	subseq	r9, sl, r3, lsr #28
    5e14:	005aae08 	subseq	sl, sl, r8, lsl #28
    5e18:	054b1f08 	strbeq	r1, [fp, #-3848]
    5e1c:	24ac0000 	strtcs	r0, [ip]
    5e20:	00000000 	andeq	r0, r0, r0
    5e24:	e5012900 	str	r2, [r1, #-2304]
    5e28:	01000029 	tsteq	r0, r9, lsr #32
    5e2c:	bc01045d 	cfstrslt	mvf0, [r1], {93}
    5e30:	e408005a 	str	r0, [r8], #-90
    5e34:	0108005a 	qaddeq	r0, sl, r8
    5e38:	0011935d 	andseq	r9, r1, sp, asr r3
    5e3c:	24562500 	ldrbcs	r2, [r6], #-1280
    5e40:	5b010000 	blpl	45e48 <__Stack_Size+0x45a48>
    5e44:	00051e04 	andeq	r1, r5, r4, lsl #28
    5e48:	1a500100 	bne	1406250 <__Stack_Size+0x1405e50>
    5e4c:	0000234a 	andeq	r2, r0, sl, asr #6
    5e50:	41045b01 	tstmi	r4, r1, lsl #22
    5e54:	bf000000 	svclt	0x00000000
    5e58:	1a000024 	bne	5ef0 <__Stack_Size+0x5af0>
    5e5c:	00002bcc 	andeq	r2, r0, ip, asr #23
    5e60:	41045b01 	tstmi	r4, r1, lsl #22
    5e64:	d2000000 	andle	r0, r0, #0	; 0x0
    5e68:	1a000024 	bne	5f00 <__Stack_Size+0x5b00>
    5e6c:	00002712 	andeq	r2, r0, r2, lsl r7
    5e70:	41045c01 	tstmi	r4, r1, lsl #24
    5e74:	e5000000 	str	r0, [r0]
    5e78:	26000024 	strcs	r0, [r0], -r4, lsr #32
    5e7c:	0000243c 	andeq	r2, r0, ip, lsr r4
    5e80:	41045e01 	tstmi	r4, r1, lsl #28
    5e84:	01000000 	tsteq	r0, r0
    5e88:	04d22853 	ldrbeq	r2, [r2], #2131
    5e8c:	5abc0000 	bpl	fef05e94 <SCS_BASE+0x1eef7e94>
    5e90:	5ad20800 	bpl	ff487e98 <SCS_BASE+0x1f479e98>
    5e94:	67010800 	strvs	r0, [r1, -r0, lsl #16]
    5e98:	05051d04 	streq	r1, [r5, #-3332]
    5e9c:	f91d0000 	undefined instruction 0xf91d0000
    5ea0:	1d000004 	stcne	0, cr0, [r0, #-16]
    5ea4:	000004ed 	andeq	r0, r0, sp, ror #9
    5ea8:	0004e11d 	andeq	lr, r4, sp, lsl r1
    5eac:	5abc2300 	bpl	fef0eab4 <SCS_BASE+0x1ef00ab4>
    5eb0:	5ad20800 	bpl	ff487eb8 <SCS_BASE+0x1f479eb8>
    5eb4:	11270800 	teqne	r7, r0, lsl #16
    5eb8:	01000005 	tsteq	r0, r5
    5ebc:	00000052 	andeq	r0, r0, r2, asr r0
    5ec0:	24cb0129 	strbcs	r0, [fp], #297
    5ec4:	8f010000 	svchi	0x00010000
    5ec8:	5ae40104 	bpl	ff9062e0 <SCS_BASE+0x1f8f82e0>
    5ecc:	5b060800 	blpl	187ed4 <__Stack_Size+0x187ad4>
    5ed0:	5d010800 	stcpl	8, cr0, [r1]
    5ed4:	00001220 	andeq	r1, r0, r0, lsr #4
    5ed8:	00245625 	eoreq	r5, r4, r5, lsr #12
    5edc:	048d0100 	streq	r0, [sp], #256
    5ee0:	0000051e 	andeq	r0, r0, lr, lsl r5
    5ee4:	4a1a5001 	bmi	699ef0 <__Stack_Size+0x699af0>
    5ee8:	01000023 	tsteq	r0, r3, lsr #32
    5eec:	0041048d 	subeq	r0, r1, sp, lsl #9
    5ef0:	24f80000 	ldrbtcs	r0, [r8]
    5ef4:	cc1a0000 	ldcgt	0, cr0, [sl], {0}
    5ef8:	0100002b 	tsteq	r0, fp, lsr #32
    5efc:	0041048e 	subeq	r0, r1, lr, lsl #9
    5f00:	250b0000 	strcs	r0, [fp]
    5f04:	121a0000 	andsne	r0, sl, #0	; 0x0
    5f08:	01000027 	tsteq	r0, r7, lsr #32
    5f0c:	0041048e 	subeq	r0, r1, lr, lsl #9
    5f10:	251e0000 	ldrcs	r0, [lr]
    5f14:	d2280000 	eorle	r0, r8, #0	; 0x0
    5f18:	e4000004 	str	r0, [r0], #-4
    5f1c:	fa08005a 	blx	20608c <__Stack_Size+0x205c8c>
    5f20:	0108005a 	qaddeq	r0, sl, r8
    5f24:	051d0497 	ldreq	r0, [sp, #-1175]
    5f28:	1d000005 	stcne	0, cr0, [r0, #-20]
    5f2c:	000004f9 	strdeq	r0, [r0], -r9
    5f30:	0004ed1d 	andeq	lr, r4, sp, lsl sp
    5f34:	04e11d00 	strbteq	r1, [r1], #3328
    5f38:	e4230000 	strt	r0, [r3]
    5f3c:	fa08005a 	blx	2060ac <__Stack_Size+0x205cac>
    5f40:	2708005a 	smlsdcs	r8, sl, r0, r0
    5f44:	00000511 	andeq	r0, r0, r1, lsl r5
    5f48:	00005201 	andeq	r5, r0, r1, lsl #4
    5f4c:	04d22a00 	ldrbeq	r2, [r2], #2560
    5f50:	5b080000 	blpl	205f58 <__Stack_Size+0x205b58>
    5f54:	5b200800 	blpl	807f5c <__Stack_Size+0x807b5c>
    5f58:	5d010800 	stcpl	8, cr0, [r1]
    5f5c:	0000125b 	andeq	r1, r0, fp, asr r2
    5f60:	0004e12b 	andeq	lr, r4, fp, lsr #2
    5f64:	2c500100 	ldfcse	f0, [r0], {0}
    5f68:	000004ed 	andeq	r0, r0, sp, ror #9
    5f6c:	00002531 	andeq	r2, r0, r1, lsr r5
    5f70:	0004f92c 	andeq	pc, r4, ip, lsr #18
    5f74:	00254400 	eoreq	r4, r5, r0, lsl #8
    5f78:	05052b00 	streq	r2, [r5, #-2816]
    5f7c:	53010000 	movwpl	r0, #4096	; 0x1000
    5f80:	00051127 	andeq	r1, r5, r7, lsr #2
    5f84:	00520100 	subseq	r0, r2, r0, lsl #2
    5f88:	2c890129 	stfcss	f0, [r9], {41}
    5f8c:	d7010000 	strle	r0, [r1, -r0]
    5f90:	5b200104 	blpl	8063a8 <__Stack_Size+0x805fa8>
    5f94:	5b260800 	blpl	987f9c <__Stack_Size+0x987b9c>
    5f98:	5d010800 	stcpl	8, cr0, [r1]
    5f9c:	0000129e 	muleq	r0, lr, r2
    5fa0:	00245625 	eoreq	r5, r4, r5, lsr #12
    5fa4:	04d60100 	ldrbeq	r0, [r6], #256
    5fa8:	0000051e 	andeq	r0, r0, lr, lsl r5
    5fac:	af255001 	svcge	0x00255001
    5fb0:	01000029 	tsteq	r0, r9, lsr #32
    5fb4:	004104d6 	ldrdeq	r0, [r1], #-70
    5fb8:	51010000 	tstpl	r1, r0
    5fbc:	0026e425 	eoreq	lr, r6, r5, lsr #8
    5fc0:	04d60100 	ldrbeq	r0, [r6], #256
    5fc4:	00000041 	andeq	r0, r0, r1, asr #32
    5fc8:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5fcc:	00284101 	eoreq	r4, r8, r1, lsl #2
    5fd0:	04f30100 	ldrbteq	r0, [r3], #256
    5fd4:	005b2801 	subseq	r2, fp, r1, lsl #16
    5fd8:	005b3808 	subseq	r3, fp, r8, lsl #16
    5fdc:	e55d0108 	ldrb	r0, [sp, #-264]
    5fe0:	25000012 	strcs	r0, [r0, #-18]
    5fe4:	00002456 	andeq	r2, r0, r6, asr r4
    5fe8:	1e04f201 	cdpne	2, 0, cr15, cr4, cr1, {0}
    5fec:	01000005 	tsteq	r0, r5
    5ff0:	28161a50 	ldmdacs	r6, {r4, r6, r9, fp, ip}
    5ff4:	f2010000 	vhadd.s8	d0, d1, d0
    5ff8:	00004104 	andeq	r4, r0, r4, lsl #2
    5ffc:	00255700 	eoreq	r5, r5, r0, lsl #14
    6000:	24ac1b00 	strtcs	r1, [ip], #2816
    6004:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    6008:	00004104 	andeq	r4, r0, r4, lsl #2
    600c:	00256a00 	eoreq	r6, r5, r0, lsl #20
    6010:	242a0000 	strtcs	r0, [sl]
    6014:	38000005 	stmdacc	r0, {r0, r2}
    6018:	4808005b 	stmdami	r8, {r0, r1, r3, r4, r6}
    601c:	0108005b 	qaddeq	r0, fp, r8
    6020:	0013125d 	andseq	r1, r3, sp, asr r2
    6024:	05332b00 	ldreq	r2, [r3, #-2816]!
    6028:	50010000 	andpl	r0, r1, r0
    602c:	00053f2c 	andeq	r3, r5, ip, lsr #30
    6030:	00258800 	eoreq	r8, r5, r0, lsl #16
    6034:	054b1f00 	strbeq	r1, [fp, #-3840]
    6038:	259b0000 	ldrcs	r0, [fp]
    603c:	19000000 	stmdbne	r0, {}
    6040:	00282601 	eoreq	r2, r8, r1, lsl #12
    6044:	05470100 	strbeq	r0, [r7, #-256]
    6048:	005b4801 	subseq	r4, fp, r1, lsl #16
    604c:	005b8e08 	subseq	r8, fp, r8, lsl #28
    6050:	0025b908 	eoreq	fp, r5, r8, lsl #18
    6054:	00139500 	andseq	r9, r3, r0, lsl #10
    6058:	24562500 	ldrbcs	r2, [r6], #-1280
    605c:	45010000 	strmi	r0, [r1]
    6060:	00051e05 	andeq	r1, r5, r5, lsl #28
    6064:	1a500100 	bne	140646c <__Stack_Size+0x140606c>
    6068:	000026b8 	strheq	r2, [r0], -r8
    606c:	41054501 	tstmi	r5, r1, lsl #10
    6070:	d8000000 	stmdale	r0, {}
    6074:	1a000025 	bne	6110 <__Stack_Size+0x5d10>
    6078:	0000240c 	andeq	r2, r0, ip, lsl #8
    607c:	41054601 	tstmi	r5, r1, lsl #12
    6080:	eb000000 	bl	6088 <__Stack_Size+0x5c88>
    6084:	25000025 	strcs	r0, [r0, #-37]
    6088:	0000246c 	andeq	r2, r0, ip, ror #8
    608c:	41054601 	tstmi	r5, r1, lsl #12
    6090:	01000000 	tsteq	r0, r0
    6094:	243c1b53 	ldrtcs	r1, [ip], #-2899
    6098:	48010000 	stmdami	r1, {}
    609c:	00004105 	andeq	r4, r0, r5, lsl #2
    60a0:	0025fe00 	eoreq	pc, r5, r0, lsl #28
    60a4:	292d2600 	pushcs	{r9, sl, sp}
    60a8:	49010000 	stmdbmi	r1, {}
    60ac:	00004105 	andeq	r4, r0, r5, lsl #2
    60b0:	26540100 	ldrbcs	r0, [r4], -r0, lsl #2
    60b4:	00002605 	andeq	r2, r0, r5, lsl #12
    60b8:	41054a01 	tstmi	r5, r1, lsl #20
    60bc:	01000000 	tsteq	r0, r0
    60c0:	01290052 	qsubeq	r0, r2, r9
    60c4:	00002b2e 	andeq	r2, r0, lr, lsr #22
    60c8:	01058001 	tsteq	r5, r1
    60cc:	08005b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, ip, lr}
    60d0:	08005ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp, ip, lr}
    60d4:	13dc5d01 	bicsne	r5, ip, #64	; 0x40
    60d8:	56250000 	strtpl	r0, [r5], -r0
    60dc:	01000024 	tsteq	r0, r4, lsr #32
    60e0:	051e057f 	ldreq	r0, [lr, #-1407]
    60e4:	50010000 	andpl	r0, r1, r0
    60e8:	00245b1a 	eoreq	r5, r4, sl, lsl fp
    60ec:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 5ff4 <__Stack_Size+0x5bf4>
    60f0:	00000041 	andeq	r0, r0, r1, asr #32
    60f4:	0000261c 	andeq	r2, r0, ip, lsl r6
    60f8:	00292d1b 	eoreq	r2, r9, fp, lsl sp
    60fc:	05810100 	streq	r0, [r1, #256]
    6100:	00000041 	andeq	r0, r0, r1, asr #32
    6104:	0000262f 	andeq	r2, r0, pc, lsr #12
    6108:	88012900 	stmdahi	r1, {r8, fp, sp}
    610c:	01000023 	tsteq	r0, r3, lsr #32
    6110:	a00105a2 	andge	r0, r1, r2, lsr #11
    6114:	b408005b 	strlt	r0, [r8], #-91
    6118:	0108005b 	qaddeq	r0, fp, r8
    611c:	0014215d 	andseq	r2, r4, sp, asr r1
    6120:	24562500 	ldrbcs	r2, [r6], #-1280
    6124:	a1010000 	tstge	r1, r0
    6128:	00051e05 	andeq	r1, r5, r5, lsl #28
    612c:	25500100 	ldrbcs	r0, [r0, #-256]
    6130:	0000245b 	andeq	r2, r0, fp, asr r4
    6134:	4105a101 	tstmi	r5, r1, lsl #2
    6138:	01000000 	tsteq	r0, r0
    613c:	292d1b51 	pushcs	{r0, r4, r6, r8, r9, fp, ip}
    6140:	a3010000 	movwge	r0, #4096	; 0x1000
    6144:	00004105 	andeq	r4, r0, r5, lsl #2
    6148:	00264d00 	eoreq	r4, r6, r0, lsl #26
    614c:	01290000 	teqeq	r9, r0
    6150:	00002c24 	andeq	r2, r0, r4, lsr #24
    6154:	0105c401 	tsteq	r5, r1, lsl #8
    6158:	08005bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip, lr}
    615c:	08005bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip, lr}
    6160:	14685d01 	strbtne	r5, [r8], #-3329
    6164:	56250000 	strtpl	r0, [r5], -r0
    6168:	01000024 	tsteq	r0, r4, lsr #32
    616c:	051e05c3 	ldreq	r0, [lr, #-1475]
    6170:	50010000 	andpl	r0, r1, r0
    6174:	00245b1a 	eoreq	r5, r4, sl, lsl fp
    6178:	05c30100 	strbeq	r0, [r3, #256]
    617c:	00000041 	andeq	r0, r0, r1, asr #32
    6180:	0000266b 	andeq	r2, r0, fp, ror #12
    6184:	0029361b 	eoreq	r3, r9, fp, lsl r6
    6188:	05c50100 	strbeq	r0, [r5, #256]
    618c:	00000041 	andeq	r0, r0, r1, asr #32
    6190:	0000267e 	andeq	r2, r0, lr, ror r6
    6194:	83012900 	movwhi	r2, #6400	; 0x1900
    6198:	01000028 	tsteq	r0, r8, lsr #32
    619c:	c40105e6 	strgt	r0, [r1], #-1510
    61a0:	d808005b 	stmdale	r8, {r0, r1, r3, r4, r6}
    61a4:	0108005b 	qaddeq	r0, fp, r8
    61a8:	0014ad5d 	andseq	sl, r4, sp, asr sp
    61ac:	24562500 	ldrbcs	r2, [r6], #-1280
    61b0:	e5010000 	str	r0, [r1]
    61b4:	00051e05 	andeq	r1, r5, r5, lsl #28
    61b8:	25500100 	ldrbcs	r0, [r0, #-256]
    61bc:	0000245b 	andeq	r2, r0, fp, asr r4
    61c0:	4105e501 	tstmi	r5, r1, lsl #10
    61c4:	01000000 	tsteq	r0, r0
    61c8:	29361b51 	ldmdbcs	r6!, {r0, r4, r6, r8, r9, fp, ip}
    61cc:	e7010000 	str	r0, [r1, -r0]
    61d0:	00004105 	andeq	r4, r0, r5, lsl #2
    61d4:	00269c00 	eoreq	r9, r6, r0, lsl #24
    61d8:	01290000 	teqeq	r9, r0
    61dc:	000025bb 	strheq	r2, [r0], -fp
    61e0:	01060301 	tsteq	r6, r1, lsl #6
    61e4:	08005bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp, ip, lr}
    61e8:	08005bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp, ip, lr}
    61ec:	14e25d01 	strbtne	r5, [r2], #3329
    61f0:	56250000 	strtpl	r0, [r5], -r0
    61f4:	01000024 	tsteq	r0, r4, lsr #32
    61f8:	051e0602 	ldreq	r0, [lr, #-1538]
    61fc:	50010000 	andpl	r0, r1, r0
    6200:	000ef225 	andeq	pc, lr, r5, lsr #4
    6204:	06020100 	streq	r0, [r2], -r0, lsl #2
    6208:	000000a9 	andeq	r0, r0, r9, lsr #1
    620c:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6210:	00294b01 	eoreq	r4, r9, r1, lsl #22
    6214:	061e0100 	ldreq	r0, [lr], -r0, lsl #2
    6218:	005bf401 	subseq	pc, fp, r1, lsl #8
    621c:	005c0e08 	subseq	r0, ip, r8, lsl #28
    6220:	175d0108 	ldrbne	r0, [sp, -r8, lsl #2]
    6224:	25000015 	strcs	r0, [r0, #-21]
    6228:	00002456 	andeq	r2, r0, r6, asr r4
    622c:	1e061d01 	cdpne	13, 0, cr1, cr6, cr1, {0}
    6230:	01000005 	tsteq	r0, r5
    6234:	0ef22550 	mrceq	5, 7, r2, cr2, cr0, {2}
    6238:	1d010000 	stcne	0, cr0, [r1]
    623c:	0000a906 	andeq	sl, r0, r6, lsl #18
    6240:	00510100 	subseq	r0, r1, r0, lsl #2
    6244:	23d00129 	bicscs	r0, r0, #1073741834	; 0x4000000a
    6248:	3a010000 	bcc	46250 <__Stack_Size+0x45e50>
    624c:	5c100106 	ldfpls	f0, [r0], {6}
    6250:	5c2a0800 	stcpl	8, cr0, [sl]
    6254:	5d010800 	stcpl	8, cr0, [r1]
    6258:	0000154c 	andeq	r1, r0, ip, asr #10
    625c:	00245625 	eoreq	r5, r4, r5, lsr #12
    6260:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    6264:	0000051e 	andeq	r0, r0, lr, lsl r5
    6268:	f2255001 	vhadd.s32	d5, d5, d1
    626c:	0100000e 	tsteq	r0, lr
    6270:	00a90639 	adceq	r0, r9, r9, lsr r6
    6274:	51010000 	tstpl	r1, r0
    6278:	59012900 	stmdbpl	r1, {r8, fp, sp}
    627c:	01000029 	tsteq	r0, r9, lsr #32
    6280:	2c010656 	stccs	6, cr0, [r1], {86}
    6284:	4608005c 	undefined
    6288:	0108005c 	qaddeq	r0, ip, r8
    628c:	0015815d 	andseq	r8, r5, sp, asr r1
    6290:	24562500 	ldrbcs	r2, [r6], #-1280
    6294:	55010000 	strpl	r0, [r1]
    6298:	00051e06 	andeq	r1, r5, r6, lsl #28
    629c:	25500100 	ldrbcs	r0, [r0, #-256]
    62a0:	00000ef2 	strdeq	r0, [r0], -r2
    62a4:	a9065501 	stmdbge	r6, {r0, r8, sl, ip, lr}
    62a8:	01000000 	tsteq	r0, r0
    62ac:	01290051 	qsubeq	r0, r1, r9
    62b0:	000023f7 	strdeq	r2, [r0], -r7
    62b4:	01067501 	tsteq	r6, r1, lsl #10
    62b8:	08005c48 	stmdaeq	r0, {r3, r6, sl, fp, ip, lr}
    62bc:	08005c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip, lr}
    62c0:	15c85d01 	strbne	r5, [r8, #3329]
    62c4:	56250000 	strtpl	r0, [r5], -r0
    62c8:	01000024 	tsteq	r0, r4, lsr #32
    62cc:	051e0674 	ldreq	r0, [lr, #-1652]
    62d0:	50010000 	andpl	r0, r1, r0
    62d4:	0022a11a 	eoreq	sl, r2, sl, lsl r1
    62d8:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    62dc:	00000041 	andeq	r0, r0, r1, asr #32
    62e0:	000026ba 	strheq	r2, [r0], -sl
    62e4:	00292d1b 	eoreq	r2, r9, fp, lsl sp
    62e8:	06760100 	ldrbteq	r0, [r6], -r0, lsl #2
    62ec:	00000041 	andeq	r0, r0, r1, asr #32
    62f0:	000026cd 	andeq	r2, r0, sp, asr #13
    62f4:	73012900 	movwvc	r2, #6400	; 0x1900
    62f8:	01000023 	tsteq	r0, r3, lsr #32
    62fc:	58010696 	stmdapl	r1, {r1, r2, r4, r7, r9, sl}
    6300:	6c08005c 	stcvs	0, cr0, [r8], {92}
    6304:	0108005c 	qaddeq	r0, ip, r8
    6308:	00160d5d 	andseq	r0, r6, sp, asr sp
    630c:	24562500 	ldrbcs	r2, [r6], #-1280
    6310:	95010000 	strls	r0, [r1]
    6314:	00051e06 	andeq	r1, r5, r6, lsl #28
    6318:	25500100 	ldrbcs	r0, [r0, #-256]
    631c:	000022a1 	andeq	r2, r0, r1, lsr #5
    6320:	41069501 	tstmi	r6, r1, lsl #10
    6324:	01000000 	tsteq	r0, r0
    6328:	292d1b51 	pushcs	{r0, r4, r6, r8, r9, fp, ip}
    632c:	97010000 	strls	r0, [r1, -r0]
    6330:	00004106 	andeq	r4, r0, r6, lsl #2
    6334:	0026eb00 	eoreq	lr, r6, r0, lsl #22
    6338:	01290000 	teqeq	r9, r0
    633c:	000022d0 	ldrdeq	r2, [r0], -r0
    6340:	0106b701 	tsteq	r6, r1, lsl #14
    6344:	08005c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, lr}
    6348:	08005c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, ip, lr}
    634c:	16545d01 	ldrbne	r5, [r4], -r1, lsl #26
    6350:	56250000 	strtpl	r0, [r5], -r0
    6354:	01000024 	tsteq	r0, r4, lsr #32
    6358:	051e06b6 	ldreq	r0, [lr, #-1718]
    635c:	50010000 	andpl	r0, r1, r0
    6360:	0022a11a 	eoreq	sl, r2, sl, lsl r1
    6364:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    6368:	00000041 	andeq	r0, r0, r1, asr #32
    636c:	00002709 	andeq	r2, r0, r9, lsl #14
    6370:	0029361b 	eoreq	r3, r9, fp, lsl r6
    6374:	06b80100 	ldrteq	r0, [r8], r0, lsl #2
    6378:	00000041 	andeq	r0, r0, r1, asr #32
    637c:	0000271c 	andeq	r2, r0, ip, lsl r7
    6380:	37012900 	strcc	r2, [r1, -r0, lsl #18]
    6384:	01000022 	tsteq	r0, r2, lsr #32
    6388:	7c0106d8 	stcvc	6, cr0, [r1], {216}
    638c:	9008005c 	andls	r0, r8, ip, asr r0
    6390:	0108005c 	qaddeq	r0, ip, r8
    6394:	0016995d 	andseq	r9, r6, sp, asr r9
    6398:	24562500 	ldrbcs	r2, [r6], #-1280
    639c:	d7010000 	strle	r0, [r1, -r0]
    63a0:	00051e06 	andeq	r1, r5, r6, lsl #28
    63a4:	25500100 	ldrbcs	r0, [r0, #-256]
    63a8:	000022a1 	andeq	r2, r0, r1, lsr #5
    63ac:	4106d701 	tstmi	r6, r1, lsl #14
    63b0:	01000000 	tsteq	r0, r0
    63b4:	29361b51 	ldmdbcs	r6!, {r0, r4, r6, r8, r9, fp, ip}
    63b8:	d9010000 	stmdble	r1, {}
    63bc:	00004106 	andeq	r4, r0, r6, lsl #2
    63c0:	00273a00 	eoreq	r3, r7, r0, lsl #20
    63c4:	01290000 	teqeq	r9, r0
    63c8:	000028cb 	andeq	r2, r0, fp, asr #17
    63cc:	0106f801 	tstpeq	r6, r1, lsl #16
    63d0:	08005c90 	stmdaeq	r0, {r4, r7, sl, fp, ip, lr}
    63d4:	08005ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, lr}
    63d8:	16e05d01 	strbtne	r5, [r0], r1, lsl #26
    63dc:	56250000 	strtpl	r0, [r5], -r0
    63e0:	01000024 	tsteq	r0, r4, lsr #32
    63e4:	051e06f7 	ldreq	r0, [lr, #-1783]
    63e8:	50010000 	andpl	r0, r1, r0
    63ec:	0023021a 	eoreq	r0, r3, sl, lsl r2
    63f0:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    63f4:	00000041 	andeq	r0, r0, r1, asr #32
    63f8:	00002758 	andeq	r2, r0, r8, asr r7
    63fc:	00292d1b 	eoreq	r2, r9, fp, lsl sp
    6400:	06f90100 	ldrbteq	r0, [r9], r0, lsl #2
    6404:	00000041 	andeq	r0, r0, r1, asr #32
    6408:	0000276b 	andeq	r2, r0, fp, ror #14
    640c:	22012900 	andcs	r2, r1, #0	; 0x0
    6410:	01000026 	tsteq	r0, r6, lsr #32
    6414:	a0010719 	andge	r0, r1, r9, lsl r7
    6418:	b408005c 	strlt	r0, [r8], #-92
    641c:	0108005c 	qaddeq	r0, ip, r8
    6420:	0017255d 	andseq	r2, r7, sp, asr r5
    6424:	24562500 	ldrbcs	r2, [r6], #-1280
    6428:	18010000 	stmdane	r1, {}
    642c:	00051e07 	andeq	r1, r5, r7, lsl #28
    6430:	25500100 	ldrbcs	r0, [r0, #-256]
    6434:	00002302 	andeq	r2, r0, r2, lsl #6
    6438:	41071801 	tstmi	r7, r1, lsl #16
    643c:	01000000 	tsteq	r0, r0
    6440:	292d1b51 	pushcs	{r0, r4, r6, r8, r9, fp, ip}
    6444:	1a010000 	bne	4644c <__Stack_Size+0x4604c>
    6448:	00004107 	andeq	r4, r0, r7, lsl #2
    644c:	00278900 	eoreq	r8, r7, r0, lsl #18
    6450:	01290000 	teqeq	r9, r0
    6454:	00002444 	andeq	r2, r0, r4, asr #8
    6458:	01073a01 	tsteq	r7, r1, lsl #20
    645c:	08005cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, ip, lr}
    6460:	08005cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, lr}
    6464:	176c5d01 	strbne	r5, [ip, -r1, lsl #26]!
    6468:	56250000 	strtpl	r0, [r5], -r0
    646c:	01000024 	tsteq	r0, r4, lsr #32
    6470:	051e0739 	ldreq	r0, [lr, #-1849]
    6474:	50010000 	andpl	r0, r1, r0
    6478:	0023021a 	eoreq	r0, r3, sl, lsl r2
    647c:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    6480:	00000041 	andeq	r0, r0, r1, asr #32
    6484:	000027a7 	andeq	r2, r0, r7, lsr #15
    6488:	0029361b 	eoreq	r3, r9, fp, lsl r6
    648c:	073b0100 	ldreq	r0, [fp, -r0, lsl #2]!
    6490:	00000041 	andeq	r0, r0, r1, asr #32
    6494:	000027ba 	strheq	r2, [r0], -sl
    6498:	fe012900 	cdp2	9, 0, cr2, cr1, cr0, {0}
    649c:	01000021 	tsteq	r0, r1, lsr #32
    64a0:	c401075b 	strgt	r0, [r1], #-1883
    64a4:	d808005c 	stmdale	r8, {r2, r3, r4, r6}
    64a8:	0108005c 	qaddeq	r0, ip, r8
    64ac:	0017b15d 	andseq	fp, r7, sp, asr r1
    64b0:	24562500 	ldrbcs	r2, [r6], #-1280
    64b4:	5a010000 	bpl	464bc <__Stack_Size+0x460bc>
    64b8:	00051e07 	andeq	r1, r5, r7, lsl #28
    64bc:	25500100 	ldrbcs	r0, [r0, #-256]
    64c0:	00002302 	andeq	r2, r0, r2, lsl #6
    64c4:	41075a01 	tstmi	r7, r1, lsl #20
    64c8:	01000000 	tsteq	r0, r0
    64cc:	29361b51 	ldmdbcs	r6!, {r0, r4, r6, r8, r9, fp, ip}
    64d0:	5c010000 	stcpl	0, cr0, [r1], {0}
    64d4:	00004107 	andeq	r4, r0, r7, lsl #2
    64d8:	0027d800 	eoreq	sp, r7, r0, lsl #16
    64dc:	01290000 	teqeq	r9, r0
    64e0:	00002ba6 	andeq	r2, r0, r6, lsr #23
    64e4:	01077c01 	tsteq	r7, r1, lsl #24
    64e8:	08005cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip, lr}
    64ec:	08005ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip, lr}
    64f0:	17f85d01 	ldrbne	r5, [r8, r1, lsl #26]!
    64f4:	56250000 	strtpl	r0, [r5], -r0
    64f8:	01000024 	tsteq	r0, r4, lsr #32
    64fc:	051e077b 	ldreq	r0, [lr, #-1915]
    6500:	50010000 	andpl	r0, r1, r0
    6504:	0026d81a 	eoreq	sp, r6, sl, lsl r8
    6508:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    650c:	00000041 	andeq	r0, r0, r1, asr #32
    6510:	000027f6 	strdeq	r2, [r0], -r6
    6514:	00292d1b 	eoreq	r2, r9, fp, lsl sp
    6518:	077d0100 	ldrbeq	r0, [sp, -r0, lsl #2]!
    651c:	00000041 	andeq	r0, r0, r1, asr #32
    6520:	00002809 	andeq	r2, r0, r9, lsl #16
    6524:	89012900 	stmdbhi	r1, {r8, fp, sp}
    6528:	0100002a 	tsteq	r0, sl, lsr #32
    652c:	e801079c 	stmda	r1, {r2, r3, r4, r7, r8, r9, sl}
    6530:	f808005c 	undefined instruction 0xf808005c
    6534:	0108005c 	qaddeq	r0, ip, r8
    6538:	00183d5d 	andseq	r3, r8, sp, asr sp
    653c:	24562500 	ldrbcs	r2, [r6], #-1280
    6540:	9b010000 	blls	46548 <__Stack_Size+0x46148>
    6544:	00051e07 	andeq	r1, r5, r7, lsl #28
    6548:	25500100 	ldrbcs	r0, [r0, #-256]
    654c:	000026d8 	ldrdeq	r2, [r0], -r8
    6550:	41079b01 	tstmi	r7, r1, lsl #22
    6554:	01000000 	tsteq	r0, r0
    6558:	292d1b51 	pushcs	{r0, r4, r6, r8, r9, fp, ip}
    655c:	9d010000 	stcls	0, cr0, [r1]
    6560:	00004107 	andeq	r4, r0, r7, lsl #2
    6564:	00282700 	eoreq	r2, r8, r0, lsl #14
    6568:	01290000 	teqeq	r9, r0
    656c:	00002867 	andeq	r2, r0, r7, ror #16
    6570:	0107bc01 	tsteq	r7, r1, lsl #24
    6574:	08005cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip, lr}
    6578:	08005d08 	stmdaeq	r0, {r3, r8, sl, fp, ip, lr}
    657c:	18845d01 	stmne	r4, {r0, r8, sl, fp, ip, lr}
    6580:	56250000 	strtpl	r0, [r5], -r0
    6584:	01000024 	tsteq	r0, r4, lsr #32
    6588:	051e07bb 	ldreq	r0, [lr, #-1979]
    658c:	50010000 	andpl	r0, r1, r0
    6590:	0026d81a 	eoreq	sp, r6, sl, lsl r8
    6594:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    6598:	00000041 	andeq	r0, r0, r1, asr #32
    659c:	00002845 	andeq	r2, r0, r5, asr #16
    65a0:	0029361b 	eoreq	r3, r9, fp, lsl r6
    65a4:	07bd0100 	ldreq	r0, [sp, r0, lsl #2]!
    65a8:	00000041 	andeq	r0, r0, r1, asr #32
    65ac:	00002858 	andeq	r2, r0, r8, asr r8
    65b0:	6b012900 	blvs	509b8 <__Stack_Size+0x505b8>
    65b4:	01000025 	tsteq	r0, r5, lsr #32
    65b8:	080107dc 	stmdaeq	r1, {r2, r3, r4, r6, r7, r8, r9, sl}
    65bc:	1808005d 	stmdane	r8, {r0, r2, r3, r4, r6}
    65c0:	0108005d 	qaddeq	r0, sp, r8
    65c4:	0018c95d 	andseq	ip, r8, sp, asr r9
    65c8:	24562500 	ldrbcs	r2, [r6], #-1280
    65cc:	db010000 	blle	465d4 <__Stack_Size+0x461d4>
    65d0:	00051e07 	andeq	r1, r5, r7, lsl #28
    65d4:	25500100 	ldrbcs	r0, [r0, #-256]
    65d8:	000026d8 	ldrdeq	r2, [r0], -r8
    65dc:	4107db01 	tstmi	r7, r1, lsl #22
    65e0:	01000000 	tsteq	r0, r0
    65e4:	29361b51 	ldmdbcs	r6!, {r0, r4, r6, r8, r9, fp, ip}
    65e8:	dd010000 	stcle	0, cr0, [r1]
    65ec:	00004107 	andeq	r4, r0, r7, lsl #2
    65f0:	00287600 	eoreq	r7, r8, r0, lsl #12
    65f4:	01290000 	teqeq	r9, r0
    65f8:	00002210 	andeq	r2, r0, r0, lsl r2
    65fc:	0107fc01 	tstpeq	r7, r1, lsl #24
    6600:	08005d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip, lr}
    6604:	08005d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip, lr}
    6608:	19105d01 	ldmdbne	r0, {r0, r8, sl, fp, ip, lr}
    660c:	56250000 	strtpl	r0, [r5], -r0
    6610:	01000024 	tsteq	r0, r4, lsr #32
    6614:	051e07fb 	ldreq	r0, [lr, #-2043]
    6618:	50010000 	andpl	r0, r1, r0
    661c:	0022c11a 	eoreq	ip, r2, sl, lsl r1
    6620:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    6624:	00000041 	andeq	r0, r0, r1, asr #32
    6628:	00002894 	muleq	r0, r4, r8
    662c:	0026051b 	eoreq	r0, r6, fp, lsl r5
    6630:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    6634:	00000041 	andeq	r0, r0, r1, asr #32
    6638:	000028a7 	andeq	r2, r0, r7, lsr #17
    663c:	fc012900 	stc2	9, cr2, [r1], {0}
    6640:	01000028 	tsteq	r0, r8, lsr #32
    6644:	28010819 	stmdacs	r1, {r0, r3, r4, fp}
    6648:	3808005d 	stmdacc	r8, {r0, r2, r3, r4, r6}
    664c:	0108005d 	qaddeq	r0, sp, r8
    6650:	0019575d 	andseq	r5, r9, sp, asr r7
    6654:	24562500 	ldrbcs	r2, [r6], #-1280
    6658:	18010000 	stmdane	r1, {}
    665c:	00051e08 	andeq	r1, r5, r8, lsl #28
    6660:	1a500100 	bne	1406a68 <__Stack_Size+0x1406668>
    6664:	00002797 	muleq	r0, r7, r7
    6668:	41081801 	tstmi	r8, r1, lsl #16
    666c:	c5000000 	strgt	r0, [r0]
    6670:	1b000028 	blne	6718 <__Stack_Size+0x6318>
    6674:	00002605 	andeq	r2, r0, r5, lsl #12
    6678:	41081a01 	tstmi	r8, r1, lsl #20
    667c:	d8000000 	stmdale	r0, {}
    6680:	00000028 	andeq	r0, r0, r8, lsr #32
    6684:	2c9d0129 	ldfcss	f0, [sp], {41}
    6688:	37010000 	strcc	r0, [r1, -r0]
    668c:	5d380108 	ldfpls	f0, [r8, #-32]!
    6690:	5d4c0800 	stclpl	8, cr0, [ip]
    6694:	5d010800 	stcpl	8, cr0, [r1]
    6698:	0000199c 	muleq	r0, ip, r9
    669c:	00245625 	eoreq	r5, r4, r5, lsr #12
    66a0:	08360100 	ldmdaeq	r6!, {r8}
    66a4:	0000051e 	andeq	r0, r0, lr, lsl r5
    66a8:	c1255001 	teqgt	r5, r1
    66ac:	01000022 	tsteq	r0, r2, lsr #32
    66b0:	00410836 	subeq	r0, r1, r6, lsr r8
    66b4:	51010000 	tstpl	r1, r0
    66b8:	0026051b 	eoreq	r0, r6, fp, lsl r5
    66bc:	08380100 	ldmdaeq	r8!, {r8}
    66c0:	00000041 	andeq	r0, r0, r1, asr #32
    66c4:	000028f6 	strdeq	r2, [r0], -r6
    66c8:	66012900 	strvs	r2, [r1], -r0, lsl #18
    66cc:	0100002b 	tsteq	r0, fp, lsr #32
    66d0:	4c010854 	stcmi	8, cr0, [r1], {84}
    66d4:	6008005d 	andvs	r0, r8, sp, asr r0
    66d8:	0108005d 	qaddeq	r0, sp, r8
    66dc:	0019e15d 	andseq	lr, r9, sp, asr r1
    66e0:	24562500 	ldrbcs	r2, [r6], #-1280
    66e4:	53010000 	movwpl	r0, #4096	; 0x1000
    66e8:	00051e08 	andeq	r1, r5, r8, lsl #28
    66ec:	25500100 	ldrbcs	r0, [r0, #-256]
    66f0:	00002797 	muleq	r0, r7, r7
    66f4:	41085301 	tstmi	r8, r1, lsl #6
    66f8:	01000000 	tsteq	r0, r0
    66fc:	26051b51 	undefined
    6700:	55010000 	strpl	r0, [r1]
    6704:	00004108 	andeq	r4, r0, r8, lsl #2
    6708:	00291400 	eoreq	r1, r9, r0, lsl #8
    670c:	01290000 	teqeq	r9, r0
    6710:	00002bb6 	strheq	r2, [r0], -r6
    6714:	01087201 	tsteq	r8, r1, lsl #4
    6718:	08005d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip, lr}
    671c:	08005d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, lr}
    6720:	1a265d01 	bne	99db2c <__Stack_Size+0x99d72c>
    6724:	56250000 	strtpl	r0, [r5], -r0
    6728:	01000024 	tsteq	r0, r4, lsr #32
    672c:	051e0871 	ldreq	r0, [lr, #-2161]
    6730:	50010000 	andpl	r0, r1, r0
    6734:	0022c125 	eoreq	ip, r2, r5, lsr #2
    6738:	08710100 	ldmdaeq	r1!, {r8}^
    673c:	00000041 	andeq	r0, r0, r1, asr #32
    6740:	051b5101 	ldreq	r5, [fp, #-257]
    6744:	01000026 	tsteq	r0, r6, lsr #32
    6748:	00410873 	subeq	r0, r1, r3, ror r8
    674c:	29320000 	ldmdbcs	r2!, {}
    6750:	29000000 	stmdbcs	r0, {}
    6754:	00228a01 	eoreq	r8, r2, r1, lsl #20
    6758:	088f0100 	stmeq	pc, {r8}
    675c:	005d7401 	subseq	r7, sp, r1, lsl #8
    6760:	005d8808 	subseq	r8, sp, r8, lsl #16
    6764:	6b5d0108 	blvs	1746b8c <__Stack_Size+0x174678c>
    6768:	2500001a 	strcs	r0, [r0, #-26]
    676c:	00002456 	andeq	r2, r0, r6, asr r4
    6770:	1e088e01 	cdpne	14, 0, cr8, cr8, cr1, {0}
    6774:	01000005 	tsteq	r0, r5
    6778:	27972550 	undefined
    677c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6780:	00004108 	andeq	r4, r0, r8, lsl #2
    6784:	1b510100 	blne	1446b8c <__Stack_Size+0x144678c>
    6788:	00002605 	andeq	r2, r0, r5, lsl #12
    678c:	41089001 	tstmi	r8, r1
    6790:	50000000 	andpl	r0, r0, r0
    6794:	00000029 	andeq	r0, r0, r9, lsr #32
    6798:	2b7d0129 	blcs	1f46c44 <__Stack_Size+0x1f46844>
    679c:	ad010000 	stcge	0, cr0, [r1]
    67a0:	5d880108 	stfpls	f0, [r8, #32]
    67a4:	5d9c0800 	ldcpl	8, cr0, [ip]
    67a8:	5d010800 	stcpl	8, cr0, [r1]
    67ac:	00001ab0 	strheq	r1, [r0], -r0
    67b0:	00245625 	eoreq	r5, r4, r5, lsr #12
    67b4:	08ac0100 	stmiaeq	ip!, {r8}
    67b8:	0000051e 	andeq	r0, r0, lr, lsl r5
    67bc:	c1255001 	teqgt	r5, r1
    67c0:	01000022 	tsteq	r0, r2, lsr #32
    67c4:	004108ac 	subeq	r0, r1, ip, lsr #17
    67c8:	51010000 	tstpl	r1, r0
    67cc:	0026051b 	eoreq	r0, r6, fp, lsl r5
    67d0:	08ae0100 	stmiaeq	lr!, {r8}
    67d4:	00000041 	andeq	r0, r0, r1, asr #32
    67d8:	0000296e 	andeq	r2, r0, lr, ror #18
    67dc:	f6012900 	undefined instruction 0xf6012900
    67e0:	01000026 	tsteq	r0, r6, lsr #32
    67e4:	9c0108cf 	stcls	8, cr0, [r1], {207}
    67e8:	bc08005d 	stclt	0, cr0, [r8], {93}
    67ec:	0108005d 	qaddeq	r0, sp, r8
    67f0:	001af55d 	andseq	pc, sl, sp, asr r5
    67f4:	24562500 	ldrbcs	r2, [r6], #-1280
    67f8:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    67fc:	00051e08 	andeq	r1, r5, r8, lsl #28
    6800:	25500100 	ldrbcs	r0, [r0, #-256]
    6804:	0000293f 	andeq	r2, r0, pc, lsr r9
    6808:	4108ce01 	tstmi	r8, r1, lsl #28
    680c:	01000000 	tsteq	r0, r0
    6810:	29b91a51 	ldmibcs	r9!, {r0, r4, r6, r9, fp, ip}
    6814:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    6818:	00004108 	andeq	r4, r0, r8, lsl #2
    681c:	00298c00 	eoreq	r8, r9, r0, lsl #24
    6820:	01290000 	teqeq	r9, r0
    6824:	0000235e 	andeq	r2, r0, lr, asr r3
    6828:	0108eb01 	tsteq	r8, r1, lsl #22
    682c:	08005dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip, lr}
    6830:	08005ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip, lr}
    6834:	1b3a5d01 	blne	e9dc40 <__Stack_Size+0xe9d840>
    6838:	56250000 	strtpl	r0, [r5], -r0
    683c:	01000024 	tsteq	r0, r4, lsr #32
    6840:	051e08ea 	ldreq	r0, [lr, #-2282]
    6844:	50010000 	andpl	r0, r1, r0
    6848:	00293f25 	eoreq	r3, r9, r5, lsr #30
    684c:	08ea0100 	stmiaeq	sl!, {r8}^
    6850:	00000041 	andeq	r0, r0, r1, asr #32
    6854:	841a5101 	ldrhi	r5, [sl], #-257
    6858:	01000027 	tsteq	r0, r7, lsr #32
    685c:	004108ea 	subeq	r0, r1, sl, ror #17
    6860:	299f0000 	ldmibcs	pc, {}
    6864:	19000000 	stmdbne	r0, {}
    6868:	00267501 	eoreq	r7, r6, r1, lsl #10
    686c:	09130100 	ldmdbeq	r3, {r8}
    6870:	005ddc01 	subseq	sp, sp, r1, lsl #24
    6874:	005e4408 	subseq	r4, lr, r8, lsl #8
    6878:	0029b208 	eoreq	fp, r9, r8, lsl #4
    687c:	001b8500 	andseq	r8, fp, r0, lsl #10
    6880:	24561a00 	ldrbcs	r1, [r6], #-2560
    6884:	12010000 	andne	r0, r1, #0	; 0x0
    6888:	00051e09 	andeq	r1, r5, r9, lsl #28
    688c:	0029d100 	eoreq	sp, r9, r0, lsl #2
    6890:	293f1a00 	ldmdbcs	pc!, {r9, fp, ip}
    6894:	12010000 	andne	r0, r1, #0	; 0x0
    6898:	00004109 	andeq	r4, r0, r9, lsl #2
    689c:	0029f000 	eoreq	pc, r9, r0
    68a0:	2a1d1a00 	bcs	74d0a8 <__Stack_Size+0x74cca8>
    68a4:	12010000 	andne	r0, r1, #0	; 0x0
    68a8:	00004109 	andeq	r4, r0, r9, lsl #2
    68ac:	002a0e00 	eoreq	r0, sl, r0, lsl #28
    68b0:	01290000 	teqeq	r9, r0
    68b4:	000027d1 	ldrdeq	r2, [r0], -r1
    68b8:	01093901 	tsteq	r9, r1, lsl #18
    68bc:	08005e44 	stmdaeq	r0, {r2, r6, r9, sl, fp, ip, lr}
    68c0:	08005e5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, fp, ip, lr}
    68c4:	1bba5d01 	blne	fee9dcd0 <SCS_BASE+0x1ee8fcd0>
    68c8:	56250000 	strtpl	r0, [r5], -r0
    68cc:	01000024 	tsteq	r0, r4, lsr #32
    68d0:	051e0938 	ldreq	r0, [lr, #-2360]
    68d4:	50010000 	andpl	r0, r1, r0
    68d8:	000ef225 	andeq	pc, lr, r5, lsr #4
    68dc:	09380100 	ldmdbeq	r8!, {r8}
    68e0:	000000a9 	andeq	r0, r0, r9, lsr #1
    68e4:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    68e8:	0023ad01 	eoreq	sl, r3, r1, lsl #26
    68ec:	09560100 	ldmdbeq	r6, {r8}^
    68f0:	005e6001 	subseq	r6, lr, r1
    68f4:	005e7a08 	subseq	r7, lr, r8, lsl #20
    68f8:	ef5d0108 	svc	0x005d0108
    68fc:	2500001b 	strcs	r0, [r0, #-27]
    6900:	00002456 	andeq	r2, r0, r6, asr r4
    6904:	1e095501 	cfsh32ne	mvfx5, mvfx9, #1
    6908:	01000005 	tsteq	r0, r5
    690c:	27e92550 	ubfxcs	r2, r0, #10, #10
    6910:	55010000 	strpl	r0, [r1]
    6914:	00004109 	andeq	r4, r0, r9, lsl #2
    6918:	00510100 	subseq	r0, r1, r0, lsl #2
    691c:	27330129 	ldrcs	r0, [r3, -r9, lsr #2]!
    6920:	71010000 	tstvc	r1, r0
    6924:	5e7c0109 	rpwple	f0, f4, #1.0
    6928:	5e960800 	cdppl	8, 9, cr0, cr6, cr0, {0}
    692c:	5d010800 	stcpl	8, cr0, [r1]
    6930:	00001c24 	andeq	r1, r0, r4, lsr #24
    6934:	00245625 	eoreq	r5, r4, r5, lsr #12
    6938:	09700100 	ldmdbeq	r0!, {r8}^
    693c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6940:	f2255001 	vhadd.s32	d5, d5, d1
    6944:	0100000e 	tsteq	r0, lr
    6948:	00a90970 	adceq	r0, r9, r0, ror r9
    694c:	51010000 	tstpl	r1, r0
    6950:	06012900 	streq	r2, [r1], -r0, lsl #18
    6954:	0100002a 	tsteq	r0, sl, lsr #32
    6958:	9801098e 	stmdals	r1, {r1, r2, r3, r7, r8, fp}
    695c:	ae08005e 	mcrge	0, 0, r0, cr8, cr14, {2}
    6960:	0108005e 	qaddeq	r0, lr, r8
    6964:	001c5b5d 	andseq	r5, ip, sp, asr fp
    6968:	24562500 	ldrbcs	r2, [r6], #-1280
    696c:	8d010000 	stchi	0, cr0, [r1]
    6970:	00051e09 	andeq	r1, r5, r9, lsl #28
    6974:	1a500100 	bne	1406d7c <__Stack_Size+0x140697c>
    6978:	000023e0 	andeq	r2, r0, r0, ror #7
    697c:	41098d01 	tstmi	r9, r1, lsl #26
    6980:	2c000000 	stccs	0, cr0, [r0], {0}
    6984:	0000002a 	andeq	r0, r0, sl, lsr #32
    6988:	26460129 	strbcs	r0, [r6], -r9, lsr #2
    698c:	af010000 	svcge	0x00010000
    6990:	5eb00109 	frdpls	f0, f0, #1.0
    6994:	5ec60800 	cdppl	8, 12, cr0, cr6, cr0, {0}
    6998:	5d010800 	stcpl	8, cr0, [r1]
    699c:	00001c92 	muleq	r0, r2, ip
    69a0:	00245625 	eoreq	r5, r4, r5, lsr #12
    69a4:	09ae0100 	stmibeq	lr!, {r8}
    69a8:	0000051e 	andeq	r0, r0, lr, lsl r5
    69ac:	281a5001 	ldmdacs	sl, {r0, ip, lr}
    69b0:	0100002a 	tsteq	r0, sl, lsr #32
    69b4:	004109ae 	subeq	r0, r1, lr, lsr #19
    69b8:	2a3f0000 	bcs	fc69c0 <__Stack_Size+0xfc65c0>
    69bc:	29000000 	stmdbcs	r0, {}
    69c0:	0028b701 	eoreq	fp, r8, r1, lsl #14
    69c4:	09cb0100 	stmibeq	fp, {r8}^
    69c8:	005ec801 	subseq	ip, lr, r1, lsl #16
    69cc:	005ede08 	subseq	sp, lr, r8, lsl #28
    69d0:	c95d0108 	ldmdbgt	sp, {r3, r8}^
    69d4:	2500001c 	strcs	r0, [r0, #-28]
    69d8:	00002456 	andeq	r2, r0, r6, asr r4
    69dc:	1e09ca01 	fmacsne	s24, s18, s2
    69e0:	01000005 	tsteq	r0, r5
    69e4:	24901a50 	ldrcs	r1, [r0], #2640
    69e8:	ca010000 	bgt	469f0 <__Stack_Size+0x465f0>
    69ec:	00004109 	andeq	r4, r0, r9, lsl #2
    69f0:	002a5200 	eoreq	r5, sl, r0, lsl #4
    69f4:	01290000 	teqeq	r9, r0
    69f8:	00002c58 	andeq	r2, r0, r8, asr ip
    69fc:	0109e501 	tsteq	r9, r1, lsl #10
    6a00:	08005ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, ip, lr}
    6a04:	08005ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, lr}
    6a08:	1d005d01 	stcne	13, cr5, [r0, #-4]
    6a0c:	56250000 	strtpl	r0, [r5], -r0
    6a10:	01000024 	tsteq	r0, r4, lsr #32
    6a14:	051e09e4 	ldreq	r0, [lr, #-2532]
    6a18:	50010000 	andpl	r0, r1, r0
    6a1c:	002ab41a 	eoreq	fp, sl, sl, lsl r4
    6a20:	09e40100 	stmibeq	r4!, {r8}^
    6a24:	00000041 	andeq	r0, r0, r1, asr #32
    6a28:	00002a65 	andeq	r2, r0, r5, ror #20
    6a2c:	9b012900 	blls	50e34 <__Stack_Size+0x50a34>
    6a30:	01000026 	tsteq	r0, r6, lsr #32
    6a34:	f80109fa 	undefined instruction 0xf80109fa
    6a38:	fc08005e 	stc2	0, cr0, [r8], {94}
    6a3c:	0108005e 	qaddeq	r0, lr, r8
    6a40:	001d355d 	andseq	r3, sp, sp, asr r5
    6a44:	24562500 	ldrbcs	r2, [r6], #-1280
    6a48:	f9010000 	undefined instruction 0xf9010000
    6a4c:	00051e09 	andeq	r1, r5, r9, lsl #28
    6a50:	25500100 	ldrbcs	r0, [r0, #-256]
    6a54:	000021b6 	strheq	r2, [r0], -r6
    6a58:	4109f901 	tstpmi	r9, r1, lsl #18
    6a5c:	01000000 	tsteq	r0, r0
    6a60:	01290051 	qsubeq	r0, r1, r9
    6a64:	00002adc 	ldrdeq	r2, [r0], -ip
    6a68:	010a0b01 	tsteq	sl, r1, lsl #22
    6a6c:	08005efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr}
    6a70:	08005f00 	stmdaeq	r0, {r8, r9, sl, fp, ip, lr}
    6a74:	1d6a5d01 	stclne	13, cr5, [sl, #-4]!
    6a78:	56250000 	strtpl	r0, [r5], -r0
    6a7c:	01000024 	tsteq	r0, r4, lsr #32
    6a80:	051e0a0a 	ldreq	r0, [lr, #-2570]
    6a84:	50010000 	andpl	r0, r1, r0
    6a88:	002ae325 	eoreq	lr, sl, r5, lsr #6
    6a8c:	0a0a0100 	beq	286e94 <__Stack_Size+0x286a94>
    6a90:	00000041 	andeq	r0, r0, r1, asr #32
    6a94:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6a98:	00224c01 	eoreq	r4, r2, r1, lsl #24
    6a9c:	0a1d0100 	beq	746ea4 <__Stack_Size+0x746aa4>
    6aa0:	005f0001 	subseq	r0, pc, r1
    6aa4:	005f0408 	subseq	r0, pc, r8, lsl #8
    6aa8:	9f5d0108 	svcls	0x005d0108
    6aac:	2500001d 	strcs	r0, [r0, #-29]
    6ab0:	00002456 	andeq	r2, r0, r6, asr r4
    6ab4:	1e0a1c01 	cdpne	12, 0, cr1, cr10, cr1, {0}
    6ab8:	01000005 	tsteq	r0, r5
    6abc:	22532550 	subscs	r2, r3, #335544320	; 0x14000000
    6ac0:	1c010000 	stcne	0, cr0, [r1], {0}
    6ac4:	0000410a 	andeq	r4, r0, sl, lsl #2
    6ac8:	00510100 	subseq	r0, r1, r0, lsl #2
    6acc:	225c0129 	subscs	r0, ip, #1073741834	; 0x4000000a
    6ad0:	2f010000 	svccs	0x00010000
    6ad4:	5f04010a 	svcpl	0x0004010a
    6ad8:	5f080800 	svcpl	0x00080800
    6adc:	5d010800 	stcpl	8, cr0, [r1]
    6ae0:	00001dd4 	ldrdeq	r1, [r0], -r4
    6ae4:	00245625 	eoreq	r5, r4, r5, lsr #12
    6ae8:	0a2e0100 	beq	b86ef0 <__Stack_Size+0xb86af0>
    6aec:	0000051e 	andeq	r0, r0, lr, lsl r5
    6af0:	63255001 	teqvs	r5, #1	; 0x1
    6af4:	01000022 	tsteq	r0, r2, lsr #32
    6af8:	00410a2e 	subeq	r0, r1, lr, lsr #20
    6afc:	51010000 	tstpl	r1, r0
    6b00:	57012900 	strpl	r2, [r1, -r0, lsl #18]
    6b04:	01000028 	tsteq	r0, r8, lsr #32
    6b08:	08010a41 	stmdaeq	r1, {r0, r6, r9, fp}
    6b0c:	0c08005f 	stceq	0, cr0, [r8], {95}
    6b10:	0108005f 	qaddeq	r0, pc, r8
    6b14:	001e095d 	andseq	r0, lr, sp, asr r9
    6b18:	24562500 	ldrbcs	r2, [r6], #-1280
    6b1c:	40010000 	andmi	r0, r1, r0
    6b20:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6b24:	25500100 	ldrbcs	r0, [r0, #-256]
    6b28:	0000285e 	andeq	r2, r0, lr, asr r8
    6b2c:	410a4001 	tstmi	sl, r1
    6b30:	01000000 	tsteq	r0, r0
    6b34:	01290051 	qsubeq	r0, r1, r9
    6b38:	0000227a 	andeq	r2, r0, sl, ror r2
    6b3c:	010a5301 	tsteq	sl, r1, lsl #6
    6b40:	08005f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp, ip, lr}
    6b44:	08005f12 	stmdaeq	r0, {r1, r4, r8, r9, sl, fp, ip, lr}
    6b48:	1e3e5d01 	cdpne	13, 3, cr5, cr14, cr1, {0}
    6b4c:	56250000 	strtpl	r0, [r5], -r0
    6b50:	01000024 	tsteq	r0, r4, lsr #32
    6b54:	051e0a52 	ldreq	r0, [lr, #-2642]
    6b58:	50010000 	andpl	r0, r1, r0
    6b5c:	00228125 	eoreq	r8, r2, r5, lsr #2
    6b60:	0a520100 	beq	1486f68 <__Stack_Size+0x1486b68>
    6b64:	00000041 	andeq	r0, r0, r1, asr #32
    6b68:	2a005101 	bcs	1af74 <__Stack_Size+0x1ab74>
    6b6c:	00000612 	andeq	r0, r0, r2, lsl r6
    6b70:	08005f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip, lr}
    6b74:	08005f2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, fp, ip, lr}
    6b78:	1e625d01 	cdpne	13, 6, cr5, cr2, cr1, {0}
    6b7c:	212b0000 	teqcs	fp, r0
    6b80:	01000006 	tsteq	r0, r6
    6b84:	062d2c50 	undefined
    6b88:	2a780000 	bcs	1e06b90 <__Stack_Size+0x1e06790>
    6b8c:	2a000000 	bcs	6b94 <__Stack_Size+0x6794>
    6b90:	0000063a 	andeq	r0, r0, sl, lsr r6
    6b94:	08005f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp, ip, lr}
    6b98:	08005f46 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl, fp, ip, lr}
    6b9c:	1e845d01 	cdpne	13, 8, cr5, cr4, cr1, {0}
    6ba0:	492b0000 	stmdbmi	fp!, {}
    6ba4:	01000006 	tsteq	r0, r6
    6ba8:	06552b50 	undefined
    6bac:	51010000 	tstpl	r1, r0
    6bb0:	06c52a00 	strbeq	r2, [r5], r0, lsl #20
    6bb4:	5f480000 	svcpl	0x00480000
    6bb8:	5f5e0800 	svcpl	0x005e0800
    6bbc:	5d010800 	stcpl	8, cr0, [r1]
    6bc0:	00001ea8 	andeq	r1, r0, r8, lsr #29
    6bc4:	0006d42b 	andeq	sp, r6, fp, lsr #8
    6bc8:	2c500100 	ldfcse	f0, [r0], {0}
    6bcc:	000006e0 	andeq	r0, r0, r0, ror #13
    6bd0:	00002a8b 	andeq	r2, r0, fp, lsl #21
    6bd4:	07502a00 	ldrbeq	r2, [r0, -r0, lsl #20]
    6bd8:	5f600000 	svcpl	0x00600000
    6bdc:	5f7a0800 	svcpl	0x007a0800
    6be0:	5d010800 	stcpl	8, cr0, [r1]
    6be4:	00001eca 	andeq	r1, r0, sl, asr #29
    6be8:	00075f2b 	andeq	r5, r7, fp, lsr #30
    6bec:	2b500100 	blcs	1406ff4 <__Stack_Size+0x1406bf4>
    6bf0:	0000076b 	andeq	r0, r0, fp, ror #14
    6bf4:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6bf8:	00260d01 	eoreq	r0, r6, r1, lsl #26
    6bfc:	0ad90100 	beq	ff647004 <SCS_BASE+0x1f639004>
    6c00:	005f7c01 	subseq	r7, pc, r1, lsl #24
    6c04:	005f8c08 	subseq	r8, pc, r8, lsl #24
    6c08:	015d0108 	cmpeq	sp, r8, lsl #2
    6c0c:	2500001f 	strcs	r0, [r0, #-31]
    6c10:	00002456 	andeq	r2, r0, r6, asr r4
    6c14:	1e0ad801 	cdpne	8, 0, cr13, cr10, cr1, {0}
    6c18:	01000005 	tsteq	r0, r5
    6c1c:	230d1a50 	movwcs	r1, #55888	; 0xda50
    6c20:	d8010000 	stmdale	r1, {}
    6c24:	0000410a 	andeq	r4, r0, sl, lsl #2
    6c28:	002a9e00 	eoreq	r9, sl, r0, lsl #28
    6c2c:	012d0000 	teqeq	sp, r0
    6c30:	0000241c 	andeq	r2, r0, ip, lsl r4
    6c34:	010aed01 	tsteq	sl, r1, lsl #26
    6c38:	00000041 	andeq	r0, r0, r1, asr #32
    6c3c:	08005f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, ip, lr}
    6c40:	08005f92 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, fp, ip, lr}
    6c44:	1f2e5d01 	svcne	0x002e5d01
    6c48:	561a0000 	ldrpl	r0, [sl], -r0
    6c4c:	01000024 	tsteq	r0, r4, lsr #32
    6c50:	051e0aec 	ldreq	r0, [lr, #-2796]
    6c54:	2ab10000 	bcs	fec46c5c <SCS_BASE+0x1ec38c5c>
    6c58:	2d000000 	stccs	0, cr0, [r0]
    6c5c:	0024ee01 	eoreq	lr, r4, r1, lsl #28
    6c60:	0afe0100 	beq	fff87068 <SCS_BASE+0x1ff79068>
    6c64:	00004101 	andeq	r4, r0, r1, lsl #2
    6c68:	005f9400 	subseq	r9, pc, r0, lsl #8
    6c6c:	005f9a08 	subseq	r9, pc, r8, lsl #20
    6c70:	5b5d0108 	blpl	1747098 <__Stack_Size+0x1746c98>
    6c74:	1a00001f 	bne	6cf8 <__Stack_Size+0x68f8>
    6c78:	00002456 	andeq	r2, r0, r6, asr r4
    6c7c:	1e0afd01 	cdpne	13, 0, cr15, cr10, cr1, {0}
    6c80:	c4000005 	strgt	r0, [r0], #-5
    6c84:	0000002a 	andeq	r0, r0, sl, lsr #32
    6c88:	24fe012d 	ldrbtcs	r0, [lr], #301
    6c8c:	0f010000 	svceq	0x00010000
    6c90:	0041010b 	subeq	r0, r1, fp, lsl #2
    6c94:	5f9c0000 	svcpl	0x009c0000
    6c98:	5fa20800 	svcpl	0x00a20800
    6c9c:	5d010800 	stcpl	8, cr0, [r1]
    6ca0:	00001f88 	andeq	r1, r0, r8, lsl #31
    6ca4:	0024561a 	eoreq	r5, r4, sl, lsl r6
    6ca8:	0b0e0100 	bleq	3870b0 <__Stack_Size+0x386cb0>
    6cac:	0000051e 	andeq	r0, r0, lr, lsl r5
    6cb0:	00002ad7 	ldrdeq	r2, [r0], -r7
    6cb4:	0e012d00 	cdpeq	13, 0, cr2, cr1, cr0, {0}
    6cb8:	01000025 	tsteq	r0, r5, lsr #32
    6cbc:	41010b20 	tstmi	r1, r0, lsr #22
    6cc0:	a4000000 	strge	r0, [r0]
    6cc4:	ac08005f 	stcge	0, cr0, [r8], {95}
    6cc8:	0108005f 	qaddeq	r0, pc, r8
    6ccc:	001fb55d 	andseq	fp, pc, sp, asr r5
    6cd0:	24561a00 	ldrbcs	r1, [r6], #-2560
    6cd4:	1f010000 	svcne	0x00010000
    6cd8:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6cdc:	002aea00 	eoreq	lr, sl, r0, lsl #20
    6ce0:	012d0000 	teqeq	sp, r0
    6ce4:	00002897 	muleq	r0, r7, r8
    6ce8:	010b3001 	tsteq	fp, r1
    6cec:	00000041 	andeq	r0, r0, r1, asr #32
    6cf0:	08005fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip, lr}
    6cf4:	08005fb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sl, fp, ip, lr}
    6cf8:	1fe25d01 	svcne	0x00e25d01
    6cfc:	561a0000 	ldrpl	r0, [sl], -r0
    6d00:	01000024 	tsteq	r0, r4, lsr #32
    6d04:	051e0b2f 	ldreq	r0, [lr, #-2863]
    6d08:	2afd0000 	bcs	fff46d10 <SCS_BASE+0x1ff38d10>
    6d0c:	2d000000 	stccs	0, cr0, [r0]
    6d10:	00270101 	eoreq	r0, r7, r1, lsl #2
    6d14:	0b400100 	bleq	100711c <__Stack_Size+0x1006d1c>
    6d18:	00004101 	andeq	r4, r0, r1, lsl #2
    6d1c:	005fb400 	subseq	fp, pc, r0, lsl #8
    6d20:	005fba08 	subseq	fp, pc, r8, lsl #20
    6d24:	0f5d0108 	svceq	0x005d0108
    6d28:	1a000020 	bne	6db0 <__Stack_Size+0x69b0>
    6d2c:	00002456 	andeq	r2, r0, r6, asr r4
    6d30:	1e0b3f01 	cdpne	15, 0, cr3, cr11, cr1, {0}
    6d34:	10000005 	andne	r0, r0, r5
    6d38:	0000002b 	andeq	r0, r0, fp, lsr #32
    6d3c:	22e5012d 	rsccs	r0, r5, #1073741835	; 0x4000000b
    6d40:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    6d44:	007e010b 	rsbseq	r0, lr, fp, lsl #2
    6d48:	5fbc0000 	svcpl	0x00bc0000
    6d4c:	5fc80800 	svcpl	0x00c80800
    6d50:	5d010800 	stcpl	8, cr0, [r1]
    6d54:	00002056 	andeq	r2, r0, r6, asr r0
    6d58:	0024561a 	eoreq	r5, r4, sl, lsl r6
    6d5c:	0b5d0100 	bleq	1747164 <__Stack_Size+0x1746d64>
    6d60:	0000051e 	andeq	r0, r0, lr, lsl r5
    6d64:	00002b23 	andeq	r2, r0, r3, lsr #22
    6d68:	00268425 	eoreq	r8, r6, r5, lsr #8
    6d6c:	0b5d0100 	bleq	1747174 <__Stack_Size+0x1746d74>
    6d70:	00000041 	andeq	r0, r0, r1, asr #32
    6d74:	d8125101 	ldmdale	r2, {r0, r8, ip, lr}
    6d78:	01000010 	tsteq	r0, r0, lsl r0
    6d7c:	00890b5f 	addeq	r0, r9, pc, asr fp
    6d80:	29000000 	stmdbcs	r0, {}
    6d84:	00255d01 	eoreq	r5, r5, r1, lsl #26
    6d88:	0b870100 	bleq	fe1c7190 <SCS_BASE+0x1e1b9190>
    6d8c:	005fc801 	subseq	ip, pc, r1, lsl #16
    6d90:	005fd208 	subseq	sp, pc, r8, lsl #4
    6d94:	8d5d0108 	ldfhie	f0, [sp, #-32]
    6d98:	25000020 	strcs	r0, [r0, #-32]
    6d9c:	00002456 	andeq	r2, r0, r6, asr r4
    6da0:	1e0b8601 	cfmadd32ne	mvax0, mvfx8, mvfx11, mvfx1
    6da4:	01000005 	tsteq	r0, r5
    6da8:	26841a50 	pkhtbcs	r1, r4, r0, asr #20
    6dac:	86010000 	strhi	r0, [r1], -r0
    6db0:	0000410b 	andeq	r4, r0, fp, lsl #2
    6db4:	002b3600 	eoreq	r3, fp, r0, lsl #12
    6db8:	012d0000 	teqeq	sp, r0
    6dbc:	00002c06 	andeq	r2, r0, r6, lsl #24
    6dc0:	010ba301 	tsteq	fp, r1, lsl #6
    6dc4:	00000089 	andeq	r0, r0, r9, lsl #1
    6dc8:	08005fd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, fp, ip, lr}
    6dcc:	08005fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    6dd0:	20ec5d01 	rsccs	r5, ip, r1, lsl #26
    6dd4:	561a0000 	ldrpl	r0, [sl], -r0
    6dd8:	01000024 	tsteq	r0, r4, lsr #32
    6ddc:	051e0ba2 	ldreq	r0, [lr, #-2978]
    6de0:	2b490000 	blcs	1246de8 <__Stack_Size+0x12469e8>
    6de4:	1d250000 	stcne	0, cr0, [r5]
    6de8:	0100002c 	tsteq	r0, ip, lsr #32
    6dec:	00410ba2 	subeq	r0, r1, r2, lsr #23
    6df0:	51010000 	tstpl	r1, r0
    6df4:	0010d812 	andseq	sp, r0, r2, lsl r8
    6df8:	0ba40100 	bleq	fe907200 <SCS_BASE+0x1e8f9200>
    6dfc:	00000089 	andeq	r0, r0, r9, lsl #1
    6e00:	0010d912 	andseq	sp, r0, r2, lsl r9
    6e04:	0ba50100 	bleq	fe94720c <SCS_BASE+0x1e93920c>
    6e08:	00000041 	andeq	r0, r0, r1, asr #32
    6e0c:	00236a12 	eoreq	r6, r3, r2, lsl sl
    6e10:	0ba50100 	bleq	fe947218 <SCS_BASE+0x1e939218>
    6e14:	00000041 	andeq	r0, r0, r1, asr #32
    6e18:	97012900 	strls	r2, [r1, -r0, lsl #18]
    6e1c:	01000025 	tsteq	r0, r5, lsr #32
    6e20:	ec010bce 	stc	11, cr0, [r1], {206}
    6e24:	f608005f 	undefined instruction 0xf608005f
    6e28:	0108005f 	qaddeq	r0, pc, r8
    6e2c:	0021235d 	eoreq	r2, r1, sp, asr r3
    6e30:	24562500 	ldrbcs	r2, [r6], #-1280
    6e34:	cd010000 	stcgt	0, cr0, [r1]
    6e38:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6e3c:	1a500100 	bne	1407244 <__Stack_Size+0x1406e44>
    6e40:	00002c1d 	andeq	r2, r0, sp, lsl ip
    6e44:	410bcd01 	tstmi	fp, r1, lsl #26
    6e48:	5c000000 	stcpl	0, cr0, [r0], {0}
    6e4c:	0000002b 	andeq	r0, r0, fp, lsr #32
    6e50:	23c5012e 	biccs	r0, r5, #-2147483637	; 0x8000000b
    6e54:	87010000 	strhi	r0, [r1, -r0]
    6e58:	005ff801 	subseq	pc, pc, r1, lsl #16
    6e5c:	0060c408 	rsbeq	ip, r0, r8, lsl #8
    6e60:	002b6f08 	eoreq	r6, fp, r8, lsl #30
    6e64:	24561700 	ldrbcs	r1, [r6], #-1792
    6e68:	86010000 	strhi	r0, [r1], -r0
    6e6c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6e70:	00002b9a 	muleq	r0, sl, fp
    6e74:	094c0000 	stmdbeq	ip, {}^
    6e78:	00020000 	andeq	r0, r2, r0
    6e7c:	0000179e 	muleq	r0, lr, r7
    6e80:	00000104 	andeq	r0, r0, r4, lsl #2
    6e84:	d9010000 	stmdble	r1, {}
    6e88:	3c00002f 	stccc	0, cr0, [r0], {47}
    6e8c:	c4000002 	strgt	r0, [r0], #-2
    6e90:	80080060 	andhi	r0, r8, r0, rrx
    6e94:	d0080064 	andle	r0, r8, r4, rrx
    6e98:	02000018 	andeq	r0, r0, #24	; 0x18
    6e9c:	009a0504 	addseq	r0, sl, r4, lsl #10
    6ea0:	02020000 	andeq	r0, r2, #0	; 0x0
    6ea4:	00005205 	andeq	r5, r0, r5, lsl #4
    6ea8:	06010200 	streq	r0, [r1], -r0, lsl #4
    6eac:	00000116 	andeq	r0, r0, r6, lsl r1
    6eb0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    6eb4:	45270200 	strmi	r0, [r7, #-512]!
    6eb8:	02000000 	andeq	r0, r0, #0	; 0x0
    6ebc:	01800704 	orreq	r0, r0, r4, lsl #14
    6ec0:	75030000 	strvc	r0, [r3]
    6ec4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    6ec8:	00005728 	andeq	r5, r0, r8, lsr #14
    6ecc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    6ed0:	0000019d 	muleq	r0, sp, r1
    6ed4:	00387503 	eorseq	r7, r8, r3, lsl #10
    6ed8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    6edc:	01020000 	tsteq	r2, r0
    6ee0:	00011408 	andeq	r1, r1, r8, lsl #8
    6ee4:	00570400 	subseq	r0, r7, r0, lsl #8
    6ee8:	01050000 	tsteq	r5, r0
    6eec:	00893902 	addeq	r3, r9, r2, lsl #18
    6ef0:	35060000 	strcc	r0, [r6]
    6ef4:	00000016 	andeq	r0, r0, r6, lsl r0
    6ef8:	54455307 	strbpl	r5, [r5], #-775
    6efc:	08000100 	stmdaeq	r0, {r8}
    6f00:	00001f7a 	andeq	r1, r0, sl, ror pc
    6f04:	00743902 	rsbseq	r3, r4, r2, lsl #18
    6f08:	74080000 	strvc	r0, [r8]
    6f0c:	0200001d 	andeq	r0, r0, #29	; 0x1d
    6f10:	00007439 	andeq	r7, r0, r9, lsr r4
    6f14:	02010500 	andeq	r0, r1, #0	; 0x0
    6f18:	0000b43b 	andeq	fp, r0, fp, lsr r4
    6f1c:	080b0600 	stmdaeq	fp, {r9, sl}
    6f20:	06000000 	streq	r0, [r0], -r0
    6f24:	0000082b 	andeq	r0, r0, fp, lsr #16
    6f28:	8d080001 	stchi	0, cr0, [r8, #-4]
    6f2c:	02000009 	andeq	r0, r0, #9	; 0x9
    6f30:	00009f3b 	andeq	r9, r0, fp, lsr pc
    6f34:	07040900 	streq	r0, [r4, -r0, lsl #18]
    6f38:	39031c0a 	stmdbcc	r3, {r1, r3, sl, fp, ip}
    6f3c:	00019c02 	andeq	r9, r1, r2, lsl #24
    6f40:	52530b00 	subspl	r0, r3, #0	; 0x0
    6f44:	023a0300 	eorseq	r0, sl, #0	; 0x0
    6f48:	0000006f 	andeq	r0, r0, pc, rrx
    6f4c:	0c002302 	stceq	3, cr2, [r0], {2}
    6f50:	000001df 	ldrdeq	r0, [r0], -pc
    6f54:	4c023b03 	stcmi	11, cr3, [r2], {3}
    6f58:	02000000 	andeq	r0, r0, #0	; 0x0
    6f5c:	440b0223 	strmi	r0, [fp], #-547
    6f60:	3c030052 	stccc	0, cr0, [r3], {82}
    6f64:	00006f02 	andeq	r6, r0, r2, lsl #30
    6f68:	04230200 	strteq	r0, [r3], #-512
    6f6c:	0001e90c 	andeq	lr, r1, ip, lsl #18
    6f70:	023d0300 	eorseq	r0, sp, #0	; 0x0
    6f74:	0000004c 	andeq	r0, r0, ip, asr #32
    6f78:	0b062302 	bleq	18fb88 <__Stack_Size+0x18f788>
    6f7c:	00525242 	subseq	r5, r2, r2, asr #4
    6f80:	6f023e03 	svcvs	0x00023e03
    6f84:	02000000 	andeq	r0, r0, #0	; 0x0
    6f88:	610c0823 	tstvs	ip, r3, lsr #16
    6f8c:	03000000 	movweq	r0, #0	; 0x0
    6f90:	004c023f 	subeq	r0, ip, pc, lsr r2
    6f94:	23020000 	movwcs	r0, #8192	; 0x2000
    6f98:	52430b0a 	subpl	r0, r3, #10240	; 0x2800
    6f9c:	40030031 	andmi	r0, r3, r1, lsr r0
    6fa0:	00006f02 	andeq	r6, r0, r2, lsl #30
    6fa4:	0c230200 	sfmeq	f0, 4, [r3]
    6fa8:	0001f30c 	andeq	pc, r1, ip, lsl #6
    6fac:	02410300 	subeq	r0, r1, #0	; 0x0
    6fb0:	0000004c 	andeq	r0, r0, ip, asr #32
    6fb4:	0b0e2302 	bleq	38fbc4 <__Stack_Size+0x38f7c4>
    6fb8:	00325243 	eorseq	r5, r2, r3, asr #4
    6fbc:	6f024203 	svcvs	0x00024203
    6fc0:	02000000 	andeq	r0, r0, #0	; 0x0
    6fc4:	6b0c1023 	blvs	30b058 <__Stack_Size+0x30ac58>
    6fc8:	03000000 	movweq	r0, #0	; 0x0
    6fcc:	004c0243 	subeq	r0, ip, r3, asr #4
    6fd0:	23020000 	movwcs	r0, #8192	; 0x2000
    6fd4:	52430b12 	subpl	r0, r3, #18432	; 0x4800
    6fd8:	44030033 	strmi	r0, [r3], #-51
    6fdc:	00006f02 	andeq	r6, r0, r2, lsl #30
    6fe0:	14230200 	strtne	r0, [r3], #-512
    6fe4:	00020a0c 	andeq	r0, r2, ip, lsl #20
    6fe8:	02450300 	subeq	r0, r5, #0	; 0x0
    6fec:	0000004c 	andeq	r0, r0, ip, asr #32
    6ff0:	0c162302 	ldceq	3, cr2, [r6], {2}
    6ff4:	00000aab 	andeq	r0, r0, fp, lsr #21
    6ff8:	6f024603 	svcvs	0x00024603
    6ffc:	02000000 	andeq	r0, r0, #0	; 0x0
    7000:	140c1823 	strne	r1, [ip], #-2083
    7004:	03000002 	movweq	r0, #2	; 0x2
    7008:	004c0247 	subeq	r0, ip, r7, asr #4
    700c:	23020000 	movwcs	r0, #8192	; 0x2000
    7010:	060d001a 	undefined
    7014:	0300002d 	movweq	r0, #45	; 0x2d
    7018:	00c20248 	sbceq	r0, r2, r8, asr #4
    701c:	100e0000 	andne	r0, lr, r0
    7020:	02051b04 	andeq	r1, r5, #4096	; 0x1000
    7024:	2d0f0000 	stccs	0, cr0, [pc]
    7028:	0400000b 	streq	r0, [r0], #-11
    702c:	00003a1c 	andeq	r3, r0, ip, lsl sl
    7030:	00230200 	eoreq	r0, r3, r0, lsl #4
    7034:	000ad40f 	andeq	sp, sl, pc, lsl #8
    7038:	4c1d0400 	cfldrsmi	mvf0, [sp], {0}
    703c:	02000000 	andeq	r0, r0, #0	; 0x0
    7040:	3c0f0423 	cfstrscc	mvf0, [pc], {35}
    7044:	0400000b 	streq	r0, [r0], #-11
    7048:	00004c1e 	andeq	r4, r0, lr, lsl ip
    704c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    7050:	000a560f 	andeq	r5, sl, pc, lsl #12
    7054:	4c1f0400 	cfldrsmi	mvf0, [pc], {0}
    7058:	02000000 	andeq	r0, r0, #0	; 0x0
    705c:	670f0823 	strvs	r0, [pc, -r3, lsr #16]
    7060:	0400000b 	streq	r0, [r0], #-11
    7064:	00004c20 	andeq	r4, r0, r0, lsr #24
    7068:	0a230200 	beq	8c7870 <__Stack_Size+0x8c7470>
    706c:	000aba0f 	andeq	fp, sl, pc, lsl #20
    7070:	4c210400 	cfstrsmi	mvf0, [r1]
    7074:	02000000 	andeq	r0, r0, #0	; 0x0
    7078:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
    707c:	00000a63 	andeq	r0, r0, r3, ror #20
    7080:	01a82204 	undefined instruction 0x01a82204
    7084:	080e0000 	stmdaeq	lr, {}
    7088:	02512604 	subseq	r2, r1, #4194304	; 0x400000
    708c:	040f0000 	streq	r0, [pc], #0	; 7094 <__Stack_Size+0x6c94>
    7090:	0400002f 	streq	r0, [r0], #-47
    7094:	00004c27 	andeq	r4, r0, r7, lsr #24
    7098:	00230200 	eoreq	r0, r3, r0, lsl #4
    709c:	002fce0f 	eoreq	ip, pc, pc, lsl #28
    70a0:	4c280400 	cfstrsmi	mvf0, [r8]
    70a4:	02000000 	andeq	r0, r0, #0	; 0x0
    70a8:	c20f0223 	andgt	r0, pc, #805306370	; 0x30000002
    70ac:	0400002c 	streq	r0, [r0], #-44
    70b0:	00004c29 	andeq	r4, r0, r9, lsr #24
    70b4:	04230200 	strteq	r0, [r3], #-512
    70b8:	002d720f 	eoreq	r7, sp, pc, lsl #4
    70bc:	4c2a0400 	cfstrsmi	mvf0, [sl]
    70c0:	02000000 	andeq	r0, r0, #0	; 0x0
    70c4:	08000623 	stmdaeq	r0, {r0, r1, r5, r9, sl}
    70c8:	00002d14 	andeq	r2, r0, r4, lsl sp
    70cc:	02102b04 	andseq	r2, r0, #4096	; 0x1000
    70d0:	140e0000 	strne	r0, [lr]
    70d4:	02ab1a05 	adceq	r1, fp, #20480	; 0x5000
    70d8:	d80f0000 	stmdale	pc, {}
    70dc:	0500001f 	streq	r0, [r0, #-31]
    70e0:	00003a1b 	andeq	r3, r0, fp, lsl sl
    70e4:	00230200 	eoreq	r0, r3, r0, lsl #4
    70e8:	001dde0f 	andseq	sp, sp, pc, lsl #28
    70ec:	3a1c0500 	bcc	7084f4 <__Stack_Size+0x7080f4>
    70f0:	02000000 	andeq	r0, r0, #0	; 0x0
    70f4:	410f0423 	tstmi	pc, r3, lsr #8
    70f8:	05000020 	streq	r0, [r0, #-32]
    70fc:	00003a1d 	andeq	r3, r0, sp, lsl sl
    7100:	08230200 	stmdaeq	r3!, {r9}
    7104:	001ff40f 	andseq	pc, pc, pc, lsl #8
    7108:	3a1e0500 	bcc	788510 <__Stack_Size+0x788110>
    710c:	02000000 	andeq	r0, r0, #0	; 0x0
    7110:	3a0f0c23 	bcc	3ca1a4 <__Stack_Size+0x3c9da4>
    7114:	0500001f 	streq	r0, [r0, #-31]
    7118:	00003a1f 	andeq	r3, r0, pc, lsl sl
    711c:	10230200 	eorne	r0, r3, r0, lsl #4
    7120:	1da60800 	stcne	8, cr0, [r6]
    7124:	20050000 	andcs	r0, r5, r0
    7128:	0000025c 	andeq	r0, r0, ip, asr r2
    712c:	30060110 	andcc	r0, r6, r0, lsl r1
    7130:	e9010000 	stmdb	r1, {}
    7134:	0060c401 	rsbeq	ip, r0, r1, lsl #8
    7138:	0060e208 	rsbeq	lr, r0, r8, lsl #4
    713c:	db5d0108 	blle	1747564 <__Stack_Size+0x1747164>
    7140:	11000002 	tstne	r0, r2
    7144:	00002eab 	andeq	r2, r0, fp, lsr #29
    7148:	02dbe801 	sbcseq	lr, fp, #65536	; 0x10000
    714c:	50010000 	andpl	r0, r1, r0
    7150:	05041200 	streq	r1, [r4, #-512]
    7154:	13000002 	movwne	r0, #2	; 0x2
    7158:	002f8901 	eoreq	r8, pc, r1, lsl #18
    715c:	01000100 	tsteq	r0, r0, lsl #2
    7160:	0060e401 	rsbeq	lr, r0, r1, lsl #8
    7164:	00610c08 	rsbeq	r0, r1, r8, lsl #24
    7168:	245d0108 	ldrbcs	r0, [sp], #-264
    716c:	11000003 	tstne	r0, r3
    7170:	00002e91 	muleq	r0, r1, lr
    7174:	0324ff01 	msreq	CPSR_s, #4	; 0x4
    7178:	50010000 	andpl	r0, r1, r0
    717c:	002df914 	eoreq	pc, sp, r4, lsl r9
    7180:	2aff0100 	bcs	fffc7588 <SCS_BASE+0x1ffb9588>
    7184:	b9000003 	stmdblt	r0, {r0, r1}
    7188:	1500002b 	strne	r0, [r0, #-43]
    718c:	00000f8b 	andeq	r0, r0, fp, lsl #31
    7190:	3a010101 	bcc	4759c <__Stack_Size+0x4719c>
    7194:	01000000 	tsteq	r0, r0
    7198:	04120052 	ldreq	r0, [r2], #-82
    719c:	0000019c 	muleq	r0, ip, r1
    71a0:	02510412 	subseq	r0, r1, #301989888	; 0x12000000
    71a4:	01130000 	tsteq	r3, r0
    71a8:	00002e1c 	andeq	r2, r0, ip, lsl lr
    71ac:	01012401 	tsteq	r1, r1, lsl #8
    71b0:	0800610c 	stmdaeq	r0, {r2, r3, r8, sp, lr}
    71b4:	0800611a 	stmdaeq	r0, {r1, r3, r4, r8, sp, lr}
    71b8:	03575d01 	cmpeq	r7, #64	; 0x40
    71bc:	f9160000 	undefined instruction 0xf9160000
    71c0:	0100002d 	tsteq	r0, sp, lsr #32
    71c4:	032a0123 	teqeq	sl, #-1073741816	; 0xc0000008
    71c8:	50010000 	andpl	r0, r1, r0
    71cc:	2b011300 	blcs	4bdd4 <__Stack_Size+0x4b9d4>
    71d0:	0100002d 	tsteq	r0, sp, lsr #32
    71d4:	1c010138 	stfnes	f0, [r1], {56}
    71d8:	36080061 	strcc	r0, [r8], -r1, rrx
    71dc:	01080061 	tsteq	r8, r1, rrx
    71e0:	00038c5d 	andeq	r8, r3, sp, asr ip
    71e4:	2e911600 	cdpcs	6, 9, cr1, cr1, cr0, {0}
    71e8:	37010000 	strcc	r0, [r1, -r0]
    71ec:	00032401 	andeq	r2, r3, r1, lsl #8
    71f0:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    71f4:	00000ef2 	strdeq	r0, [r0], -r2
    71f8:	b4013701 	strlt	r3, [r1], #-1793
    71fc:	01000000 	tsteq	r0, r0
    7200:	01170051 	tsteq	r7, r1, asr r0
    7204:	00002e82 	andeq	r2, r0, r2, lsl #29
    7208:	01016301 	tsteq	r1, r1, lsl #6
    720c:	08006138 	stmdaeq	r0, {r3, r4, r5, r8, sp, lr}
    7210:	08006176 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sp, lr}
    7214:	00002bcc 	andeq	r2, r0, ip, asr #23
    7218:	0000040d 	andeq	r0, r0, sp, lsl #8
    721c:	002e9118 	eoreq	r9, lr, r8, lsl r1
    7220:	01620100 	cmneq	r2, r0, lsl #2
    7224:	00000324 	andeq	r0, r0, r4, lsr #6
    7228:	00002beb 	andeq	r2, r0, fp, ror #23
    722c:	002f8018 	eoreq	r8, pc, r8, lsl r0
    7230:	01620100 	cmneq	r2, r0, lsl #2
    7234:	0000004c 	andeq	r0, r0, ip, asr #32
    7238:	00002bfe 	strdeq	r2, [r0], -lr
    723c:	000ef216 	andeq	pc, lr, r6, lsl r2
    7240:	01620100 	cmneq	r2, r0, lsl #2
    7244:	000000b4 	strheq	r0, [r0], -r4
    7248:	fd155201 	ldc2	2, cr5, [r5, #-4]
    724c:	0100002f 	tsteq	r0, pc, lsr #32
    7250:	003a0164 	eorseq	r0, sl, r4, ror #2
    7254:	5c010000 	stcpl	0, cr0, [r1], {0}
    7258:	002ecb19 	eoreq	ip, lr, r9, lsl fp
    725c:	01640100 	cmneq	r4, r0, lsl #2
    7260:	0000003a 	andeq	r0, r0, sl, lsr r0
    7264:	0011f415 	andseq	pc, r1, r5, lsl r4
    7268:	01640100 	cmneq	r4, r0, lsl #2
    726c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7270:	321a5101 	andscc	r5, sl, #1073741824	; 0x40000000
    7274:	0100002e 	tsteq	r0, lr, lsr #32
    7278:	003a0165 	eorseq	r0, sl, r5, ror #2
    727c:	2c1c0000 	ldccs	0, cr0, [ip], {0}
    7280:	13000000 	movwne	r0, #0	; 0x0
    7284:	002d6501 	eoreq	r6, sp, r1, lsl #10
    7288:	019e0100 	orrseq	r0, lr, r0, lsl #2
    728c:	00617801 	rsbeq	r7, r1, r1, lsl #16
    7290:	00619008 	rsbeq	r9, r1, r8
    7294:	505d0108 	subspl	r0, sp, r8, lsl #2
    7298:	16000004 	strne	r0, [r0], -r4
    729c:	00002e91 	muleq	r0, r1, lr
    72a0:	24019d01 	strcs	r9, [r1], #-3329
    72a4:	01000003 	tsteq	r0, r3
    72a8:	2e0f1650 	mcrcs	6, 0, r1, cr15, cr0, {2}
    72ac:	9d010000 	stcls	0, cr0, [r1]
    72b0:	00004c01 	andeq	r4, r0, r1, lsl #24
    72b4:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    72b8:	00000ef2 	strdeq	r0, [r0], -r2
    72bc:	b4019d01 	strlt	r9, [r1], #-3329
    72c0:	01000000 	tsteq	r0, r0
    72c4:	01130052 	tsteq	r3, r2, asr r0
    72c8:	00002e4e 	andeq	r2, r0, lr, asr #28
    72cc:	0101bd01 	tsteq	r1, r1, lsl #26
    72d0:	08006190 	stmdaeq	r0, {r4, r7, r8, sp, lr}
    72d4:	080061a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sp, lr}
    72d8:	04855d01 	streq	r5, [r5], #3329
    72dc:	91160000 	tstls	r6, r0
    72e0:	0100002e 	tsteq	r0, lr, lsr #32
    72e4:	032401bc 	teqeq	r4, #47	; 0x2f
    72e8:	50010000 	andpl	r0, r1, r0
    72ec:	002ebc16 	eoreq	fp, lr, r6, lsl ip
    72f0:	01bc0100 	undefined instruction 0x01bc0100
    72f4:	0000005e 	andeq	r0, r0, lr, asr r0
    72f8:	13005101 	movwne	r5, #257	; 0x101
    72fc:	002f9901 	eoreq	r9, pc, r1, lsl #18
    7300:	01d60100 	bicseq	r0, r6, r0, lsl #2
    7304:	0061a801 	rsbeq	sl, r1, r1, lsl #16
    7308:	0061be08 	rsbeq	fp, r1, r8, lsl #28
    730c:	bc5d0108 	ldflte	f0, [sp], {8}
    7310:	16000004 	strne	r0, [r0], -r4
    7314:	00002e91 	muleq	r0, r1, lr
    7318:	2401d501 	strcs	sp, [r1], #-1281
    731c:	01000003 	tsteq	r0, r3
    7320:	2d581850 	ldclcs	8, cr1, [r8, #-320]
    7324:	d5010000 	strle	r0, [r1]
    7328:	00004c01 	andeq	r4, r0, r1, lsl #24
    732c:	002c4500 	eoreq	r4, ip, r0, lsl #10
    7330:	01130000 	tsteq	r3, r0
    7334:	00002f10 	andeq	r2, r0, r0, lsl pc
    7338:	0101eb01 	tsteq	r1, r1, lsl #22
    733c:	080061c0 	stmdaeq	r0, {r6, r7, r8, sp, lr}
    7340:	080061da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sp, lr}
    7344:	04f15d01 	ldrbteq	r5, [r1], #3329
    7348:	91160000 	tstls	r6, r0
    734c:	0100002e 	tsteq	r0, lr, lsr #32
    7350:	032401ea 	teqeq	r4, #-2147483590	; 0x8000003a
    7354:	50010000 	andpl	r0, r1, r0
    7358:	000ef216 	andeq	pc, lr, r6, lsl r2
    735c:	01ea0100 	mvneq	r0, r0, lsl #2
    7360:	000000b4 	strheq	r0, [r0], -r4
    7364:	13005101 	movwne	r5, #257	; 0x101
    7368:	002dc001 	eoreq	ip, sp, r1
    736c:	020b0100 	andeq	r0, fp, #0	; 0x0
    7370:	0061dc01 	rsbeq	sp, r1, r1, lsl #24
    7374:	0061f208 	rsbeq	pc, r1, r8, lsl #4
    7378:	285d0108 	ldmdacs	sp, {r3, r8}^
    737c:	16000005 	strne	r0, [r0], -r5
    7380:	00002e91 	muleq	r0, r1, lr
    7384:	24020a01 	strcs	r0, [r2], #-2561
    7388:	01000003 	tsteq	r0, r3
    738c:	2ceb1850 	stclcs	8, cr1, [fp], #320
    7390:	0a010000 	beq	47398 <__Stack_Size+0x46f98>
    7394:	00004c02 	andeq	r4, r0, r2, lsl #24
    7398:	002c5800 	eoreq	r5, ip, r0, lsl #16
    739c:	01130000 	tsteq	r3, r0
    73a0:	00002f36 	andeq	r2, r0, r6, lsr pc
    73a4:	01022001 	tsteq	r2, r1
    73a8:	080061f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sp, lr}
    73ac:	0800620e 	stmdaeq	r0, {r1, r2, r3, r9, sp, lr}
    73b0:	055d5d01 	ldrbeq	r5, [sp, #-3329]
    73b4:	91160000 	tstls	r6, r0
    73b8:	0100002e 	tsteq	r0, lr, lsr #32
    73bc:	0324021f 	teqeq	r4, #-268435455	; 0xf0000001
    73c0:	50010000 	andpl	r0, r1, r0
    73c4:	000ef216 	andeq	pc, lr, r6, lsl r2
    73c8:	021f0100 	andseq	r0, pc, #0	; 0x0
    73cc:	000000b4 	strheq	r0, [r0], -r4
    73d0:	13005101 	movwne	r5, #257	; 0x101
    73d4:	002d3501 	eoreq	r3, sp, r1, lsl #10
    73d8:	023c0100 	eorseq	r0, ip, #0	; 0x0
    73dc:	00621001 	rsbeq	r1, r2, r1
    73e0:	00621808 	rsbeq	r1, r2, r8, lsl #16
    73e4:	945d0108 	ldrbls	r0, [sp], #-264
    73e8:	16000005 	strne	r0, [r0], -r5
    73ec:	00002e91 	muleq	r0, r1, lr
    73f0:	24023b01 	strcs	r3, [r2], #-2817
    73f4:	01000003 	tsteq	r0, r3
    73f8:	149f1850 	ldrne	r1, [pc], #2128	; 7400 <__Stack_Size+0x7000>
    73fc:	3b010000 	blcc	47404 <__Stack_Size+0x47004>
    7400:	00004c02 	andeq	r4, r0, r2, lsl #24
    7404:	002c6b00 	eoreq	r6, ip, r0, lsl #22
    7408:	011b0000 	tsteq	fp, r0
    740c:	00002fac 	andeq	r2, r0, ip, lsr #31
    7410:	01024f01 	tsteq	r2, r1, lsl #30
    7414:	0000004c 	andeq	r0, r0, ip, asr #32
    7418:	08006218 	stmdaeq	r0, {r3, r4, r9, sp, lr}
    741c:	08006220 	stmdaeq	r0, {r5, r9, sp, lr}
    7420:	05c15d01 	strbeq	r5, [r1, #3329]
    7424:	91180000 	tstls	r8, r0
    7428:	0100002e 	tsteq	r0, lr, lsr #32
    742c:	0324024e 	teqeq	r4, #-536870908	; 0xe0000004
    7430:	2c7e0000 	ldclcs	0, cr0, [lr]
    7434:	13000000 	movwne	r0, #0	; 0x0
    7438:	002e7201 	eoreq	r7, lr, r1, lsl #4
    743c:	02610100 	rsbeq	r0, r1, #0	; 0x0
    7440:	00622001 	rsbeq	r2, r2, r1
    7444:	00622c08 	rsbeq	r2, r2, r8, lsl #24
    7448:	e85d0108 	ldmda	sp, {r3, r8}^
    744c:	16000005 	strne	r0, [r0], -r5
    7450:	00002e91 	muleq	r0, r1, lr
    7454:	24026001 	strcs	r6, [r2], #-1
    7458:	01000003 	tsteq	r0, r3
    745c:	01130050 	tsteq	r3, r0, asr r0
    7460:	00002e5f 	andeq	r2, r0, pc, asr lr
    7464:	01027401 	tsteq	r2, r1, lsl #8
    7468:	0800622c 	stmdaeq	r0, {r2, r3, r5, r9, sp, lr}
    746c:	0800623e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sp, lr}
    7470:	061d5d01 	ldreq	r5, [sp], -r1, lsl #26
    7474:	91160000 	tstls	r6, r0
    7478:	0100002e 	tsteq	r0, lr, lsr #32
    747c:	03240273 	teqeq	r4, #805306375	; 0x30000007
    7480:	50010000 	andpl	r0, r1, r0
    7484:	002db016 	eoreq	fp, sp, r6, lsl r0
    7488:	02730100 	rsbseq	r0, r3, #0	; 0x0
    748c:	0000005e 	andeq	r0, r0, lr, asr r0
    7490:	13005101 	movwne	r5, #257	; 0x101
    7494:	002ccd01 	eoreq	ip, ip, r1, lsl #26
    7498:	028a0100 	addeq	r0, sl, #0	; 0x0
    749c:	00624001 	rsbeq	r4, r2, r1
    74a0:	00625208 	rsbeq	r5, r2, r8, lsl #4
    74a4:	525d0108 	subspl	r0, sp, #2	; 0x2
    74a8:	16000006 	strne	r0, [r0], -r6
    74ac:	00002e91 	muleq	r0, r1, lr
    74b0:	24028901 	strcs	r8, [r2], #-2305
    74b4:	01000003 	tsteq	r0, r3
    74b8:	2fbe1650 	svccs	0x00be1650
    74bc:	89010000 	stmdbhi	r1, {}
    74c0:	00005e02 	andeq	r5, r0, r2, lsl #28
    74c4:	00510100 	subseq	r0, r1, r0, lsl #2
    74c8:	2e980113 	mrccs	1, 4, r0, cr8, cr3, {0}
    74cc:	a0010000 	andge	r0, r1, r0
    74d0:	62540102 	subsvs	r0, r4, #-2147483648	; 0x80000000
    74d4:	626e0800 	rsbvs	r0, lr, #0	; 0x0
    74d8:	5d010800 	stcpl	8, cr0, [r1]
    74dc:	00000687 	andeq	r0, r0, r7, lsl #13
    74e0:	002e9116 	eoreq	r9, lr, r6, lsl r1
    74e4:	029f0100 	addseq	r0, pc, #0	; 0x0
    74e8:	00000324 	andeq	r0, r0, r4, lsr #6
    74ec:	f2165001 	vhadd.s16	d5, d6, d1
    74f0:	0100000e 	tsteq	r0, lr
    74f4:	00b4029f 	umlalseq	r0, r4, pc, r2
    74f8:	51010000 	tstpl	r1, r0
    74fc:	55011300 	strpl	r1, [r1, #-768]
    7500:	0100002f 	tsteq	r0, pc, lsr #32
    7504:	700102bd 	strhvc	r0, [r1], -sp
    7508:	8a080062 	bhi	207698 <__Stack_Size+0x207298>
    750c:	01080062 	tsteq	r8, r2, rrx
    7510:	0006bc5d 	andeq	fp, r6, sp, asr ip
    7514:	2e911600 	cdpcs	6, 9, cr1, cr1, cr0, {0}
    7518:	bc010000 	stclt	0, cr0, [r1], {0}
    751c:	00032402 	andeq	r2, r3, r2, lsl #8
    7520:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7524:	00000ef2 	strdeq	r0, [r0], -r2
    7528:	b402bc01 	strlt	fp, [r2], #-3073
    752c:	01000000 	tsteq	r0, r0
    7530:	01130051 	tsteq	r3, r1, asr r0
    7534:	00002d44 	andeq	r2, r0, r4, asr #26
    7538:	0102da01 	tsteq	r2, r1, lsl #20
    753c:	0800628c 	stmdaeq	r0, {r2, r3, r7, r9, sp, lr}
    7540:	080062a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp, lr}
    7544:	06f15d01 	ldrbteq	r5, [r1], r1, lsl #26
    7548:	91160000 	tstls	r6, r0
    754c:	0100002e 	tsteq	r0, lr, lsr #32
    7550:	032402d9 	teqeq	r4, #-1879048179	; 0x9000000d
    7554:	50010000 	andpl	r0, r1, r0
    7558:	000ef216 	andeq	pc, lr, r6, lsl r2
    755c:	02d90100 	sbcseq	r0, r9, #0	; 0x0
    7560:	000000b4 	strheq	r0, [r0], -r4
    7564:	13005101 	movwne	r5, #257	; 0x101
    7568:	002ef301 	eoreq	pc, lr, r1, lsl #6
    756c:	02f90100 	rscseq	r0, r9, #0	; 0x0
    7570:	0062a801 	rsbeq	sl, r2, r1, lsl #16
    7574:	0062be08 	rsbeq	fp, r2, r8, lsl #28
    7578:	285d0108 	ldmdacs	sp, {r3, r8}^
    757c:	16000007 	strne	r0, [r0], -r7
    7580:	00002e91 	muleq	r0, r1, lr
    7584:	2402f801 	strcs	pc, [r2], #-2049
    7588:	01000003 	tsteq	r0, r3
    758c:	2d801850 	stccs	8, cr1, [r0, #320]
    7590:	f8010000 	undefined instruction 0xf8010000
    7594:	00004c02 	andeq	r4, r0, r2, lsl #24
    7598:	002c9100 	eoreq	r9, ip, r0, lsl #2
    759c:	01130000 	tsteq	r3, r0
    75a0:	00002f28 	andeq	r2, r0, r8, lsr #30
    75a4:	01030e01 	tsteq	r3, r1, lsl #28
    75a8:	080062c0 	stmdaeq	r0, {r6, r7, r9, sp, lr}
    75ac:	080062da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sp, lr}
    75b0:	075d5d01 	ldrbeq	r5, [sp, -r1, lsl #26]
    75b4:	91160000 	tstls	r6, r0
    75b8:	0100002e 	tsteq	r0, lr, lsr #32
    75bc:	0324030d 	teqeq	r4, #872415232	; 0x34000000
    75c0:	50010000 	andpl	r0, r1, r0
    75c4:	000ef216 	andeq	pc, lr, r6, lsl r2
    75c8:	030d0100 	movweq	r0, #53504	; 0xd100
    75cc:	000000b4 	strheq	r0, [r0], -r4
    75d0:	1b005101 	blne	1b9dc <__Stack_Size+0x1b5dc>
    75d4:	002f6c01 	eoreq	r6, pc, r1, lsl #24
    75d8:	03360100 	teqeq	r6, #0	; 0x0
    75dc:	00008901 	andeq	r8, r0, r1, lsl #18
    75e0:	0062dc00 	rsbeq	sp, r2, r0, lsl #24
    75e4:	0062e808 	rsbeq	lr, r2, r8, lsl #16
    75e8:	a45d0108 	ldrbge	r0, [sp], #-264
    75ec:	18000007 	stmdane	r0, {r0, r1, r2}
    75f0:	00002e91 	muleq	r0, r1, lr
    75f4:	24033501 	strcs	r3, [r3], #-1281
    75f8:	a4000003 	strge	r0, [r0], #-3
    75fc:	1600002c 	strne	r0, [r0], -ip, lsr #32
    7600:	00002de1 	andeq	r2, r0, r1, ror #27
    7604:	4c033501 	cfstr32mi	mvfx3, [r3], {1}
    7608:	01000000 	tsteq	r0, r0
    760c:	10d81951 	sbcsne	r1, r8, r1, asr r9
    7610:	37010000 	strcc	r0, [r1, -r0]
    7614:	00008903 	andeq	r8, r0, r3, lsl #18
    7618:	01130000 	tsteq	r3, r0
    761c:	00002ed1 	ldrdeq	r2, [r0], -r1
    7620:	01036a01 	tsteq	r3, r1, lsl #20
    7624:	080062e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sp, lr}
    7628:	080062f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, sp, lr}
    762c:	07db5d01 	ldrbeq	r5, [fp, r1, lsl #26]
    7630:	91160000 	tstls	r6, r0
    7634:	0100002e 	tsteq	r0, lr, lsr #32
    7638:	03240369 	teqeq	r4, #-1543503871	; 0xa4000001
    763c:	50010000 	andpl	r0, r1, r0
    7640:	002de118 	eoreq	lr, sp, r8, lsl r1
    7644:	03690100 	cmneq	r9, #0	; 0x0
    7648:	0000004c 	andeq	r0, r0, ip, asr #32
    764c:	00002cb7 	strheq	r2, [r0], -r7
    7650:	e1011b00 	tst	r1, r0, lsl #22
    7654:	0100002e 	tsteq	r0, lr, lsr #32
    7658:	9401038b 	strls	r0, [r1], #-907
    765c:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    7660:	3e080062 	cdpcc	0, 0, cr0, cr8, cr2, {3}
    7664:	01080063 	tsteq	r8, r3, rrx
    7668:	0008525d 	andeq	r5, r8, sp, asr r2
    766c:	2e911800 	cdpcs	8, 9, cr1, cr1, cr0, {0}
    7670:	8a010000 	bhi	47678 <__Stack_Size+0x47278>
    7674:	00032403 	andeq	r2, r3, r3, lsl #8
    7678:	002cca00 	eoreq	ip, ip, r0, lsl #20
    767c:	2f801800 	svccs	0x00801800
    7680:	8a010000 	bhi	47688 <__Stack_Size+0x47288>
    7684:	00004c03 	andeq	r4, r0, r3, lsl #24
    7688:	002cdd00 	eoreq	sp, ip, r0, lsl #26
    768c:	2eca1500 	cdpcs	5, 12, cr1, cr10, cr0, {0}
    7690:	8c010000 	stchi	0, cr0, [r1], {0}
    7694:	00003a03 	andeq	r3, r0, r3, lsl #20
    7698:	1a520100 	bne	1487aa0 <__Stack_Size+0x14876a0>
    769c:	000011f4 	strdeq	r1, [r0], -r4
    76a0:	3a038c01 	bcc	ea6ac <__Stack_Size+0xea2ac>
    76a4:	06000000 	streq	r0, [r0], -r0
    76a8:	1a00002d 	bne	7764 <__Stack_Size+0x7364>
    76ac:	00002ffd 	strdeq	r2, [r0], -sp
    76b0:	3a038c01 	bcc	ea6bc <__Stack_Size+0xea2bc>
    76b4:	24000000 	strcs	r0, [r0]
    76b8:	1900002d 	stmdbne	r0, {r0, r2, r3, r5}
    76bc:	000010d8 	ldrdeq	r1, [r0], -r8
    76c0:	94038d01 	strls	r8, [r3], #-3329
    76c4:	00000000 	andeq	r0, r0, r0
    76c8:	2d980113 	ldfcss	f0, [r8, #76]
    76cc:	db010000 	blle	476d4 <__Stack_Size+0x472d4>
    76d0:	63400103 	movtvs	r0, #259	; 0x103
    76d4:	63500800 	cmpvs	r0, #0	; 0x0
    76d8:	5d010800 	stcpl	8, cr0, [r1]
    76dc:	000008a1 	andeq	r0, r0, r1, lsr #17
    76e0:	002e9116 	eoreq	r9, lr, r6, lsl r1
    76e4:	03da0100 	bicseq	r0, sl, #0	; 0x0
    76e8:	00000324 	andeq	r0, r0, r4, lsr #6
    76ec:	80185001 	andshi	r5, r8, r1
    76f0:	0100002f 	tsteq	r0, pc, lsr #32
    76f4:	004c03da 	ldrdeq	r0, [ip], #-58
    76f8:	2d370000 	ldccs	0, cr0, [r7]
    76fc:	ca190000 	bgt	647704 <__Stack_Size+0x647304>
    7700:	0100002e 	tsteq	r0, lr, lsr #32
    7704:	004c03dc 	ldrdeq	r0, [ip], #-60
    7708:	f4190000 	undefined instruction 0xf4190000
    770c:	01000011 	tsteq	r0, r1, lsl r0
    7710:	004c03dc 	ldrdeq	r0, [ip], #-60
    7714:	1c000000 	stcne	0, cr0, [r0], {0}
    7718:	002ce001 	eoreq	lr, ip, r1
    771c:	018d0100 	orreq	r0, sp, r0, lsl #2
    7720:	08006350 	stmdaeq	r0, {r4, r6, r8, r9, sp, lr}
    7724:	080063ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sp, lr}
    7728:	00002d4a 	andeq	r2, r0, sl, asr #26
    772c:	0000092a 	andeq	r0, r0, sl, lsr #18
    7730:	002e9114 	eoreq	r9, lr, r4, lsl r1
    7734:	248c0100 	strcs	r0, [ip], #256
    7738:	75000003 	strvc	r0, [r0, #-3]
    773c:	1400002d 	strne	r0, [r0], #-45
    7740:	00002eab 	andeq	r2, r0, fp, lsr #29
    7744:	02db8c01 	sbcseq	r8, fp, #256	; 0x100
    7748:	2d940000 	ldccs	0, cr0, [r4]
    774c:	8b1d0000 	blhi	747754 <__Stack_Size+0x747354>
    7750:	0100000f 	tsteq	r0, pc
    7754:	00003a8e 	andeq	r3, r0, lr, lsl #21
    7758:	002db200 	eoreq	fp, sp, r0, lsl #4
    775c:	2d8f1d00 	stccs	13, cr1, [pc]
    7760:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7764:	0000003a 	andeq	r0, r0, sl, lsr r0
    7768:	00002ddb 	ldrdeq	r2, [r0], -fp
    776c:	002cb31e 	eoreq	fp, ip, lr, lsl r3
    7770:	3a8f0100 	bcc	fe3c7b78 <SCS_BASE+0x1e3b9b78>
    7774:	01000000 	tsteq	r0, r0
    7778:	2f431f51 	svccs	0x00431f51
    777c:	90010000 	andls	r0, r1, r0
    7780:	0000003a 	andeq	r0, r0, sl, lsr r0
    7784:	002e321e 	eoreq	r3, lr, lr, lsl r2
    7788:	3a910100 	bcc	fe447b90 <SCS_BASE+0x1e439b90>
    778c:	01000000 	tsteq	r0, r0
    7790:	2e3d1e54 	mrccs	14, 1, r1, cr13, cr4, {2}
    7794:	92010000 	andls	r0, r1, #0	; 0x0
    7798:	000002ab 	andeq	r0, r0, fp, lsr #5
    779c:	005c9102 	subseq	r9, ip, r2, lsl #2
    77a0:	2dec0120 	stfcse	f0, [ip, #128]!
    77a4:	5b010000 	blpl	477ac <__Stack_Size+0x473ac>
    77a8:	0063ec01 	rsbeq	lr, r3, r1, lsl #24
    77ac:	00648008 	rsbeq	r8, r4, r8
    77b0:	002dee08 	eoreq	lr, sp, r8, lsl #28
    77b4:	2e911400 	cdpcs	4, 9, cr1, cr1, cr0, {0}
    77b8:	5a010000 	bpl	477c0 <__Stack_Size+0x473c0>
    77bc:	00000324 	andeq	r0, r0, r4, lsr #6
    77c0:	00002e19 	andeq	r2, r0, r9, lsl lr
    77c4:	00950000 	addseq	r0, r5, r0
    77c8:	00020000 	andeq	r0, r2, r0
    77cc:	0000197f 	andeq	r1, r0, pc, ror r9
    77d0:	1ace0104 	bne	ff387be8 <SCS_BASE+0x1f379be8>
    77d4:	64800000 	strvs	r0, [r0]
    77d8:	64ee0800 	strbtvs	r0, [lr], #2048
    77dc:	74730800 	ldrbtvc	r0, [r3], #-2048
    77e0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    77e4:	5f783031 	svcpl	0x00783031
    77e8:	2f62696c 	svccs	0x0062696c
    77ec:	2f637273 	svccs	0x00637273
    77f0:	74726f63 	ldrbtvc	r6, [r2], #-3939
    77f4:	336d7865 	cmncc	sp, #6619136	; 0x650000
    77f8:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    77fc:	732e6f72 	teqvc	lr, #456	; 0x1c8
    7800:	5c3a4300 	ldcpl	3, cr4, [sl]
    7804:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    7808:	6f6d5c73 	svcvs	0x006d5c73
    780c:	6e657472 	mcrvs	4, 3, r7, cr5, cr2, {3}
    7810:	636f445c 	cmnvs	pc, #1543503872	; 0x5c000000
    7814:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
    7818:	4d5c7374 	ldclmi	3, cr7, [ip, #-464]
    781c:	6c75646f 	cfldrdvs	mvd6, [r5], #-444
    7820:	72207261 	eorvc	r7, r0, #268435462	; 0x10000006
    7824:	746f626f 	strbtvc	r6, [pc], #623	; 782c <__Stack_Size+0x742c>
    7828:	5c736369 	ldclpl	3, cr6, [r3], #-420
    782c:	6b736154 	blvs	1cdfd84 <__Stack_Size+0x1cdf984>
    7830:	68575c31 	ldmdavs	r7, {r0, r4, r5, sl, fp, ip, lr}^
    7834:	656c6565 	strbvs	r6, [ip, #-1381]!
    7838:	626f5264 	rsbvs	r5, pc, #1073741830	; 0x40000006
    783c:	6552746f 	ldrbvs	r7, [r2, #-1135]
    7840:	65746f6d 	ldrbvs	r6, [r4, #-3949]!
    7844:	746e6f43 	strbtvc	r6, [lr], #-3907
    7848:	566c6f72 	uqsub16pl	r6, ip, r2
    784c:	4e470031 	mcrmi	0, 2, r0, cr7, cr1, {1}
    7850:	53412055 	movtpl	r2, #4181	; 0x1055
    7854:	312e3220 	teqcc	lr, r0, lsr #4
    7858:	30352e38 	eorscc	r2, r5, r8, lsr lr
    785c:	02800100 	addeq	r0, r0, #0	; 0x0
    7860:	02000001 	andeq	r0, r0, #1	; 0x1
    7864:	00199300 	andseq	r9, r9, r0, lsl #6
    7868:	00010400 	andeq	r0, r1, r0, lsl #8
    786c:	01000000 	tsteq	r0, r0
    7870:	00003051 	andeq	r3, r0, r1, asr r0
    7874:	0000023c 	andeq	r0, r0, ip, lsr r2
    7878:	080064f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp, lr}
    787c:	08006544 	stmdaeq	r0, {r2, r6, r8, sl, sp, lr}
    7880:	00001b72 	andeq	r1, r0, r2, ror fp
    7884:	9a050402 	bls	148894 <__Stack_Size+0x148494>
    7888:	02000000 	andeq	r0, r0, #0	; 0x0
    788c:	00520502 	subseq	r0, r2, r2, lsl #10
    7890:	01020000 	tsteq	r2, r0
    7894:	00011606 	andeq	r1, r1, r6, lsl #12
    7898:	07040200 	streq	r0, [r4, -r0, lsl #4]
    789c:	00000180 	andeq	r0, r0, r0, lsl #3
    78a0:	9d070202 	sfmls	f0, 4, [r7, #-8]
    78a4:	02000001 	andeq	r0, r0, #1	; 0x1
    78a8:	01140801 	tsteq	r4, r1, lsl #16
    78ac:	04030000 	streq	r0, [r3]
    78b0:	26010407 	strcs	r0, [r1], -r7, lsl #8
    78b4:	01000030 	tsteq	r0, r0, lsr r0
    78b8:	64f00192 	ldrbtvs	r0, [r0], #402
    78bc:	65440800 	strbvs	r0, [r4, #-2048]
    78c0:	2e380800 	cdpcs	8, 3, cr0, cr8, cr0, {0}
    78c4:	00860000 	addeq	r0, r6, r0
    78c8:	83050000 	movwhi	r0, #20480	; 0x5000
    78cc:	01000030 	tsteq	r0, r0, lsr r0
    78d0:	00008693 	muleq	r0, r3, r6
    78d4:	30340600 	eorscc	r0, r4, r0, lsl #12
    78d8:	93010000 	movwls	r0, #4096	; 0x1000
    78dc:	00000086 	andeq	r0, r0, r6, lsl #1
    78e0:	00002e57 	andeq	r2, r0, r7, asr lr
    78e4:	3a040700 	bcc	1094ec <__Stack_Size+0x1090ec>
    78e8:	08000000 	stmdaeq	r0, {}
    78ec:	0000303c 	andeq	r3, r0, ip, lsr r0
    78f0:	003a1901 	eorseq	r1, sl, r1, lsl #18
    78f4:	01010000 	tsteq	r1, r0
    78f8:	00301f08 	eorseq	r1, r0, r8, lsl #30
    78fc:	3a1b0100 	bcc	6c7d04 <__Stack_Size+0x6c7904>
    7900:	01000000 	tsteq	r0, r0
    7904:	304a0801 	subcc	r0, sl, r1, lsl #16
    7908:	1d010000 	stcne	0, cr0, [r1]
    790c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7910:	8a080101 	bhi	207d1c <__Stack_Size+0x20791c>
    7914:	01000030 	tsteq	r0, r0, lsr r0
    7918:	00003a20 	andeq	r3, r0, r0, lsr #20
    791c:	08010100 	stmdaeq	r1, {r8}
    7920:	00003044 	andeq	r3, r0, r4, asr #32
    7924:	003a2201 	eorseq	r2, sl, r1, lsl #4
    7928:	01010000 	tsteq	r1, r0
    792c:	00301709 	eorseq	r1, r0, r9, lsl #14
    7930:	01250100 	teqeq	r5, r0, lsl #2
    7934:	00e80a01 	rsceq	r0, r8, r1, lsl #20
    7938:	00e60000 	rsceq	r0, r6, r0
    793c:	4f0b0000 	svcmi	0x000b0000
    7940:	4c000000 	stcmi	0, cr0, [r0], {0}
    7944:	07010c00 	streq	r0, [r1, -r0, lsl #24]
    7948:	0000e604 	andeq	lr, r0, r4, lsl #12
    794c:	30760d00 	rsbscc	r0, r6, r0, lsl #26
    7950:	39010000 	stmdbcc	r1, {}
    7954:	00000100 	andeq	r0, r0, r0, lsl #2
    7958:	00030501 	andeq	r0, r3, r1, lsl #10
    795c:	0e080030 	mcreq	0, 0, r0, cr8, cr0, {1}
    7960:	000000d6 	ldrdeq	r0, [r0], -r6
    7964:	0000c100 	andeq	ip, r0, r0, lsl #2
    7968:	48000200 	stmdami	r0, {r9}
    796c:	0400001a 	streq	r0, [r0], #-26
    7970:	00000001 	andeq	r0, r0, r1
    7974:	30c70100 	sbccc	r0, r7, r0, lsl #2
    7978:	30900000 	addscc	r0, r0, r0
	...
    7984:	1bd00000 	blne	ff40798c <SCS_BASE+0x1f3f998c>
    7988:	04020000 	streq	r0, [r2]
    798c:	00018507 	andeq	r8, r1, r7, lsl #10
    7990:	06010200 	streq	r0, [r1], -r0, lsl #4
    7994:	00000116 	andeq	r0, r0, r6, lsl r1
    7998:	14080102 	strne	r0, [r8], #-258
    799c:	02000001 	andeq	r0, r0, #1	; 0x1
    79a0:	00520502 	subseq	r0, r2, r2, lsl #10
    79a4:	02020000 	andeq	r0, r2, #0	; 0x0
    79a8:	00019d07 	andeq	r9, r1, r7, lsl #26
    79ac:	05040300 	streq	r0, [r4, #-768]
    79b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    79b4:	95050802 	strls	r0, [r5, #-2050]
    79b8:	02000000 	andeq	r0, r0, #0	; 0x0
    79bc:	017b0708 	cmneq	fp, r8, lsl #14
    79c0:	04020000 	streq	r0, [r2]
    79c4:	00009a05 	andeq	r9, r0, r5, lsl #20
    79c8:	07040400 	streq	r0, [r4, -r0, lsl #8]
    79cc:	80070402 	andhi	r0, r7, r2, lsl #8
    79d0:	05000001 	streq	r0, [r0, #-1]
    79d4:	6e040601 	cfmadd32vs	mvax0, mvfx0, mvfx4, mvfx1
    79d8:	02000000 	andeq	r0, r0, #0	; 0x0
    79dc:	011d0801 	tsteq	sp, r1, lsl #16
    79e0:	11070000 	tstne	r7, r0
    79e4:	01000031 	tsteq	r0, r1, lsr r0
    79e8:	009c0602 	addseq	r0, ip, r2, lsl #12
    79ec:	20080000 	andcs	r0, r8, r0
    79f0:	00000031 	andeq	r0, r0, r1, lsr r0
    79f4:	00310508 	eorseq	r0, r1, r8, lsl #10
    79f8:	fc080100 	stc2	1, cr0, [r8], {0}
    79fc:	02000030 	andeq	r0, r0, #48	; 0x30
    7a00:	25010900 	strcs	r0, [r1, #-2304]
    7a04:	01000031 	tsteq	r0, r1, lsr r0
    7a08:	00480140 	subeq	r0, r8, r0, asr #2
	...
    7a14:	2e6a0000 	cdpcs	0, 6, cr0, cr10, cr0, {0}
    7a18:	660a0000 	strvs	r0, [sl], -r0
    7a1c:	3d01006e 	stccc	0, cr0, [r1, #-440]
    7a20:	00000070 	andeq	r0, r0, r0, ror r0
    7a24:	00002e95 	muleq	r0, r5, lr
    7a28:	09360000 	ldmdbeq	r6!, {}
    7a2c:	00020000 	andeq	r0, r2, r0
    7a30:	00001ac9 	andeq	r1, r0, r9, asr #21
    7a34:	00000104 	andeq	r0, r0, r4, lsl #2
    7a38:	38010000 	stmdacc	r1, {}
    7a3c:	90000031 	andls	r0, r0, r1, lsr r0
    7a40:	00000030 	andeq	r0, r0, r0, lsr r0
    7a44:	00000000 	andeq	r0, r0, r0
    7a48:	44000000 	strmi	r0, [r0]
    7a4c:	0200001c 	andeq	r0, r0, #28	; 0x1c
    7a50:	01850704 	orreq	r0, r5, r4, lsl #14
    7a54:	01020000 	tsteq	r2, r0
    7a58:	00011606 	andeq	r1, r1, r6, lsl #12
    7a5c:	08010200 	stmdaeq	r1, {r9}
    7a60:	00000114 	andeq	r0, r0, r4, lsl r1
    7a64:	52050202 	andpl	r0, r5, #536870912	; 0x20000000
    7a68:	02000000 	andeq	r0, r0, #0	; 0x0
    7a6c:	019d0702 	orrseq	r0, sp, r2, lsl #14
    7a70:	04030000 	streq	r0, [r3]
    7a74:	746e6905 	strbtvc	r6, [lr], #-2309
    7a78:	05080200 	streq	r0, [r8, #-512]
    7a7c:	00000095 	muleq	r0, r5, r0
    7a80:	7b070802 	blvc	1c9a90 <__Stack_Size+0x1c9690>
    7a84:	04000001 	streq	r0, [r0], #-1
    7a88:	00003347 	andeq	r3, r0, r7, asr #6
    7a8c:	00480702 	subeq	r0, r8, r2, lsl #14
    7a90:	04020000 	streq	r0, [r2]
    7a94:	00009a05 	andeq	r9, r0, r5, lsl #20
    7a98:	33f60400 	mvnscc	r0, #0	; 0x0
    7a9c:	2c030000 	stccs	0, cr0, [r3], {0}
    7aa0:	00000068 	andeq	r0, r0, r8, rrx
    7aa4:	0032ef05 	eorseq	lr, r2, r5, lsl #30
    7aa8:	01630400 	cmneq	r3, r0, lsl #8
    7aac:	00000025 	andeq	r0, r0, r5, lsr #32
    7ab0:	47030406 	strmi	r0, [r3, -r6, lsl #8]
    7ab4:	000000a5 	andeq	r0, r0, r5, lsr #1
    7ab8:	0032e907 	eorseq	lr, r2, r7, lsl #18
    7abc:	7a480300 	bvc	12086c4 <__Stack_Size+0x12082c4>
    7ac0:	07000000 	streq	r0, [r0, -r0]
    7ac4:	0000329b 	muleq	r0, fp, r2
    7ac8:	00a54903 	adceq	r4, r5, r3, lsl #18
    7acc:	08000000 	stmdaeq	r0, {}
    7ad0:	00000033 	andeq	r0, r0, r3, lsr r0
    7ad4:	000000b5 	strheq	r0, [r0], -r5
    7ad8:	0000b509 	andeq	fp, r0, r9, lsl #10
    7adc:	0a000300 	beq	86e4 <__Stack_Size+0x82e4>
    7ae0:	080b0704 	stmdaeq	fp, {r2, r8, r9, sl}
    7ae4:	00dd4403 	sbcseq	r4, sp, r3, lsl #8
    7ae8:	e00c0000 	and	r0, ip, r0
    7aec:	03000033 	movweq	r0, #51	; 0x33
    7af0:	00004845 	andeq	r4, r0, r5, asr #16
    7af4:	00230200 	eoreq	r0, r3, r0, lsl #4
    7af8:	0033e80c 	eorseq	lr, r3, ip, lsl #16
    7afc:	864a0300 	strbhi	r0, [sl], -r0, lsl #6
    7b00:	02000000 	andeq	r0, r0, #0	; 0x0
    7b04:	04000423 	streq	r0, [r0], #-1059
    7b08:	0000337c 	andeq	r3, r0, ip, ror r3
    7b0c:	00b84b03 	adcseq	r4, r8, r3, lsl #22
    7b10:	6d040000 	stcvs	0, cr0, [r4]
    7b14:	03000032 	movweq	r0, #50	; 0x32
    7b18:	00005d4f 	andeq	r5, r0, pc, asr #26
    7b1c:	04040d00 	streq	r0, [r4], #-3328
    7b20:	00003429 	andeq	r3, r0, r9, lsr #8
    7b24:	01001505 	tsteq	r0, r5, lsl #10
    7b28:	04020000 	streq	r0, [r2]
    7b2c:	00018007 	andeq	r8, r1, r7
    7b30:	327e0e00 	rsbscc	r0, lr, #0	; 0x0
    7b34:	05180000 	ldreq	r0, [r8]
    7b38:	0001662d 	andeq	r6, r1, sp, lsr #12
    7b3c:	33940c00 	orrscc	r0, r4, #0	; 0x0
    7b40:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    7b44:	00000166 	andeq	r0, r0, r6, ror #2
    7b48:	0f002302 	svceq	0x00002302
    7b4c:	05006b5f 	streq	r6, [r0, #-2911]
    7b50:	0000482f 	andeq	r4, r0, pc, lsr #16
    7b54:	04230200 	strteq	r0, [r3], #-512
    7b58:	0033cb0c 	eorseq	ip, r3, ip, lsl #22
    7b5c:	482f0500 	stmdami	pc!, {r8, sl}
    7b60:	02000000 	andeq	r0, r0, #0	; 0x0
    7b64:	670c0823 	strvs	r0, [ip, -r3, lsr #16]
    7b68:	05000032 	streq	r0, [r0, #-50]
    7b6c:	0000482f 	andeq	r4, r0, pc, lsr #16
    7b70:	0c230200 	sfmeq	f0, 4, [r3]
    7b74:	0034750c 	eorseq	r7, r4, ip, lsl #10
    7b78:	482f0500 	stmdami	pc!, {r8, sl}
    7b7c:	02000000 	andeq	r0, r0, #0	; 0x0
    7b80:	5f0f1023 	svcpl	0x000f1023
    7b84:	30050078 	andcc	r0, r5, r8, ror r0
    7b88:	0000016c 	andeq	r0, r0, ip, ror #2
    7b8c:	00142302 	andseq	r2, r4, r2, lsl #6
    7b90:	01070410 	tsteq	r7, r0, lsl r4
    7b94:	f5080000 	undefined instruction 0xf5080000
    7b98:	7c000000 	stcvc	0, cr0, [r0], {0}
    7b9c:	09000001 	stmdbeq	r0, {r0}
    7ba0:	000000b5 	strheq	r0, [r0], -r5
    7ba4:	960e0000 	strls	r0, [lr], -r0
    7ba8:	24000032 	strcs	r0, [r0], #-50
    7bac:	02073505 	andeq	r3, r7, #20971520	; 0x1400000
    7bb0:	ca0c0000 	bgt	307bb8 <__Stack_Size+0x3077b8>
    7bb4:	05000031 	streq	r0, [r0, #-49]
    7bb8:	00004836 	andeq	r4, r0, r6, lsr r8
    7bbc:	00230200 	eoreq	r0, r3, r0, lsl #4
    7bc0:	0034050c 	eorseq	r0, r4, ip, lsl #10
    7bc4:	48370500 	ldmdami	r7!, {r8, sl}
    7bc8:	02000000 	andeq	r0, r0, #0	; 0x0
    7bcc:	df0c0423 	svcle	0x000c0423
    7bd0:	05000031 	streq	r0, [r0, #-49]
    7bd4:	00004838 	andeq	r4, r0, r8, lsr r8
    7bd8:	08230200 	stmdaeq	r3!, {r9}
    7bdc:	0034ee0c 	eorseq	lr, r4, ip, lsl #28
    7be0:	48390500 	ldmdami	r9!, {r8, sl}
    7be4:	02000000 	andeq	r0, r0, #0	; 0x0
    7be8:	1a0c0c23 	bne	30ac7c <__Stack_Size+0x30a87c>
    7bec:	05000033 	streq	r0, [r0, #-51]
    7bf0:	0000483a 	andeq	r4, r0, sl, lsr r8
    7bf4:	10230200 	eorne	r0, r3, r0, lsl #4
    7bf8:	0033090c 	eorseq	r0, r3, ip, lsl #18
    7bfc:	483b0500 	ldmdami	fp!, {r8, sl}
    7c00:	02000000 	andeq	r0, r0, #0	; 0x0
    7c04:	7a0c1423 	bvc	30cc98 <__Stack_Size+0x30c898>
    7c08:	05000034 	streq	r0, [r0, #-52]
    7c0c:	0000483c 	andeq	r4, r0, ip, lsr r8
    7c10:	18230200 	stmdane	r3!, {r9}
    7c14:	00335e0c 	eorseq	r5, r3, ip, lsl #28
    7c18:	483d0500 	ldmdami	sp!, {r8, sl}
    7c1c:	02000000 	andeq	r0, r0, #0	; 0x0
    7c20:	b50c1c23 	strlt	r1, [ip, #-3107]
    7c24:	05000034 	streq	r0, [r0, #-52]
    7c28:	0000483e 	andeq	r4, r0, lr, lsr r8
    7c2c:	20230200 	eorcs	r0, r3, r0, lsl #4
    7c30:	31ee1100 	mvncc	r1, r0, lsl #2
    7c34:	01080000 	tsteq	r8, r0
    7c38:	02504705 	subseq	r4, r0, #1310720	; 0x140000
    7c3c:	5a0c0000 	bpl	307c44 <__Stack_Size+0x307844>
    7c40:	05000032 	streq	r0, [r0, #-50]
    7c44:	00025048 	andeq	r5, r2, r8, asr #32
    7c48:	00230200 	eoreq	r0, r3, r0, lsl #4
    7c4c:	00312c0c 	eorseq	r2, r1, ip, lsl #24
    7c50:	50490500 	subpl	r0, r9, r0, lsl #10
    7c54:	03000002 	movweq	r0, #2	; 0x2
    7c58:	0c018023 	stceq	0, cr8, [r1], {35}
    7c5c:	0000341b 	andeq	r3, r0, fp, lsl r4
    7c60:	00f54b05 	rscseq	r4, r5, r5, lsl #22
    7c64:	23030000 	movwcs	r0, #12288	; 0x3000
    7c68:	130c0280 	movwne	r0, #49792	; 0xc280
    7c6c:	05000032 	streq	r0, [r0, #-50]
    7c70:	0000f54e 	andeq	pc, r0, lr, asr #10
    7c74:	84230300 	strthi	r0, [r3], #-768
    7c78:	f3080002 	vhadd.u8	d0, d8, d2
    7c7c:	60000000 	andvs	r0, r0, r0
    7c80:	09000002 	stmdbeq	r0, {r1}
    7c84:	000000b5 	strheq	r0, [r0], -r5
    7c88:	2411001f 	ldrcs	r0, [r1], #-31
    7c8c:	90000031 	andls	r0, r0, r1, lsr r0
    7c90:	a7590501 	ldrbge	r0, [r9, -r1, lsl #10]
    7c94:	0c000002 	stceq	0, cr0, [r0], {2}
    7c98:	00003394 	muleq	r0, r4, r3
    7c9c:	02a75a05 	adceq	r5, r7, #20480	; 0x5000
    7ca0:	23020000 	movwcs	r0, #8192	; 0x2000
    7ca4:	33ac0c00 	undefined instruction 0x33ac0c00
    7ca8:	5b050000 	blpl	147cb0 <__Stack_Size+0x1478b0>
    7cac:	00000048 	andeq	r0, r0, r8, asr #32
    7cb0:	0c042302 	stceq	3, cr2, [r4], {2}
    7cb4:	00003262 	andeq	r3, r0, r2, ror #4
    7cb8:	02ad5d05 	adceq	r5, sp, #320	; 0x140
    7cbc:	23020000 	movwcs	r0, #8192	; 0x2000
    7cc0:	31ee0c08 	mvncc	r0, r8, lsl #24
    7cc4:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    7cc8:	00000207 	andeq	r0, r0, r7, lsl #4
    7ccc:	01882303 	orreq	r2, r8, r3, lsl #6
    7cd0:	60041000 	andvs	r1, r4, r0
    7cd4:	08000002 	stmdaeq	r0, {r1}
    7cd8:	000002bf 	strheq	r0, [r0], -pc
    7cdc:	000002bd 	strheq	r0, [r0], -sp
    7ce0:	0000b509 	andeq	fp, r0, r9, lsl #10
    7ce4:	12001f00 	andne	r1, r0, #0	; 0x0
    7ce8:	bd041001 	stclt	0, cr1, [r4, #-4]
    7cec:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    7cf0:	00003368 	andeq	r3, r0, r8, ror #6
    7cf4:	ee690508 	cdp	5, 6, cr0, cr9, cr8, {0}
    7cf8:	0c000002 	stceq	0, cr0, [r0], {2}
    7cfc:	000031d9 	ldrdeq	r3, [r0], -r9
    7d00:	02ee6a05 	rsceq	r6, lr, #20480	; 0x5000
    7d04:	23020000 	movwcs	r0, #8192	; 0x2000
    7d08:	316b0c00 	cmncc	fp, r0, lsl #24
    7d0c:	6b050000 	blvs	147d14 <__Stack_Size+0x147914>
    7d10:	00000048 	andeq	r0, r0, r8, asr #32
    7d14:	00042302 	andeq	r2, r4, r2, lsl #6
    7d18:	00330410 	eorseq	r0, r3, r0, lsl r4
    7d1c:	870e0000 	strhi	r0, [lr, -r0]
    7d20:	5c000033 	stcpl	0, cr0, [r0], {51}
    7d24:	0432a905 	ldrteq	sl, [r2], #-2309
    7d28:	5f0f0000 	svcpl	0x000f0000
    7d2c:	aa050070 	bge	147ef4 <__Stack_Size+0x147af4>
    7d30:	000002ee 	andeq	r0, r0, lr, ror #5
    7d34:	0f002302 	svceq	0x00002302
    7d38:	0500725f 	streq	r7, [r0, #-607]
    7d3c:	000048ab 	andeq	r4, r0, fp, lsr #17
    7d40:	04230200 	strteq	r0, [r3], #-512
    7d44:	00775f0f 	rsbseq	r5, r7, pc, lsl #30
    7d48:	0048ac05 	subeq	sl, r8, r5, lsl #24
    7d4c:	23020000 	movwcs	r0, #8192	; 0x2000
    7d50:	320c0c08 	andcc	r0, ip, #2048	; 0x800
    7d54:	ad050000 	stcge	0, cr0, [r5]
    7d58:	0000003a 	andeq	r0, r0, sl, lsr r0
    7d5c:	0c0c2302 	stceq	3, cr2, [ip], {2}
    7d60:	000032b2 	strheq	r3, [r0], -r2
    7d64:	003aae05 	eorseq	sl, sl, r5, lsl #28
    7d68:	23020000 	movwcs	r0, #8192	; 0x2000
    7d6c:	625f0f0e 	subsvs	r0, pc, #56	; 0x38
    7d70:	af050066 	svcge	0x00050066
    7d74:	000002c5 	andeq	r0, r0, r5, asr #5
    7d78:	0c102302 	ldceq	3, cr2, [r0], {2}
    7d7c:	000031a4 	andeq	r3, r0, r4, lsr #3
    7d80:	0048b005 	subeq	fp, r8, r5
    7d84:	23020000 	movwcs	r0, #8192	; 0x2000
    7d88:	31fc0c18 	mvnscc	r0, r8, lsl ip
    7d8c:	b7050000 	strlt	r0, [r5, -r0]
    7d90:	000000f3 	strdeq	r0, [r0], -r3
    7d94:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    7d98:	00003286 	andeq	r3, r0, r6, lsl #5
    7d9c:	05c1b905 	strbeq	fp, [r1, #2309]
    7da0:	23020000 	movwcs	r0, #8192	; 0x2000
    7da4:	33020c20 	movwcc	r0, #11296	; 0x2c20
    7da8:	bb050000 	bllt	147db0 <__Stack_Size+0x1479b0>
    7dac:	000005f1 	strdeq	r0, [r0], -r1
    7db0:	0c242302 	stceq	3, cr2, [r4], #-8
    7db4:	000033f0 	strdeq	r3, [r0], -r0
    7db8:	0616bd05 	ldreq	fp, [r6], -r5, lsl #26
    7dbc:	23020000 	movwcs	r0, #8192	; 0x2000
    7dc0:	34cf0c28 	strbcc	r0, [pc], #3112	; 7dc8 <__Stack_Size+0x79c8>
    7dc4:	be050000 	cdplt	0, 0, cr0, cr5, cr0, {0}
    7dc8:	00000631 	andeq	r0, r0, r1, lsr r6
    7dcc:	0f2c2302 	svceq	0x002c2302
    7dd0:	0062755f 	rsbeq	r7, r2, pc, asr r5
    7dd4:	02c5c105 	sbceq	ip, r5, #1073741825	; 0x40000001
    7dd8:	23020000 	movwcs	r0, #8192	; 0x2000
    7ddc:	755f0f30 	ldrbvc	r0, [pc, #-3888]	; 6eb4 <__Stack_Size+0x6ab4>
    7de0:	c2050070 	andgt	r0, r5, #112	; 0x70
    7de4:	000002ee 	andeq	r0, r0, lr, ror #5
    7de8:	0f382302 	svceq	0x00382302
    7dec:	0072755f 	rsbseq	r7, r2, pc, asr r5
    7df0:	0048c305 	subeq	ip, r8, r5, lsl #6
    7df4:	23020000 	movwcs	r0, #8192	; 0x2000
    7df8:	31d30c3c 	bicscc	r0, r3, ip, lsr ip
    7dfc:	c6050000 	strgt	r0, [r5], -r0
    7e00:	00000637 	andeq	r0, r0, r7, lsr r6
    7e04:	0c402302 	mcrreq	3, 0, r2, r0, cr2
    7e08:	000034a7 	andeq	r3, r0, r7, lsr #9
    7e0c:	0647c705 	strbeq	ip, [r7], -r5, lsl #14
    7e10:	23020000 	movwcs	r0, #8192	; 0x2000
    7e14:	6c5f0f43 	mrrcvs	15, 4, r0, pc, cr3
    7e18:	ca050062 	bgt	147fa8 <__Stack_Size+0x147ba8>
    7e1c:	000002c5 	andeq	r0, r0, r5, asr #5
    7e20:	0c442302 	mcrreq	3, 0, r2, r4, cr2
    7e24:	00003222 	andeq	r3, r0, r2, lsr #4
    7e28:	0048cd05 	subeq	ip, r8, r5, lsl #26
    7e2c:	23020000 	movwcs	r0, #8192	; 0x2000
    7e30:	32330c4c 	eorscc	r0, r3, #19456	; 0x4c00
    7e34:	ce050000 	cdpgt	0, 0, cr0, cr5, cr0, {0}
    7e38:	00000048 	andeq	r0, r0, r8, asr #32
    7e3c:	0c502302 	mrrceq	3, 0, r2, r0, cr2
    7e40:	000034fe 	strdeq	r3, [r0], -lr
    7e44:	0451d105 	ldrbeq	sp, [r1], #-261
    7e48:	23020000 	movwcs	r0, #8192	; 0x2000
    7e4c:	32f60c54 	rscscc	r0, r6, #21504	; 0x5400
    7e50:	d5050000 	strle	r0, [r5]
    7e54:	000000e8 	andeq	r0, r0, r8, ror #1
    7e58:	00582302 	subseq	r2, r8, r2, lsl #6
    7e5c:	00480113 	subeq	r0, r8, r3, lsl r1
    7e60:	04510000 	ldrbeq	r0, [r1]
    7e64:	51140000 	tstpl	r4, r0
    7e68:	14000004 	strne	r0, [r0], #-4
    7e6c:	000000f3 	strdeq	r0, [r0], -r3
    7e70:	0005b414 	andeq	fp, r5, r4, lsl r4
    7e74:	00481400 	subeq	r1, r8, r0, lsl #8
    7e78:	10000000 	andne	r0, r0, r0
    7e7c:	00045704 	andeq	r5, r4, r4, lsl #14
    7e80:	33d31100 	bicscc	r1, r3, #0	; 0x0
    7e84:	04000000 	streq	r0, [r0]
    7e88:	05b42505 	ldreq	r2, [r4, #1285]!
    7e8c:	fe150000 	cdp2	0, 1, cr0, cr5, cr0, {0}
    7e90:	05000033 	streq	r0, [r0, #-51]
    7e94:	00480241 	subeq	r0, r8, r1, asr #4
    7e98:	23020000 	movwcs	r0, #8192	; 0x2000
    7e9c:	321b1500 	andscc	r1, fp, #0	; 0x0
    7ea0:	46050000 	strmi	r0, [r5], -r0
    7ea4:	0006a402 	andeq	sl, r6, r2, lsl #8
    7ea8:	04230200 	strteq	r0, [r3], #-512
    7eac:	0032a215 	eorseq	sl, r2, r5, lsl r2
    7eb0:	02460500 	subeq	r0, r6, #0	; 0x0
    7eb4:	000006a4 	andeq	r0, r0, r4, lsr #13
    7eb8:	15082302 	strne	r2, [r8, #-770]
    7ebc:	00003276 	andeq	r3, r0, r6, ror r2
    7ec0:	a4024605 	strge	r4, [r2], #-1541
    7ec4:	02000006 	andeq	r0, r0, #6	; 0x6
    7ec8:	a7150c23 	ldrge	r0, [r5, -r3, lsr #24]
    7ecc:	05000033 	streq	r0, [r0, #-51]
    7ed0:	00480248 	subeq	r0, r8, r8, asr #4
    7ed4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ed8:	31791510 	cmncc	r9, r0, lsl r5
    7edc:	49050000 	stmdbmi	r5, {}
    7ee0:	0008af02 	andeq	sl, r8, r2, lsl #30
    7ee4:	14230200 	strtne	r0, [r3], #-512
    7ee8:	00345115 	eorseq	r5, r4, r5, lsl r1
    7eec:	024b0500 	subeq	r0, fp, #0	; 0x0
    7ef0:	00000048 	andeq	r0, r0, r8, asr #32
    7ef4:	15302302 	ldrne	r2, [r0, #-770]!
    7ef8:	000033b1 	strheq	r3, [r0], -r1
    7efc:	e6024c05 	str	r4, [r2], -r5, lsl #24
    7f00:	02000005 	andeq	r0, r0, #5	; 0x5
    7f04:	23153423 	tstcs	r5, #587202560	; 0x23000000
    7f08:	05000033 	streq	r0, [r0, #-51]
    7f0c:	0048024e 	subeq	r0, r8, lr, asr #4
    7f10:	23020000 	movwcs	r0, #8192	; 0x2000
    7f14:	33c11538 	biccc	r1, r1, #234881024	; 0xe000000
    7f18:	50050000 	andpl	r0, r5, r0
    7f1c:	0008cb02 	andeq	ip, r8, r2, lsl #22
    7f20:	3c230200 	sfmcc	f0, 4, [r3]
    7f24:	0032e115 	eorseq	lr, r2, r5, lsl r1
    7f28:	02530500 	subseq	r0, r3, #0	; 0x0
    7f2c:	00000166 	andeq	r0, r0, r6, ror #2
    7f30:	15402302 	strbne	r2, [r0, #-770]
    7f34:	0000328c 	andeq	r3, r0, ip, lsl #5
    7f38:	48025405 	stmdami	r2, {r0, r2, sl, ip, lr}
    7f3c:	02000000 	andeq	r0, r0, #0	; 0x0
    7f40:	e9154423 	ldmdb	r5, {r0, r1, r5, sl, lr}
    7f44:	05000034 	streq	r0, [r0, #-52]
    7f48:	01660255 	cmneq	r6, r5, asr r2
    7f4c:	23020000 	movwcs	r0, #8192	; 0x2000
    7f50:	333d1548 	teqcc	sp, #301989888	; 0x12000000
    7f54:	56050000 	strpl	r0, [r5], -r0
    7f58:	0008d102 	andeq	sp, r8, r2, lsl #2
    7f5c:	4c230200 	sfmmi	f0, 4, [r3]
    7f60:	0032aa15 	eorseq	sl, r2, r5, lsl sl
    7f64:	02590500 	subseq	r0, r9, #0	; 0x0
    7f68:	00000048 	andeq	r0, r0, r8, asr #32
    7f6c:	15502302 	ldrbne	r2, [r0, #-770]
    7f70:	0000322b 	andeq	r3, r0, fp, lsr #4
    7f74:	b4025a05 	strlt	r5, [r2], #-2565
    7f78:	02000005 	andeq	r0, r0, #5	; 0x5
    7f7c:	59155423 	ldmdbpl	r5, {r0, r1, r5, sl, ip, lr}
    7f80:	05000033 	streq	r0, [r0, #-51]
    7f84:	088d027c 	stmeq	sp, {r2, r3, r4, r5, r6, r9}
    7f88:	23020000 	movwcs	r0, #8192	; 0x2000
    7f8c:	31241558 	teqcc	r4, r8, asr r5
    7f90:	7f050000 	svcvc	0x00050000
    7f94:	0002a702 	andeq	sl, r2, r2, lsl #14
    7f98:	c8230300 	stmdagt	r3!, {r8, r9}
    7f9c:	32bf1502 	adcscc	r1, pc, #8388608	; 0x800000
    7fa0:	80050000 	andhi	r0, r5, r0
    7fa4:	00026002 	andeq	r6, r2, r2
    7fa8:	cc230300 	stcgt	3, cr0, [r3]
    7fac:	349d1502 	ldrcc	r1, [sp], #1282
    7fb0:	83050000 	movwhi	r0, #20480	; 0x5000
    7fb4:	0008e302 	andeq	lr, r8, r2, lsl #6
    7fb8:	dc230300 	stcle	3, cr0, [r3]
    7fbc:	32041505 	andcc	r1, r4, #20971520	; 0x1400000
    7fc0:	88050000 	stmdahi	r5, {}
    7fc4:	00066302 	andeq	r6, r6, r2, lsl #6
    7fc8:	e0230300 	eor	r0, r3, r0, lsl #6
    7fcc:	31e91505 	mvncc	r1, r5, lsl #10
    7fd0:	89050000 	stmdbhi	r5, {}
    7fd4:	0008ef02 	andeq	lr, r8, r2, lsl #30
    7fd8:	ec230300 	stc	3, cr0, [r3]
    7fdc:	04100005 	ldreq	r0, [r0], #-5
    7fe0:	000005ba 	strheq	r0, [r0], -sl
    7fe4:	1d080102 	stfnes	f0, [r8, #-8]
    7fe8:	10000001 	andne	r0, r0, r1
    7fec:	00043204 	andeq	r3, r4, r4, lsl #4
    7ff0:	48011300 	stmdami	r1, {r8, r9, ip}
    7ff4:	e6000000 	str	r0, [r0], -r0
    7ff8:	14000005 	strne	r0, [r0], #-5
    7ffc:	00000451 	andeq	r0, r0, r1, asr r4
    8000:	0000f314 	andeq	pc, r0, r4, lsl r3
    8004:	05e61400 	strbeq	r1, [r6, #1024]!
    8008:	48140000 	ldmdami	r4, {}
    800c:	00000000 	andeq	r0, r0, r0
    8010:	05ec0410 	strbeq	r0, [ip, #1040]!
    8014:	ba160000 	blt	58801c <__Stack_Size+0x587c1c>
    8018:	10000005 	andne	r0, r0, r5
    801c:	0005c704 	andeq	ip, r5, r4, lsl #14
    8020:	6f011300 	svcvs	0x00011300
    8024:	16000000 	strne	r0, [r0], -r0
    8028:	14000006 	strne	r0, [r0], #-6
    802c:	00000451 	andeq	r0, r0, r1, asr r4
    8030:	0000f314 	andeq	pc, r0, r4, lsl r3
    8034:	006f1400 	rsbeq	r1, pc, r0, lsl #8
    8038:	48140000 	ldmdami	r4, {}
    803c:	00000000 	andeq	r0, r0, r0
    8040:	05f70410 	ldrbeq	r0, [r7, #1040]!
    8044:	01130000 	tsteq	r3, r0
    8048:	00000048 	andeq	r0, r0, r8, asr #32
    804c:	00000631 	andeq	r0, r0, r1, lsr r6
    8050:	00045114 	andeq	r5, r4, r4, lsl r1
    8054:	00f31400 	rscseq	r1, r3, r0, lsl #8
    8058:	10000000 	andne	r0, r0, r0
    805c:	00061c04 	andeq	r1, r6, r4, lsl #24
    8060:	00330800 	eorseq	r0, r3, r0, lsl #16
    8064:	06470000 	strbeq	r0, [r7], -r0
    8068:	b5090000 	strlt	r0, [r9]
    806c:	02000000 	andeq	r0, r0, #0	; 0x0
    8070:	00330800 	eorseq	r0, r3, r0, lsl #16
    8074:	06570000 	ldrbeq	r0, [r7], -r0
    8078:	b5090000 	strlt	r0, [r9]
    807c:	00000000 	andeq	r0, r0, r0
    8080:	33750500 	cmncc	r5, #0	; 0x0
    8084:	0e050000 	cdpeq	0, 0, cr0, cr5, cr0, {0}
    8088:	0002f401 	andeq	pc, r2, r1, lsl #8
    808c:	34841700 	strcc	r1, [r4], #1792
    8090:	050c0000 	streq	r0, [ip]
    8094:	069e0113 	undefined
    8098:	94150000 	ldrls	r0, [r5]
    809c:	05000033 	streq	r0, [r0, #-51]
    80a0:	069e0114 	undefined
    80a4:	23020000 	movwcs	r0, #8192	; 0x2000
    80a8:	32b81500 	adcscc	r1, r8, #0	; 0x0
    80ac:	15050000 	strne	r0, [r5]
    80b0:	00004801 	andeq	r4, r0, r1, lsl #16
    80b4:	04230200 	strteq	r0, [r3], #-512
    80b8:	00336f15 	eorseq	r6, r3, r5, lsl pc
    80bc:	01160500 	tsteq	r6, r0, lsl #10
    80c0:	000006a4 	andeq	r0, r0, r4, lsr #13
    80c4:	00082302 	andeq	r2, r8, r2, lsl #6
    80c8:	06630410 	undefined
    80cc:	04100000 	ldreq	r0, [r0]
    80d0:	00000657 	andeq	r0, r0, r7, asr r6
    80d4:	00317117 	eorseq	r7, r1, r7, lsl r1
    80d8:	2e050e00 	cdpcs	14, 0, cr0, cr5, cr0, {0}
    80dc:	0006e501 	andeq	lr, r6, r1, lsl #10
    80e0:	33da1500 	bicscc	r1, sl, #0	; 0x0
    80e4:	2f050000 	svccs	0x00050000
    80e8:	0006e501 	andeq	lr, r6, r1, lsl #10
    80ec:	00230200 	eoreq	r0, r3, r0, lsl #4
    80f0:	0032fc15 	eorseq	pc, r2, r5, lsl ip
    80f4:	01300500 	teqeq	r0, r0, lsl #10
    80f8:	000006e5 	andeq	r0, r0, r5, ror #13
    80fc:	15062302 	strne	r2, [r6, #-770]
    8100:	00003424 	andeq	r3, r0, r4, lsr #8
    8104:	41013105 	tstmi	r1, r5, lsl #2
    8108:	02000000 	andeq	r0, r0, #0	; 0x0
    810c:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
    8110:	00000041 	andeq	r0, r0, r1, asr #32
    8114:	000006f5 	strdeq	r0, [r0], -r5
    8118:	0000b509 	andeq	fp, r0, r9, lsl #10
    811c:	18000200 	stmdane	r0, {r9}
    8120:	025f05d0 	subseq	r0, pc, #872415232	; 0x34000000
    8124:	00000815 	andeq	r0, r0, r5, lsl r8
    8128:	00346815 	eorseq	r6, r4, r5, lsl r8
    812c:	02600500 	rsbeq	r0, r0, #0	; 0x0
    8130:	00000025 	andeq	r0, r0, r5, lsr #32
    8134:	15002302 	strne	r2, [r0, #-770]
    8138:	0000340e 	andeq	r3, r0, lr, lsl #8
    813c:	b4026105 	strlt	r6, [r2], #-261
    8140:	02000005 	andeq	r0, r0, #5	; 0x5
    8144:	d4150423 	ldrle	r0, [r5], #-1059
    8148:	05000032 	streq	r0, [r0, #-50]
    814c:	08150262 	ldmdaeq	r5, {r1, r5, r6, r9}
    8150:	23020000 	movwcs	r0, #8192	; 0x2000
    8154:	34c01508 	strbcc	r1, [r0], #1288
    8158:	63050000 	movwvs	r0, #20480	; 0x5000
    815c:	00017c02 	andeq	r7, r1, r2, lsl #24
    8160:	24230200 	strtcs	r0, [r3], #-512
    8164:	00332e15 	eorseq	r2, r3, r5, lsl lr
    8168:	02640500 	rsbeq	r0, r4, #0	; 0x0
    816c:	00000048 	andeq	r0, r0, r8, asr #32
    8170:	15482302 	strbne	r2, [r8, #-770]
    8174:	0000338f 	andeq	r3, r0, pc, lsl #7
    8178:	56026505 	strpl	r6, [r2], -r5, lsl #10
    817c:	02000000 	andeq	r0, r0, #0	; 0x0
    8180:	d6155023 	ldrle	r5, [r5], -r3, lsr #32
    8184:	05000034 	streq	r0, [r0, #-52]
    8188:	06aa0266 	strteq	r0, [sl], r6, ror #4
    818c:	23020000 	movwcs	r0, #8192	; 0x2000
    8190:	339a1558 	orrscc	r1, sl, #369098752	; 0x16000000
    8194:	67050000 	strvs	r0, [r5, -r0]
    8198:	0000dd02 	andeq	sp, r0, r2, lsl #26
    819c:	68230200 	stmdavs	r3!, {r9}
    81a0:	0034db15 	eorseq	sp, r4, r5, lsl fp
    81a4:	02680500 	rsbeq	r0, r8, #0	; 0x0
    81a8:	000000dd 	ldrdeq	r0, [r0], -sp
    81ac:	15702302 	ldrbne	r2, [r0, #-770]!
    81b0:	000031bc 	strheq	r3, [r0], -ip
    81b4:	dd026905 	stcle	9, cr6, [r2, #-20]
    81b8:	02000000 	andeq	r0, r0, #0	; 0x0
    81bc:	93157823 	tstls	r5, #2293760	; 0x230000
    81c0:	05000034 	streq	r0, [r0, #-52]
    81c4:	0825026a 	stmdaeq	r5!, {r1, r3, r5, r6, r9}
    81c8:	23030000 	movwcs	r0, #12288	; 0x3000
    81cc:	c8150180 	ldmdagt	r5, {r7, r8}
    81d0:	05000032 	streq	r0, [r0, #-50]
    81d4:	0835026b 	ldmdaeq	r5!, {r0, r1, r3, r5, r6, r9}
    81d8:	23030000 	movwcs	r0, #12288	; 0x3000
    81dc:	31150188 	tstcc	r5, r8, lsl #3
    81e0:	05000034 	streq	r0, [r0, #-52]
    81e4:	0048026c 	subeq	r0, r8, ip, ror #4
    81e8:	23030000 	movwcs	r0, #12288	; 0x3000
    81ec:	4c1501a0 	ldfmis	f0, [r5], {160}
    81f0:	05000032 	streq	r0, [r0, #-50]
    81f4:	00dd026d 	sbcseq	r0, sp, sp, ror #4
    81f8:	23030000 	movwcs	r0, #12288	; 0x3000
    81fc:	ad1501a4 	ldfges	f0, [r5, #-656]
    8200:	05000031 	streq	r0, [r0, #-49]
    8204:	00dd026e 	sbcseq	r0, sp, lr, ror #4
    8208:	23030000 	movwcs	r0, #12288	; 0x3000
    820c:	3b1501ac 	blcc	5488c4 <__Stack_Size+0x5484c4>
    8210:	05000032 	streq	r0, [r0, #-50]
    8214:	00dd026f 	sbcseq	r0, sp, pc, ror #4
    8218:	23030000 	movwcs	r0, #12288	; 0x3000
    821c:	841501b4 	ldrhi	r0, [r5], #-436
    8220:	05000031 	streq	r0, [r0, #-49]
    8224:	00dd0270 	sbcseq	r0, sp, r0, ror r2
    8228:	23030000 	movwcs	r0, #12288	; 0x3000
    822c:	931501bc 	tstls	r5, #47	; 0x2f
    8230:	05000031 	streq	r0, [r0, #-49]
    8234:	00dd0271 	sbcseq	r0, sp, r1, ror r2
    8238:	23030000 	movwcs	r0, #12288	; 0x3000
    823c:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    8240:	000005ba 	strheq	r0, [r0], -sl
    8244:	00000825 	andeq	r0, r0, r5, lsr #16
    8248:	0000b509 	andeq	fp, r0, r9, lsl #10
    824c:	08001900 	stmdaeq	r0, {r8, fp, ip}
    8250:	000005ba 	strheq	r0, [r0], -sl
    8254:	00000835 	andeq	r0, r0, r5, lsr r8
    8258:	0000b509 	andeq	fp, r0, r9, lsl #10
    825c:	08000700 	stmdaeq	r0, {r8, r9, sl}
    8260:	000005ba 	strheq	r0, [r0], -sl
    8264:	00000845 	andeq	r0, r0, r5, asr #16
    8268:	0000b509 	andeq	fp, r0, r9, lsl #10
    826c:	18001700 	stmdane	r0, {r8, r9, sl, ip}
    8270:	027705f0 	rsbseq	r0, r7, #1006632960	; 0x3c000000
    8274:	0000086d 	andeq	r0, r0, sp, ror #16
    8278:	00331315 	eorseq	r1, r3, r5, lsl r3
    827c:	02790500 	rsbseq	r0, r9, #0	; 0x0
    8280:	0000086d 	andeq	r0, r0, sp, ror #16
    8284:	15002302 	strne	r2, [r0, #-770]
    8288:	0000348a 	andeq	r3, r0, sl, lsl #9
    828c:	7d027a05 	fstsvc	s14, [r2, #-20]
    8290:	02000008 	andeq	r0, r0, #8	; 0x8
    8294:	08007823 	stmdaeq	r0, {r0, r1, r5, fp, ip, sp, lr}
    8298:	000002ee 	andeq	r0, r0, lr, ror #5
    829c:	0000087d 	andeq	r0, r0, sp, ror r8
    82a0:	0000b509 	andeq	fp, r0, r9, lsl #10
    82a4:	08001d00 	stmdaeq	r0, {r8, sl, fp, ip}
    82a8:	00000025 	andeq	r0, r0, r5, lsr #32
    82ac:	0000088d 	andeq	r0, r0, sp, lsl #17
    82b0:	0000b509 	andeq	fp, r0, r9, lsl #10
    82b4:	19001d00 	stmdbne	r0, {r8, sl, fp, ip}
    82b8:	025d05f0 	subseq	r0, sp, #1006632960	; 0x3c000000
    82bc:	000008af 	andeq	r0, r0, pc, lsr #17
    82c0:	0033d31a 	eorseq	sp, r3, sl, lsl r3
    82c4:	02720500 	rsbseq	r0, r2, #0	; 0x0
    82c8:	000006f5 	strdeq	r0, [r0], -r5
    82cc:	0034ad1a 	eorseq	sl, r4, sl, lsl sp
    82d0:	027b0500 	rsbseq	r0, fp, #0	; 0x0
    82d4:	00000845 	andeq	r0, r0, r5, asr #16
    82d8:	05ba0800 	ldreq	r0, [sl, #2048]!
    82dc:	08bf0000 	ldmeq	pc!, {}
    82e0:	b5090000 	strlt	r0, [r9]
    82e4:	18000000 	stmdane	r0, {}
    82e8:	cb011b00 	blgt	4eef0 <__Stack_Size+0x4eaf0>
    82ec:	14000008 	strne	r0, [r0], #-8
    82f0:	00000451 	andeq	r0, r0, r1, asr r4
    82f4:	bf041000 	svclt	0x00041000
    82f8:	10000008 	andne	r0, r0, r8
    82fc:	00016604 	andeq	r6, r1, r4, lsl #12
    8300:	e3011b00 	movw	r1, #6912	; 0x1b00
    8304:	14000008 	strne	r0, [r0], #-8
    8308:	00000048 	andeq	r0, r0, r8, asr #32
    830c:	e9041000 	stmdb	r4, {ip}
    8310:	10000008 	andne	r0, r0, r8
    8314:	0008d704 	andeq	sp, r8, r4, lsl #14
    8318:	06570800 	ldrbeq	r0, [r7], -r0, lsl #16
    831c:	08ff0000 	ldmeq	pc!, {}^
    8320:	b5090000 	strlt	r0, [r9]
    8324:	02000000 	andeq	r0, r0, #0	; 0x0
    8328:	0c011c00 	stceq	12, cr1, [r1], {0}
    832c:	01000031 	tsteq	r0, r1, lsr r0
    8330:	0000013c 	andeq	r0, r0, ip, lsr r1
    8334:	00000000 	andeq	r0, r0, r0
    8338:	5d010000 	stcpl	0, cr0, [r1]
    833c:	00000926 	andeq	r0, r0, r6, lsr #18
    8340:	0034631d 	eorseq	r6, r4, sp, lsl r3
    8344:	483a0100 	ldmdami	sl!, {r8}
    8348:	b3000000 	movwlt	r0, #0	; 0x0
    834c:	0000002e 	andeq	r0, r0, lr, lsr #32
    8350:	00343e1e 	eorseq	r3, r4, lr, lsl lr
    8354:	03280500 	teqeq	r8, #0	; 0x0
    8358:	00000934 	andeq	r0, r0, r4, lsr r9
    835c:	51160101 	tstpl	r6, r1, lsl #2
    8360:	00000004 	andeq	r0, r0, r4
    8364:	00000936 	.word	0x00000936
    8368:	1c400002 	.word	0x1c400002
    836c:	01040000 	.word	0x01040000
    8370:	00000000 	.word	0x00000000
    8374:	00350401 	.word	0x00350401
    8378:	00353800 	.word	0x00353800
	...
    8384:	001d3300 	.word	0x001d3300
    8388:	06010200 	.word	0x06010200
    838c:	00000116 	.word	0x00000116
    8390:	14080102 	.word	0x14080102
    8394:	02000001 	.word	0x02000001
    8398:	00520502 	.word	0x00520502
    839c:	02020000 	.word	0x02020000
    83a0:	00019d07 	.word	0x00019d07
    83a4:	05040300 	.word	0x05040300
    83a8:	00746e69 	.word	0x00746e69
    83ac:	85070402 	.word	0x85070402
    83b0:	02000001 	.word	0x02000001
    83b4:	00950508 	.word	0x00950508
    83b8:	08020000 	.word	0x08020000
    83bc:	00017b07 	.word	0x00017b07
    83c0:	33470400 	.word	0x33470400
    83c4:	07010000 	.word	0x07010000
    83c8:	00000041 	.word	0x00000041
    83cc:	9a050402 	.word	0x9a050402
    83d0:	04000000 	.word	0x04000000
    83d4:	000033f6 	.word	0x000033f6
    83d8:	00682c02 	.word	0x00682c02
    83dc:	ef050000 	.word	0xef050000
    83e0:	03000032 	.word	0x03000032
    83e4:	00480163 	.word	0x00480163
    83e8:	04060000 	.word	0x04060000
    83ec:	00a54702 	.word	0x00a54702
    83f0:	e9070000 	.word	0xe9070000
    83f4:	02000032 	.word	0x02000032
    83f8:	00007a48 	.word	0x00007a48
    83fc:	329b0700 	.word	0x329b0700
    8400:	49020000 	.word	0x49020000
    8404:	000000a5 	.word	0x000000a5
    8408:	002c0800 	.word	0x002c0800
    840c:	00b50000 	.word	0x00b50000
    8410:	b5090000 	.word	0xb5090000
    8414:	03000000 	.word	0x03000000
    8418:	07040a00 	.word	0x07040a00
    841c:	4402080b 	.word	0x4402080b
    8420:	000000dd 	.word	0x000000dd
    8424:	0033e00c 	.word	0x0033e00c
    8428:	41450200 	.word	0x41450200
    842c:	02000000 	.word	0x02000000
    8430:	e80c0023 	.word	0xe80c0023
    8434:	02000033 	.word	0x02000033
    8438:	0000864a 	.word	0x0000864a
    843c:	04230200 	.word	0x04230200
    8440:	337c0400 	.word	0x337c0400
    8444:	4b020000 	.word	0x4b020000
    8448:	000000b8 	.word	0x000000b8
    844c:	00326d04 	.word	0x00326d04
    8450:	5d4f0200 	.word	0x5d4f0200
    8454:	0d000000 	.word	0x0d000000
    8458:	34290404 	.word	0x34290404
    845c:	15040000 	.word	0x15040000
    8460:	00000100 	.word	0x00000100
    8464:	80070402 	.word	0x80070402
    8468:	0e000001 	.word	0x0e000001
    846c:	0000327e 	.word	0x0000327e
    8470:	662d0418 	.word	0x662d0418
    8474:	0c000001 	.word	0x0c000001
    8478:	00003394 	.word	0x00003394
    847c:	01662e04 	.word	0x01662e04
    8480:	23020000 	.word	0x23020000
    8484:	6b5f0f00 	.word	0x6b5f0f00
    8488:	412f0400 	.word	0x412f0400
    848c:	02000000 	.word	0x02000000
    8490:	cb0c0423 	.word	0xcb0c0423
    8494:	04000033 	.word	0x04000033
    8498:	0000412f 	.word	0x0000412f
    849c:	08230200 	.word	0x08230200
    84a0:	0032670c 	.word	0x0032670c
    84a4:	412f0400 	.word	0x412f0400
    84a8:	02000000 	.word	0x02000000
    84ac:	750c0c23 	.word	0x750c0c23
    84b0:	04000034 	.word	0x04000034
    84b4:	0000412f 	.word	0x0000412f
    84b8:	10230200 	.word	0x10230200
    84bc:	00785f0f 	.word	0x00785f0f
    84c0:	016c3004 	.word	0x016c3004
    84c4:	23020000 	.word	0x23020000
    84c8:	04100014 	.word	0x04100014
    84cc:	00000107 	.word	0x00000107
    84d0:	0000f508 	.word	0x0000f508
    84d4:	00017c00 	.word	0x00017c00
    84d8:	00b50900 	.word	0x00b50900
    84dc:	00000000 	.word	0x00000000
    84e0:	0032960e 	.word	0x0032960e
    84e4:	35042400 	.word	0x35042400
    84e8:	00000207 	.word	0x00000207
    84ec:	0031ca0c 	.word	0x0031ca0c
    84f0:	41360400 	.word	0x41360400
    84f4:	02000000 	.word	0x02000000
    84f8:	050c0023 	.word	0x050c0023
    84fc:	04000034 	.word	0x04000034
    8500:	00004137 	.word	0x00004137
    8504:	04230200 	.word	0x04230200
    8508:	0031df0c 	.word	0x0031df0c
    850c:	41380400 	.word	0x41380400
    8510:	02000000 	.word	0x02000000
    8514:	ee0c0823 	.word	0xee0c0823
    8518:	04000034 	.word	0x04000034
    851c:	00004139 	.word	0x00004139
    8520:	0c230200 	.word	0x0c230200
    8524:	00331a0c 	.word	0x00331a0c
    8528:	413a0400 	.word	0x413a0400
    852c:	02000000 	.word	0x02000000
    8530:	090c1023 	.word	0x090c1023
    8534:	04000033 	.word	0x04000033
    8538:	0000413b 	.word	0x0000413b
    853c:	14230200 	.word	0x14230200
    8540:	00347a0c 	.word	0x00347a0c
    8544:	413c0400 	.word	0x413c0400
    8548:	02000000 	.word	0x02000000
    854c:	5e0c1823 	.word	0x5e0c1823
    8550:	04000033 	.word	0x04000033
    8554:	0000413d 	.word	0x0000413d
    8558:	1c230200 	.word	0x1c230200
    855c:	0034b50c 	.word	0x0034b50c
    8560:	413e0400 	.word	0x413e0400
    8564:	02000000 	.word	0x02000000
    8568:	11002023 	.word	0x11002023
    856c:	000031ee 	.word	0x000031ee
    8570:	47040108 	.word	0x47040108
    8574:	00000250 	.word	0x00000250
    8578:	00325a0c 	.word	0x00325a0c
    857c:	50480400 	.word	0x50480400
    8580:	02000002 	.word	0x02000002
    8584:	2c0c0023 	.word	0x2c0c0023
    8588:	04000031 	.word	0x04000031
    858c:	00025049 	.word	0x00025049
    8590:	80230300 	.word	0x80230300
    8594:	341b0c01 	.word	0x341b0c01
    8598:	4b040000 	.word	0x4b040000
    859c:	000000f5 	.word	0x000000f5
    85a0:	02802303 	.word	0x02802303
    85a4:	0032130c 	.word	0x0032130c
    85a8:	f54e0400 	.word	0xf54e0400
    85ac:	03000000 	.word	0x03000000
    85b0:	00028423 	.word	0x00028423
    85b4:	0000f308 	.word	0x0000f308
    85b8:	00026000 	.word	0x00026000
    85bc:	00b50900 	.word	0x00b50900
    85c0:	001f0000 	.word	0x001f0000
    85c4:	00312411 	.word	0x00312411
    85c8:	04019000 	.word	0x04019000
    85cc:	0002a759 	.word	0x0002a759
    85d0:	33940c00 	.word	0x33940c00
    85d4:	5a040000 	.word	0x5a040000
    85d8:	000002a7 	.word	0x000002a7
    85dc:	0c002302 	.word	0x0c002302
    85e0:	000033ac 	.word	0x000033ac
    85e4:	00415b04 	.word	0x00415b04
    85e8:	23020000 	.word	0x23020000
    85ec:	32620c04 	.word	0x32620c04
    85f0:	5d040000 	.word	0x5d040000
    85f4:	000002ad 	.word	0x000002ad
    85f8:	0c082302 	.word	0x0c082302
    85fc:	000031ee 	.word	0x000031ee
    8600:	02075e04 	.word	0x02075e04
    8604:	23030000 	.word	0x23030000
    8608:	10000188 	.word	0x10000188
    860c:	00026004 	.word	0x00026004
    8610:	02bf0800 	.word	0x02bf0800
    8614:	02bd0000 	.word	0x02bd0000
    8618:	b5090000 	.word	0xb5090000
    861c:	1f000000 	.word	0x1f000000
    8620:	10011200 	.word	0x10011200
    8624:	0002bd04 	.word	0x0002bd04
    8628:	33680e00 	.word	0x33680e00
    862c:	04080000 	.word	0x04080000
    8630:	0002ee69 	.word	0x0002ee69
    8634:	31d90c00 	.word	0x31d90c00
    8638:	6a040000 	.word	0x6a040000
    863c:	000002ee 	.word	0x000002ee
    8640:	0c002302 	.word	0x0c002302
    8644:	0000316b 	.word	0x0000316b
    8648:	00416b04 	.word	0x00416b04
    864c:	23020000 	.word	0x23020000
    8650:	04100004 	.word	0x04100004
    8654:	0000002c 	.word	0x0000002c
    8658:	0033870e 	.word	0x0033870e
    865c:	a9045c00 	.word	0xa9045c00
    8660:	00000432 	.word	0x00000432
    8664:	00705f0f 	.word	0x00705f0f
    8668:	02eeaa04 	.word	0x02eeaa04
    866c:	23020000 	.word	0x23020000
    8670:	725f0f00 	.word	0x725f0f00
    8674:	41ab0400 	.word	0x41ab0400
    8678:	02000000 	.word	0x02000000
    867c:	5f0f0423 	.word	0x5f0f0423
    8680:	ac040077 	.word	0xac040077
    8684:	00000041 	.word	0x00000041
    8688:	0c082302 	.word	0x0c082302
    868c:	0000320c 	.word	0x0000320c
    8690:	0033ad04 	.word	0x0033ad04
    8694:	23020000 	.word	0x23020000
    8698:	32b20c0c 	.word	0x32b20c0c
    869c:	ae040000 	.word	0xae040000
    86a0:	00000033 	.word	0x00000033
    86a4:	0f0e2302 	.word	0x0f0e2302
    86a8:	0066625f 	.word	0x0066625f
    86ac:	02c5af04 	.word	0x02c5af04
    86b0:	23020000 	.word	0x23020000
    86b4:	31a40c10 	.word	0x31a40c10
    86b8:	b0040000 	.word	0xb0040000
    86bc:	00000041 	.word	0x00000041
    86c0:	0c182302 	.word	0x0c182302
    86c4:	000031fc 	.word	0x000031fc
    86c8:	00f3b704 	.word	0x00f3b704
    86cc:	23020000 	.word	0x23020000
    86d0:	32860c1c 	.word	0x32860c1c
    86d4:	b9040000 	.word	0xb9040000
    86d8:	000005c1 	.word	0x000005c1
    86dc:	0c202302 	.word	0x0c202302
    86e0:	00003302 	.word	0x00003302
    86e4:	05f1bb04 	.word	0x05f1bb04
    86e8:	23020000 	.word	0x23020000
    86ec:	33f00c24 	.word	0x33f00c24
    86f0:	bd040000 	.word	0xbd040000
    86f4:	00000616 	.word	0x00000616
    86f8:	0c282302 	.word	0x0c282302
    86fc:	000034cf 	.word	0x000034cf
    8700:	0631be04 	.word	0x0631be04
    8704:	23020000 	.word	0x23020000
    8708:	755f0f2c 	.word	0x755f0f2c
    870c:	c1040062 	.word	0xc1040062
    8710:	000002c5 	.word	0x000002c5
    8714:	0f302302 	.word	0x0f302302
    8718:	0070755f 	.word	0x0070755f
    871c:	02eec204 	.word	0x02eec204
    8720:	23020000 	.word	0x23020000
    8724:	755f0f38 	.word	0x755f0f38
    8728:	c3040072 	.word	0xc3040072
    872c:	00000041 	.word	0x00000041
    8730:	0c3c2302 	.word	0x0c3c2302
    8734:	000031d3 	.word	0x000031d3
    8738:	0637c604 	.word	0x0637c604
    873c:	23020000 	.word	0x23020000
    8740:	34a70c40 	.word	0x34a70c40
    8744:	c7040000 	.word	0xc7040000
    8748:	00000647 	.word	0x00000647
    874c:	0f432302 	.word	0x0f432302
    8750:	00626c5f 	.word	0x00626c5f
    8754:	02c5ca04 	.word	0x02c5ca04
    8758:	23020000 	.word	0x23020000
    875c:	32220c44 	.word	0x32220c44
    8760:	cd040000 	.word	0xcd040000
    8764:	00000041 	.word	0x00000041
    8768:	0c4c2302 	.word	0x0c4c2302
    876c:	00003233 	.word	0x00003233
    8770:	0041ce04 	.word	0x0041ce04
    8774:	23020000 	.word	0x23020000
    8778:	34fe0c50 	.word	0x34fe0c50
    877c:	d1040000 	.word	0xd1040000
    8780:	00000451 	.word	0x00000451
    8784:	0c542302 	.word	0x0c542302
    8788:	000032f6 	.word	0x000032f6
    878c:	00e8d504 	.word	0x00e8d504
    8790:	23020000 	.word	0x23020000
    8794:	01130058 	.word	0x01130058
    8798:	00000041 	.word	0x00000041
    879c:	00000451 	.word	0x00000451
    87a0:	00045114 	.word	0x00045114
    87a4:	00f31400 	.word	0x00f31400
    87a8:	b4140000 	.word	0xb4140000
    87ac:	14000005 	.word	0x14000005
    87b0:	00000041 	.word	0x00000041
    87b4:	57041000 	.word	0x57041000
    87b8:	11000004 	.word	0x11000004
    87bc:	000033d3 	.word	0x000033d3
    87c0:	25040400 	.word	0x25040400
    87c4:	000005b4 	.word	0x000005b4
    87c8:	0033fe15 	.word	0x0033fe15
    87cc:	02410400 	.word	0x02410400
    87d0:	00000041 	.word	0x00000041
    87d4:	15002302 	.word	0x15002302
    87d8:	0000321b 	.word	0x0000321b
    87dc:	a4024604 	.word	0xa4024604
    87e0:	02000006 	.word	0x02000006
    87e4:	a2150423 	.word	0xa2150423
    87e8:	04000032 	.word	0x04000032
    87ec:	06a40246 	.word	0x06a40246
    87f0:	23020000 	.word	0x23020000
    87f4:	32761508 	.word	0x32761508
    87f8:	46040000 	.word	0x46040000
    87fc:	0006a402 	.word	0x0006a402
    8800:	0c230200 	.word	0x0c230200
    8804:	0033a715 	.word	0x0033a715
    8808:	02480400 	.word	0x02480400
    880c:	00000041 	.word	0x00000041
    8810:	15102302 	.word	0x15102302
    8814:	00003179 	.word	0x00003179
    8818:	af024904 	.word	0xaf024904
    881c:	02000008 	.word	0x02000008
    8820:	51151423 	.word	0x51151423
    8824:	04000034 	.word	0x04000034
    8828:	0041024b 	.word	0x0041024b
    882c:	23020000 	.word	0x23020000
    8830:	33b11530 	.word	0x33b11530
    8834:	4c040000 	.word	0x4c040000
    8838:	0005e602 	.word	0x0005e602
    883c:	34230200 	.word	0x34230200
    8840:	00332315 	.word	0x00332315
    8844:	024e0400 	.word	0x024e0400
    8848:	00000041 	.word	0x00000041
    884c:	15382302 	.word	0x15382302
    8850:	000033c1 	.word	0x000033c1
    8854:	cb025004 	.word	0xcb025004
    8858:	02000008 	.word	0x02000008
    885c:	e1153c23 	.word	0xe1153c23
    8860:	04000032 	.word	0x04000032
    8864:	01660253 	.word	0x01660253
    8868:	23020000 	.word	0x23020000
    886c:	328c1540 	.word	0x328c1540
    8870:	54040000 	.word	0x54040000
    8874:	00004102 	.word	0x00004102
    8878:	44230200 	.word	0x44230200
    887c:	0034e915 	.word	0x0034e915
    8880:	02550400 	.word	0x02550400
    8884:	00000166 	.word	0x00000166
    8888:	15482302 	.word	0x15482302
    888c:	0000333d 	.word	0x0000333d
    8890:	d1025604 	.word	0xd1025604
    8894:	02000008 	.word	0x02000008
    8898:	aa154c23 	.word	0xaa154c23
    889c:	04000032 	.word	0x04000032
    88a0:	00410259 	.word	0x00410259
    88a4:	23020000 	.word	0x23020000
    88a8:	322b1550 	.word	0x322b1550
    88ac:	5a040000 	.word	0x5a040000
    88b0:	0005b402 	.word	0x0005b402
    88b4:	54230200 	.word	0x54230200
    88b8:	00335915 	.word	0x00335915
    88bc:	027c0400 	.word	0x027c0400
    88c0:	0000088d 	.word	0x0000088d
    88c4:	15582302 	.word	0x15582302
    88c8:	00003124 	.word	0x00003124
    88cc:	a7027f04 	.word	0xa7027f04
    88d0:	03000002 	.word	0x03000002
    88d4:	1502c823 	.word	0x1502c823
    88d8:	000032bf 	.word	0x000032bf
    88dc:	60028004 	.word	0x60028004
    88e0:	03000002 	.word	0x03000002
    88e4:	1502cc23 	.word	0x1502cc23
    88e8:	0000349d 	.word	0x0000349d
    88ec:	e3028304 	.word	0xe3028304
    88f0:	03000008 	.word	0x03000008
    88f4:	1505dc23 	.word	0x1505dc23
    88f8:	00003204 	.word	0x00003204
    88fc:	63028804 	.word	0x63028804
    8900:	03000006 	.word	0x03000006
    8904:	1505e023 	.word	0x1505e023
    8908:	000031e9 	.word	0x000031e9
    890c:	ef028904 	.word	0xef028904
    8910:	03000008 	.word	0x03000008
    8914:	0005ec23 	.word	0x0005ec23
    8918:	05ba0410 	.word	0x05ba0410
    891c:	01020000 	.word	0x01020000
    8920:	00011d08 	.word	0x00011d08
    8924:	32041000 	.word	0x32041000
    8928:	13000004 	.word	0x13000004
    892c:	00004101 	.word	0x00004101
    8930:	0005e600 	.word	0x0005e600
    8934:	04511400 	.word	0x04511400
    8938:	f3140000 	.word	0xf3140000
    893c:	14000000 	.word	0x14000000
    8940:	000005e6 	.word	0x000005e6
    8944:	00004114 	.word	0x00004114
    8948:	04100000 	.word	0x04100000
    894c:	000005ec 	.word	0x000005ec
    8950:	0005ba16 	.word	0x0005ba16
    8954:	c7041000 	.word	0xc7041000
    8958:	13000005 	.word	0x13000005
    895c:	00006f01 	.word	0x00006f01
    8960:	00061600 	.word	0x00061600
    8964:	04511400 	.word	0x04511400
    8968:	f3140000 	.word	0xf3140000
    896c:	14000000 	.word	0x14000000
    8970:	0000006f 	.word	0x0000006f
    8974:	00004114 	.word	0x00004114
    8978:	04100000 	.word	0x04100000
    897c:	000005f7 	.word	0x000005f7
    8980:	00410113 	.word	0x00410113
    8984:	06310000 	.word	0x06310000
    8988:	51140000 	.word	0x51140000
    898c:	14000004 	.word	0x14000004
    8990:	000000f3 	.word	0x000000f3
    8994:	1c041000 	.word	0x1c041000
    8998:	08000006 	.word	0x08000006
    899c:	0000002c 	.word	0x0000002c
    89a0:	00000647 	.word	0x00000647
    89a4:	0000b509 	.word	0x0000b509
    89a8:	08000200 	.word	0x08000200
    89ac:	0000002c 	.word	0x0000002c
    89b0:	00000657 	.word	0x00000657
    89b4:	0000b509 	.word	0x0000b509
    89b8:	05000000 	.word	0x05000000
    89bc:	00003375 	.word	0x00003375
    89c0:	f4010e04 	.word	0xf4010e04
    89c4:	17000002 	.word	0x17000002
    89c8:	00003484 	.word	0x00003484
    89cc:	0113040c 	.word	0x0113040c
    89d0:	0000069e 	.word	0x0000069e
    89d4:	00339415 	.word	0x00339415
    89d8:	01140400 	.word	0x01140400
    89dc:	0000069e 	.word	0x0000069e
    89e0:	15002302 	.word	0x15002302
    89e4:	000032b8 	.word	0x000032b8
    89e8:	41011504 	.word	0x41011504
    89ec:	02000000 	.word	0x02000000
    89f0:	6f150423 	.word	0x6f150423
    89f4:	04000033 	.word	0x04000033
    89f8:	06a40116 	.word	0x06a40116
    89fc:	23020000 	.word	0x23020000
    8a00:	04100008 	.word	0x04100008
    8a04:	00000663 	.word	0x00000663
    8a08:	06570410 	.word	0x06570410
    8a0c:	71170000 	.word	0x71170000
    8a10:	0e000031 	.word	0x0e000031
    8a14:	e5012e04 	.word	0xe5012e04
    8a18:	15000006 	.word	0x15000006
    8a1c:	000033da 	.word	0x000033da
    8a20:	e5012f04 	.word	0xe5012f04
    8a24:	02000006 	.word	0x02000006
    8a28:	fc150023 	.word	0xfc150023
    8a2c:	04000032 	.word	0x04000032
    8a30:	06e50130 	.word	0x06e50130
    8a34:	23020000 	.word	0x23020000
    8a38:	34241506 	.word	0x34241506
    8a3c:	31040000 	.word	0x31040000
    8a40:	00003a01 	.word	0x00003a01
    8a44:	0c230200 	.word	0x0c230200
    8a48:	003a0800 	.word	0x003a0800
    8a4c:	06f50000 	.word	0x06f50000
    8a50:	b5090000 	.word	0xb5090000
    8a54:	02000000 	.word	0x02000000
    8a58:	04d01800 	.word	0x04d01800
    8a5c:	0815025f 	.word	0x0815025f
    8a60:	68150000 	.word	0x68150000
    8a64:	04000034 	.word	0x04000034
    8a68:	00480260 	.word	0x00480260
    8a6c:	23020000 	.word	0x23020000
    8a70:	340e1500 	.word	0x340e1500
    8a74:	61040000 	.word	0x61040000
    8a78:	0005b402 	.word	0x0005b402
    8a7c:	04230200 	.word	0x04230200
    8a80:	0032d415 	.word	0x0032d415
    8a84:	02620400 	.word	0x02620400
    8a88:	00000815 	.word	0x00000815
    8a8c:	15082302 	.word	0x15082302
    8a90:	000034c0 	.word	0x000034c0
    8a94:	7c026304 	.word	0x7c026304
    8a98:	02000001 	.word	0x02000001
    8a9c:	2e152423 	.word	0x2e152423
    8aa0:	04000033 	.word	0x04000033
    8aa4:	00410264 	.word	0x00410264
    8aa8:	23020000 	.word	0x23020000
    8aac:	338f1548 	.word	0x338f1548
    8ab0:	65040000 	.word	0x65040000
    8ab4:	00005602 	.word	0x00005602
    8ab8:	50230200 	.word	0x50230200
    8abc:	0034d615 	.word	0x0034d615
    8ac0:	02660400 	.word	0x02660400
    8ac4:	000006aa 	.word	0x000006aa
    8ac8:	15582302 	.word	0x15582302
    8acc:	0000339a 	.word	0x0000339a
    8ad0:	dd026704 	.word	0xdd026704
    8ad4:	02000000 	.word	0x02000000
    8ad8:	db156823 	.word	0xdb156823
    8adc:	04000034 	.word	0x04000034
    8ae0:	00dd0268 	.word	0x00dd0268
    8ae4:	23020000 	.word	0x23020000
    8ae8:	31bc1570 	.word	0x31bc1570
    8aec:	69040000 	.word	0x69040000
    8af0:	0000dd02 	.word	0x0000dd02
    8af4:	78230200 	.word	0x78230200
    8af8:	00349315 	.word	0x00349315
    8afc:	026a0400 	.word	0x026a0400
    8b00:	00000825 	.word	0x00000825
    8b04:	01802303 	.word	0x01802303
    8b08:	0032c815 	.word	0x0032c815
    8b0c:	026b0400 	.word	0x026b0400
    8b10:	00000835 	.word	0x00000835
    8b14:	01882303 	.word	0x01882303
    8b18:	00343115 	.word	0x00343115
    8b1c:	026c0400 	.word	0x026c0400
    8b20:	00000041 	.word	0x00000041
    8b24:	01a02303 	.word	0x01a02303
    8b28:	00324c15 	.word	0x00324c15
    8b2c:	026d0400 	.word	0x026d0400
    8b30:	000000dd 	.word	0x000000dd
    8b34:	01a42303 	.word	0x01a42303
    8b38:	0031ad15 	.word	0x0031ad15
    8b3c:	026e0400 	.word	0x026e0400
    8b40:	000000dd 	.word	0x000000dd
    8b44:	01ac2303 	.word	0x01ac2303
    8b48:	00323b15 	.word	0x00323b15
    8b4c:	026f0400 	.word	0x026f0400
    8b50:	000000dd 	.word	0x000000dd
    8b54:	01b42303 	.word	0x01b42303
    8b58:	00318415 	.word	0x00318415
    8b5c:	02700400 	.word	0x02700400
    8b60:	000000dd 	.word	0x000000dd
    8b64:	01bc2303 	.word	0x01bc2303
    8b68:	00319315 	.word	0x00319315
    8b6c:	02710400 	.word	0x02710400
    8b70:	000000dd 	.word	0x000000dd
    8b74:	01c42303 	.word	0x01c42303
    8b78:	05ba0800 	.word	0x05ba0800
    8b7c:	08250000 	.word	0x08250000
    8b80:	b5090000 	.word	0xb5090000
    8b84:	19000000 	.word	0x19000000
    8b88:	05ba0800 	.word	0x05ba0800
    8b8c:	08350000 	.word	0x08350000
    8b90:	b5090000 	.word	0xb5090000
    8b94:	07000000 	.word	0x07000000
    8b98:	05ba0800 	.word	0x05ba0800
    8b9c:	08450000 	.word	0x08450000
    8ba0:	b5090000 	.word	0xb5090000
    8ba4:	17000000 	.word	0x17000000
    8ba8:	04f01800 	.word	0x04f01800
    8bac:	086d0277 	.word	0x086d0277
    8bb0:	13150000 	.word	0x13150000
    8bb4:	04000033 	.word	0x04000033
    8bb8:	086d0279 	.word	0x086d0279
    8bbc:	23020000 	.word	0x23020000
    8bc0:	348a1500 	.word	0x348a1500
    8bc4:	7a040000 	.word	0x7a040000
    8bc8:	00087d02 	.word	0x00087d02
    8bcc:	78230200 	.word	0x78230200
    8bd0:	02ee0800 	.word	0x02ee0800
    8bd4:	087d0000 	.word	0x087d0000
    8bd8:	b5090000 	.word	0xb5090000
    8bdc:	1d000000 	.word	0x1d000000
    8be0:	00480800 	.word	0x00480800
    8be4:	088d0000 	.word	0x088d0000
    8be8:	b5090000 	.word	0xb5090000
    8bec:	1d000000 	.word	0x1d000000
    8bf0:	04f01900 	.word	0x04f01900
    8bf4:	08af025d 	.word	0x08af025d
    8bf8:	d31a0000 	.word	0xd31a0000
    8bfc:	04000033 	.word	0x04000033
    8c00:	06f50272 	.word	0x06f50272
    8c04:	ad1a0000 	.word	0xad1a0000
    8c08:	04000034 	.word	0x04000034
    8c0c:	0845027b 	.word	0x0845027b
    8c10:	08000000 	.word	0x08000000
    8c14:	000005ba 	.word	0x000005ba
    8c18:	000008bf 	.word	0x000008bf
    8c1c:	0000b509 	.word	0x0000b509
    8c20:	1b001800 	.word	0x1b001800
    8c24:	0008cb01 	.word	0x0008cb01
    8c28:	04511400 	.word	0x04511400
    8c2c:	10000000 	.word	0x10000000
    8c30:	0008bf04 	.word	0x0008bf04
    8c34:	66041000 	.word	0x66041000
    8c38:	1b000001 	.word	0x1b000001
    8c3c:	0008e301 	.word	0x0008e301
    8c40:	00411400 	.word	0x00411400
    8c44:	10000000 	.word	0x10000000
    8c48:	0008e904 	.word	0x0008e904
    8c4c:	d7041000 	.word	0xd7041000
    8c50:	08000008 	.word	0x08000008
    8c54:	00000657 	.word	0x00000657
    8c58:	000008ff 	.word	0x000008ff
    8c5c:	0000b509 	.word	0x0000b509
    8c60:	1c000200 	.word	0x1c000200
    8c64:	000034f8 	.word	0x000034f8
    8c68:	04570c05 	.word	0x04570c05
    8c6c:	03050000 	.word	0x03050000
    8c70:	00000000 	.word	0x00000000
    8c74:	0034451d 	.word	0x0034451d
    8c78:	51100500 	.word	0x51100500
    8c7c:	01000004 	.word	0x01000004
    8c80:	00000305 	.word	0x00000305
    8c84:	3e1d0000 	.word	0x3e1d0000
    8c88:	05000034 	.word	0x05000034
    8c8c:	00093411 	.word	0x00093411
    8c90:	03050100 	.word	0x03050100
    8c94:	00000000 	.word	0x00000000
    8c98:	00045116 	.word	0x00045116
    8c9c:	01420000 	.word	0x01420000
    8ca0:	00020000 	.word	0x00020000
    8ca4:	00001da0 	.word	0x00001da0
    8ca8:	00000104 	.word	0x00000104
    8cac:	ad010000 	.word	0xad010000
    8cb0:	01000035 	.word	0x01000035
    8cb4:	00000036 	.word	0x00000036
    8cb8:	00000000 	.word	0x00000000
    8cbc:	0e000000 	.word	0x0e000000
    8cc0:	0200001e 	.word	0x0200001e
    8cc4:	01160601 	.word	0x01160601
    8cc8:	01020000 	.word	0x01020000
    8ccc:	00011408 	.word	0x00011408
    8cd0:	05020200 	.word	0x05020200
    8cd4:	00000052 	.word	0x00000052
    8cd8:	9d070202 	.word	0x9d070202
    8cdc:	03000001 	.word	0x03000001
    8ce0:	6e690504 	.word	0x6e690504
    8ce4:	04020074 	.word	0x04020074
    8ce8:	00018507 	.word	0x00018507
    8cec:	05080200 	.word	0x05080200
    8cf0:	00000095 	.word	0x00000095
    8cf4:	7b070802 	.word	0x7b070802
    8cf8:	02000001 	.word	0x02000001
    8cfc:	009a0504 	.word	0x009a0504
    8d00:	04040000 	.word	0x04040000
    8d04:	35810507 	.word	0x35810507
    8d08:	d6020000 	.word	0xd6020000
    8d0c:	00000048 	.word	0x00000048
    8d10:	80070402 	.word	0x80070402
    8d14:	02000001 	.word	0x02000001
    8d18:	011d0801 	.word	0x011d0801
    8d1c:	01060000 	.word	0x01060000
    8d20:	00003636 	.word	0x00003636
    8d24:	00013201 	.word	0x00013201
    8d28:	00000000 	.word	0x00000000
    8d2c:	d1000000 	.word	0xd1000000
    8d30:	b200002e 	.word	0xb200002e
    8d34:	07000000 	.word	0x07000000
    8d38:	000033e2 	.word	0x000033e2
    8d3c:	00673301 	.word	0x00673301
    8d40:	55010000 	.word	0x55010000
    8d44:	01006908 	.word	0x01006908
    8d48:	00006734 	.word	0x00006734
    8d4c:	00540100 	.word	0x00540100
    8d50:	35ef0106 	.word	0x35ef0106
    8d54:	20010000 	.word	0x20010000
    8d58:	00000001 	.word	0x00000001
    8d5c:	00000000 	.word	0x00000000
    8d60:	002ef000 	.word	0x002ef000
    8d64:	0000e400 	.word	0x0000e400
    8d68:	33e20700 	.word	0x33e20700
    8d6c:	21010000 	.word	0x21010000
    8d70:	00000067 	.word	0x00000067
    8d74:	69085501 	.word	0x69085501
    8d78:	67220100 	.word	0x67220100
    8d7c:	01000000 	.word	0x01000000
    8d80:	f1090054 	.word	0xf1090054
    8d84:	ef000000 	.word	0xef000000
    8d88:	0a000000 	.word	0x0a000000
    8d8c:	0c010b00 	.word	0x0c010b00
    8d90:	0000ef04 	.word	0x0000ef04
    8d94:	36480d00 	.word	0x36480d00
    8d98:	13010000 	.word	0x13010000
    8d9c:	000000e4 	.word	0x000000e4
    8da0:	990d0101 	.word	0x990d0101
    8da4:	01000035 	.word	0x01000035
    8da8:	0000e414 	.word	0x0000e414
    8dac:	0d010100 	.word	0x0d010100
    8db0:	0000365e 	.word	0x0000365e
    8db4:	00e41501 	.word	0x00e41501
    8db8:	01010000 	.word	0x01010000
    8dbc:	0035de0d 	.word	0x0035de0d
    8dc0:	e4160100 	.word	0xe4160100
    8dc4:	01000000 	.word	0x01000000
    8dc8:	356e0d01 	.word	0x356e0d01
    8dcc:	17010000 	.word	0x17010000
    8dd0:	000000e4 	.word	0x000000e4
    8dd4:	880d0101 	.word	0x880d0101
    8dd8:	01000035 	.word	0x01000035
    8ddc:	0000e418 	.word	0x0000e418
    8de0:	00010100 	.word	0x00010100
    8de4:	0000010f 	.word	0x0000010f
    8de8:	1e440002 	.word	0x1e440002
    8dec:	01040000 	.word	0x01040000
    8df0:	00000000 	.word	0x00000000
    8df4:	0036b501 	.word	0x0036b501
    8df8:	00367e00 	.word	0x00367e00
	...
    8e04:	001eb400 	.word	0x001eb400
    8e08:	06010200 	.word	0x06010200
    8e0c:	00000116 	.word	0x00000116
    8e10:	14080102 	.word	0x14080102
    8e14:	02000001 	.word	0x02000001
    8e18:	00520502 	.word	0x00520502
    8e1c:	02020000 	.word	0x02020000
    8e20:	00019d07 	.word	0x00019d07
    8e24:	05040300 	.word	0x05040300
    8e28:	00746e69 	.word	0x00746e69
    8e2c:	85070402 	.word	0x85070402
    8e30:	02000001 	.word	0x02000001
    8e34:	00950508 	.word	0x00950508
    8e38:	08020000 	.word	0x08020000
    8e3c:	00017b07 	.word	0x00017b07
    8e40:	05040200 	.word	0x05040200
    8e44:	0000009a 	.word	0x0000009a
    8e48:	05070404 	.word	0x05070404
    8e4c:	07040204 	.word	0x07040204
    8e50:	00000180 	.word	0x00000180
    8e54:	00760406 	.word	0x00760406
    8e58:	01020000 	.word	0x01020000
    8e5c:	00011d08 	.word	0x00011d08
    8e60:	35810700 	.word	0x35810700
    8e64:	d6020000 	.word	0xd6020000
    8e68:	00000048 	.word	0x00000048
    8e6c:	36ea0108 	.word	0x36ea0108
    8e70:	2f010000 	.word	0x2f010000
    8e74:	00006701 	.word	0x00006701
	...
    8e80:	002f0f00 	.word	0x002f0f00
    8e84:	00010c00 	.word	0x00010c00
    8e88:	006d0900 	.word	0x006d0900
    8e8c:	00672b01 	.word	0x00672b01
    8e90:	2f2e0000 	.word	0x2f2e0000
    8e94:	63090000 	.word	0x63090000
    8e98:	412b0100 	.word	0x412b0100
    8e9c:	62000000 	.word	0x62000000
    8ea0:	0900002f 	.word	0x0900002f
    8ea4:	2b01006e 	.word	0x2b01006e
    8ea8:	0000007d 	.word	0x0000007d
    8eac:	00002f8b 	.word	0x00002f8b
    8eb0:	0100730a 	.word	0x0100730a
    8eb4:	0000703a 	.word	0x0000703a
    8eb8:	002fbf00 	.word	0x002fbf00
    8ebc:	00690b00 	.word	0x00690b00
    8ec0:	00413b01 	.word	0x00413b01
    8ec4:	f10c0000 	.word	0xf10c0000
    8ec8:	01000036 	.word	0x01000036
    8ecc:	0000693c 	.word	0x0000693c
    8ed0:	002fdd00 	.word	0x002fdd00
    8ed4:	36710c00 	.word	0x36710c00
    8ed8:	3d010000 	.word	0x3d010000
    8edc:	0000010c 	.word	0x0000010c
    8ee0:	00003006 	.word	0x00003006
    8ee4:	0100640d 	.word	0x0100640d
    8ee8:	0000483e 	.word	0x0000483e
    8eec:	00550100 	.word	0x00550100
    8ef0:	00690406 	.word	0x00690406
    8ef4:	a1000000 	.word	0xa1000000
    8ef8:	02000009 	.word	0x02000009
    8efc:	001ef600 	.word	0x001ef600
    8f00:	00010400 	.word	0x00010400
    8f04:	01000000 	.word	0x01000000
    8f08:	000036f8 	.word	0x000036f8
    8f0c:	00003090 	.word	0x00003090
	...
    8f18:	00001f90 	.word	0x00001f90
    8f1c:	69050402 	.word	0x69050402
    8f20:	0300746e 	.word	0x0300746e
    8f24:	01850704 	.word	0x01850704
    8f28:	01030000 	.word	0x01030000
    8f2c:	00011606 	.word	0x00011606
    8f30:	08010300 	.word	0x08010300
    8f34:	00000114 	.word	0x00000114
    8f38:	52050203 	.word	0x52050203
    8f3c:	03000000 	.word	0x03000000
    8f40:	019d0702 	.word	0x019d0702
    8f44:	08030000 	.word	0x08030000
    8f48:	00009505 	.word	0x00009505
    8f4c:	07080300 	.word	0x07080300
    8f50:	0000017b 	.word	0x0000017b
    8f54:	00334704 	.word	0x00334704
    8f58:	25070200 	.word	0x25070200
    8f5c:	03000000 	.word	0x03000000
    8f60:	009a0504 	.word	0x009a0504
    8f64:	f6040000 	.word	0xf6040000
    8f68:	03000033 	.word	0x03000033
    8f6c:	0000682c 	.word	0x0000682c
    8f70:	32ef0500 	.word	0x32ef0500
    8f74:	63040000 	.word	0x63040000
    8f78:	00002c01 	.word	0x00002c01
    8f7c:	03040600 	.word	0x03040600
    8f80:	0000a547 	.word	0x0000a547
    8f84:	32e90700 	.word	0x32e90700
    8f88:	48030000 	.word	0x48030000
    8f8c:	0000007a 	.word	0x0000007a
    8f90:	00329b07 	.word	0x00329b07
    8f94:	a5490300 	.word	0xa5490300
    8f98:	00000000 	.word	0x00000000
    8f9c:	00003a08 	.word	0x00003a08
    8fa0:	0000b500 	.word	0x0000b500
    8fa4:	00b50900 	.word	0x00b50900
    8fa8:	00030000 	.word	0x00030000
    8fac:	0b07040a 	.word	0x0b07040a
    8fb0:	dd440308 	.word	0xdd440308
    8fb4:	0c000000 	.word	0x0c000000
    8fb8:	000033e0 	.word	0x000033e0
    8fbc:	00254503 	.word	0x00254503
    8fc0:	23020000 	.word	0x23020000
    8fc4:	33e80c00 	.word	0x33e80c00
    8fc8:	4a030000 	.word	0x4a030000
    8fcc:	00000086 	.word	0x00000086
    8fd0:	00042302 	.word	0x00042302
    8fd4:	00337c04 	.word	0x00337c04
    8fd8:	b84b0300 	.word	0xb84b0300
    8fdc:	04000000 	.word	0x04000000
    8fe0:	0000326d 	.word	0x0000326d
    8fe4:	005d4f03 	.word	0x005d4f03
    8fe8:	040d0000 	.word	0x040d0000
    8fec:	00342904 	.word	0x00342904
    8ff0:	00150500 	.word	0x00150500
    8ff4:	03000001 	.word	0x03000001
    8ff8:	01800704 	.word	0x01800704
    8ffc:	7e0e0000 	.word	0x7e0e0000
    9000:	18000032 	.word	0x18000032
    9004:	01662d05 	.word	0x01662d05
    9008:	940c0000 	.word	0x940c0000
    900c:	05000033 	.word	0x05000033
    9010:	0001662e 	.word	0x0001662e
    9014:	00230200 	.word	0x00230200
    9018:	006b5f0f 	.word	0x006b5f0f
    901c:	00252f05 	.word	0x00252f05
    9020:	23020000 	.word	0x23020000
    9024:	33cb0c04 	.word	0x33cb0c04
    9028:	2f050000 	.word	0x2f050000
    902c:	00000025 	.word	0x00000025
    9030:	0c082302 	.word	0x0c082302
    9034:	00003267 	.word	0x00003267
    9038:	00252f05 	.word	0x00252f05
    903c:	23020000 	.word	0x23020000
    9040:	34750c0c 	.word	0x34750c0c
    9044:	2f050000 	.word	0x2f050000
    9048:	00000025 	.word	0x00000025
    904c:	0f102302 	.word	0x0f102302
    9050:	0500785f 	.word	0x0500785f
    9054:	00016c30 	.word	0x00016c30
    9058:	14230200 	.word	0x14230200
    905c:	07041000 	.word	0x07041000
    9060:	08000001 	.word	0x08000001
    9064:	000000f5 	.word	0x000000f5
    9068:	0000017c 	.word	0x0000017c
    906c:	0000b509 	.word	0x0000b509
    9070:	0e000000 	.word	0x0e000000
    9074:	00003296 	.word	0x00003296
    9078:	07350524 	.word	0x07350524
    907c:	0c000002 	.word	0x0c000002
    9080:	000031ca 	.word	0x000031ca
    9084:	00253605 	.word	0x00253605
    9088:	23020000 	.word	0x23020000
    908c:	34050c00 	.word	0x34050c00
    9090:	37050000 	.word	0x37050000
    9094:	00000025 	.word	0x00000025
    9098:	0c042302 	.word	0x0c042302
    909c:	000031df 	.word	0x000031df
    90a0:	00253805 	.word	0x00253805
    90a4:	23020000 	.word	0x23020000
    90a8:	34ee0c08 	.word	0x34ee0c08
    90ac:	39050000 	.word	0x39050000
    90b0:	00000025 	.word	0x00000025
    90b4:	0c0c2302 	.word	0x0c0c2302
    90b8:	0000331a 	.word	0x0000331a
    90bc:	00253a05 	.word	0x00253a05
    90c0:	23020000 	.word	0x23020000
    90c4:	33090c10 	.word	0x33090c10
    90c8:	3b050000 	.word	0x3b050000
    90cc:	00000025 	.word	0x00000025
    90d0:	0c142302 	.word	0x0c142302
    90d4:	0000347a 	.word	0x0000347a
    90d8:	00253c05 	.word	0x00253c05
    90dc:	23020000 	.word	0x23020000
    90e0:	335e0c18 	.word	0x335e0c18
    90e4:	3d050000 	.word	0x3d050000
    90e8:	00000025 	.word	0x00000025
    90ec:	0c1c2302 	.word	0x0c1c2302
    90f0:	000034b5 	.word	0x000034b5
    90f4:	00253e05 	.word	0x00253e05
    90f8:	23020000 	.word	0x23020000
    90fc:	ee110020 	.word	0xee110020
    9100:	08000031 	.word	0x08000031
    9104:	50470501 	.word	0x50470501
    9108:	0c000002 	.word	0x0c000002
    910c:	0000325a 	.word	0x0000325a
    9110:	02504805 	.word	0x02504805
    9114:	23020000 	.word	0x23020000
    9118:	312c0c00 	.word	0x312c0c00
    911c:	49050000 	.word	0x49050000
    9120:	00000250 	.word	0x00000250
    9124:	01802303 	.word	0x01802303
    9128:	00341b0c 	.word	0x00341b0c
    912c:	f54b0500 	.word	0xf54b0500
    9130:	03000000 	.word	0x03000000
    9134:	0c028023 	.word	0x0c028023
    9138:	00003213 	.word	0x00003213
    913c:	00f54e05 	.word	0x00f54e05
    9140:	23030000 	.word	0x23030000
    9144:	08000284 	.word	0x08000284
    9148:	000000f3 	.word	0x000000f3
    914c:	00000260 	.word	0x00000260
    9150:	0000b509 	.word	0x0000b509
    9154:	11001f00 	.word	0x11001f00
    9158:	00003124 	.word	0x00003124
    915c:	59050190 	.word	0x59050190
    9160:	000002a7 	.word	0x000002a7
    9164:	0033940c 	.word	0x0033940c
    9168:	a75a0500 	.word	0xa75a0500
    916c:	02000002 	.word	0x02000002
    9170:	ac0c0023 	.word	0xac0c0023
    9174:	05000033 	.word	0x05000033
    9178:	0000255b 	.word	0x0000255b
    917c:	04230200 	.word	0x04230200
    9180:	0032620c 	.word	0x0032620c
    9184:	ad5d0500 	.word	0xad5d0500
    9188:	02000002 	.word	0x02000002
    918c:	ee0c0823 	.word	0xee0c0823
    9190:	05000031 	.word	0x05000031
    9194:	0002075e 	.word	0x0002075e
    9198:	88230300 	.word	0x88230300
    919c:	04100001 	.word	0x04100001
    91a0:	00000260 	.word	0x00000260
    91a4:	0002bf08 	.word	0x0002bf08
    91a8:	0002bd00 	.word	0x0002bd00
    91ac:	00b50900 	.word	0x00b50900
    91b0:	001f0000 	.word	0x001f0000
    91b4:	04100112 	.word	0x04100112
    91b8:	000002bd 	.word	0x000002bd
    91bc:	0033680e 	.word	0x0033680e
    91c0:	69050800 	.word	0x69050800
    91c4:	000002ee 	.word	0x000002ee
    91c8:	0031d90c 	.word	0x0031d90c
    91cc:	ee6a0500 	.word	0xee6a0500
    91d0:	02000002 	.word	0x02000002
    91d4:	6b0c0023 	.word	0x6b0c0023
    91d8:	05000031 	.word	0x05000031
    91dc:	0000256b 	.word	0x0000256b
    91e0:	04230200 	.word	0x04230200
    91e4:	3a041000 	.word	0x3a041000
    91e8:	0e000000 	.word	0x0e000000
    91ec:	00003387 	.word	0x00003387
    91f0:	32a9055c 	.word	0x32a9055c
    91f4:	0f000004 	.word	0x0f000004
    91f8:	0500705f 	.word	0x0500705f
    91fc:	0002eeaa 	.word	0x0002eeaa
    9200:	00230200 	.word	0x00230200
    9204:	00725f0f 	.word	0x00725f0f
    9208:	0025ab05 	.word	0x0025ab05
    920c:	23020000 	.word	0x23020000
    9210:	775f0f04 	.word	0x775f0f04
    9214:	25ac0500 	.word	0x25ac0500
    9218:	02000000 	.word	0x02000000
    921c:	0c0c0823 	.word	0x0c0c0823
    9220:	05000032 	.word	0x05000032
    9224:	000041ad 	.word	0x000041ad
    9228:	0c230200 	.word	0x0c230200
    922c:	0032b20c 	.word	0x0032b20c
    9230:	41ae0500 	.word	0x41ae0500
    9234:	02000000 	.word	0x02000000
    9238:	5f0f0e23 	.word	0x5f0f0e23
    923c:	05006662 	.word	0x05006662
    9240:	0002c5af 	.word	0x0002c5af
    9244:	10230200 	.word	0x10230200
    9248:	0031a40c 	.word	0x0031a40c
    924c:	25b00500 	.word	0x25b00500
    9250:	02000000 	.word	0x02000000
    9254:	fc0c1823 	.word	0xfc0c1823
    9258:	05000031 	.word	0x05000031
    925c:	0000f3b7 	.word	0x0000f3b7
    9260:	1c230200 	.word	0x1c230200
    9264:	0032860c 	.word	0x0032860c
    9268:	c1b90500 	.word	0xc1b90500
    926c:	02000005 	.word	0x02000005
    9270:	020c2023 	.word	0x020c2023
    9274:	05000033 	.word	0x05000033
    9278:	0005f1bb 	.word	0x0005f1bb
    927c:	24230200 	.word	0x24230200
    9280:	0033f00c 	.word	0x0033f00c
    9284:	16bd0500 	.word	0x16bd0500
    9288:	02000006 	.word	0x02000006
    928c:	cf0c2823 	.word	0xcf0c2823
    9290:	05000034 	.word	0x05000034
    9294:	000631be 	.word	0x000631be
    9298:	2c230200 	.word	0x2c230200
    929c:	62755f0f 	.word	0x62755f0f
    92a0:	c5c10500 	.word	0xc5c10500
    92a4:	02000002 	.word	0x02000002
    92a8:	5f0f3023 	.word	0x5f0f3023
    92ac:	05007075 	.word	0x05007075
    92b0:	0002eec2 	.word	0x0002eec2
    92b4:	38230200 	.word	0x38230200
    92b8:	72755f0f 	.word	0x72755f0f
    92bc:	25c30500 	.word	0x25c30500
    92c0:	02000000 	.word	0x02000000
    92c4:	d30c3c23 	.word	0xd30c3c23
    92c8:	05000031 	.word	0x05000031
    92cc:	000637c6 	.word	0x000637c6
    92d0:	40230200 	.word	0x40230200
    92d4:	0034a70c 	.word	0x0034a70c
    92d8:	47c70500 	.word	0x47c70500
    92dc:	02000006 	.word	0x02000006
    92e0:	5f0f4323 	.word	0x5f0f4323
    92e4:	0500626c 	.word	0x0500626c
    92e8:	0002c5ca 	.word	0x0002c5ca
    92ec:	44230200 	.word	0x44230200
    92f0:	0032220c 	.word	0x0032220c
    92f4:	25cd0500 	.word	0x25cd0500
    92f8:	02000000 	.word	0x02000000
    92fc:	330c4c23 	.word	0x330c4c23
    9300:	05000032 	.word	0x05000032
    9304:	000025ce 	.word	0x000025ce
    9308:	50230200 	.word	0x50230200
    930c:	0034fe0c 	.word	0x0034fe0c
    9310:	51d10500 	.word	0x51d10500
    9314:	02000004 	.word	0x02000004
    9318:	f60c5423 	.word	0xf60c5423
    931c:	05000032 	.word	0x05000032
    9320:	0000e8d5 	.word	0x0000e8d5
    9324:	58230200 	.word	0x58230200
    9328:	25011300 	.word	0x25011300
    932c:	51000000 	.word	0x51000000
    9330:	14000004 	.word	0x14000004
    9334:	00000451 	.word	0x00000451
    9338:	0000f314 	.word	0x0000f314
    933c:	05b41400 	.word	0x05b41400
    9340:	25140000 	.word	0x25140000
    9344:	00000000 	.word	0x00000000
    9348:	04570410 	.word	0x04570410
    934c:	d3110000 	.word	0xd3110000
    9350:	00000033 	.word	0x00000033
    9354:	b4250504 	.word	0xb4250504
    9358:	15000005 	.word	0x15000005
    935c:	000033fe 	.word	0x000033fe
    9360:	25024105 	.word	0x25024105
    9364:	02000000 	.word	0x02000000
    9368:	1b150023 	.word	0x1b150023
    936c:	05000032 	.word	0x05000032
    9370:	06a40246 	.word	0x06a40246
    9374:	23020000 	.word	0x23020000
    9378:	32a21504 	.word	0x32a21504
    937c:	46050000 	.word	0x46050000
    9380:	0006a402 	.word	0x0006a402
    9384:	08230200 	.word	0x08230200
    9388:	00327615 	.word	0x00327615
    938c:	02460500 	.word	0x02460500
    9390:	000006a4 	.word	0x000006a4
    9394:	150c2302 	.word	0x150c2302
    9398:	000033a7 	.word	0x000033a7
    939c:	25024805 	.word	0x25024805
    93a0:	02000000 	.word	0x02000000
    93a4:	79151023 	.word	0x79151023
    93a8:	05000031 	.word	0x05000031
    93ac:	08af0249 	.word	0x08af0249
    93b0:	23020000 	.word	0x23020000
    93b4:	34511514 	.word	0x34511514
    93b8:	4b050000 	.word	0x4b050000
    93bc:	00002502 	.word	0x00002502
    93c0:	30230200 	.word	0x30230200
    93c4:	0033b115 	.word	0x0033b115
    93c8:	024c0500 	.word	0x024c0500
    93cc:	000005e6 	.word	0x000005e6
    93d0:	15342302 	.word	0x15342302
    93d4:	00003323 	.word	0x00003323
    93d8:	25024e05 	.word	0x25024e05
    93dc:	02000000 	.word	0x02000000
    93e0:	c1153823 	.word	0xc1153823
    93e4:	05000033 	.word	0x05000033
    93e8:	08cb0250 	.word	0x08cb0250
    93ec:	23020000 	.word	0x23020000
    93f0:	32e1153c 	.word	0x32e1153c
    93f4:	53050000 	.word	0x53050000
    93f8:	00016602 	.word	0x00016602
    93fc:	40230200 	.word	0x40230200
    9400:	00328c15 	.word	0x00328c15
    9404:	02540500 	.word	0x02540500
    9408:	00000025 	.word	0x00000025
    940c:	15442302 	.word	0x15442302
    9410:	000034e9 	.word	0x000034e9
    9414:	66025505 	.word	0x66025505
    9418:	02000001 	.word	0x02000001
    941c:	3d154823 	.word	0x3d154823
    9420:	05000033 	.word	0x05000033
    9424:	08d10256 	.word	0x08d10256
    9428:	23020000 	.word	0x23020000
    942c:	32aa154c 	.word	0x32aa154c
    9430:	59050000 	.word	0x59050000
    9434:	00002502 	.word	0x00002502
    9438:	50230200 	.word	0x50230200
    943c:	00322b15 	.word	0x00322b15
    9440:	025a0500 	.word	0x025a0500
    9444:	000005b4 	.word	0x000005b4
    9448:	15542302 	.word	0x15542302
    944c:	00003359 	.word	0x00003359
    9450:	8d027c05 	.word	0x8d027c05
    9454:	02000008 	.word	0x02000008
    9458:	24155823 	.word	0x24155823
    945c:	05000031 	.word	0x05000031
    9460:	02a7027f 	.word	0x02a7027f
    9464:	23030000 	.word	0x23030000
    9468:	bf1502c8 	.word	0xbf1502c8
    946c:	05000032 	.word	0x05000032
    9470:	02600280 	.word	0x02600280
    9474:	23030000 	.word	0x23030000
    9478:	9d1502cc 	.word	0x9d1502cc
    947c:	05000034 	.word	0x05000034
    9480:	08e30283 	.word	0x08e30283
    9484:	23030000 	.word	0x23030000
    9488:	041505dc 	.word	0x041505dc
    948c:	05000032 	.word	0x05000032
    9490:	06630288 	.word	0x06630288
    9494:	23030000 	.word	0x23030000
    9498:	e91505e0 	.word	0xe91505e0
    949c:	05000031 	.word	0x05000031
    94a0:	08ef0289 	.word	0x08ef0289
    94a4:	23030000 	.word	0x23030000
    94a8:	100005ec 	.word	0x100005ec
    94ac:	0005ba04 	.word	0x0005ba04
    94b0:	08010300 	.word	0x08010300
    94b4:	0000011d 	.word	0x0000011d
    94b8:	04320410 	.word	0x04320410
    94bc:	01130000 	.word	0x01130000
    94c0:	00000025 	.word	0x00000025
    94c4:	000005e6 	.word	0x000005e6
    94c8:	00045114 	.word	0x00045114
    94cc:	00f31400 	.word	0x00f31400
    94d0:	e6140000 	.word	0xe6140000
    94d4:	14000005 	.word	0x14000005
    94d8:	00000025 	.word	0x00000025
    94dc:	ec041000 	.word	0xec041000
    94e0:	16000005 	.word	0x16000005
    94e4:	000005ba 	.word	0x000005ba
    94e8:	05c70410 	.word	0x05c70410
    94ec:	01130000 	.word	0x01130000
    94f0:	0000006f 	.word	0x0000006f
    94f4:	00000616 	.word	0x00000616
    94f8:	00045114 	.word	0x00045114
    94fc:	00f31400 	.word	0x00f31400
    9500:	6f140000 	.word	0x6f140000
    9504:	14000000 	.word	0x14000000
    9508:	00000025 	.word	0x00000025
    950c:	f7041000 	.word	0xf7041000
    9510:	13000005 	.word	0x13000005
    9514:	00002501 	.word	0x00002501
    9518:	00063100 	.word	0x00063100
    951c:	04511400 	.word	0x04511400
    9520:	f3140000 	.word	0xf3140000
    9524:	00000000 	.word	0x00000000
    9528:	061c0410 	.word	0x061c0410
    952c:	3a080000 	.word	0x3a080000
    9530:	47000000 	.word	0x47000000
    9534:	09000006 	.word	0x09000006
    9538:	000000b5 	.word	0x000000b5
    953c:	3a080002 	.word	0x3a080002
    9540:	57000000 	.word	0x57000000
    9544:	09000006 	.word	0x09000006
    9548:	000000b5 	.word	0x000000b5
    954c:	75050000 	.word	0x75050000
    9550:	05000033 	.word	0x05000033
    9554:	02f4010e 	.word	0x02f4010e
    9558:	84170000 	.word	0x84170000
    955c:	0c000034 	.word	0x0c000034
    9560:	9e011305 	.word	0x9e011305
    9564:	15000006 	.word	0x15000006
    9568:	00003394 	.word	0x00003394
    956c:	9e011405 	.word	0x9e011405
    9570:	02000006 	.word	0x02000006
    9574:	b8150023 	.word	0xb8150023
    9578:	05000032 	.word	0x05000032
    957c:	00250115 	.word	0x00250115
    9580:	23020000 	.word	0x23020000
    9584:	336f1504 	.word	0x336f1504
    9588:	16050000 	.word	0x16050000
    958c:	0006a401 	.word	0x0006a401
    9590:	08230200 	.word	0x08230200
    9594:	63041000 	.word	0x63041000
    9598:	10000006 	.word	0x10000006
    959c:	00065704 	.word	0x00065704
    95a0:	31711700 	.word	0x31711700
    95a4:	050e0000 	.word	0x050e0000
    95a8:	06e5012e 	.word	0x06e5012e
    95ac:	da150000 	.word	0xda150000
    95b0:	05000033 	.word	0x05000033
    95b4:	06e5012f 	.word	0x06e5012f
    95b8:	23020000 	.word	0x23020000
    95bc:	32fc1500 	.word	0x32fc1500
    95c0:	30050000 	.word	0x30050000
    95c4:	0006e501 	.word	0x0006e501
    95c8:	06230200 	.word	0x06230200
    95cc:	00342415 	.word	0x00342415
    95d0:	01310500 	.word	0x01310500
    95d4:	00000048 	.word	0x00000048
    95d8:	000c2302 	.word	0x000c2302
    95dc:	00004808 	.word	0x00004808
    95e0:	0006f500 	.word	0x0006f500
    95e4:	00b50900 	.word	0x00b50900
    95e8:	00020000 	.word	0x00020000
    95ec:	5f05d018 	.word	0x5f05d018
    95f0:	00081502 	.word	0x00081502
    95f4:	34681500 	.word	0x34681500
    95f8:	60050000 	.word	0x60050000
    95fc:	00002c02 	.word	0x00002c02
    9600:	00230200 	.word	0x00230200
    9604:	00340e15 	.word	0x00340e15
    9608:	02610500 	.word	0x02610500
    960c:	000005b4 	.word	0x000005b4
    9610:	15042302 	.word	0x15042302
    9614:	000032d4 	.word	0x000032d4
    9618:	15026205 	.word	0x15026205
    961c:	02000008 	.word	0x02000008
    9620:	c0150823 	.word	0xc0150823
    9624:	05000034 	.word	0x05000034
    9628:	017c0263 	.word	0x017c0263
    962c:	23020000 	.word	0x23020000
    9630:	332e1524 	.word	0x332e1524
    9634:	64050000 	.word	0x64050000
    9638:	00002502 	.word	0x00002502
    963c:	48230200 	.word	0x48230200
    9640:	00338f15 	.word	0x00338f15
    9644:	02650500 	.word	0x02650500
    9648:	00000056 	.word	0x00000056
    964c:	15502302 	.word	0x15502302
    9650:	000034d6 	.word	0x000034d6
    9654:	aa026605 	.word	0xaa026605
    9658:	02000006 	.word	0x02000006
    965c:	9a155823 	.word	0x9a155823
    9660:	05000033 	.word	0x05000033
    9664:	00dd0267 	.word	0x00dd0267
    9668:	23020000 	.word	0x23020000
    966c:	34db1568 	.word	0x34db1568
    9670:	68050000 	.word	0x68050000
    9674:	0000dd02 	.word	0x0000dd02
    9678:	70230200 	.word	0x70230200
    967c:	0031bc15 	.word	0x0031bc15
    9680:	02690500 	.word	0x02690500
    9684:	000000dd 	.word	0x000000dd
    9688:	15782302 	.word	0x15782302
    968c:	00003493 	.word	0x00003493
    9690:	25026a05 	.word	0x25026a05
    9694:	03000008 	.word	0x03000008
    9698:	15018023 	.word	0x15018023
    969c:	000032c8 	.word	0x000032c8
    96a0:	35026b05 	.word	0x35026b05
    96a4:	03000008 	.word	0x03000008
    96a8:	15018823 	.word	0x15018823
    96ac:	00003431 	.word	0x00003431
    96b0:	25026c05 	.word	0x25026c05
    96b4:	03000000 	.word	0x03000000
    96b8:	1501a023 	.word	0x1501a023
    96bc:	0000324c 	.word	0x0000324c
    96c0:	dd026d05 	.word	0xdd026d05
    96c4:	03000000 	.word	0x03000000
    96c8:	1501a423 	.word	0x1501a423
    96cc:	000031ad 	.word	0x000031ad
    96d0:	dd026e05 	.word	0xdd026e05
    96d4:	03000000 	.word	0x03000000
    96d8:	1501ac23 	.word	0x1501ac23
    96dc:	0000323b 	.word	0x0000323b
    96e0:	dd026f05 	.word	0xdd026f05
    96e4:	03000000 	.word	0x03000000
    96e8:	1501b423 	.word	0x1501b423
    96ec:	00003184 	.word	0x00003184
    96f0:	dd027005 	.word	0xdd027005
    96f4:	03000000 	.word	0x03000000
    96f8:	1501bc23 	.word	0x1501bc23
    96fc:	00003193 	.word	0x00003193
    9700:	dd027105 	.word	0xdd027105
    9704:	03000000 	.word	0x03000000
    9708:	0001c423 	.word	0x0001c423
    970c:	0005ba08 	.word	0x0005ba08
    9710:	00082500 	.word	0x00082500
    9714:	00b50900 	.word	0x00b50900
    9718:	00190000 	.word	0x00190000
    971c:	0005ba08 	.word	0x0005ba08
    9720:	00083500 	.word	0x00083500
    9724:	00b50900 	.word	0x00b50900
    9728:	00070000 	.word	0x00070000
    972c:	0005ba08 	.word	0x0005ba08
    9730:	00084500 	.word	0x00084500
    9734:	00b50900 	.word	0x00b50900
    9738:	00170000 	.word	0x00170000
    973c:	7705f018 	.word	0x7705f018
    9740:	00086d02 	.word	0x00086d02
    9744:	33131500 	.word	0x33131500
    9748:	79050000 	.word	0x79050000
    974c:	00086d02 	.word	0x00086d02
    9750:	00230200 	.word	0x00230200
    9754:	00348a15 	.word	0x00348a15
    9758:	027a0500 	.word	0x027a0500
    975c:	0000087d 	.word	0x0000087d
    9760:	00782302 	.word	0x00782302
    9764:	0002ee08 	.word	0x0002ee08
    9768:	00087d00 	.word	0x00087d00
    976c:	00b50900 	.word	0x00b50900
    9770:	001d0000 	.word	0x001d0000
    9774:	00002c08 	.word	0x00002c08
    9778:	00088d00 	.word	0x00088d00
    977c:	00b50900 	.word	0x00b50900
    9780:	001d0000 	.word	0x001d0000
    9784:	5d05f019 	.word	0x5d05f019
    9788:	0008af02 	.word	0x0008af02
    978c:	33d31a00 	.word	0x33d31a00
    9790:	72050000 	.word	0x72050000
    9794:	0006f502 	.word	0x0006f502
    9798:	34ad1a00 	.word	0x34ad1a00
    979c:	7b050000 	.word	0x7b050000
    97a0:	00084502 	.word	0x00084502
    97a4:	ba080000 	.word	0xba080000
    97a8:	bf000005 	.word	0xbf000005
    97ac:	09000008 	.word	0x09000008
    97b0:	000000b5 	.word	0x000000b5
    97b4:	011b0018 	.word	0x011b0018
    97b8:	000008cb 	.word	0x000008cb
    97bc:	00045114 	.word	0x00045114
    97c0:	04100000 	.word	0x04100000
    97c4:	000008bf 	.word	0x000008bf
    97c8:	01660410 	.word	0x01660410
    97cc:	011b0000 	.word	0x011b0000
    97d0:	000008e3 	.word	0x000008e3
    97d4:	00002514 	.word	0x00002514
    97d8:	04100000 	.word	0x04100000
    97dc:	000008e9 	.word	0x000008e9
    97e0:	08d70410 	.word	0x08d70410
    97e4:	57080000 	.word	0x57080000
    97e8:	ff000006 	.word	0xff000006
    97ec:	09000008 	.word	0x09000008
    97f0:	000000b5 	.word	0x000000b5
    97f4:	111c0002 	.word	0x111c0002
    97f8:	01000031 	.word	0x01000031
    97fc:	091e0606 	.word	0x091e0606
    9800:	201d0000 	.word	0x201d0000
    9804:	00000031 	.word	0x00000031
    9808:	0031051d 	.word	0x0031051d
    980c:	fc1d0100 	.word	0xfc1d0100
    9810:	02000030 	.word	0x02000030
    9814:	34011e00 	.word	0x34011e00
    9818:	01000037 	.word	0x01000037
    981c:	00250117 	.word	0x00250117
	...
    9828:	303a0000 	.word	0x303a0000
    982c:	098b0000 	.word	0x098b0000
    9830:	2f1f0000 	.word	0x2f1f0000
    9834:	01000037 	.word	0x01000037
    9838:	00002511 	.word	0x00002511
    983c:	00305900 	.word	0x00305900
    9840:	6e662000 	.word	0x6e662000
    9844:	bf110100 	.word	0xbf110100
    9848:	77000002 	.word	0x77000002
    984c:	20000030 	.word	0x20000030
    9850:	00677261 	.word	0x00677261
    9854:	00f31101 	.word	0x00f31101
    9858:	30950000 	.word	0x30950000
    985c:	64200000 	.word	0x64200000
    9860:	f3110100 	.word	0xf3110100
    9864:	b3000000 	.word	0xb3000000
    9868:	21000030 	.word	0x21000030
    986c:	000031f7 	.word	0x000031f7
    9870:	098b1801 	.word	0x098b1801
    9874:	70220000 	.word	0x70220000
    9878:	a7190100 	.word	0xa7190100
    987c:	01000002 	.word	0x01000002
    9880:	0410005c 	.word	0x0410005c
    9884:	00000207 	.word	0x00000207
    9888:	00343e23 	.word	0x00343e23
    988c:	03280500 	.word	0x03280500
    9890:	0000099f 	.word	0x0000099f
    9894:	51160101 	.word	0x51160101
    9898:	00000004 	.word	0x00000004
    989c:	000009ae 	.word	0x000009ae
    98a0:	20b20002 	.word	0x20b20002
    98a4:	01040000 	.word	0x01040000
    98a8:	00000000 	.word	0x00000000
    98ac:	00375901 	.word	0x00375901
    98b0:	00309000 	.word	0x00309000
	...
    98bc:	0020b700 	.word	0x0020b700
    98c0:	07040200 	.word	0x07040200
    98c4:	00000185 	.word	0x00000185
    98c8:	16060102 	.word	0x16060102
    98cc:	02000001 	.word	0x02000001
    98d0:	01140801 	.word	0x01140801
    98d4:	02020000 	.word	0x02020000
    98d8:	00005205 	.word	0x00005205
    98dc:	07020200 	.word	0x07020200
    98e0:	0000019d 	.word	0x0000019d
    98e4:	69050403 	.word	0x69050403
    98e8:	0200746e 	.word	0x0200746e
    98ec:	00950508 	.word	0x00950508
    98f0:	08020000 	.word	0x08020000
    98f4:	00017b07 	.word	0x00017b07
    98f8:	33470400 	.word	0x33470400
    98fc:	07020000 	.word	0x07020000
    9900:	00000048 	.word	0x00000048
    9904:	9a050402 	.word	0x9a050402
    9908:	04000000 	.word	0x04000000
    990c:	000033f6 	.word	0x000033f6
    9910:	00682c03 	.word	0x00682c03
    9914:	ef050000 	.word	0xef050000
    9918:	04000032 	.word	0x04000032
    991c:	00250163 	.word	0x00250163
    9920:	04060000 	.word	0x04060000
    9924:	00a54703 	.word	0x00a54703
    9928:	e9070000 	.word	0xe9070000
    992c:	03000032 	.word	0x03000032
    9930:	00007a48 	.word	0x00007a48
    9934:	329b0700 	.word	0x329b0700
    9938:	49030000 	.word	0x49030000
    993c:	000000a5 	.word	0x000000a5
    9940:	00330800 	.word	0x00330800
    9944:	00b50000 	.word	0x00b50000
    9948:	b5090000 	.word	0xb5090000
    994c:	03000000 	.word	0x03000000
    9950:	07040a00 	.word	0x07040a00
    9954:	4403080b 	.word	0x4403080b
    9958:	000000dd 	.word	0x000000dd
    995c:	0033e00c 	.word	0x0033e00c
    9960:	48450300 	.word	0x48450300
    9964:	02000000 	.word	0x02000000
    9968:	e80c0023 	.word	0xe80c0023
    996c:	03000033 	.word	0x03000033
    9970:	0000864a 	.word	0x0000864a
    9974:	04230200 	.word	0x04230200
    9978:	337c0400 	.word	0x337c0400
    997c:	4b030000 	.word	0x4b030000
    9980:	000000b8 	.word	0x000000b8
    9984:	00326d04 	.word	0x00326d04
    9988:	5d4f0300 	.word	0x5d4f0300
    998c:	0d000000 	.word	0x0d000000
    9990:	34290404 	.word	0x34290404
    9994:	15050000 	.word	0x15050000
    9998:	00000100 	.word	0x00000100
    999c:	80070402 	.word	0x80070402
    99a0:	0e000001 	.word	0x0e000001
    99a4:	0000327e 	.word	0x0000327e
    99a8:	662d0518 	.word	0x662d0518
    99ac:	0c000001 	.word	0x0c000001
    99b0:	00003394 	.word	0x00003394
    99b4:	01662e05 	.word	0x01662e05
    99b8:	23020000 	.word	0x23020000
    99bc:	6b5f0f00 	.word	0x6b5f0f00
    99c0:	482f0500 	.word	0x482f0500
    99c4:	02000000 	.word	0x02000000
    99c8:	cb0c0423 	.word	0xcb0c0423
    99cc:	05000033 	.word	0x05000033
    99d0:	0000482f 	.word	0x0000482f
    99d4:	08230200 	.word	0x08230200
    99d8:	0032670c 	.word	0x0032670c
    99dc:	482f0500 	.word	0x482f0500
    99e0:	02000000 	.word	0x02000000
    99e4:	750c0c23 	.word	0x750c0c23
    99e8:	05000034 	.word	0x05000034
    99ec:	0000482f 	.word	0x0000482f
    99f0:	10230200 	.word	0x10230200
    99f4:	00785f0f 	.word	0x00785f0f
    99f8:	016c3005 	.word	0x016c3005
    99fc:	23020000 	.word	0x23020000
    9a00:	04100014 	.word	0x04100014
    9a04:	00000107 	.word	0x00000107
    9a08:	0000f508 	.word	0x0000f508
    9a0c:	00017c00 	.word	0x00017c00
    9a10:	00b50900 	.word	0x00b50900
    9a14:	00000000 	.word	0x00000000
    9a18:	0032960e 	.word	0x0032960e
    9a1c:	35052400 	.word	0x35052400
    9a20:	00000207 	.word	0x00000207
    9a24:	0031ca0c 	.word	0x0031ca0c
    9a28:	48360500 	.word	0x48360500
    9a2c:	02000000 	.word	0x02000000
    9a30:	050c0023 	.word	0x050c0023
    9a34:	05000034 	.word	0x05000034
    9a38:	00004837 	.word	0x00004837
    9a3c:	04230200 	.word	0x04230200
    9a40:	0031df0c 	.word	0x0031df0c
    9a44:	48380500 	.word	0x48380500
    9a48:	02000000 	.word	0x02000000
    9a4c:	ee0c0823 	.word	0xee0c0823
    9a50:	05000034 	.word	0x05000034
    9a54:	00004839 	.word	0x00004839
    9a58:	0c230200 	.word	0x0c230200
    9a5c:	00331a0c 	.word	0x00331a0c
    9a60:	483a0500 	.word	0x483a0500
    9a64:	02000000 	.word	0x02000000
    9a68:	090c1023 	.word	0x090c1023
    9a6c:	05000033 	.word	0x05000033
    9a70:	0000483b 	.word	0x0000483b
    9a74:	14230200 	.word	0x14230200
    9a78:	00347a0c 	.word	0x00347a0c
    9a7c:	483c0500 	.word	0x483c0500
    9a80:	02000000 	.word	0x02000000
    9a84:	5e0c1823 	.word	0x5e0c1823
    9a88:	05000033 	.word	0x05000033
    9a8c:	0000483d 	.word	0x0000483d
    9a90:	1c230200 	.word	0x1c230200
    9a94:	0034b50c 	.word	0x0034b50c
    9a98:	483e0500 	.word	0x483e0500
    9a9c:	02000000 	.word	0x02000000
    9aa0:	11002023 	.word	0x11002023
    9aa4:	000031ee 	.word	0x000031ee
    9aa8:	47050108 	.word	0x47050108
    9aac:	00000250 	.word	0x00000250
    9ab0:	00325a0c 	.word	0x00325a0c
    9ab4:	50480500 	.word	0x50480500
    9ab8:	02000002 	.word	0x02000002
    9abc:	2c0c0023 	.word	0x2c0c0023
    9ac0:	05000031 	.word	0x05000031
    9ac4:	00025049 	.word	0x00025049
    9ac8:	80230300 	.word	0x80230300
    9acc:	341b0c01 	.word	0x341b0c01
    9ad0:	4b050000 	.word	0x4b050000
    9ad4:	000000f5 	.word	0x000000f5
    9ad8:	02802303 	.word	0x02802303
    9adc:	0032130c 	.word	0x0032130c
    9ae0:	f54e0500 	.word	0xf54e0500
    9ae4:	03000000 	.word	0x03000000
    9ae8:	00028423 	.word	0x00028423
    9aec:	0000f308 	.word	0x0000f308
    9af0:	00026000 	.word	0x00026000
    9af4:	00b50900 	.word	0x00b50900
    9af8:	001f0000 	.word	0x001f0000
    9afc:	00312411 	.word	0x00312411
    9b00:	05019000 	.word	0x05019000
    9b04:	0002a759 	.word	0x0002a759
    9b08:	33940c00 	.word	0x33940c00
    9b0c:	5a050000 	.word	0x5a050000
    9b10:	000002a7 	.word	0x000002a7
    9b14:	0c002302 	.word	0x0c002302
    9b18:	000033ac 	.word	0x000033ac
    9b1c:	00485b05 	.word	0x00485b05
    9b20:	23020000 	.word	0x23020000
    9b24:	32620c04 	.word	0x32620c04
    9b28:	5d050000 	.word	0x5d050000
    9b2c:	000002ad 	.word	0x000002ad
    9b30:	0c082302 	.word	0x0c082302
    9b34:	000031ee 	.word	0x000031ee
    9b38:	02075e05 	.word	0x02075e05
    9b3c:	23030000 	.word	0x23030000
    9b40:	10000188 	.word	0x10000188
    9b44:	00026004 	.word	0x00026004
    9b48:	02bf0800 	.word	0x02bf0800
    9b4c:	02bd0000 	.word	0x02bd0000
    9b50:	b5090000 	.word	0xb5090000
    9b54:	1f000000 	.word	0x1f000000
    9b58:	10011200 	.word	0x10011200
    9b5c:	0002bd04 	.word	0x0002bd04
    9b60:	33680e00 	.word	0x33680e00
    9b64:	05080000 	.word	0x05080000
    9b68:	0002ee69 	.word	0x0002ee69
    9b6c:	31d90c00 	.word	0x31d90c00
    9b70:	6a050000 	.word	0x6a050000
    9b74:	000002ee 	.word	0x000002ee
    9b78:	0c002302 	.word	0x0c002302
    9b7c:	0000316b 	.word	0x0000316b
    9b80:	00486b05 	.word	0x00486b05
    9b84:	23020000 	.word	0x23020000
    9b88:	04100004 	.word	0x04100004
    9b8c:	00000033 	.word	0x00000033
    9b90:	0033870e 	.word	0x0033870e
    9b94:	a9055c00 	.word	0xa9055c00
    9b98:	00000432 	.word	0x00000432
    9b9c:	00705f0f 	.word	0x00705f0f
    9ba0:	02eeaa05 	.word	0x02eeaa05
    9ba4:	23020000 	.word	0x23020000
    9ba8:	725f0f00 	.word	0x725f0f00
    9bac:	48ab0500 	.word	0x48ab0500
    9bb0:	02000000 	.word	0x02000000
    9bb4:	5f0f0423 	.word	0x5f0f0423
    9bb8:	ac050077 	.word	0xac050077
    9bbc:	00000048 	.word	0x00000048
    9bc0:	0c082302 	.word	0x0c082302
    9bc4:	0000320c 	.word	0x0000320c
    9bc8:	003aad05 	.word	0x003aad05
    9bcc:	23020000 	.word	0x23020000
    9bd0:	32b20c0c 	.word	0x32b20c0c
    9bd4:	ae050000 	.word	0xae050000
    9bd8:	0000003a 	.word	0x0000003a
    9bdc:	0f0e2302 	.word	0x0f0e2302
    9be0:	0066625f 	.word	0x0066625f
    9be4:	02c5af05 	.word	0x02c5af05
    9be8:	23020000 	.word	0x23020000
    9bec:	31a40c10 	.word	0x31a40c10
    9bf0:	b0050000 	.word	0xb0050000
    9bf4:	00000048 	.word	0x00000048
    9bf8:	0c182302 	.word	0x0c182302
    9bfc:	000031fc 	.word	0x000031fc
    9c00:	00f3b705 	.word	0x00f3b705
    9c04:	23020000 	.word	0x23020000
    9c08:	32860c1c 	.word	0x32860c1c
    9c0c:	b9050000 	.word	0xb9050000
    9c10:	000005c1 	.word	0x000005c1
    9c14:	0c202302 	.word	0x0c202302
    9c18:	00003302 	.word	0x00003302
    9c1c:	05f1bb05 	.word	0x05f1bb05
    9c20:	23020000 	.word	0x23020000
    9c24:	33f00c24 	.word	0x33f00c24
    9c28:	bd050000 	.word	0xbd050000
    9c2c:	00000616 	.word	0x00000616
    9c30:	0c282302 	.word	0x0c282302
    9c34:	000034cf 	.word	0x000034cf
    9c38:	0631be05 	.word	0x0631be05
    9c3c:	23020000 	.word	0x23020000
    9c40:	755f0f2c 	.word	0x755f0f2c
    9c44:	c1050062 	.word	0xc1050062
    9c48:	000002c5 	.word	0x000002c5
    9c4c:	0f302302 	.word	0x0f302302
    9c50:	0070755f 	.word	0x0070755f
    9c54:	02eec205 	.word	0x02eec205
    9c58:	23020000 	.word	0x23020000
    9c5c:	755f0f38 	.word	0x755f0f38
    9c60:	c3050072 	.word	0xc3050072
    9c64:	00000048 	.word	0x00000048
    9c68:	0c3c2302 	.word	0x0c3c2302
    9c6c:	000031d3 	.word	0x000031d3
    9c70:	0637c605 	.word	0x0637c605
    9c74:	23020000 	.word	0x23020000
    9c78:	34a70c40 	.word	0x34a70c40
    9c7c:	c7050000 	.word	0xc7050000
    9c80:	00000647 	.word	0x00000647
    9c84:	0f432302 	.word	0x0f432302
    9c88:	00626c5f 	.word	0x00626c5f
    9c8c:	02c5ca05 	.word	0x02c5ca05
    9c90:	23020000 	.word	0x23020000
    9c94:	32220c44 	.word	0x32220c44
    9c98:	cd050000 	.word	0xcd050000
    9c9c:	00000048 	.word	0x00000048
    9ca0:	0c4c2302 	.word	0x0c4c2302
    9ca4:	00003233 	.word	0x00003233
    9ca8:	0048ce05 	.word	0x0048ce05
    9cac:	23020000 	.word	0x23020000
    9cb0:	34fe0c50 	.word	0x34fe0c50
    9cb4:	d1050000 	.word	0xd1050000
    9cb8:	00000451 	.word	0x00000451
    9cbc:	0c542302 	.word	0x0c542302
    9cc0:	000032f6 	.word	0x000032f6
    9cc4:	00e8d505 	.word	0x00e8d505
    9cc8:	23020000 	.word	0x23020000
    9ccc:	01130058 	.word	0x01130058
    9cd0:	00000048 	.word	0x00000048
    9cd4:	00000451 	.word	0x00000451
    9cd8:	00045114 	.word	0x00045114
    9cdc:	00f31400 	.word	0x00f31400
    9ce0:	b4140000 	.word	0xb4140000
    9ce4:	14000005 	.word	0x14000005
    9ce8:	00000048 	.word	0x00000048
    9cec:	57041000 	.word	0x57041000
    9cf0:	11000004 	.word	0x11000004
    9cf4:	000033d3 	.word	0x000033d3
    9cf8:	25050400 	.word	0x25050400
    9cfc:	000005b4 	.word	0x000005b4
    9d00:	0033fe15 	.word	0x0033fe15
    9d04:	02410500 	.word	0x02410500
    9d08:	00000048 	.word	0x00000048
    9d0c:	15002302 	.word	0x15002302
    9d10:	0000321b 	.word	0x0000321b
    9d14:	a4024605 	.word	0xa4024605
    9d18:	02000006 	.word	0x02000006
    9d1c:	a2150423 	.word	0xa2150423
    9d20:	05000032 	.word	0x05000032
    9d24:	06a40246 	.word	0x06a40246
    9d28:	23020000 	.word	0x23020000
    9d2c:	32761508 	.word	0x32761508
    9d30:	46050000 	.word	0x46050000
    9d34:	0006a402 	.word	0x0006a402
    9d38:	0c230200 	.word	0x0c230200
    9d3c:	0033a715 	.word	0x0033a715
    9d40:	02480500 	.word	0x02480500
    9d44:	00000048 	.word	0x00000048
    9d48:	15102302 	.word	0x15102302
    9d4c:	00003179 	.word	0x00003179
    9d50:	af024905 	.word	0xaf024905
    9d54:	02000008 	.word	0x02000008
    9d58:	51151423 	.word	0x51151423
    9d5c:	05000034 	.word	0x05000034
    9d60:	0048024b 	.word	0x0048024b
    9d64:	23020000 	.word	0x23020000
    9d68:	33b11530 	.word	0x33b11530
    9d6c:	4c050000 	.word	0x4c050000
    9d70:	0005e602 	.word	0x0005e602
    9d74:	34230200 	.word	0x34230200
    9d78:	00332315 	.word	0x00332315
    9d7c:	024e0500 	.word	0x024e0500
    9d80:	00000048 	.word	0x00000048
    9d84:	15382302 	.word	0x15382302
    9d88:	000033c1 	.word	0x000033c1
    9d8c:	cb025005 	.word	0xcb025005
    9d90:	02000008 	.word	0x02000008
    9d94:	e1153c23 	.word	0xe1153c23
    9d98:	05000032 	.word	0x05000032
    9d9c:	01660253 	.word	0x01660253
    9da0:	23020000 	.word	0x23020000
    9da4:	328c1540 	.word	0x328c1540
    9da8:	54050000 	.word	0x54050000
    9dac:	00004802 	.word	0x00004802
    9db0:	44230200 	.word	0x44230200
    9db4:	0034e915 	.word	0x0034e915
    9db8:	02550500 	.word	0x02550500
    9dbc:	00000166 	.word	0x00000166
    9dc0:	15482302 	.word	0x15482302
    9dc4:	0000333d 	.word	0x0000333d
    9dc8:	d1025605 	.word	0xd1025605
    9dcc:	02000008 	.word	0x02000008
    9dd0:	aa154c23 	.word	0xaa154c23
    9dd4:	05000032 	.word	0x05000032
    9dd8:	00480259 	.word	0x00480259
    9ddc:	23020000 	.word	0x23020000
    9de0:	322b1550 	.word	0x322b1550
    9de4:	5a050000 	.word	0x5a050000
    9de8:	0005b402 	.word	0x0005b402
    9dec:	54230200 	.word	0x54230200
    9df0:	00335915 	.word	0x00335915
    9df4:	027c0500 	.word	0x027c0500
    9df8:	0000088d 	.word	0x0000088d
    9dfc:	15582302 	.word	0x15582302
    9e00:	00003124 	.word	0x00003124
    9e04:	a7027f05 	.word	0xa7027f05
    9e08:	03000002 	.word	0x03000002
    9e0c:	1502c823 	.word	0x1502c823
    9e10:	000032bf 	.word	0x000032bf
    9e14:	60028005 	.word	0x60028005
    9e18:	03000002 	.word	0x03000002
    9e1c:	1502cc23 	.word	0x1502cc23
    9e20:	0000349d 	.word	0x0000349d
    9e24:	e3028305 	.word	0xe3028305
    9e28:	03000008 	.word	0x03000008
    9e2c:	1505dc23 	.word	0x1505dc23
    9e30:	00003204 	.word	0x00003204
    9e34:	63028805 	.word	0x63028805
    9e38:	03000006 	.word	0x03000006
    9e3c:	1505e023 	.word	0x1505e023
    9e40:	000031e9 	.word	0x000031e9
    9e44:	ef028905 	.word	0xef028905
    9e48:	03000008 	.word	0x03000008
    9e4c:	0005ec23 	.word	0x0005ec23
    9e50:	05ba0410 	.word	0x05ba0410
    9e54:	01020000 	.word	0x01020000
    9e58:	00011d08 	.word	0x00011d08
    9e5c:	32041000 	.word	0x32041000
    9e60:	13000004 	.word	0x13000004
    9e64:	00004801 	.word	0x00004801
    9e68:	0005e600 	.word	0x0005e600
    9e6c:	04511400 	.word	0x04511400
    9e70:	f3140000 	.word	0xf3140000
    9e74:	14000000 	.word	0x14000000
    9e78:	000005e6 	.word	0x000005e6
    9e7c:	00004814 	.word	0x00004814
    9e80:	04100000 	.word	0x04100000
    9e84:	000005ec 	.word	0x000005ec
    9e88:	0005ba16 	.word	0x0005ba16
    9e8c:	c7041000 	.word	0xc7041000
    9e90:	13000005 	.word	0x13000005
    9e94:	00006f01 	.word	0x00006f01
    9e98:	00061600 	.word	0x00061600
    9e9c:	04511400 	.word	0x04511400
    9ea0:	f3140000 	.word	0xf3140000
    9ea4:	14000000 	.word	0x14000000
    9ea8:	0000006f 	.word	0x0000006f
    9eac:	00004814 	.word	0x00004814
    9eb0:	04100000 	.word	0x04100000
    9eb4:	000005f7 	.word	0x000005f7
    9eb8:	00480113 	.word	0x00480113
    9ebc:	06310000 	.word	0x06310000
    9ec0:	51140000 	.word	0x51140000
    9ec4:	14000004 	.word	0x14000004
    9ec8:	000000f3 	.word	0x000000f3
    9ecc:	1c041000 	.word	0x1c041000
    9ed0:	08000006 	.word	0x08000006
    9ed4:	00000033 	.word	0x00000033
    9ed8:	00000647 	.word	0x00000647
    9edc:	0000b509 	.word	0x0000b509
    9ee0:	08000200 	.word	0x08000200
    9ee4:	00000033 	.word	0x00000033
    9ee8:	00000657 	.word	0x00000657
    9eec:	0000b509 	.word	0x0000b509
    9ef0:	05000000 	.word	0x05000000
    9ef4:	00003375 	.word	0x00003375
    9ef8:	f4010e05 	.word	0xf4010e05
    9efc:	17000002 	.word	0x17000002
    9f00:	00003484 	.word	0x00003484
    9f04:	0113050c 	.word	0x0113050c
    9f08:	0000069e 	.word	0x0000069e
    9f0c:	00339415 	.word	0x00339415
    9f10:	01140500 	.word	0x01140500
    9f14:	0000069e 	.word	0x0000069e
    9f18:	15002302 	.word	0x15002302
    9f1c:	000032b8 	.word	0x000032b8
    9f20:	48011505 	.word	0x48011505
    9f24:	02000000 	.word	0x02000000
    9f28:	6f150423 	.word	0x6f150423
    9f2c:	05000033 	.word	0x05000033
    9f30:	06a40116 	.word	0x06a40116
    9f34:	23020000 	.word	0x23020000
    9f38:	04100008 	.word	0x04100008
    9f3c:	00000663 	.word	0x00000663
    9f40:	06570410 	.word	0x06570410
    9f44:	71170000 	.word	0x71170000
    9f48:	0e000031 	.word	0x0e000031
    9f4c:	e5012e05 	.word	0xe5012e05
    9f50:	15000006 	.word	0x15000006
    9f54:	000033da 	.word	0x000033da
    9f58:	e5012f05 	.word	0xe5012f05
    9f5c:	02000006 	.word	0x02000006
    9f60:	fc150023 	.word	0xfc150023
    9f64:	05000032 	.word	0x05000032
    9f68:	06e50130 	.word	0x06e50130
    9f6c:	23020000 	.word	0x23020000
    9f70:	34241506 	.word	0x34241506
    9f74:	31050000 	.word	0x31050000
    9f78:	00004101 	.word	0x00004101
    9f7c:	0c230200 	.word	0x0c230200
    9f80:	00410800 	.word	0x00410800
    9f84:	06f50000 	.word	0x06f50000
    9f88:	b5090000 	.word	0xb5090000
    9f8c:	02000000 	.word	0x02000000
    9f90:	05d01800 	.word	0x05d01800
    9f94:	0815025f 	.word	0x0815025f
    9f98:	68150000 	.word	0x68150000
    9f9c:	05000034 	.word	0x05000034
    9fa0:	00250260 	.word	0x00250260
    9fa4:	23020000 	.word	0x23020000
    9fa8:	340e1500 	.word	0x340e1500
    9fac:	61050000 	.word	0x61050000
    9fb0:	0005b402 	.word	0x0005b402
    9fb4:	04230200 	.word	0x04230200
    9fb8:	0032d415 	.word	0x0032d415
    9fbc:	02620500 	.word	0x02620500
    9fc0:	00000815 	.word	0x00000815
    9fc4:	15082302 	.word	0x15082302
    9fc8:	000034c0 	.word	0x000034c0
    9fcc:	7c026305 	.word	0x7c026305
    9fd0:	02000001 	.word	0x02000001
    9fd4:	2e152423 	.word	0x2e152423
    9fd8:	05000033 	.word	0x05000033
    9fdc:	00480264 	.word	0x00480264
    9fe0:	23020000 	.word	0x23020000
    9fe4:	338f1548 	.word	0x338f1548
    9fe8:	65050000 	.word	0x65050000
    9fec:	00005602 	.word	0x00005602
    9ff0:	50230200 	.word	0x50230200
    9ff4:	0034d615 	.word	0x0034d615
    9ff8:	02660500 	.word	0x02660500
    9ffc:	000006aa 	.word	0x000006aa
    a000:	15582302 	.word	0x15582302
    a004:	0000339a 	.word	0x0000339a
    a008:	dd026705 	.word	0xdd026705
    a00c:	02000000 	.word	0x02000000
    a010:	db156823 	.word	0xdb156823
    a014:	05000034 	.word	0x05000034
    a018:	00dd0268 	.word	0x00dd0268
    a01c:	23020000 	.word	0x23020000
    a020:	31bc1570 	.word	0x31bc1570
    a024:	69050000 	.word	0x69050000
    a028:	0000dd02 	.word	0x0000dd02
    a02c:	78230200 	.word	0x78230200
    a030:	00349315 	.word	0x00349315
    a034:	026a0500 	.word	0x026a0500
    a038:	00000825 	.word	0x00000825
    a03c:	01802303 	.word	0x01802303
    a040:	0032c815 	.word	0x0032c815
    a044:	026b0500 	.word	0x026b0500
    a048:	00000835 	.word	0x00000835
    a04c:	01882303 	.word	0x01882303
    a050:	00343115 	.word	0x00343115
    a054:	026c0500 	.word	0x026c0500
    a058:	00000048 	.word	0x00000048
    a05c:	01a02303 	.word	0x01a02303
    a060:	00324c15 	.word	0x00324c15
    a064:	026d0500 	.word	0x026d0500
    a068:	000000dd 	.word	0x000000dd
    a06c:	01a42303 	.word	0x01a42303
    a070:	0031ad15 	.word	0x0031ad15
    a074:	026e0500 	.word	0x026e0500
    a078:	000000dd 	.word	0x000000dd
    a07c:	01ac2303 	.word	0x01ac2303
    a080:	00323b15 	.word	0x00323b15
    a084:	026f0500 	.word	0x026f0500
    a088:	000000dd 	.word	0x000000dd
    a08c:	01b42303 	.word	0x01b42303
    a090:	00318415 	.word	0x00318415
    a094:	02700500 	.word	0x02700500
    a098:	000000dd 	.word	0x000000dd
    a09c:	01bc2303 	.word	0x01bc2303
    a0a0:	00319315 	.word	0x00319315
    a0a4:	02710500 	.word	0x02710500
    a0a8:	000000dd 	.word	0x000000dd
    a0ac:	01c42303 	.word	0x01c42303
    a0b0:	05ba0800 	.word	0x05ba0800
    a0b4:	08250000 	.word	0x08250000
    a0b8:	b5090000 	.word	0xb5090000
    a0bc:	19000000 	.word	0x19000000
    a0c0:	05ba0800 	.word	0x05ba0800
    a0c4:	08350000 	.word	0x08350000
    a0c8:	b5090000 	.word	0xb5090000
    a0cc:	07000000 	.word	0x07000000
    a0d0:	05ba0800 	.word	0x05ba0800
    a0d4:	08450000 	.word	0x08450000
    a0d8:	b5090000 	.word	0xb5090000
    a0dc:	17000000 	.word	0x17000000
    a0e0:	05f01800 	.word	0x05f01800
    a0e4:	086d0277 	.word	0x086d0277
    a0e8:	13150000 	.word	0x13150000
    a0ec:	05000033 	.word	0x05000033
    a0f0:	086d0279 	.word	0x086d0279
    a0f4:	23020000 	.word	0x23020000
    a0f8:	348a1500 	.word	0x348a1500
    a0fc:	7a050000 	.word	0x7a050000
    a100:	00087d02 	.word	0x00087d02
    a104:	78230200 	.word	0x78230200
    a108:	02ee0800 	.word	0x02ee0800
    a10c:	087d0000 	.word	0x087d0000
    a110:	b5090000 	.word	0xb5090000
    a114:	1d000000 	.word	0x1d000000
    a118:	00250800 	.word	0x00250800
    a11c:	088d0000 	.word	0x088d0000
    a120:	b5090000 	.word	0xb5090000
    a124:	1d000000 	.word	0x1d000000
    a128:	05f01900 	.word	0x05f01900
    a12c:	08af025d 	.word	0x08af025d
    a130:	d31a0000 	.word	0xd31a0000
    a134:	05000033 	.word	0x05000033
    a138:	06f50272 	.word	0x06f50272
    a13c:	ad1a0000 	.word	0xad1a0000
    a140:	05000034 	.word	0x05000034
    a144:	0845027b 	.word	0x0845027b
    a148:	08000000 	.word	0x08000000
    a14c:	000005ba 	.word	0x000005ba
    a150:	000008bf 	.word	0x000008bf
    a154:	0000b509 	.word	0x0000b509
    a158:	1b001800 	.word	0x1b001800
    a15c:	0008cb01 	.word	0x0008cb01
    a160:	04511400 	.word	0x04511400
    a164:	10000000 	.word	0x10000000
    a168:	0008bf04 	.word	0x0008bf04
    a16c:	66041000 	.word	0x66041000
    a170:	1b000001 	.word	0x1b000001
    a174:	0008e301 	.word	0x0008e301
    a178:	00481400 	.word	0x00481400
    a17c:	10000000 	.word	0x10000000
    a180:	0008e904 	.word	0x0008e904
    a184:	d7041000 	.word	0xd7041000
    a188:	08000008 	.word	0x08000008
    a18c:	00000657 	.word	0x00000657
    a190:	000008ff 	.word	0x000008ff
    a194:	0000b509 	.word	0x0000b509
    a198:	1c000200 	.word	0x1c000200
    a19c:	00374801 	.word	0x00374801
    a1a0:	01120100 	.word	0x01120100
	...
    a1ac:	000030d1 	.word	0x000030d1
    a1b0:	00000992 	.word	0x00000992
    a1b4:	0034631d 	.word	0x0034631d
    a1b8:	48100100 	.word	0x48100100
    a1bc:	fc000000 	.word	0xfc000000
    a1c0:	1e000030 	.word	0x1e000030
    a1c4:	10010064 	.word	0x10010064
    a1c8:	000000f3 	.word	0x000000f3
    a1cc:	0000314b 	.word	0x0000314b
    a1d0:	0100701f 	.word	0x0100701f
    a1d4:	0002a713 	.word	0x0002a713
    a1d8:	20560100 	.word	0x20560100
    a1dc:	00003795 	.word	0x00003795
    a1e0:	09921401 	.word	0x09921401
    a1e4:	f7200000 	.word	0xf7200000
    a1e8:	01000031 	.word	0x01000031
    a1ec:	00099815 	.word	0x00099815
    a1f0:	006e1f00 	.word	0x006e1f00
    a1f4:	00481601 	.word	0x00481601
    a1f8:	55010000 	.word	0x55010000
    a1fc:	01006921 	.word	0x01006921
    a200:	00004817 	.word	0x00004817
    a204:	6e662200 	.word	0x6e662200
    a208:	bf180100 	.word	0xbf180100
    a20c:	69000002 	.word	0x69000002
    a210:	23000031 	.word	0x23000031
    a214:	0000379b 	.word	0x0000379b
    a218:	08244901 	.word	0x08244901
    a21c:	1f000002 	.word	0x1f000002
    a220:	00646e69 	.word	0x00646e69
    a224:	00482701 	.word	0x00482701
    a228:	58010000 	.word	0x58010000
    a22c:	04100000 	.word	0x04100000
    a230:	000002a7 	.word	0x000002a7
    a234:	02070410 	.word	0x02070410
    a238:	3e250000 	.word	0x3e250000
    a23c:	05000034 	.word	0x05000034
    a240:	09ac0328 	.word	0x09ac0328
    a244:	01010000 	.word	0x01010000
    a248:	00045116 	.word	0x00045116
    a24c:	00490000 	.word	0x00490000
    a250:	00020000 	.word	0x00020000
    a254:	00002282 	.word	0x00002282
    a258:	21d60104 	.word	0x21d60104
    a25c:	02280000 	.word	0x02280000
    a260:	72630000 	.word	0x72630000
    a264:	612e6e74 	.word	0x612e6e74
    a268:	63006d73 	.word	0x63006d73
    a26c:	69775c3a 	.word	0x69775c3a
    a270:	6d72616e 	.word	0x6d72616e
    a274:	75625c73 	.word	0x75625c73
    a278:	5c646c69 	.word	0x5c646c69
    a27c:	2d636367 	.word	0x2d636367
    a280:	6c697562 	.word	0x6c697562
    a284:	63675c64 	.word	0x63675c64
    a288:	4e470063 	.word	0x4e470063
    a28c:	53412055 	.word	0x53412055
    a290:	312e3220 	.word	0x312e3220
    a294:	30352e38 	.word	0x30352e38
    a298:	Address 0x0000a298 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0b0b0024 	bleq	2c0144 <__Stack_Size+0x2bfd44>
      b0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      b4:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
      b8:	030c3f00 	movweq	r3, #52992	; 0xcf00
      bc:	3b0b3a0e 	blcc	2ce8fc <__Stack_Size+0x2ce4fc>
      c0:	110c2705 	tstne	ip, r5, lsl #14
      c4:	40011201 	andmi	r1, r1, r1, lsl #4
      c8:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
      cc:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      d0:	0b3a0e03 	bleq	e838e4 <__Stack_Size+0xe834e4>
      d4:	0111053b 	tsteq	r1, fp, lsr r5
      d8:	0a400112 	beq	1000528 <__Stack_Size+0x1000128>
      dc:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
      e0:	030c3f00 	movweq	r3, #52992	; 0xcf00
      e4:	3b0b3a0e 	blcc	2ce924 <__Stack_Size+0x2ce524>
      e8:	12011105 	andne	r1, r1, #1073741825	; 0x40000001
      ec:	00064001 	andeq	r4, r6, r1
      f0:	012e1000 	teqeq	lr, r0
      f4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
      f8:	0b3b0b3a 	bleq	ec2de8 <__Stack_Size+0xec29e8>
      fc:	13490c27 	movtne	r0, #39975	; 0x9c27
     100:	01120111 	tsteq	r2, r1, lsl r1
     104:	13010640 	movwne	r0, #5696	; 0x1640
     108:	34110000 	ldrcc	r0, [r1]
     10c:	3a080300 	bcc	200d14 <__Stack_Size+0x200914>
     110:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     114:	12000013 	andne	r0, r0, #19	; 0x13
     118:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     11c:	0b3b0b3a 	bleq	ec2e0c <__Stack_Size+0xec2a0c>
     120:	00001349 	andeq	r1, r0, r9, asr #6
     124:	03003413 	movweq	r3, #1043	; 0x413
     128:	3b0b3a08 	blcc	2ce950 <__Stack_Size+0x2ce550>
     12c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     130:	1400000a 	strne	r0, [r0], #-10
     134:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     138:	0b3b0b3a 	bleq	ec2e28 <__Stack_Size+0xec2a28>
     13c:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     140:	00000c3c 	andeq	r0, r0, ip, lsr ip
     144:	49010115 	stmdbmi	r1, {r0, r2, r4, r8}
     148:	00130113 	andseq	r0, r3, r3, lsl r1
     14c:	00211600 	eoreq	r1, r1, r0, lsl #12
     150:	0b2f1349 	bleq	bc4e7c <__Stack_Size+0xbc4a7c>
     154:	34170000 	ldrcc	r0, [r7]
     158:	3a0e0300 	bcc	380d60 <__Stack_Size+0x380960>
     15c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     160:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     164:	0000000a 	andeq	r0, r0, sl
     168:	25011101 	strcs	r1, [r1, #-257]
     16c:	030b130e 	movweq	r1, #45838	; 0xb30e
     170:	110e1b0e 	tstne	lr, lr, lsl #22
     174:	10011201 	andne	r1, r1, r1, lsl #4
     178:	02000006 	andeq	r0, r0, #6	; 0x6
     17c:	0b0b0024 	bleq	2c0214 <__Stack_Size+0x2bfe14>
     180:	0e030b3e 	vmoveq.16	d3[0], r0
     184:	24030000 	strcs	r0, [r3]
     188:	3e0b0b00 	fmacdcc	d0, d11, d0
     18c:	0400000b 	streq	r0, [r0], #-11
     190:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     194:	0b3a0e03 	bleq	e839a8 <__Stack_Size+0xe835a8>
     198:	0c270b3b 	stceq	11, cr0, [r7], #-236
     19c:	01120111 	tsteq	r2, r1, lsl r1
     1a0:	00000a40 	andeq	r0, r0, r0, asr #20
     1a4:	3f002e05 	svccc	0x00002e05
     1a8:	3a0e030c 	bcc	380de0 <__Stack_Size+0x3809e0>
     1ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     1b0:	1201110c 	andne	r1, r1, #3	; 0x3
     1b4:	000a4001 	andeq	r4, sl, r1
     1b8:	002e0600 	eoreq	r0, lr, r0, lsl #12
     1bc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     1c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     1c4:	01110c27 	tsteq	r1, r7, lsr #24
     1c8:	06400112 	undefined
     1cc:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
     1d0:	030c3f00 	movweq	r3, #52992	; 0xcf00
     1d4:	3b0b3a0e 	blcc	2cea14 <__Stack_Size+0x2ce614>
     1d8:	110c270b 	tstne	ip, fp, lsl #14
     1dc:	40011201 	andmi	r1, r1, r1, lsl #4
     1e0:	00000006 	andeq	r0, r0, r6
     1e4:	25011101 	strcs	r1, [r1, #-257]
     1e8:	030b130e 	movweq	r1, #45838	; 0xb30e
     1ec:	110e1b0e 	tstne	lr, lr, lsl #22
     1f0:	10011201 	andne	r1, r1, r1, lsl #4
     1f4:	02000006 	andeq	r0, r0, #6	; 0x6
     1f8:	0b0b0024 	bleq	2c0290 <__Stack_Size+0x2bfe90>
     1fc:	0e030b3e 	vmoveq.16	d3[0], r0
     200:	16030000 	strne	r0, [r3], -r0
     204:	3a080300 	bcc	200e0c <__Stack_Size+0x200a0c>
     208:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     20c:	04000013 	streq	r0, [r0], #-19
     210:	13490035 	movtne	r0, #36917	; 0x9035
     214:	04050000 	streq	r0, [r5]
     218:	3a0b0b01 	bcc	2c2e24 <__Stack_Size+0x2c2a24>
     21c:	010b3b0b 	tsteq	fp, fp, lsl #22
     220:	06000013 	undefined
     224:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     228:	00000d1c 	andeq	r0, r0, ip, lsl sp
     22c:	03002807 	movweq	r2, #2055	; 0x807
     230:	000d1c08 	andeq	r1, sp, r8, lsl #24
     234:	00160800 	andseq	r0, r6, r0, lsl #16
     238:	0b3a0e03 	bleq	e83a4c <__Stack_Size+0xe8364c>
     23c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     240:	24090000 	strcs	r0, [r9]
     244:	3e0b0b00 	fmacdcc	d0, d11, d0
     248:	0a00000b 	beq	27c <_Minimum_Stack_Size+0x17c>
     24c:	0b0b0113 	bleq	2c06a0 <__Stack_Size+0x2c02a0>
     250:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     254:	00001301 	andeq	r1, r0, r1, lsl #6
     258:	03000d0b 	movweq	r0, #3339	; 0xd0b
     25c:	3b0b3a08 	blcc	2cea84 <__Stack_Size+0x2ce684>
     260:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     264:	0c00000a 	stceq	0, cr0, [r0], {10}
     268:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     26c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     270:	0a381349 	beq	e04f9c <__Stack_Size+0xe04b9c>
     274:	130d0000 	movwne	r0, #53248	; 0xd000
     278:	3a0b0b01 	bcc	2c2e84 <__Stack_Size+0x2c2a84>
     27c:	010b3b0b 	tsteq	fp, fp, lsl #22
     280:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     284:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     288:	0b3b0b3a 	bleq	ec2f78 <__Stack_Size+0xec2b78>
     28c:	0a381349 	beq	e04fb8 <__Stack_Size+0xe04bb8>
     290:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     294:	030c3f00 	movweq	r3, #52992	; 0xcf00
     298:	3b0b3a0e 	blcc	2cead8 <__Stack_Size+0x2ce6d8>
     29c:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     2a0:	000a4001 	andeq	r4, sl, r1
     2a4:	002e1000 	eoreq	r1, lr, r0
     2a8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     2ac:	0b3b0b3a 	bleq	ec2f9c <__Stack_Size+0xec2b9c>
     2b0:	01110c27 	tsteq	r1, r7, lsr #24
     2b4:	06400112 	undefined
     2b8:	2e110000 	wxorcs	wr0, wr1, wr0
     2bc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     2c0:	3b0b3a0e 	blcc	2ceb00 <__Stack_Size+0x2ce700>
     2c4:	110c270b 	tstne	ip, fp, lsl #14
     2c8:	40011201 	andmi	r1, r1, r1, lsl #4
     2cc:	00130106 	andseq	r0, r3, r6, lsl #2
     2d0:	00341200 	eorseq	r1, r4, r0, lsl #4
     2d4:	0b3a0e03 	bleq	e83ae8 <__Stack_Size+0xe836e8>
     2d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2dc:	00000a02 	andeq	r0, r0, r2, lsl #20
     2e0:	3f012e13 	svccc	0x00012e13
     2e4:	3a0e030c 	bcc	380f1c <__Stack_Size+0x380b1c>
     2e8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2ec:	1201110c 	andne	r1, r1, #3	; 0x3
     2f0:	00064001 	andeq	r4, r6, r1
     2f4:	00341400 	eorseq	r1, r4, r0, lsl #8
     2f8:	0b3a0e03 	bleq	e83b0c <__Stack_Size+0xe8370c>
     2fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     300:	01000000 	tsteq	r0, r0
     304:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     308:	0e030b13 	vmoveq.32	d3[0], r0
     30c:	01110e1b 	tsteq	r1, fp, lsl lr
     310:	06100112 	undefined
     314:	24020000 	strcs	r0, [r2]
     318:	3e0b0b00 	fmacdcc	d0, d11, d0
     31c:	000e030b 	andeq	r0, lr, fp, lsl #6
     320:	00160300 	andseq	r0, r6, r0, lsl #6
     324:	0b3a0803 	bleq	e82338 <__Stack_Size+0xe81f38>
     328:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     32c:	35040000 	strcc	r0, [r4]
     330:	00134900 	andseq	r4, r3, r0, lsl #18
     334:	01040500 	tsteq	r4, r0, lsl #10
     338:	0b3a0b0b 	bleq	e82f6c <__Stack_Size+0xe82b6c>
     33c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     340:	28060000 	stmdacs	r6, {}
     344:	1c0e0300 	stcne	3, cr0, [lr], {0}
     348:	0700000d 	streq	r0, [r0, -sp]
     34c:	08030028 	stmdaeq	r3, {r3, r5}
     350:	00000d1c 	andeq	r0, r0, ip, lsl sp
     354:	0b002408 	bleq	937c <__Stack_Size+0x8f7c>
     358:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     35c:	01130900 	tsteq	r3, r0, lsl #18
     360:	0b3a0b0b 	bleq	e82f94 <__Stack_Size+0xe82b94>
     364:	1301053b 	movwne	r0, #5435	; 0x153b
     368:	0d0a0000 	stceq	0, cr0, [sl]
     36c:	3a080300 	bcc	200f74 <__Stack_Size+0x200b74>
     370:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     374:	000a3813 	andeq	r3, sl, r3, lsl r8
     378:	000d0b00 	andeq	r0, sp, r0, lsl #22
     37c:	0b3a0e03 	bleq	e83b90 <__Stack_Size+0xe83790>
     380:	1349053b 	movtne	r0, #38203	; 0x953b
     384:	00000a38 	andeq	r0, r0, r8, lsr sl
     388:	0b01130c 	bleq	44fc0 <__Stack_Size+0x44bc0>
     38c:	3b0b3a0b 	blcc	2cebc0 <__Stack_Size+0x2ce7c0>
     390:	0013010b 	andseq	r0, r3, fp, lsl #2
     394:	000d0d00 	andeq	r0, sp, r0, lsl #26
     398:	0b3a0e03 	bleq	e83bac <__Stack_Size+0xe837ac>
     39c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3a0:	00000a38 	andeq	r0, r0, r8, lsr sl
     3a4:	0300160e 	movweq	r1, #1550	; 0x60e
     3a8:	3b0b3a0e 	blcc	2cebe8 <__Stack_Size+0x2ce7e8>
     3ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     3b0:	002e0f00 	eoreq	r0, lr, r0, lsl #30
     3b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3b8:	0b3b0b3a 	bleq	ec30a8 <__Stack_Size+0xec2ca8>
     3bc:	01120111 	tsteq	r2, r1, lsl r1
     3c0:	00000640 	andeq	r0, r0, r0, asr #12
     3c4:	3f012e10 	svccc	0x00012e10
     3c8:	3a0e030c 	bcc	381000 <__Stack_Size+0x380c00>
     3cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     3d0:	1201110c 	andne	r1, r1, #3	; 0x3
     3d4:	01064001 	tsteq	r6, r1
     3d8:	11000013 	tstne	r0, r3, lsl r0
     3dc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     3e0:	0b3b0b3a 	bleq	ec30d0 <__Stack_Size+0xec2cd0>
     3e4:	06021349 	streq	r1, [r2], -r9, asr #6
     3e8:	05120000 	ldreq	r0, [r2]
     3ec:	3a080300 	bcc	200ff4 <__Stack_Size+0x200bf4>
     3f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f4:	00060213 	andeq	r0, r6, r3, lsl r2
     3f8:	00341300 	eorseq	r1, r4, r0, lsl #6
     3fc:	0b3a0803 	bleq	e82410 <__Stack_Size+0xe82010>
     400:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     404:	00000a02 	andeq	r0, r0, r2, lsl #20
     408:	0b000f14 	bleq	4060 <__Stack_Size+0x3c60>
     40c:	0013490b 	andseq	r4, r3, fp, lsl #18
     410:	00241500 	eoreq	r1, r4, r0, lsl #10
     414:	0b3e0b0b 	bleq	f83048 <__Stack_Size+0xf82c48>
     418:	00000803 	andeq	r0, r0, r3, lsl #16
     41c:	03003416 	movweq	r3, #1046	; 0x416
     420:	3b0b3a0e 	blcc	2cec60 <__Stack_Size+0x2ce860>
     424:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     428:	1700000a 	strne	r0, [r0, -sl]
     42c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     430:	0b3b0b3a 	bleq	ec3120 <__Stack_Size+0xec2d20>
     434:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     438:	00000a02 	andeq	r0, r0, r2, lsl #20
     43c:	49010118 	stmdbmi	r1, {r3, r4, r8}
     440:	00130113 	andseq	r0, r3, r3, lsl r1
     444:	00211900 	eoreq	r1, r1, r0, lsl #18
     448:	0b2f1349 	bleq	bc5174 <__Stack_Size+0xbc4d74>
     44c:	01000000 	tsteq	r0, r0
     450:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     454:	0e030b13 	vmoveq.32	d3[0], r0
     458:	01110e1b 	tsteq	r1, fp, lsl lr
     45c:	06100112 	undefined
     460:	24020000 	strcs	r0, [r2]
     464:	3e0b0b00 	fmacdcc	d0, d11, d0
     468:	000e030b 	andeq	r0, lr, fp, lsl #6
     46c:	00160300 	andseq	r0, r6, r0, lsl #6
     470:	0b3a0803 	bleq	e82484 <__Stack_Size+0xe82084>
     474:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     478:	35040000 	strcc	r0, [r4]
     47c:	00134900 	andseq	r4, r3, r0, lsl #18
     480:	01040500 	tsteq	r4, r0, lsl #10
     484:	0b3a0b0b 	bleq	e830b8 <__Stack_Size+0xe82cb8>
     488:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     48c:	28060000 	stmdacs	r6, {}
     490:	1c0e0300 	stcne	3, cr0, [lr], {0}
     494:	0700000d 	streq	r0, [r0, -sp]
     498:	08030028 	stmdaeq	r3, {r3, r5}
     49c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4a0:	0b002408 	bleq	94c8 <__Stack_Size+0x90c8>
     4a4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     4a8:	01130900 	tsteq	r3, r0, lsl #18
     4ac:	0b3a0b0b 	bleq	e830e0 <__Stack_Size+0xe82ce0>
     4b0:	1301053b 	movwne	r0, #5435	; 0x153b
     4b4:	0d0a0000 	stceq	0, cr0, [sl]
     4b8:	3a080300 	bcc	2010c0 <__Stack_Size+0x200cc0>
     4bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4c0:	000a3813 	andeq	r3, sl, r3, lsl r8
     4c4:	000d0b00 	andeq	r0, sp, r0, lsl #22
     4c8:	0b3a0e03 	bleq	e83cdc <__Stack_Size+0xe838dc>
     4cc:	1349053b 	movtne	r0, #38203	; 0x953b
     4d0:	00000a38 	andeq	r0, r0, r8, lsr sl
     4d4:	0b01130c 	bleq	4510c <__Stack_Size+0x44d0c>
     4d8:	3b0b3a0b 	blcc	2ced0c <__Stack_Size+0x2ce90c>
     4dc:	0013010b 	andseq	r0, r3, fp, lsl #2
     4e0:	000d0d00 	andeq	r0, sp, r0, lsl #26
     4e4:	0b3a0e03 	bleq	e83cf8 <__Stack_Size+0xe838f8>
     4e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4ec:	00000a38 	andeq	r0, r0, r8, lsr sl
     4f0:	0300160e 	movweq	r1, #1550	; 0x60e
     4f4:	3b0b3a0e 	blcc	2ced34 <__Stack_Size+0x2ce934>
     4f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     4fc:	012e0f00 	teqeq	lr, r0, lsl #30
     500:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     504:	0b3b0b3a 	bleq	ec31f4 <__Stack_Size+0xec2df4>
     508:	01110c27 	tsteq	r1, r7, lsr #24
     50c:	06400112 	undefined
     510:	00001301 	andeq	r1, r0, r1, lsl #6
     514:	03000510 	movweq	r0, #1296	; 0x510
     518:	3b0b3a0e 	blcc	2ced58 <__Stack_Size+0x2ce958>
     51c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     520:	11000006 	tstne	r0, r6
     524:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     528:	0b3b0b3a 	bleq	ec3218 <__Stack_Size+0xec2e18>
     52c:	0a021349 	beq	85258 <__Stack_Size+0x84e58>
     530:	2e120000 	wxorcs	wr0, wr2, wr0
     534:	030c3f00 	movweq	r3, #52992	; 0xcf00
     538:	3b0b3a0e 	blcc	2ced78 <__Stack_Size+0x2ce978>
     53c:	110c270b 	tstne	ip, fp, lsl #14
     540:	40011201 	andmi	r1, r1, r1, lsl #4
     544:	13000006 	movwne	r0, #6	; 0x6
     548:	08030005 	stmdaeq	r3, {r0, r2}
     54c:	0b3b0b3a 	bleq	ec323c <__Stack_Size+0xec2e3c>
     550:	06021349 	streq	r1, [r2], -r9, asr #6
     554:	34140000 	ldrcc	r0, [r4]
     558:	3a080300 	bcc	201160 <__Stack_Size+0x200d60>
     55c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     560:	00060213 	andeq	r0, r6, r3, lsl r2
     564:	00341500 	eorseq	r1, r4, r0, lsl #10
     568:	0b3a0e03 	bleq	e83d7c <__Stack_Size+0xe8397c>
     56c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     570:	00000602 	andeq	r0, r0, r2, lsl #12
     574:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
     578:	00130113 	andseq	r0, r3, r3, lsl r1
     57c:	00211700 	eoreq	r1, r1, r0, lsl #14
     580:	0b2f1349 	bleq	bc52ac <__Stack_Size+0xbc4eac>
     584:	34180000 	ldrcc	r0, [r8]
     588:	3a0e0300 	bcc	381190 <__Stack_Size+0x380d90>
     58c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     590:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     594:	0000000a 	andeq	r0, r0, sl
     598:	25011101 	strcs	r1, [r1, #-257]
     59c:	030b130e 	movweq	r1, #45838	; 0xb30e
     5a0:	110e1b0e 	tstne	lr, lr, lsl #22
     5a4:	10011201 	andne	r1, r1, r1, lsl #4
     5a8:	02000006 	andeq	r0, r0, #6	; 0x6
     5ac:	0b0b0024 	bleq	2c0644 <__Stack_Size+0x2c0244>
     5b0:	0e030b3e 	vmoveq.16	d3[0], r0
     5b4:	16030000 	strne	r0, [r3], -r0
     5b8:	3a080300 	bcc	2011c0 <__Stack_Size+0x200dc0>
     5bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5c0:	04000013 	streq	r0, [r0], #-19
     5c4:	0b0b0024 	bleq	2c065c <__Stack_Size+0x2c025c>
     5c8:	00000b3e 	andeq	r0, r0, lr, lsr fp
     5cc:	3f002e05 	svccc	0x00002e05
     5d0:	3a0e030c 	bcc	381208 <__Stack_Size+0x380e08>
     5d4:	110b3b0b 	tstne	fp, fp, lsl #22
     5d8:	40011201 	andmi	r1, r1, r1, lsl #4
     5dc:	0600000a 	streq	r0, [r0], -sl
     5e0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     5e4:	0b3a0e03 	bleq	e83df8 <__Stack_Size+0xe839f8>
     5e8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     5ec:	01120111 	tsteq	r2, r1, lsl r1
     5f0:	13010640 	movwne	r0, #5696	; 0x1640
     5f4:	05070000 	streq	r0, [r7]
     5f8:	3a0e0300 	bcc	381200 <__Stack_Size+0x380e00>
     5fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     600:	00060213 	andeq	r0, r6, r3, lsl r2
     604:	002e0800 	eoreq	r0, lr, r0, lsl #16
     608:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     60c:	0b3b0b3a 	bleq	ec32fc <__Stack_Size+0xec2efc>
     610:	01120111 	tsteq	r2, r1, lsl r1
     614:	00000640 	andeq	r0, r0, r0, asr #12
     618:	03003409 	movweq	r3, #1033	; 0x409
     61c:	3b0b3a0e 	blcc	2cee5c <__Stack_Size+0x2cea5c>
     620:	0013490b 	andseq	r4, r3, fp, lsl #18
     624:	00340a00 	eorseq	r0, r4, r0, lsl #20
     628:	0b3a0e03 	bleq	e83e3c <__Stack_Size+0xe83a3c>
     62c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     630:	00000602 	andeq	r0, r0, r2, lsl #12
     634:	0300050b 	movweq	r0, #1291	; 0x50b
     638:	3b0b3a08 	blcc	2cee60 <__Stack_Size+0x2cea60>
     63c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     640:	0c000006 	stceq	0, cr0, [r0], {6}
     644:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     648:	0b3b0b3a 	bleq	ec3338 <__Stack_Size+0xec2f38>
     64c:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     650:	00000a02 	andeq	r0, r0, r2, lsl #20
     654:	01110100 	tsteq	r1, r0, lsl #2
     658:	0b130e25 	bleq	4c3ef4 <__Stack_Size+0x4c3af4>
     65c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     660:	01120111 	tsteq	r2, r1, lsl r1
     664:	00000610 	andeq	r0, r0, r0, lsl r6
     668:	0b002402 	bleq	9678 <__Stack_Size+0x9278>
     66c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     670:	0300000e 	movweq	r0, #14	; 0xe
     674:	08030016 	stmdaeq	r3, {r1, r2, r4}
     678:	0b3b0b3a 	bleq	ec3368 <__Stack_Size+0xec2f68>
     67c:	00001349 	andeq	r1, r0, r9, asr #6
     680:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     684:	05000013 	streq	r0, [r0, #-19]
     688:	0b0b0104 	bleq	2c0aa0 <__Stack_Size+0x2c06a0>
     68c:	0b3b0b3a 	bleq	ec337c <__Stack_Size+0xec2f7c>
     690:	00001301 	andeq	r1, r0, r1, lsl #6
     694:	03002806 	movweq	r2, #2054	; 0x806
     698:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     69c:	00160700 	andseq	r0, r6, r0, lsl #14
     6a0:	0b3a0e03 	bleq	e83eb4 <__Stack_Size+0xe83ab4>
     6a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6a8:	13080000 	movwne	r0, #32768	; 0x8000
     6ac:	3a0b0b01 	bcc	2c32b8 <__Stack_Size+0x2c2eb8>
     6b0:	010b3b0b 	tsteq	fp, fp, lsl #22
     6b4:	09000013 	stmdbeq	r0, {r0, r1, r4}
     6b8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     6bc:	0b3b0b3a 	bleq	ec33ac <__Stack_Size+0xec2fac>
     6c0:	0a381349 	beq	e053ec <__Stack_Size+0xe04fec>
     6c4:	0d0a0000 	stceq	0, cr0, [sl]
     6c8:	3a0e0300 	bcc	3812d0 <__Stack_Size+0x380ed0>
     6cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6d0:	000a3813 	andeq	r3, sl, r3, lsl r8
     6d4:	00240b00 	eoreq	r0, r4, r0, lsl #22
     6d8:	0b3e0b0b 	bleq	f8330c <__Stack_Size+0xf82f0c>
     6dc:	130c0000 	movwne	r0, #49152	; 0xc000
     6e0:	3a0b0b01 	bcc	2c32ec <__Stack_Size+0x2c2eec>
     6e4:	01053b0b 	tsteq	r5, fp, lsl #22
     6e8:	0d000013 	stceq	0, cr0, [r0, #-76]
     6ec:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     6f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     6f4:	0a381349 	beq	e05420 <__Stack_Size+0xe05020>
     6f8:	0d0e0000 	stceq	0, cr0, [lr]
     6fc:	3a0e0300 	bcc	381304 <__Stack_Size+0x380f04>
     700:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     704:	000a3813 	andeq	r3, sl, r3, lsl r8
     708:	012e0f00 	teqeq	lr, r0, lsl #30
     70c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     710:	0b3b0b3a 	bleq	ec3400 <__Stack_Size+0xec3000>
     714:	13490c27 	movtne	r0, #39975	; 0x9c27
     718:	13010b20 	movwne	r0, #6944	; 0x1b20
     71c:	05100000 	ldreq	r0, [r0]
     720:	3a0e0300 	bcc	381328 <__Stack_Size+0x380f28>
     724:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     728:	11000013 	tstne	r0, r3, lsl r0
     72c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     730:	01120111 	tsteq	r2, r1, lsl r1
     734:	13010a40 	movwne	r0, #6720	; 0x1a40
     738:	05120000 	ldreq	r0, [r2]
     73c:	02133100 	andseq	r3, r3, #0	; 0x0
     740:	13000006 	movwne	r0, #6	; 0x6
     744:	0c3f012e 	ldfeqs	f0, [pc], #-184
     748:	0b3a0e03 	bleq	e83f5c <__Stack_Size+0xe83b5c>
     74c:	01110b3b 	tsteq	r1, fp, lsr fp
     750:	06400112 	undefined
     754:	00001301 	andeq	r1, r0, r1, lsl #6
     758:	03003414 	movweq	r3, #1044	; 0x414
     75c:	3b0b3a0e 	blcc	2cef9c <__Stack_Size+0x2ceb9c>
     760:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     764:	1500000a 	strne	r0, [r0, #-10]
     768:	0c3f012e 	ldfeqs	f0, [pc], #-184
     76c:	0b3a0e03 	bleq	e83f80 <__Stack_Size+0xe83b80>
     770:	0c270b3b 	stceq	11, cr0, [r7], #-236
     774:	01111349 	tsteq	r1, r9, asr #6
     778:	06400112 	undefined
     77c:	05160000 	ldreq	r0, [r6]
     780:	3a0e0300 	bcc	381388 <__Stack_Size+0x380f88>
     784:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     788:	00060213 	andeq	r0, r6, r3, lsl r2
     78c:	00341700 	eorseq	r1, r4, r0, lsl #14
     790:	0b3a0e03 	bleq	e83fa4 <__Stack_Size+0xe83ba4>
     794:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     798:	00000602 	andeq	r0, r0, r2, lsl #12
     79c:	31011d18 	tstcc	r1, r8, lsl sp
     7a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7a4:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
     7a8:	0013010b 	andseq	r0, r3, fp, lsl #2
     7ac:	00051900 	andeq	r1, r5, r0, lsl #18
     7b0:	00001331 	andeq	r1, r0, r1, lsr r3
     7b4:	31011d1a 	tstcc	r1, sl, lsl sp
     7b8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7bc:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
     7c0:	0000000b 	andeq	r0, r0, fp
     7c4:	25011101 	strcs	r1, [r1, #-257]
     7c8:	030b130e 	movweq	r1, #45838	; 0xb30e
     7cc:	110e1b0e 	tstne	lr, lr, lsl #22
     7d0:	10011201 	andne	r1, r1, r1, lsl #4
     7d4:	02000006 	andeq	r0, r0, #6	; 0x6
     7d8:	0b0b0024 	bleq	2c0870 <__Stack_Size+0x2c0470>
     7dc:	0e030b3e 	vmoveq.16	d3[0], r0
     7e0:	16030000 	strne	r0, [r3], -r0
     7e4:	3a080300 	bcc	2013ec <__Stack_Size+0x200fec>
     7e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7ec:	04000013 	streq	r0, [r0], #-19
     7f0:	13490035 	movtne	r0, #36917	; 0x9035
     7f4:	04050000 	streq	r0, [r5]
     7f8:	3a0b0b01 	bcc	2c3404 <__Stack_Size+0x2c3004>
     7fc:	010b3b0b 	tsteq	fp, fp, lsl #22
     800:	06000013 	undefined
     804:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     808:	00000d1c 	andeq	r0, r0, ip, lsl sp
     80c:	03002807 	movweq	r2, #2055	; 0x807
     810:	000d1c08 	andeq	r1, sp, r8, lsl #24
     814:	00160800 	andseq	r0, r6, r0, lsl #16
     818:	0b3a0e03 	bleq	e8402c <__Stack_Size+0xe83c2c>
     81c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     820:	13090000 	movwne	r0, #36864	; 0x9000
     824:	3a0b0b01 	bcc	2c3430 <__Stack_Size+0x2c3030>
     828:	010b3b0b 	tsteq	fp, fp, lsl #22
     82c:	0a000013 	beq	880 <__Stack_Size+0x480>
     830:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     834:	0b3b0b3a 	bleq	ec3524 <__Stack_Size+0xec3124>
     838:	0a381349 	beq	e05564 <__Stack_Size+0xe05164>
     83c:	0d0b0000 	stceq	0, cr0, [fp]
     840:	3a0e0300 	bcc	381448 <__Stack_Size+0x381048>
     844:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     848:	000a3813 	andeq	r3, sl, r3, lsl r8
     84c:	00240c00 	eoreq	r0, r4, r0, lsl #24
     850:	0b3e0b0b 	bleq	f83484 <__Stack_Size+0xf83084>
     854:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     858:	030c3f01 	movweq	r3, #52993	; 0xcf01
     85c:	3b0b3a0e 	blcc	2cf09c <__Stack_Size+0x2cec9c>
     860:	110c270b 	tstne	ip, fp, lsl #14
     864:	40011201 	andmi	r1, r1, r1, lsl #4
     868:	0013010a 	andseq	r0, r3, sl, lsl #2
     86c:	00050e00 	andeq	r0, r5, r0, lsl #28
     870:	0b3a0e03 	bleq	e84084 <__Stack_Size+0xe83c84>
     874:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     878:	00000a02 	andeq	r0, r0, r2, lsl #20
     87c:	0300340f 	movweq	r3, #1039	; 0x40f
     880:	3b0b3a0e 	blcc	2cf0c0 <__Stack_Size+0x2cecc0>
     884:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     888:	10000006 	andne	r0, r0, r6
     88c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     890:	0b3b0b3a 	bleq	ec3580 <__Stack_Size+0xec3180>
     894:	00001349 	andeq	r1, r0, r9, asr #6
     898:	0b000f11 	bleq	44e4 <__Stack_Size+0x40e4>
     89c:	0013490b 	andseq	r4, r3, fp, lsl #18
     8a0:	012e1200 	teqeq	lr, r0, lsl #4
     8a4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8ac:	01110c27 	tsteq	r1, r7, lsr #24
     8b0:	0a400112 	beq	1000d00 <__Stack_Size+0x1000900>
     8b4:	00001301 	andeq	r1, r0, r1, lsl #6
     8b8:	03000513 	movweq	r0, #1299	; 0x513
     8bc:	3b0b3a0e 	blcc	2cf0fc <__Stack_Size+0x2cecfc>
     8c0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     8c4:	1400000a 	strne	r0, [r0], #-10
     8c8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     8cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8d0:	06021349 	streq	r1, [r2], -r9, asr #6
     8d4:	34150000 	ldrcc	r0, [r5]
     8d8:	3a0e0300 	bcc	3814e0 <__Stack_Size+0x3810e0>
     8dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8e0:	000a0213 	andeq	r0, sl, r3, lsl r2
     8e4:	012e1600 	teqeq	lr, r0, lsl #12
     8e8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8f0:	13490c27 	movtne	r0, #39975	; 0x9c27
     8f4:	01120111 	tsteq	r2, r1, lsl r1
     8f8:	13010a40 	movwne	r0, #6720	; 0x1a40
     8fc:	34170000 	ldrcc	r0, [r7]
     900:	3a0e0300 	bcc	381508 <__Stack_Size+0x381108>
     904:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     908:	18000013 	stmdane	r0, {r0, r1, r4}
     90c:	0c3f012e 	ldfeqs	f0, [pc], #-184
     910:	0b3a0e03 	bleq	e84124 <__Stack_Size+0xe83d24>
     914:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     918:	01120111 	tsteq	r2, r1, lsl r1
     91c:	13010640 	movwne	r0, #5696	; 0x1640
     920:	34190000 	ldrcc	r0, [r9]
     924:	3a0e0300 	bcc	38152c <__Stack_Size+0x38112c>
     928:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     92c:	00060213 	andeq	r0, r6, r3, lsl r2
     930:	002e1a00 	eoreq	r1, lr, r0, lsl #20
     934:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     938:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     93c:	13490c27 	movtne	r0, #39975	; 0x9c27
     940:	01120111 	tsteq	r2, r1, lsl r1
     944:	00000a40 	andeq	r0, r0, r0, asr #20
     948:	3f012e1b 	svccc	0x00012e1b
     94c:	3a0e030c 	bcc	381584 <__Stack_Size+0x381184>
     950:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     954:	1113490c 	tstne	r3, ip, lsl #18
     958:	40011201 	andmi	r1, r1, r1, lsl #4
     95c:	00130106 	andseq	r0, r3, r6, lsl #2
     960:	012e1c00 	teqeq	lr, r0, lsl #24
     964:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     968:	0b3b0b3a 	bleq	ec3658 <__Stack_Size+0xec3258>
     96c:	01110c27 	tsteq	r1, r7, lsr #24
     970:	06400112 	undefined
     974:	051d0000 	ldreq	r0, [sp]
     978:	3a0e0300 	bcc	381580 <__Stack_Size+0x381180>
     97c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     980:	00060213 	andeq	r0, r6, r3, lsl r2
     984:	11010000 	tstne	r1, r0
     988:	130e2501 	movwne	r2, #58625	; 0xe501
     98c:	1b0e030b 	blne	3815c0 <__Stack_Size+0x3811c0>
     990:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     994:	00061001 	andeq	r1, r6, r1
     998:	00240200 	eoreq	r0, r4, r0, lsl #4
     99c:	0b3e0b0b 	bleq	f835d0 <__Stack_Size+0xf831d0>
     9a0:	00000e03 	andeq	r0, r0, r3, lsl #28
     9a4:	03001603 	movweq	r1, #1539	; 0x603
     9a8:	3b0b3a08 	blcc	2cf1d0 <__Stack_Size+0x2cedd0>
     9ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     9b0:	00350400 	eorseq	r0, r5, r0, lsl #8
     9b4:	00001349 	andeq	r1, r0, r9, asr #6
     9b8:	0b010405 	bleq	419d4 <__Stack_Size+0x415d4>
     9bc:	3b0b3a0b 	blcc	2cf1f0 <__Stack_Size+0x2cedf0>
     9c0:	0013010b 	andseq	r0, r3, fp, lsl #2
     9c4:	00280600 	eoreq	r0, r8, r0, lsl #12
     9c8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     9cc:	28070000 	stmdacs	r7, {}
     9d0:	1c080300 	stcne	3, cr0, [r8], {0}
     9d4:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     9d8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     9dc:	0b3b0b3a 	bleq	ec36cc <__Stack_Size+0xec32cc>
     9e0:	00001349 	andeq	r1, r0, r9, asr #6
     9e4:	0b002409 	bleq	9a10 <__Stack_Size+0x9610>
     9e8:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     9ec:	01130a00 	tsteq	r3, r0, lsl #20
     9f0:	0b3a0b0b 	bleq	e83624 <__Stack_Size+0xe83224>
     9f4:	1301053b 	movwne	r0, #5435	; 0x153b
     9f8:	0d0b0000 	stceq	0, cr0, [fp]
     9fc:	3a080300 	bcc	201604 <__Stack_Size+0x201204>
     a00:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a04:	000a3813 	andeq	r3, sl, r3, lsl r8
     a08:	000d0c00 	andeq	r0, sp, r0, lsl #24
     a0c:	0b3a0e03 	bleq	e84220 <__Stack_Size+0xe83e20>
     a10:	1349053b 	movtne	r0, #38203	; 0x953b
     a14:	00000a38 	andeq	r0, r0, r8, lsr sl
     a18:	3f012e0d 	svccc	0x00012e0d
     a1c:	3a0e030c 	bcc	381654 <__Stack_Size+0x381254>
     a20:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a24:	2013490c 	andscs	r4, r3, ip, lsl #18
     a28:	0013010b 	andseq	r0, r3, fp, lsl #2
     a2c:	00340e00 	eorseq	r0, r4, r0, lsl #28
     a30:	0b3a0e03 	bleq	e84244 <__Stack_Size+0xe83e44>
     a34:	1349053b 	movtne	r0, #38203	; 0x953b
     a38:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     a3c:	3a0e0301 	bcc	381648 <__Stack_Size+0x381248>
     a40:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a44:	010b200c 	tsteq	fp, ip
     a48:	10000013 	andne	r0, r0, r3, lsl r0
     a4c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     a50:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a54:	00001349 	andeq	r1, r0, r9, asr #6
     a58:	3f012e11 	svccc	0x00012e11
     a5c:	3a0e030c 	bcc	381694 <__Stack_Size+0x381294>
     a60:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a64:	1201110c 	andne	r1, r1, #3	; 0x3
     a68:	010a4001 	tsteq	sl, r1
     a6c:	12000013 	andne	r0, r0, #19	; 0x13
     a70:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a74:	0b3b0b3a 	bleq	ec3764 <__Stack_Size+0xec3364>
     a78:	06021349 	streq	r1, [r2], -r9, asr #6
     a7c:	2e130000 	wxorcs	wr0, wr3, wr0
     a80:	030c3f00 	movweq	r3, #52992	; 0xcf00
     a84:	3b0b3a0e 	blcc	2cf2c4 <__Stack_Size+0x2ceec4>
     a88:	110c270b 	tstne	ip, fp, lsl #14
     a8c:	40011201 	andmi	r1, r1, r1, lsl #4
     a90:	1400000a 	strne	r0, [r0], #-10
     a94:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     a98:	0b3a0e03 	bleq	e842ac <__Stack_Size+0xe83eac>
     a9c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     aa0:	01111349 	tsteq	r1, r9, asr #6
     aa4:	0a400112 	beq	1000ef4 <__Stack_Size+0x1000af4>
     aa8:	2e150000 	wxorcs	wr0, wr5, wr0
     aac:	030c3f01 	movweq	r3, #52993	; 0xcf01
     ab0:	3b0b3a0e 	blcc	2cf2f0 <__Stack_Size+0x2ceef0>
     ab4:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     ab8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     abc:	010a4001 	tsteq	sl, r1
     ac0:	16000013 	undefined
     ac4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ac8:	0b3a0e03 	bleq	e842dc <__Stack_Size+0xe83edc>
     acc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     ad0:	01120111 	tsteq	r2, r1, lsl r1
     ad4:	13010a40 	movwne	r0, #6720	; 0x1a40
     ad8:	05170000 	ldreq	r0, [r7]
     adc:	3a0e0300 	bcc	3816e4 <__Stack_Size+0x3812e4>
     ae0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ae4:	000a0213 	andeq	r0, sl, r3, lsl r2
     ae8:	00051800 	andeq	r1, r5, r0, lsl #16
     aec:	0b3a0e03 	bleq	e84300 <__Stack_Size+0xe83f00>
     af0:	1349053b 	movtne	r0, #38203	; 0x953b
     af4:	00000602 	andeq	r0, r0, r2, lsl #12
     af8:	03003419 	movweq	r3, #1049	; 0x419
     afc:	3b0b3a0e 	blcc	2cf33c <__Stack_Size+0x2cef3c>
     b00:	02134905 	andseq	r4, r3, #81920	; 0x14000
     b04:	1a000006 	bne	b24 <__Stack_Size+0x724>
     b08:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     b0c:	01120111 	tsteq	r2, r1, lsl r1
     b10:	13010a40 	movwne	r0, #6720	; 0x1a40
     b14:	341b0000 	ldrcc	r0, [fp]
     b18:	02133100 	andseq	r3, r3, #0	; 0x0
     b1c:	1c000006 	stcne	0, cr0, [r0], {6}
     b20:	0c3f012e 	ldfeqs	f0, [pc], #-184
     b24:	0b3a0e03 	bleq	e84338 <__Stack_Size+0xe83f38>
     b28:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     b2c:	01111349 	tsteq	r1, r9, asr #6
     b30:	06400112 	undefined
     b34:	00001301 	andeq	r1, r0, r1, lsl #6
     b38:	31011d1d 	tstcc	r1, sp, lsl sp
     b3c:	58065513 	stmdapl	r6, {r0, r1, r4, r8, sl, ip, lr}
     b40:	0105590b 	tsteq	r5, fp, lsl #18
     b44:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     b48:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
     b4c:	341f0000 	ldrcc	r0, [pc], #0	; b54 <__Stack_Size+0x754>
     b50:	00133100 	andseq	r3, r3, r0, lsl #2
     b54:	011d2000 	tsteq	sp, r0
     b58:	06551331 	undefined
     b5c:	05590b58 	ldrbeq	r0, [r9, #-2904]
     b60:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     b64:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b68:	3b0b3a0e 	blcc	2cf3a8 <__Stack_Size+0x2cefa8>
     b6c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     b70:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b74:	01064001 	tsteq	r6, r1
     b78:	22000013 	andcs	r0, r0, #19	; 0x13
     b7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b80:	0b3b0b3a 	bleq	ec3870 <__Stack_Size+0xec3470>
     b84:	06021349 	streq	r1, [r2], -r9, asr #6
     b88:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     b8c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b90:	3b0b3a0e 	blcc	2cf3d0 <__Stack_Size+0x2cefd0>
     b94:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     b98:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b9c:	00064001 	andeq	r4, r6, r1
     ba0:	11010000 	tstne	r1, r0
     ba4:	130e2501 	movwne	r2, #58625	; 0xe501
     ba8:	1b0e030b 	blne	3817dc <__Stack_Size+0x3813dc>
     bac:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     bb0:	00061001 	andeq	r1, r6, r1
     bb4:	00240200 	eoreq	r0, r4, r0, lsl #4
     bb8:	0b3e0b0b 	bleq	f837ec <__Stack_Size+0xf833ec>
     bbc:	00000e03 	andeq	r0, r0, r3, lsl #28
     bc0:	03001603 	movweq	r1, #1539	; 0x603
     bc4:	3b0b3a08 	blcc	2cf3ec <__Stack_Size+0x2cefec>
     bc8:	0013490b 	andseq	r4, r3, fp, lsl #18
     bcc:	00350400 	eorseq	r0, r5, r0, lsl #8
     bd0:	00001349 	andeq	r1, r0, r9, asr #6
     bd4:	0b010405 	bleq	41bf0 <__Stack_Size+0x417f0>
     bd8:	3b0b3a0b 	blcc	2cf40c <__Stack_Size+0x2cf00c>
     bdc:	0013010b 	andseq	r0, r3, fp, lsl #2
     be0:	00280600 	eoreq	r0, r8, r0, lsl #12
     be4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     be8:	16070000 	strne	r0, [r7], -r0
     bec:	3a0e0300 	bcc	3817f4 <__Stack_Size+0x3813f4>
     bf0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     bf4:	08000013 	stmdaeq	r0, {r0, r1, r4}
     bf8:	0b0b0024 	bleq	2c0c90 <__Stack_Size+0x2c0890>
     bfc:	00000b3e 	andeq	r0, r0, lr, lsr fp
     c00:	0b011309 	bleq	4582c <__Stack_Size+0x4542c>
     c04:	3b0b3a0b 	blcc	2cf438 <__Stack_Size+0x2cf038>
     c08:	00130105 	andseq	r0, r3, r5, lsl #2
     c0c:	000d0a00 	andeq	r0, sp, r0, lsl #20
     c10:	0b3a0803 	bleq	e82c24 <__Stack_Size+0xe82824>
     c14:	1349053b 	movtne	r0, #38203	; 0x953b
     c18:	00000a38 	andeq	r0, r0, r8, lsr sl
     c1c:	03000d0b 	movweq	r0, #3339	; 0xd0b
     c20:	3b0b3a0e 	blcc	2cf460 <__Stack_Size+0x2cf060>
     c24:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     c28:	0c00000a 	stceq	0, cr0, [r0], {10}
     c2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c30:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     c34:	00001349 	andeq	r1, r0, r9, asr #6
     c38:	4901010d 	stmdbmi	r1, {r0, r2, r3, r8}
     c3c:	00130113 	andseq	r0, r3, r3, lsl r1
     c40:	00210e00 	eoreq	r0, r1, r0, lsl #28
     c44:	0b2f1349 	bleq	bc5970 <__Stack_Size+0xbc5570>
     c48:	130f0000 	movwne	r0, #61440	; 0xf000
     c4c:	3a0b0b01 	bcc	2c3858 <__Stack_Size+0x2c3458>
     c50:	010b3b0b 	tsteq	fp, fp, lsl #22
     c54:	10000013 	andne	r0, r0, r3, lsl r0
     c58:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     c5c:	0b3b0b3a 	bleq	ec394c <__Stack_Size+0xec354c>
     c60:	0a381349 	beq	e0598c <__Stack_Size+0xe0558c>
     c64:	2e110000 	wxorcs	wr0, wr1, wr0
     c68:	030c3f01 	movweq	r3, #52993	; 0xcf01
     c6c:	3b0b3a0e 	blcc	2cf4ac <__Stack_Size+0x2cf0ac>
     c70:	110c270b 	tstne	ip, fp, lsl #14
     c74:	40011201 	andmi	r1, r1, r1, lsl #4
     c78:	00130106 	andseq	r0, r3, r6, lsl #2
     c7c:	00051200 	andeq	r1, r5, r0, lsl #4
     c80:	0b3a0e03 	bleq	e84494 <__Stack_Size+0xe84094>
     c84:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c88:	00000a02 	andeq	r0, r0, r2, lsl #20
     c8c:	03000513 	movweq	r0, #1299	; 0x513
     c90:	3b0b3a0e 	blcc	2cf4d0 <__Stack_Size+0x2cf0d0>
     c94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c98:	14000006 	strne	r0, [r0], #-6
     c9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ca0:	0b3b0b3a 	bleq	ec3990 <__Stack_Size+0xec3590>
     ca4:	0a021349 	beq	859d0 <__Stack_Size+0x855d0>
     ca8:	34150000 	ldrcc	r0, [r5]
     cac:	3a080300 	bcc	2018b4 <__Stack_Size+0x2014b4>
     cb0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cb4:	00060213 	andeq	r0, r6, r3, lsl r2
     cb8:	00341600 	eorseq	r1, r4, r0, lsl #12
     cbc:	0b3a0e03 	bleq	e844d0 <__Stack_Size+0xe840d0>
     cc0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cc4:	0f170000 	svceq	0x00170000
     cc8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     ccc:	18000013 	stmdane	r0, {r0, r1, r4}
     cd0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     cd4:	0b3a0e03 	bleq	e844e8 <__Stack_Size+0xe840e8>
     cd8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     cdc:	01120111 	tsteq	r2, r1, lsl r1
     ce0:	13010a40 	movwne	r0, #6720	; 0x1a40
     ce4:	2e190000 	wxorcs	wr0, wr9, wr0
     ce8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     cec:	3b0b3a0e 	blcc	2cf52c <__Stack_Size+0x2cf12c>
     cf0:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     cf4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     cf8:	010a4001 	tsteq	sl, r1
     cfc:	1a000013 	bne	d50 <__Stack_Size+0x950>
     d00:	0c3f012e 	ldfeqs	f0, [pc], #-184
     d04:	0b3a0e03 	bleq	e84518 <__Stack_Size+0xe84118>
     d08:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     d0c:	01111349 	tsteq	r1, r9, asr #6
     d10:	0a400112 	beq	1001160 <__Stack_Size+0x1000d60>
     d14:	00001301 	andeq	r1, r0, r1, lsl #6
     d18:	0300051b 	movweq	r0, #1307	; 0x51b
     d1c:	3b0b3a0e 	blcc	2cf55c <__Stack_Size+0x2cf15c>
     d20:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d24:	1c000006 	stcne	0, cr0, [r0], {6}
     d28:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     d2c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d30:	0a021349 	beq	85a5c <__Stack_Size+0x8565c>
     d34:	341d0000 	ldrcc	r0, [sp]
     d38:	3a0e0300 	bcc	381940 <__Stack_Size+0x381540>
     d3c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d40:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     d44:	0c3f012e 	ldfeqs	f0, [pc], #-184
     d48:	0b3a0e03 	bleq	e8455c <__Stack_Size+0xe8415c>
     d4c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     d50:	01120111 	tsteq	r2, r1, lsl r1
     d54:	13010a40 	movwne	r0, #6720	; 0x1a40
     d58:	341f0000 	ldrcc	r0, [pc], #0	; d60 <__Stack_Size+0x960>
     d5c:	3a080300 	bcc	201964 <__Stack_Size+0x201564>
     d60:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d64:	000a0213 	andeq	r0, sl, r3, lsl r2
     d68:	00342000 	eorseq	r2, r4, r0
     d6c:	0b3a0e03 	bleq	e84580 <__Stack_Size+0xe84180>
     d70:	1349053b 	movtne	r0, #38203	; 0x953b
     d74:	00000602 	andeq	r0, r0, r2, lsl #12
     d78:	3f012e21 	svccc	0x00012e21
     d7c:	3a0e030c 	bcc	3819b4 <__Stack_Size+0x3815b4>
     d80:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d84:	1201110c 	andne	r1, r1, #3	; 0x3
     d88:	01064001 	tsteq	r6, r1
     d8c:	22000013 	andcs	r0, r0, #19	; 0x13
     d90:	08030034 	stmdaeq	r3, {r2, r4, r5}
     d94:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d98:	00001349 	andeq	r1, r0, r9, asr #6
     d9c:	3f002e23 	svccc	0x00002e23
     da0:	3a0e030c 	bcc	3819d8 <__Stack_Size+0x3815d8>
     da4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     da8:	1201110c 	andne	r1, r1, #3	; 0x3
     dac:	00064001 	andeq	r4, r6, r1
     db0:	012e2400 	teqeq	lr, r0, lsl #8
     db4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     db8:	0b3b0b3a 	bleq	ec3aa8 <__Stack_Size+0xec36a8>
     dbc:	01110c27 	tsteq	r1, r7, lsr #24
     dc0:	06400112 	undefined
     dc4:	01000000 	tsteq	r0, r0
     dc8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     dcc:	0e030b13 	vmoveq.32	d3[0], r0
     dd0:	01110e1b 	tsteq	r1, fp, lsl lr
     dd4:	06100112 	undefined
     dd8:	24020000 	strcs	r0, [r2]
     ddc:	3e0b0b00 	fmacdcc	d0, d11, d0
     de0:	000e030b 	andeq	r0, lr, fp, lsl #6
     de4:	00160300 	andseq	r0, r6, r0, lsl #6
     de8:	0b3a0803 	bleq	e82dfc <__Stack_Size+0xe829fc>
     dec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     df0:	35040000 	strcc	r0, [r4]
     df4:	00134900 	andseq	r4, r3, r0, lsl #18
     df8:	00260500 	eoreq	r0, r6, r0, lsl #10
     dfc:	00001349 	andeq	r1, r0, r9, asr #6
     e00:	0b010406 	bleq	41e20 <__Stack_Size+0x41a20>
     e04:	3b0b3a0b 	blcc	2cf638 <__Stack_Size+0x2cf238>
     e08:	0013010b 	andseq	r0, r3, fp, lsl #2
     e0c:	00280700 	eoreq	r0, r8, r0, lsl #14
     e10:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     e14:	28080000 	stmdacs	r8, {}
     e18:	1c080300 	stcne	3, cr0, [r8], {0}
     e1c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     e20:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     e24:	0b3b0b3a 	bleq	ec3b14 <__Stack_Size+0xec3714>
     e28:	00001349 	andeq	r1, r0, r9, asr #6
     e2c:	0b00240a 	bleq	9e5c <__Stack_Size+0x9a5c>
     e30:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     e34:	01130b00 	tsteq	r3, r0, lsl #22
     e38:	0b3a050b 	bleq	e8226c <__Stack_Size+0xe81e6c>
     e3c:	1301053b 	movwne	r0, #5435	; 0x153b
     e40:	0d0c0000 	stceq	0, cr0, [ip]
     e44:	3a0e0300 	bcc	381a4c <__Stack_Size+0x38164c>
     e48:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e4c:	000a3813 	andeq	r3, sl, r3, lsl r8
     e50:	000d0d00 	andeq	r0, sp, r0, lsl #26
     e54:	0b3a0803 	bleq	e82e68 <__Stack_Size+0xe82a68>
     e58:	1349053b 	movtne	r0, #38203	; 0x953b
     e5c:	00000a38 	andeq	r0, r0, r8, lsr sl
     e60:	4901010e 	stmdbmi	r1, {r1, r2, r3, r8}
     e64:	00130113 	andseq	r0, r3, r3, lsl r1
     e68:	00210f00 	eoreq	r0, r1, r0, lsl #30
     e6c:	0b2f1349 	bleq	bc5b98 <__Stack_Size+0xbc5798>
     e70:	13100000 	tstne	r0, #0	; 0x0
     e74:	3a0b0b01 	bcc	2c3a80 <__Stack_Size+0x2c3680>
     e78:	01053b0b 	tsteq	r5, fp, lsl #22
     e7c:	11000013 	tstne	r0, r3, lsl r0
     e80:	0b0b0113 	bleq	2c12d4 <__Stack_Size+0x2c0ed4>
     e84:	0b3b0b3a 	bleq	ec3b74 <__Stack_Size+0xec3774>
     e88:	00001301 	andeq	r1, r0, r1, lsl #6
     e8c:	03000d12 	movweq	r0, #3346	; 0xd12
     e90:	3b0b3a0e 	blcc	2cf6d0 <__Stack_Size+0x2cf2d0>
     e94:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     e98:	1300000a 	movwne	r0, #10	; 0xa
     e9c:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ea0:	0b3a0e03 	bleq	e846b4 <__Stack_Size+0xe842b4>
     ea4:	0c270b3b 	stceq	11, cr0, [r7], #-236
     ea8:	01120111 	tsteq	r2, r1, lsl r1
     eac:	13010a40 	movwne	r0, #6720	; 0x1a40
     eb0:	34140000 	ldrcc	r0, [r4]
     eb4:	3a0e0300 	bcc	381abc <__Stack_Size+0x3816bc>
     eb8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ebc:	000a0213 	andeq	r0, sl, r3, lsl r2
     ec0:	00341500 	eorseq	r1, r4, r0, lsl #10
     ec4:	0b3a0e03 	bleq	e846d8 <__Stack_Size+0xe842d8>
     ec8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ecc:	05160000 	ldreq	r0, [r6]
     ed0:	3a0e0300 	bcc	381ad8 <__Stack_Size+0x3816d8>
     ed4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ed8:	00060213 	andeq	r0, r6, r3, lsl r2
     edc:	012e1700 	teqeq	lr, r0, lsl #14
     ee0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     ee4:	0b3b0b3a 	bleq	ec3bd4 <__Stack_Size+0xec37d4>
     ee8:	01110c27 	tsteq	r1, r7, lsr #24
     eec:	06400112 	undefined
     ef0:	00001301 	andeq	r1, r0, r1, lsl #6
     ef4:	03003418 	movweq	r3, #1048	; 0x418
     ef8:	3b0b3a0e 	blcc	2cf738 <__Stack_Size+0x2cf338>
     efc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f00:	19000006 	stmdbne	r0, {r1, r2}
     f04:	0b0b000f 	bleq	2c0f48 <__Stack_Size+0x2c0b48>
     f08:	00001349 	andeq	r1, r0, r9, asr #6
     f0c:	0300051a 	movweq	r0, #1306	; 0x51a
     f10:	3b0b3a0e 	blcc	2cf750 <__Stack_Size+0x2cf350>
     f14:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f18:	1b00000a 	blne	f48 <__Stack_Size+0xb48>
     f1c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     f20:	0b3a0e03 	bleq	e84734 <__Stack_Size+0xe84334>
     f24:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     f28:	01111349 	tsteq	r1, r9, asr #6
     f2c:	0a400112 	beq	100137c <__Stack_Size+0x1000f7c>
     f30:	2e1c0000 	wxorcs	wr0, wr12, wr0
     f34:	030c3f01 	movweq	r3, #52993	; 0xcf01
     f38:	3b0b3a0e 	blcc	2cf778 <__Stack_Size+0x2cf378>
     f3c:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     f40:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f44:	010a4001 	tsteq	sl, r1
     f48:	1d000013 	stcne	0, cr0, [r0, #-76]
     f4c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f50:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f54:	06021349 	streq	r1, [r2], -r9, asr #6
     f58:	341e0000 	ldrcc	r0, [lr]
     f5c:	3a0e0300 	bcc	381b64 <__Stack_Size+0x381764>
     f60:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f64:	1f000013 	svcne	0x00000013
     f68:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f70:	0a021349 	beq	85c9c <__Stack_Size+0x8589c>
     f74:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     f78:	030c3f01 	movweq	r3, #52993	; 0xcf01
     f7c:	3b0b3a0e 	blcc	2cf7bc <__Stack_Size+0x2cf3bc>
     f80:	110c2705 	tstne	ip, r5, lsl #14
     f84:	40011201 	andmi	r1, r1, r1, lsl #4
     f88:	0013010a 	andseq	r0, r3, sl, lsl #2
     f8c:	00052100 	andeq	r2, r5, r0, lsl #2
     f90:	0b3a0e03 	bleq	e847a4 <__Stack_Size+0xe843a4>
     f94:	1349053b 	movtne	r0, #38203	; 0x953b
     f98:	00000a02 	andeq	r0, r0, r2, lsl #20
     f9c:	3f002e22 	svccc	0x00002e22
     fa0:	3a0e030c 	bcc	381bd8 <__Stack_Size+0x3817d8>
     fa4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fa8:	1201110c 	andne	r1, r1, #3	; 0x3
     fac:	000a4001 	andeq	r4, sl, r1
     fb0:	00342300 	eorseq	r2, r4, r0, lsl #6
     fb4:	0b3a0e03 	bleq	e847c8 <__Stack_Size+0xe843c8>
     fb8:	1349053b 	movtne	r0, #38203	; 0x953b
     fbc:	00000a02 	andeq	r0, r0, r2, lsl #20
     fc0:	3f012e24 	svccc	0x00012e24
     fc4:	3a0e030c 	bcc	381bfc <__Stack_Size+0x3817fc>
     fc8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fcc:	1201110c 	andne	r1, r1, #3	; 0x3
     fd0:	01064001 	tsteq	r6, r1
     fd4:	25000013 	strcs	r0, [r0, #-19]
     fd8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fdc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     fe0:	06021349 	streq	r1, [r2], -r9, asr #6
     fe4:	34260000 	strtcc	r0, [r6]
     fe8:	3a080300 	bcc	201bf0 <__Stack_Size+0x2017f0>
     fec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ff0:	27000013 	smladcs	r0, r3, r0, r0
     ff4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     ff8:	0b3a0e03 	bleq	e8480c <__Stack_Size+0xe8440c>
     ffc:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1000:	01111349 	tsteq	r1, r9, asr #6
    1004:	06400112 	undefined
    1008:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    100c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1010:	3b0b3a0e 	blcc	2cf850 <__Stack_Size+0x2cf450>
    1014:	110c270b 	tstne	ip, fp, lsl #14
    1018:	40011201 	andmi	r1, r1, r1, lsl #4
    101c:	00000006 	andeq	r0, r0, r6
    1020:	25011101 	strcs	r1, [r1, #-257]
    1024:	030b130e 	movweq	r1, #45838	; 0xb30e
    1028:	110e1b0e 	tstne	lr, lr, lsl #22
    102c:	10011201 	andne	r1, r1, r1, lsl #4
    1030:	02000006 	andeq	r0, r0, #6	; 0x6
    1034:	0b0b0024 	bleq	2c10cc <__Stack_Size+0x2c0ccc>
    1038:	0e030b3e 	vmoveq.16	d3[0], r0
    103c:	16030000 	strne	r0, [r3], -r0
    1040:	3a080300 	bcc	201c48 <__Stack_Size+0x201848>
    1044:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1048:	04000013 	streq	r0, [r0], #-19
    104c:	13490035 	movtne	r0, #36917	; 0x9035
    1050:	04050000 	streq	r0, [r5]
    1054:	3a0b0b01 	bcc	2c3c60 <__Stack_Size+0x2c3860>
    1058:	010b3b0b 	tsteq	fp, fp, lsl #22
    105c:	06000013 	undefined
    1060:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1064:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1068:	03002807 	movweq	r2, #2055	; 0x807
    106c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1070:	00160800 	andseq	r0, r6, r0, lsl #16
    1074:	0b3a0e03 	bleq	e84888 <__Stack_Size+0xe84488>
    1078:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    107c:	24090000 	strcs	r0, [r9]
    1080:	3e0b0b00 	fmacdcc	d0, d11, d0
    1084:	0a00000b 	beq	10b8 <__Stack_Size+0xcb8>
    1088:	0b0b0113 	bleq	2c14dc <__Stack_Size+0x2c10dc>
    108c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1090:	00001301 	andeq	r1, r0, r1, lsl #6
    1094:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1098:	3b0b3a08 	blcc	2cf8c0 <__Stack_Size+0x2cf4c0>
    109c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    10a0:	0c00000a 	stceq	0, cr0, [r0], {10}
    10a4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    10a8:	0b3a0e03 	bleq	e848bc <__Stack_Size+0xe844bc>
    10ac:	0c270b3b 	stceq	11, cr0, [r7], #-236
    10b0:	01120111 	tsteq	r2, r1, lsl r1
    10b4:	13010a40 	movwne	r0, #6720	; 0x1a40
    10b8:	050d0000 	streq	r0, [sp]
    10bc:	3a0e0300 	bcc	381cc4 <__Stack_Size+0x3818c4>
    10c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10c4:	000a0213 	andeq	r0, sl, r3, lsl r2
    10c8:	00050e00 	andeq	r0, r5, r0, lsl #28
    10cc:	0b3a0e03 	bleq	e848e0 <__Stack_Size+0xe844e0>
    10d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10d4:	00000602 	andeq	r0, r0, r2, lsl #12
    10d8:	0300340f 	movweq	r3, #1039	; 0x40f
    10dc:	3b0b3a0e 	blcc	2cf91c <__Stack_Size+0x2cf51c>
    10e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10e4:	10000006 	andne	r0, r0, r6
    10e8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    10ec:	0b3a0e03 	bleq	e84900 <__Stack_Size+0xe84500>
    10f0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    10f4:	01111349 	tsteq	r1, r9, asr #6
    10f8:	0a400112 	beq	1001548 <__Stack_Size+0x1001148>
    10fc:	00001301 	andeq	r1, r0, r1, lsl #6
    1100:	03003411 	movweq	r3, #1041	; 0x411
    1104:	3b0b3a0e 	blcc	2cf944 <__Stack_Size+0x2cf544>
    1108:	0013490b 	andseq	r4, r3, fp, lsl #18
    110c:	012e1200 	teqeq	lr, r0, lsl #4
    1110:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1114:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1118:	01110c27 	tsteq	r1, r7, lsr #24
    111c:	0a400112 	beq	100156c <__Stack_Size+0x100116c>
    1120:	00001301 	andeq	r1, r0, r1, lsl #6
    1124:	03000513 	movweq	r0, #1299	; 0x513
    1128:	3b0b3a0e 	blcc	2cf968 <__Stack_Size+0x2cf568>
    112c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1130:	1400000a 	strne	r0, [r0], #-10
    1134:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1138:	0b3a0e03 	bleq	e8494c <__Stack_Size+0xe8454c>
    113c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1140:	01120111 	tsteq	r2, r1, lsl r1
    1144:	00000640 	andeq	r0, r0, r0, asr #12
    1148:	3f012e15 	svccc	0x00012e15
    114c:	3a0e030c 	bcc	381d84 <__Stack_Size+0x381984>
    1150:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1154:	1201110c 	andne	r1, r1, #3	; 0x3
    1158:	01064001 	tsteq	r6, r1
    115c:	00000013 	andeq	r0, r0, r3, lsl r0
    1160:	25011101 	strcs	r1, [r1, #-257]
    1164:	030b130e 	movweq	r1, #45838	; 0xb30e
    1168:	110e1b0e 	tstne	lr, lr, lsl #22
    116c:	10011201 	andne	r1, r1, r1, lsl #4
    1170:	02000006 	andeq	r0, r0, #6	; 0x6
    1174:	0b0b0024 	bleq	2c120c <__Stack_Size+0x2c0e0c>
    1178:	0e030b3e 	vmoveq.16	d3[0], r0
    117c:	16030000 	strne	r0, [r3], -r0
    1180:	3a080300 	bcc	201d88 <__Stack_Size+0x201988>
    1184:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1188:	04000013 	streq	r0, [r0], #-19
    118c:	13490035 	movtne	r0, #36917	; 0x9035
    1190:	04050000 	streq	r0, [r5]
    1194:	3a0b0b01 	bcc	2c3da0 <__Stack_Size+0x2c39a0>
    1198:	010b3b0b 	tsteq	fp, fp, lsl #22
    119c:	06000013 	undefined
    11a0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    11a4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    11a8:	03002807 	movweq	r2, #2055	; 0x807
    11ac:	000d1c08 	andeq	r1, sp, r8, lsl #24
    11b0:	00160800 	andseq	r0, r6, r0, lsl #16
    11b4:	0b3a0e03 	bleq	e849c8 <__Stack_Size+0xe845c8>
    11b8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11bc:	24090000 	strcs	r0, [r9]
    11c0:	3e0b0b00 	fmacdcc	d0, d11, d0
    11c4:	0a00000b 	beq	11f8 <__Stack_Size+0xdf8>
    11c8:	0b0b0113 	bleq	2c161c <__Stack_Size+0x2c121c>
    11cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    11d0:	00001301 	andeq	r1, r0, r1, lsl #6
    11d4:	03000d0b 	movweq	r0, #3339	; 0xd0b
    11d8:	3b0b3a08 	blcc	2cfa00 <__Stack_Size+0x2cf600>
    11dc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11e0:	0c00000a 	stceq	0, cr0, [r0], {10}
    11e4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    11ec:	0a381349 	beq	e05f18 <__Stack_Size+0xe05b18>
    11f0:	130d0000 	movwne	r0, #53248	; 0xd000
    11f4:	3a0b0b01 	bcc	2c3e00 <__Stack_Size+0x2c3a00>
    11f8:	010b3b0b 	tsteq	fp, fp, lsl #22
    11fc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1200:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1204:	0b3b0b3a 	bleq	ec3ef4 <__Stack_Size+0xec3af4>
    1208:	0a381349 	beq	e05f34 <__Stack_Size+0xe05b34>
    120c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    1210:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1214:	3b0b3a0e 	blcc	2cfa54 <__Stack_Size+0x2cf654>
    1218:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    121c:	010b2013 	tsteq	fp, r3, lsl r0
    1220:	10000013 	andne	r0, r0, r3, lsl r0
    1224:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1228:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    122c:	00001349 	andeq	r1, r0, r9, asr #6
    1230:	03003411 	movweq	r3, #1041	; 0x411
    1234:	3b0b3a08 	blcc	2cfa5c <__Stack_Size+0x2cf65c>
    1238:	00134905 	andseq	r4, r3, r5, lsl #18
    123c:	00341200 	eorseq	r1, r4, r0, lsl #4
    1240:	0b3a0e03 	bleq	e84a54 <__Stack_Size+0xe84654>
    1244:	1349053b 	movtne	r0, #38203	; 0x953b
    1248:	2e130000 	wxorcs	wr0, wr3, wr0
    124c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1250:	3b0b3a0e 	blcc	2cfa90 <__Stack_Size+0x2cf690>
    1254:	110c270b 	tstne	ip, fp, lsl #14
    1258:	40011201 	andmi	r1, r1, r1, lsl #4
    125c:	1400000a 	strne	r0, [r0], #-10
    1260:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1264:	0b3a0e03 	bleq	e84a78 <__Stack_Size+0xe84678>
    1268:	0c270b3b 	stceq	11, cr0, [r7], #-236
    126c:	01120111 	tsteq	r2, r1, lsl r1
    1270:	13010a40 	movwne	r0, #6720	; 0x1a40
    1274:	05150000 	ldreq	r0, [r5]
    1278:	3a0e0300 	bcc	381e80 <__Stack_Size+0x381a80>
    127c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1280:	000a0213 	andeq	r0, sl, r3, lsl r2
    1284:	012e1600 	teqeq	lr, r0, lsl #12
    1288:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    128c:	0b3b0b3a 	bleq	ec3f7c <__Stack_Size+0xec3b7c>
    1290:	13490c27 	movtne	r0, #39975	; 0x9c27
    1294:	01120111 	tsteq	r2, r1, lsl r1
    1298:	13010640 	movwne	r0, #5696	; 0x1640
    129c:	34170000 	ldrcc	r0, [r7]
    12a0:	3a0e0300 	bcc	381ea8 <__Stack_Size+0x381aa8>
    12a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12a8:	00060213 	andeq	r0, r6, r3, lsl r2
    12ac:	00341800 	eorseq	r1, r4, r0, lsl #16
    12b0:	0b3a0e03 	bleq	e84ac4 <__Stack_Size+0xe846c4>
    12b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12b8:	1d190000 	ldcne	0, cr0, [r9]
    12bc:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    12c0:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    12c4:	010b590b 	tsteq	fp, fp, lsl #18
    12c8:	1a000013 	bne	131c <__Stack_Size+0xf1c>
    12cc:	13310005 	teqne	r1, #5	; 0x5
    12d0:	0b1b0000 	bleq	6c12d8 <__Stack_Size+0x6c0ed8>
    12d4:	00065501 	andeq	r5, r6, r1, lsl #10
    12d8:	00341c00 	eorseq	r1, r4, r0, lsl #24
    12dc:	00001331 	andeq	r1, r0, r1, lsr r3
    12e0:	3100341d 	tstcc	r0, sp, lsl r4
    12e4:	000a0213 	andeq	r0, sl, r3, lsl r2
    12e8:	011d1e00 	tsteq	sp, r0, lsl #28
    12ec:	01111331 	tsteq	r1, r1, lsr r3
    12f0:	0b580112 	bleq	1601740 <__Stack_Size+0x1601340>
    12f4:	00000b59 	andeq	r0, r0, r9, asr fp
    12f8:	11010b1f 	tstne	r1, pc, lsl fp
    12fc:	00011201 	andeq	r1, r1, r1, lsl #4
    1300:	00342000 	eorseq	r2, r4, r0
    1304:	06021331 	undefined
    1308:	34210000 	strtcc	r0, [r1]
    130c:	3a0e0300 	bcc	381f14 <__Stack_Size+0x381b14>
    1310:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1314:	000a0213 	andeq	r0, sl, r3, lsl r2
    1318:	012e2200 	teqeq	lr, r0, lsl #4
    131c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1320:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1324:	01110c27 	tsteq	r1, r7, lsr #24
    1328:	0a400112 	beq	1001778 <__Stack_Size+0x1001378>
    132c:	00001301 	andeq	r1, r0, r1, lsl #6
    1330:	03000523 	movweq	r0, #1315	; 0x523
    1334:	3b0b3a0e 	blcc	2cfb74 <__Stack_Size+0x2cf774>
    1338:	02134905 	andseq	r4, r3, #81920	; 0x14000
    133c:	2400000a 	strcs	r0, [r0], #-10
    1340:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1344:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1348:	06021349 	streq	r1, [r2], -r9, asr #6
    134c:	34250000 	strtcc	r0, [r5]
    1350:	3a0e0300 	bcc	381f58 <__Stack_Size+0x381b58>
    1354:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1358:	00060213 	andeq	r0, r6, r3, lsl r2
    135c:	002e2600 	eoreq	r2, lr, r0, lsl #12
    1360:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1364:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1368:	13490c27 	movtne	r0, #39975	; 0x9c27
    136c:	01120111 	tsteq	r2, r1, lsl r1
    1370:	00000a40 	andeq	r0, r0, r0, asr #20
    1374:	03003427 	movweq	r3, #1063	; 0x427
    1378:	3b0b3a0e 	blcc	2cfbb8 <__Stack_Size+0x2cf7b8>
    137c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1380:	2800000a 	stmdacs	r0, {r1, r3}
    1384:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1388:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    138c:	06021349 	streq	r1, [r2], -r9, asr #6
    1390:	0f290000 	svceq	0x00290000
    1394:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1398:	2a000013 	bcs	13ec <__Stack_Size+0xfec>
    139c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    13a0:	01120111 	tsteq	r2, r1, lsl r1
    13a4:	13010a40 	movwne	r0, #6720	; 0x1a40
    13a8:	052b0000 	streq	r0, [fp]!
    13ac:	02133100 	andseq	r3, r3, #0	; 0x0
    13b0:	2c000006 	stccs	0, cr0, [r0], {6}
    13b4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    13b8:	0b3a0e03 	bleq	e84bcc <__Stack_Size+0xe847cc>
    13bc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    13c0:	01120111 	tsteq	r2, r1, lsl r1
    13c4:	00000a40 	andeq	r0, r0, r0, asr #20
    13c8:	3f012e2d 	svccc	0x00012e2d
    13cc:	3a0e030c 	bcc	382004 <__Stack_Size+0x381c04>
    13d0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    13d4:	1113490c 	tstne	r3, ip, lsl #18
    13d8:	40011201 	andmi	r1, r1, r1, lsl #4
    13dc:	0013010a 	andseq	r0, r3, sl, lsl #2
    13e0:	01012e00 	tsteq	r1, r0, lsl #28
    13e4:	13011349 	movwne	r1, #4937	; 0x1349
    13e8:	212f0000 	teqcs	pc, r0
    13ec:	2f134900 	svccs	0x00134900
    13f0:	3000000b 	andcc	r0, r0, fp
    13f4:	13490026 	movtne	r0, #36902	; 0x9026
    13f8:	01000000 	tsteq	r0, r0
    13fc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1400:	0e030b13 	vmoveq.32	d3[0], r0
    1404:	01110e1b 	tsteq	r1, fp, lsl lr
    1408:	06100112 	undefined
    140c:	24020000 	strcs	r0, [r2]
    1410:	3e0b0b00 	fmacdcc	d0, d11, d0
    1414:	000e030b 	andeq	r0, lr, fp, lsl #6
    1418:	00160300 	andseq	r0, r6, r0, lsl #6
    141c:	0b3a0803 	bleq	e83430 <__Stack_Size+0xe83030>
    1420:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1424:	35040000 	strcc	r0, [r4]
    1428:	00134900 	andseq	r4, r3, r0, lsl #18
    142c:	00260500 	eoreq	r0, r6, r0, lsl #10
    1430:	00001349 	andeq	r1, r0, r9, asr #6
    1434:	0b010406 	bleq	42454 <__Stack_Size+0x42054>
    1438:	3b0b3a0b 	blcc	2cfc6c <__Stack_Size+0x2cf86c>
    143c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1440:	00280700 	eoreq	r0, r8, r0, lsl #14
    1444:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1448:	28080000 	stmdacs	r8, {}
    144c:	1c080300 	stcne	3, cr0, [r8], {0}
    1450:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1454:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1458:	0b3b0b3a 	bleq	ec4148 <__Stack_Size+0xec3d48>
    145c:	00001349 	andeq	r1, r0, r9, asr #6
    1460:	0b00240a 	bleq	a490 <__Stack_Size+0xa090>
    1464:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1468:	01130b00 	tsteq	r3, r0, lsl #22
    146c:	0b3a0b0b 	bleq	e840a0 <__Stack_Size+0xe83ca0>
    1470:	1301053b 	movwne	r0, #5435	; 0x153b
    1474:	0d0c0000 	stceq	0, cr0, [ip]
    1478:	3a0e0300 	bcc	382080 <__Stack_Size+0x381c80>
    147c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1480:	000a3813 	andeq	r3, sl, r3, lsl r8
    1484:	000d0d00 	andeq	r0, sp, r0, lsl #26
    1488:	0b3a0803 	bleq	e8349c <__Stack_Size+0xe8309c>
    148c:	1349053b 	movtne	r0, #38203	; 0x953b
    1490:	00000a38 	andeq	r0, r0, r8, lsr sl
    1494:	3f012e0e 	svccc	0x00012e0e
    1498:	3a0e030c 	bcc	3820d0 <__Stack_Size+0x381cd0>
    149c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    14a0:	1201110c 	andne	r1, r1, #3	; 0x3
    14a4:	010a4001 	tsteq	sl, r1
    14a8:	0f000013 	svceq	0x00000013
    14ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    14b0:	0b3b0b3a 	bleq	ec41a0 <__Stack_Size+0xec3da0>
    14b4:	0a021349 	beq	861e0 <__Stack_Size+0x85de0>
    14b8:	2e100000 	wxorcs	wr0, wr0, wr0
    14bc:	030c3f00 	movweq	r3, #52992	; 0xcf00
    14c0:	3b0b3a0e 	blcc	2cfd00 <__Stack_Size+0x2cf900>
    14c4:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    14c8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14cc:	000a4001 	andeq	r4, sl, r1
    14d0:	012e1100 	teqeq	lr, r0, lsl #2
    14d4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    14d8:	0b3b0b3a 	bleq	ec41c8 <__Stack_Size+0xec3dc8>
    14dc:	13490c27 	movtne	r0, #39975	; 0x9c27
    14e0:	01120111 	tsteq	r2, r1, lsl r1
    14e4:	00000a40 	andeq	r0, r0, r0, asr #20
    14e8:	03000512 	movweq	r0, #1298	; 0x512
    14ec:	3b0b3a0e 	blcc	2cfd2c <__Stack_Size+0x2cf92c>
    14f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    14f4:	13000006 	movwne	r0, #6	; 0x6
    14f8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    14fc:	0b3b0b3a 	bleq	ec41ec <__Stack_Size+0xec3dec>
    1500:	06021349 	streq	r1, [r2], -r9, asr #6
    1504:	34140000 	ldrcc	r0, [r4]
    1508:	3a080300 	bcc	202110 <__Stack_Size+0x201d10>
    150c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1510:	15000013 	strne	r0, [r0, #-19]
    1514:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1518:	0b3b0b3a 	bleq	ec4208 <__Stack_Size+0xec3e08>
    151c:	00001349 	andeq	r1, r0, r9, asr #6
    1520:	01110100 	tsteq	r1, r0, lsl #2
    1524:	0b130e25 	bleq	4c4dc0 <__Stack_Size+0x4c49c0>
    1528:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    152c:	01120111 	tsteq	r2, r1, lsl r1
    1530:	00000610 	andeq	r0, r0, r0, lsl r6
    1534:	0b002402 	bleq	a544 <__Stack_Size+0xa144>
    1538:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    153c:	0300000e 	movweq	r0, #14	; 0xe
    1540:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1544:	0b3b0b3a 	bleq	ec4234 <__Stack_Size+0xec3e34>
    1548:	00001349 	andeq	r1, r0, r9, asr #6
    154c:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    1550:	05000013 	streq	r0, [r0, #-19]
    1554:	0b0b0104 	bleq	2c196c <__Stack_Size+0x2c156c>
    1558:	0b3b0b3a 	bleq	ec4248 <__Stack_Size+0xec3e48>
    155c:	00001301 	andeq	r1, r0, r1, lsl #6
    1560:	03002806 	movweq	r2, #2054	; 0x806
    1564:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1568:	00280700 	eoreq	r0, r8, r0, lsl #14
    156c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1570:	16080000 	strne	r0, [r8], -r0
    1574:	3a0e0300 	bcc	38217c <__Stack_Size+0x381d7c>
    1578:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    157c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1580:	0b0b0024 	bleq	2c1618 <__Stack_Size+0x2c1218>
    1584:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1588:	0b01130a 	bleq	461b8 <__Stack_Size+0x45db8>
    158c:	3b0b3a0b 	blcc	2cfdc0 <__Stack_Size+0x2cf9c0>
    1590:	00130105 	andseq	r0, r3, r5, lsl #2
    1594:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1598:	0b3a0803 	bleq	e835ac <__Stack_Size+0xe831ac>
    159c:	1349053b 	movtne	r0, #38203	; 0x953b
    15a0:	00000a38 	andeq	r0, r0, r8, lsr sl
    15a4:	03000d0c 	movweq	r0, #3340	; 0xd0c
    15a8:	3b0b3a0e 	blcc	2cfde8 <__Stack_Size+0x2cf9e8>
    15ac:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    15b0:	0d00000a 	stceq	0, cr0, [r0, #-40]
    15b4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    15b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    15bc:	00001349 	andeq	r1, r0, r9, asr #6
    15c0:	0b01130e 	bleq	46200 <__Stack_Size+0x45e00>
    15c4:	3b0b3a0b 	blcc	2cfdf8 <__Stack_Size+0x2cf9f8>
    15c8:	0013010b 	andseq	r0, r3, fp, lsl #2
    15cc:	000d0f00 	andeq	r0, sp, r0, lsl #30
    15d0:	0b3a0e03 	bleq	e84de4 <__Stack_Size+0xe849e4>
    15d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15d8:	00000a38 	andeq	r0, r0, r8, lsr sl
    15dc:	3f012e10 	svccc	0x00012e10
    15e0:	3a0e030c 	bcc	382218 <__Stack_Size+0x381e18>
    15e4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    15e8:	010b200c 	tsteq	fp, ip
    15ec:	11000013 	tstne	r0, r3, lsl r0
    15f0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    15f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    15f8:	00001349 	andeq	r1, r0, r9, asr #6
    15fc:	03003412 	movweq	r3, #1042	; 0x412
    1600:	3b0b3a0e 	blcc	2cfe40 <__Stack_Size+0x2cfa40>
    1604:	00134905 	andseq	r4, r3, r5, lsl #18
    1608:	000f1300 	andeq	r1, pc, r0, lsl #6
    160c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1610:	2e140000 	wxorcs	wr0, wr4, wr0
    1614:	3a0e0301 	bcc	382220 <__Stack_Size+0x381e20>
    1618:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    161c:	010b200c 	tsteq	fp, ip
    1620:	15000013 	strne	r0, [r0, #-19]
    1624:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1628:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    162c:	00001349 	andeq	r1, r0, r9, asr #6
    1630:	3f012e16 	svccc	0x00012e16
    1634:	3a0e030c 	bcc	38226c <__Stack_Size+0x381e6c>
    1638:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    163c:	1201110c 	andne	r1, r1, #3	; 0x3
    1640:	01064001 	tsteq	r6, r1
    1644:	17000013 	smladne	r0, r3, r0, r0
    1648:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    164c:	0b3b0b3a 	bleq	ec433c <__Stack_Size+0xec3f3c>
    1650:	06021349 	streq	r1, [r2], -r9, asr #6
    1654:	34180000 	ldrcc	r0, [r8]
    1658:	3a0e0300 	bcc	382260 <__Stack_Size+0x381e60>
    165c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1660:	00060213 	andeq	r0, r6, r3, lsl r2
    1664:	012e1900 	teqeq	lr, r0, lsl #18
    1668:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    166c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1670:	01110c27 	tsteq	r1, r7, lsr #24
    1674:	06400112 	undefined
    1678:	00001301 	andeq	r1, r0, r1, lsl #6
    167c:	0300051a 	movweq	r0, #1306	; 0x51a
    1680:	3b0b3a0e 	blcc	2cfec0 <__Stack_Size+0x2cfac0>
    1684:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1688:	1b000006 	blne	16a8 <__Stack_Size+0x12a8>
    168c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1690:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1694:	06021349 	streq	r1, [r2], -r9, asr #6
    1698:	1d1c0000 	ldcne	0, cr0, [ip]
    169c:	55133101 	ldrpl	r3, [r3, #-257]
    16a0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    16a4:	00130105 	andseq	r0, r3, r5, lsl #2
    16a8:	00051d00 	andeq	r1, r5, r0, lsl #26
    16ac:	00001331 	andeq	r1, r0, r1, lsr r3
    16b0:	55010b1e 	strpl	r0, [r1, #-2846]
    16b4:	1f000006 	svcne	0x00000006
    16b8:	13310034 	teqne	r1, #52	; 0x34
    16bc:	00000602 	andeq	r0, r0, r2, lsl #12
    16c0:	31011d20 	tstcc	r1, r0, lsr #26
    16c4:	55015213 	strpl	r5, [r1, #-531]
    16c8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    16cc:	00130105 	andseq	r0, r3, r5, lsl #2
    16d0:	00342100 	eorseq	r2, r4, r0, lsl #2
    16d4:	00001331 	andeq	r1, r0, r1, lsr r3
    16d8:	31011d22 	tstcc	r1, r2, lsr #26
    16dc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    16e0:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    16e4:	00130105 	andseq	r0, r3, r5, lsl #2
    16e8:	010b2300 	tsteq	fp, r0, lsl #6
    16ec:	01120111 	tsteq	r2, r1, lsl r1
    16f0:	1d240000 	stcne	0, cr0, [r4]
    16f4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    16f8:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    16fc:	0005590b 	andeq	r5, r5, fp, lsl #18
    1700:	00052500 	andeq	r2, r5, r0, lsl #10
    1704:	0b3a0e03 	bleq	e84f18 <__Stack_Size+0xe84b18>
    1708:	1349053b 	movtne	r0, #38203	; 0x953b
    170c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1710:	03003426 	movweq	r3, #1062	; 0x426
    1714:	3b0b3a0e 	blcc	2cff54 <__Stack_Size+0x2cfb54>
    1718:	02134905 	andseq	r4, r3, #81920	; 0x14000
    171c:	2700000a 	strcs	r0, [r0, -sl]
    1720:	13310034 	teqne	r1, #52	; 0x34
    1724:	00000a02 	andeq	r0, r0, r2, lsl #20
    1728:	31011d28 	tstcc	r1, r8, lsr #26
    172c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1730:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    1734:	29000005 	stmdbcs	r0, {r0, r2}
    1738:	0c3f012e 	ldfeqs	f0, [pc], #-184
    173c:	0b3a0e03 	bleq	e84f50 <__Stack_Size+0xe84b50>
    1740:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1744:	01120111 	tsteq	r2, r1, lsl r1
    1748:	13010a40 	movwne	r0, #6720	; 0x1a40
    174c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    1750:	11133101 	tstne	r3, r1, lsl #2
    1754:	40011201 	andmi	r1, r1, r1, lsl #4
    1758:	0013010a 	andseq	r0, r3, sl, lsl #2
    175c:	00052b00 	andeq	r2, r5, r0, lsl #22
    1760:	0a021331 	beq	8642c <__Stack_Size+0x8602c>
    1764:	052c0000 	streq	r0, [ip]!
    1768:	02133100 	andseq	r3, r3, #0	; 0x0
    176c:	2d000006 	stccs	0, cr0, [r0, #-24]
    1770:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1774:	0b3a0e03 	bleq	e84f88 <__Stack_Size+0xe84b88>
    1778:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    177c:	01111349 	tsteq	r1, r9, asr #6
    1780:	0a400112 	beq	1001bd0 <__Stack_Size+0x10017d0>
    1784:	00001301 	andeq	r1, r0, r1, lsl #6
    1788:	3f012e2e 	svccc	0x00012e2e
    178c:	3a0e030c 	bcc	3823c4 <__Stack_Size+0x381fc4>
    1790:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1794:	1201110c 	andne	r1, r1, #3	; 0x3
    1798:	00064001 	andeq	r4, r6, r1
    179c:	11010000 	tstne	r1, r0
    17a0:	130e2501 	movwne	r2, #58625	; 0xe501
    17a4:	1b0e030b 	blne	3823d8 <__Stack_Size+0x381fd8>
    17a8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    17ac:	00061001 	andeq	r1, r6, r1
    17b0:	00240200 	eoreq	r0, r4, r0, lsl #4
    17b4:	0b3e0b0b 	bleq	f843e8 <__Stack_Size+0xf83fe8>
    17b8:	00000e03 	andeq	r0, r0, r3, lsl #28
    17bc:	03001603 	movweq	r1, #1539	; 0x603
    17c0:	3b0b3a08 	blcc	2cffe8 <__Stack_Size+0x2cfbe8>
    17c4:	0013490b 	andseq	r4, r3, fp, lsl #18
    17c8:	00350400 	eorseq	r0, r5, r0, lsl #8
    17cc:	00001349 	andeq	r1, r0, r9, asr #6
    17d0:	0b010405 	bleq	427ec <__Stack_Size+0x423ec>
    17d4:	3b0b3a0b 	blcc	2d0008 <__Stack_Size+0x2cfc08>
    17d8:	0013010b 	andseq	r0, r3, fp, lsl #2
    17dc:	00280600 	eoreq	r0, r8, r0, lsl #12
    17e0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    17e4:	28070000 	stmdacs	r7, {}
    17e8:	1c080300 	stcne	3, cr0, [r8], {0}
    17ec:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    17f0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    17f4:	0b3b0b3a 	bleq	ec44e4 <__Stack_Size+0xec40e4>
    17f8:	00001349 	andeq	r1, r0, r9, asr #6
    17fc:	0b002409 	bleq	a828 <__Stack_Size+0xa428>
    1800:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1804:	01130a00 	tsteq	r3, r0, lsl #20
    1808:	0b3a0b0b 	bleq	e8443c <__Stack_Size+0xe8403c>
    180c:	1301053b 	movwne	r0, #5435	; 0x153b
    1810:	0d0b0000 	stceq	0, cr0, [fp]
    1814:	3a080300 	bcc	20241c <__Stack_Size+0x20201c>
    1818:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    181c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1820:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1824:	0b3a0e03 	bleq	e85038 <__Stack_Size+0xe84c38>
    1828:	1349053b 	movtne	r0, #38203	; 0x953b
    182c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1830:	0300160d 	movweq	r1, #1549	; 0x60d
    1834:	3b0b3a0e 	blcc	2d0074 <__Stack_Size+0x2cfc74>
    1838:	00134905 	andseq	r4, r3, r5, lsl #18
    183c:	01130e00 	tsteq	r3, r0, lsl #28
    1840:	0b3a0b0b 	bleq	e84474 <__Stack_Size+0xe84074>
    1844:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1848:	0d0f0000 	stceq	0, cr0, [pc]
    184c:	3a0e0300 	bcc	382454 <__Stack_Size+0x382054>
    1850:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1854:	000a3813 	andeq	r3, sl, r3, lsl r8
    1858:	012e1000 	teqeq	lr, r0
    185c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1860:	0b3b0b3a 	bleq	ec4550 <__Stack_Size+0xec4150>
    1864:	01110c27 	tsteq	r1, r7, lsr #24
    1868:	0a400112 	beq	1001cb8 <__Stack_Size+0x10018b8>
    186c:	00001301 	andeq	r1, r0, r1, lsl #6
    1870:	03000511 	movweq	r0, #1297	; 0x511
    1874:	3b0b3a0e 	blcc	2d00b4 <__Stack_Size+0x2cfcb4>
    1878:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    187c:	1200000a 	andne	r0, r0, #10	; 0xa
    1880:	0b0b000f 	bleq	2c18c4 <__Stack_Size+0x2c14c4>
    1884:	00001349 	andeq	r1, r0, r9, asr #6
    1888:	3f012e13 	svccc	0x00012e13
    188c:	3a0e030c 	bcc	3824c4 <__Stack_Size+0x3820c4>
    1890:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1894:	1201110c 	andne	r1, r1, #3	; 0x3
    1898:	010a4001 	tsteq	sl, r1
    189c:	14000013 	strne	r0, [r0], #-19
    18a0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18a4:	0b3b0b3a 	bleq	ec4594 <__Stack_Size+0xec4194>
    18a8:	06021349 	streq	r1, [r2], -r9, asr #6
    18ac:	34150000 	ldrcc	r0, [r5]
    18b0:	3a0e0300 	bcc	3824b8 <__Stack_Size+0x3820b8>
    18b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18b8:	000a0213 	andeq	r0, sl, r3, lsl r2
    18bc:	00051600 	andeq	r1, r5, r0, lsl #12
    18c0:	0b3a0e03 	bleq	e850d4 <__Stack_Size+0xe84cd4>
    18c4:	1349053b 	movtne	r0, #38203	; 0x953b
    18c8:	00000a02 	andeq	r0, r0, r2, lsl #20
    18cc:	3f012e17 	svccc	0x00012e17
    18d0:	3a0e030c 	bcc	382508 <__Stack_Size+0x382108>
    18d4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    18d8:	1201110c 	andne	r1, r1, #3	; 0x3
    18dc:	01064001 	tsteq	r6, r1
    18e0:	18000013 	stmdane	r0, {r0, r1, r4}
    18e4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    18ec:	06021349 	streq	r1, [r2], -r9, asr #6
    18f0:	34190000 	ldrcc	r0, [r9]
    18f4:	3a0e0300 	bcc	3824fc <__Stack_Size+0x3820fc>
    18f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18fc:	1a000013 	bne	1950 <__Stack_Size+0x1550>
    1900:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1904:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1908:	06021349 	streq	r1, [r2], -r9, asr #6
    190c:	2e1b0000 	wxorcs	wr0, wr11, wr0
    1910:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1914:	3b0b3a0e 	blcc	2d0154 <__Stack_Size+0x2cfd54>
    1918:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    191c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1920:	010a4001 	tsteq	sl, r1
    1924:	1c000013 	stcne	0, cr0, [r0], {19}
    1928:	0c3f012e 	ldfeqs	f0, [pc], #-184
    192c:	0b3a0e03 	bleq	e85140 <__Stack_Size+0xe84d40>
    1930:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1934:	01120111 	tsteq	r2, r1, lsl r1
    1938:	13010640 	movwne	r0, #5696	; 0x1640
    193c:	341d0000 	ldrcc	r0, [sp]
    1940:	3a0e0300 	bcc	382548 <__Stack_Size+0x382148>
    1944:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1948:	00060213 	andeq	r0, r6, r3, lsl r2
    194c:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1950:	0b3a0e03 	bleq	e85164 <__Stack_Size+0xe84d64>
    1954:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1958:	00000a02 	andeq	r0, r0, r2, lsl #20
    195c:	0300341f 	movweq	r3, #1055	; 0x41f
    1960:	3b0b3a0e 	blcc	2d01a0 <__Stack_Size+0x2cfda0>
    1964:	0013490b 	andseq	r4, r3, fp, lsl #18
    1968:	012e2000 	teqeq	lr, r0
    196c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1970:	0b3b0b3a 	bleq	ec4660 <__Stack_Size+0xec4260>
    1974:	01110c27 	tsteq	r1, r7, lsr #24
    1978:	06400112 	undefined
    197c:	01000000 	tsteq	r0, r0
    1980:	06100011 	undefined
    1984:	01120111 	tsteq	r2, r1, lsl r1
    1988:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    198c:	05130825 	ldreq	r0, [r3, #-2085]
    1990:	01000000 	tsteq	r0, r0
    1994:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1998:	0e030b13 	vmoveq.32	d3[0], r0
    199c:	01110e1b 	tsteq	r1, fp, lsl lr
    19a0:	06100112 	undefined
    19a4:	24020000 	strcs	r0, [r2]
    19a8:	3e0b0b00 	fmacdcc	d0, d11, d0
    19ac:	000e030b 	andeq	r0, lr, fp, lsl #6
    19b0:	00240300 	eoreq	r0, r4, r0, lsl #6
    19b4:	0b3e0b0b 	bleq	f845e8 <__Stack_Size+0xf841e8>
    19b8:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    19bc:	030c3f01 	movweq	r3, #52993	; 0xcf01
    19c0:	3b0b3a0e 	blcc	2d0200 <__Stack_Size+0x2cfe00>
    19c4:	110c270b 	tstne	ip, fp, lsl #14
    19c8:	40011201 	andmi	r1, r1, r1, lsl #4
    19cc:	00130106 	andseq	r0, r3, r6, lsl #2
    19d0:	00340500 	eorseq	r0, r4, r0, lsl #10
    19d4:	0b3a0e03 	bleq	e851e8 <__Stack_Size+0xe84de8>
    19d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    19dc:	34060000 	strcc	r0, [r6]
    19e0:	3a0e0300 	bcc	3825e8 <__Stack_Size+0x3821e8>
    19e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    19e8:	00060213 	andeq	r0, r6, r3, lsl r2
    19ec:	000f0700 	andeq	r0, pc, r0, lsl #14
    19f0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    19f4:	34080000 	strcc	r0, [r8]
    19f8:	3a0e0300 	bcc	382600 <__Stack_Size+0x382200>
    19fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a00:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1a04:	0900000c 	stmdbeq	r0, {r2, r3}
    1a08:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1a0c:	0b3b0b3a 	bleq	ec46fc <__Stack_Size+0xec42fc>
    1a10:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    1a14:	010a0000 	tsteq	sl, r0
    1a18:	01134901 	tsteq	r3, r1, lsl #18
    1a1c:	0b000013 	bleq	1a70 <__Stack_Size+0x1670>
    1a20:	13490021 	movtne	r0, #36897	; 0x9021
    1a24:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1a28:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    1a2c:	0d00000c 	stceq	0, cr0, [r0, #-48]
    1a30:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1a34:	0b3b0b3a 	bleq	ec4724 <__Stack_Size+0xec4324>
    1a38:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1a3c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1a40:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    1a44:	00000013 	andeq	r0, r0, r3, lsl r0
    1a48:	25011101 	strcs	r1, [r1, #-257]
    1a4c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1a50:	110e1b0e 	tstne	lr, lr, lsl #22
    1a54:	10011201 	andne	r1, r1, r1, lsl #4
    1a58:	02000006 	andeq	r0, r0, #6	; 0x6
    1a5c:	0b0b0024 	bleq	2c1af4 <__Stack_Size+0x2c16f4>
    1a60:	0e030b3e 	vmoveq.16	d3[0], r0
    1a64:	24030000 	strcs	r0, [r3]
    1a68:	3e0b0b00 	fmacdcc	d0, d11, d0
    1a6c:	0008030b 	andeq	r0, r8, fp, lsl #6
    1a70:	00240400 	eoreq	r0, r4, r0, lsl #8
    1a74:	0b3e0b0b 	bleq	f846a8 <__Stack_Size+0xf842a8>
    1a78:	15050000 	strne	r0, [r5]
    1a7c:	000c2700 	andeq	r2, ip, r0, lsl #14
    1a80:	000f0600 	andeq	r0, pc, r0, lsl #12
    1a84:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1a88:	04070000 	streq	r0, [r7]
    1a8c:	0b0e0301 	bleq	382698 <__Stack_Size+0x382298>
    1a90:	3b0b3a0b 	blcc	2d02c4 <__Stack_Size+0x2cfec4>
    1a94:	0013010b 	andseq	r0, r3, fp, lsl #2
    1a98:	00280800 	eoreq	r0, r8, r0, lsl #16
    1a9c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1aa0:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
    1aa4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1aa8:	3b0b3a0e 	blcc	2d02e8 <__Stack_Size+0x2cfee8>
    1aac:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1ab0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1ab4:	00064001 	andeq	r4, r6, r1
    1ab8:	00050a00 	andeq	r0, r5, r0, lsl #20
    1abc:	0b3a0803 	bleq	e83ad0 <__Stack_Size+0xe836d0>
    1ac0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ac4:	00000602 	andeq	r0, r0, r2, lsl #12
    1ac8:	01110100 	tsteq	r1, r0, lsl #2
    1acc:	0b130e25 	bleq	4c5368 <__Stack_Size+0x4c4f68>
    1ad0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1ad4:	01120111 	tsteq	r2, r1, lsl r1
    1ad8:	00000610 	andeq	r0, r0, r0, lsl r6
    1adc:	0b002402 	bleq	aaec <__Stack_Size+0xa6ec>
    1ae0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1ae4:	0300000e 	movweq	r0, #14	; 0xe
    1ae8:	0b0b0024 	bleq	2c1b80 <__Stack_Size+0x2c1780>
    1aec:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1af0:	16040000 	strne	r0, [r4], -r0
    1af4:	3a0e0300 	bcc	3826fc <__Stack_Size+0x3822fc>
    1af8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1afc:	05000013 	streq	r0, [r0, #-19]
    1b00:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1b04:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b08:	00001349 	andeq	r1, r0, r9, asr #6
    1b0c:	0b011706 	bleq	4772c <__Stack_Size+0x4732c>
    1b10:	3b0b3a0b 	blcc	2d0344 <__Stack_Size+0x2cff44>
    1b14:	0013010b 	andseq	r0, r3, fp, lsl #2
    1b18:	000d0700 	andeq	r0, sp, r0, lsl #14
    1b1c:	0b3a0e03 	bleq	e85330 <__Stack_Size+0xe84f30>
    1b20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b24:	01080000 	tsteq	r8, r0
    1b28:	01134901 	tsteq	r3, r1, lsl #18
    1b2c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1b30:	13490021 	movtne	r0, #36897	; 0x9021
    1b34:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1b38:	0b00240a 	bleq	ab68 <__Stack_Size+0xa768>
    1b3c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1b40:	01130b00 	tsteq	r3, r0, lsl #22
    1b44:	0b3a0b0b 	bleq	e84778 <__Stack_Size+0xe84378>
    1b48:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1b4c:	0d0c0000 	stceq	0, cr0, [ip]
    1b50:	3a0e0300 	bcc	382758 <__Stack_Size+0x382358>
    1b54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b58:	000a3813 	andeq	r3, sl, r3, lsl r8
    1b5c:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1b60:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1b64:	0301130e 	movweq	r1, #4878	; 0x130e
    1b68:	3a0b0b0e 	bcc	2c47a8 <__Stack_Size+0x2c43a8>
    1b6c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b70:	0f000013 	svceq	0x00000013
    1b74:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1b78:	0b3b0b3a 	bleq	ec4868 <__Stack_Size+0xec4468>
    1b7c:	0a381349 	beq	e068a8 <__Stack_Size+0xe064a8>
    1b80:	0f100000 	svceq	0x00100000
    1b84:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1b88:	11000013 	tstne	r0, r3, lsl r0
    1b8c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1b90:	0b3a050b 	bleq	e82fc4 <__Stack_Size+0xe82bc4>
    1b94:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1b98:	15120000 	ldrne	r0, [r2]
    1b9c:	000c2700 	andeq	r2, ip, r0, lsl #14
    1ba0:	01151300 	tsteq	r5, r0, lsl #6
    1ba4:	13490c27 	movtne	r0, #39975	; 0x9c27
    1ba8:	00001301 	andeq	r1, r0, r1, lsl #6
    1bac:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1bb0:	15000013 	strne	r0, [r0, #-19]
    1bb4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1bb8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1bbc:	0a381349 	beq	e068e8 <__Stack_Size+0xe064e8>
    1bc0:	26160000 	ldrcs	r0, [r6], -r0
    1bc4:	00134900 	andseq	r4, r3, r0, lsl #18
    1bc8:	01131700 	tsteq	r3, r0, lsl #14
    1bcc:	0b0b0e03 	bleq	2c53e0 <__Stack_Size+0x2c4fe0>
    1bd0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1bd4:	00001301 	andeq	r1, r0, r1, lsl #6
    1bd8:	0b011318 	bleq	46840 <__Stack_Size+0x46440>
    1bdc:	3b0b3a0b 	blcc	2d0410 <__Stack_Size+0x2d0010>
    1be0:	00130105 	andseq	r0, r3, r5, lsl #2
    1be4:	01171900 	tsteq	r7, r0, lsl #18
    1be8:	0b3a0b0b 	bleq	e8481c <__Stack_Size+0xe8441c>
    1bec:	1301053b 	movwne	r0, #5435	; 0x153b
    1bf0:	0d1a0000 	ldceq	0, cr0, [sl]
    1bf4:	3a0e0300 	bcc	3827fc <__Stack_Size+0x3823fc>
    1bf8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bfc:	1b000013 	blne	1c50 <__Stack_Size+0x1850>
    1c00:	0c270115 	stfeqs	f0, [r7], #-84
    1c04:	00001301 	andeq	r1, r0, r1, lsl #6
    1c08:	3f012e1c 	svccc	0x00012e1c
    1c0c:	3a0e030c 	bcc	382844 <__Stack_Size+0x382444>
    1c10:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1c14:	1201110c 	andne	r1, r1, #3	; 0x3
    1c18:	010a4001 	tsteq	sl, r1
    1c1c:	1d000013 	stcne	0, cr0, [r0, #-76]
    1c20:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c24:	0b3b0b3a 	bleq	ec4914 <__Stack_Size+0xec4514>
    1c28:	06021349 	streq	r1, [r2], -r9, asr #6
    1c2c:	341e0000 	ldrcc	r0, [lr]
    1c30:	3a0e0300 	bcc	382838 <__Stack_Size+0x382438>
    1c34:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c38:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1c3c:	0000000c 	andeq	r0, r0, ip
    1c40:	25011101 	strcs	r1, [r1, #-257]
    1c44:	030b130e 	movweq	r1, #45838	; 0xb30e
    1c48:	110e1b0e 	tstne	lr, lr, lsl #22
    1c4c:	10011201 	andne	r1, r1, r1, lsl #4
    1c50:	02000006 	andeq	r0, r0, #6	; 0x6
    1c54:	0b0b0024 	bleq	2c1cec <__Stack_Size+0x2c18ec>
    1c58:	0e030b3e 	vmoveq.16	d3[0], r0
    1c5c:	24030000 	strcs	r0, [r3]
    1c60:	3e0b0b00 	fmacdcc	d0, d11, d0
    1c64:	0008030b 	andeq	r0, r8, fp, lsl #6
    1c68:	00160400 	andseq	r0, r6, r0, lsl #8
    1c6c:	0b3a0e03 	bleq	e85480 <__Stack_Size+0xe85080>
    1c70:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c74:	16050000 	strne	r0, [r5], -r0
    1c78:	3a0e0300 	bcc	382880 <__Stack_Size+0x382480>
    1c7c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c80:	06000013 	undefined
    1c84:	0b0b0117 	bleq	2c20e8 <__Stack_Size+0x2c1ce8>
    1c88:	0b3b0b3a 	bleq	ec4978 <__Stack_Size+0xec4578>
    1c8c:	00001301 	andeq	r1, r0, r1, lsl #6
    1c90:	03000d07 	movweq	r0, #3335	; 0xd07
    1c94:	3b0b3a0e 	blcc	2d04d4 <__Stack_Size+0x2d00d4>
    1c98:	0013490b 	andseq	r4, r3, fp, lsl #18
    1c9c:	01010800 	tsteq	r1, r0, lsl #16
    1ca0:	13011349 	movwne	r1, #4937	; 0x1349
    1ca4:	21090000 	tstcs	r9, r0
    1ca8:	2f134900 	svccs	0x00134900
    1cac:	0a00000b 	beq	1ce0 <__Stack_Size+0x18e0>
    1cb0:	0b0b0024 	bleq	2c1d48 <__Stack_Size+0x2c1948>
    1cb4:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1cb8:	0b01130b 	bleq	468ec <__Stack_Size+0x464ec>
    1cbc:	3b0b3a0b 	blcc	2d04f0 <__Stack_Size+0x2d00f0>
    1cc0:	0013010b 	andseq	r0, r3, fp, lsl #2
    1cc4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1cc8:	0b3a0e03 	bleq	e854dc <__Stack_Size+0xe850dc>
    1ccc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cd0:	00000a38 	andeq	r0, r0, r8, lsr sl
    1cd4:	0b000f0d 	bleq	5910 <__Stack_Size+0x5510>
    1cd8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1cdc:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1ce0:	0b3a0b0b 	bleq	e84914 <__Stack_Size+0xe84514>
    1ce4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ce8:	0d0f0000 	stceq	0, cr0, [pc]
    1cec:	3a080300 	bcc	2028f4 <__Stack_Size+0x2024f4>
    1cf0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cf4:	000a3813 	andeq	r3, sl, r3, lsl r8
    1cf8:	000f1000 	andeq	r1, pc, r0
    1cfc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1d00:	13110000 	tstne	r1, #0	; 0x0
    1d04:	0b0e0301 	bleq	382910 <__Stack_Size+0x382510>
    1d08:	3b0b3a05 	blcc	2d0524 <__Stack_Size+0x2d0124>
    1d0c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1d10:	00151200 	andseq	r1, r5, r0, lsl #4
    1d14:	00000c27 	andeq	r0, r0, r7, lsr #24
    1d18:	27011513 	smladcs	r1, r3, r5, r1
    1d1c:	0113490c 	tsteq	r3, ip, lsl #18
    1d20:	14000013 	strne	r0, [r0], #-19
    1d24:	13490005 	movtne	r0, #36869	; 0x9005
    1d28:	0d150000 	ldceq	0, cr0, [r5]
    1d2c:	3a0e0300 	bcc	382934 <__Stack_Size+0x382534>
    1d30:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d34:	000a3813 	andeq	r3, sl, r3, lsl r8
    1d38:	00261600 	eoreq	r1, r6, r0, lsl #12
    1d3c:	00001349 	andeq	r1, r0, r9, asr #6
    1d40:	03011317 	movweq	r1, #4887	; 0x1317
    1d44:	3a0b0b0e 	bcc	2c4984 <__Stack_Size+0x2c4584>
    1d48:	01053b0b 	tsteq	r5, fp, lsl #22
    1d4c:	18000013 	stmdane	r0, {r0, r1, r4}
    1d50:	0b0b0113 	bleq	2c21a4 <__Stack_Size+0x2c1da4>
    1d54:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1d58:	00001301 	andeq	r1, r0, r1, lsl #6
    1d5c:	0b011719 	bleq	479c8 <__Stack_Size+0x475c8>
    1d60:	3b0b3a0b 	blcc	2d0594 <__Stack_Size+0x2d0194>
    1d64:	00130105 	andseq	r0, r3, r5, lsl #2
    1d68:	000d1a00 	andeq	r1, sp, r0, lsl #20
    1d6c:	0b3a0e03 	bleq	e85580 <__Stack_Size+0xe85180>
    1d70:	1349053b 	movtne	r0, #38203	; 0x953b
    1d74:	151b0000 	ldrne	r0, [fp]
    1d78:	010c2701 	tsteq	ip, r1, lsl #14
    1d7c:	1c000013 	stcne	0, cr0, [r0], {19}
    1d80:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d84:	0b3b0b3a 	bleq	ec4a74 <__Stack_Size+0xec4674>
    1d88:	0a021349 	beq	86ab4 <__Stack_Size+0x866b4>
    1d8c:	341d0000 	ldrcc	r0, [sp]
    1d90:	3a0e0300 	bcc	382998 <__Stack_Size+0x382598>
    1d94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d98:	020c3f13 	andeq	r3, ip, #76	; 0x4c
    1d9c:	0000000a 	andeq	r0, r0, sl
    1da0:	25011101 	strcs	r1, [r1, #-257]
    1da4:	030b130e 	movweq	r1, #45838	; 0xb30e
    1da8:	110e1b0e 	tstne	lr, lr, lsl #22
    1dac:	10011201 	andne	r1, r1, r1, lsl #4
    1db0:	02000006 	andeq	r0, r0, #6	; 0x6
    1db4:	0b0b0024 	bleq	2c1e4c <__Stack_Size+0x2c1a4c>
    1db8:	0e030b3e 	vmoveq.16	d3[0], r0
    1dbc:	24030000 	strcs	r0, [r3]
    1dc0:	3e0b0b00 	fmacdcc	d0, d11, d0
    1dc4:	0008030b 	andeq	r0, r8, fp, lsl #6
    1dc8:	00240400 	eoreq	r0, r4, r0, lsl #8
    1dcc:	0b3e0b0b 	bleq	f84a00 <__Stack_Size+0xf84600>
    1dd0:	16050000 	strne	r0, [r5], -r0
    1dd4:	3a0e0300 	bcc	3829dc <__Stack_Size+0x3825dc>
    1dd8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ddc:	06000013 	undefined
    1de0:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1de4:	0b3a0e03 	bleq	e855f8 <__Stack_Size+0xe851f8>
    1de8:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1dec:	01120111 	tsteq	r2, r1, lsl r1
    1df0:	13010640 	movwne	r0, #5696	; 0x1640
    1df4:	34070000 	strcc	r0, [r7]
    1df8:	3a0e0300 	bcc	382a00 <__Stack_Size+0x382600>
    1dfc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e00:	000a0213 	andeq	r0, sl, r3, lsl r2
    1e04:	00340800 	eorseq	r0, r4, r0, lsl #16
    1e08:	0b3a0803 	bleq	e83e1c <__Stack_Size+0xe83a1c>
    1e0c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e10:	00000a02 	andeq	r0, r0, r2, lsl #20
    1e14:	49010109 	stmdbmi	r1, {r0, r3, r8}
    1e18:	00130113 	andseq	r0, r3, r3, lsl r1
    1e1c:	00210a00 	eoreq	r0, r1, r0, lsl #20
    1e20:	150b0000 	strne	r0, [fp]
    1e24:	000c2700 	andeq	r2, ip, r0, lsl #14
    1e28:	000f0c00 	andeq	r0, pc, r0, lsl #24
    1e2c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1e30:	340d0000 	strcc	r0, [sp]
    1e34:	3a0e0300 	bcc	382a3c <__Stack_Size+0x38263c>
    1e38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e3c:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	25011101 	strcs	r1, [r1, #-257]
    1e48:	030b130e 	movweq	r1, #45838	; 0xb30e
    1e4c:	110e1b0e 	tstne	lr, lr, lsl #22
    1e50:	10011201 	andne	r1, r1, r1, lsl #4
    1e54:	02000006 	andeq	r0, r0, #6	; 0x6
    1e58:	0b0b0024 	bleq	2c1ef0 <__Stack_Size+0x2c1af0>
    1e5c:	0e030b3e 	vmoveq.16	d3[0], r0
    1e60:	24030000 	strcs	r0, [r3]
    1e64:	3e0b0b00 	fmacdcc	d0, d11, d0
    1e68:	0008030b 	andeq	r0, r8, fp, lsl #6
    1e6c:	00240400 	eoreq	r0, r4, r0, lsl #8
    1e70:	0b3e0b0b 	bleq	f84aa4 <__Stack_Size+0xf846a4>
    1e74:	0f050000 	svceq	0x00050000
    1e78:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1e7c:	000f0600 	andeq	r0, pc, r0, lsl #12
    1e80:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1e84:	16070000 	strne	r0, [r7], -r0
    1e88:	3a0e0300 	bcc	382a90 <__Stack_Size+0x382690>
    1e8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e90:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1e94:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1e98:	0b3a0e03 	bleq	e856ac <__Stack_Size+0xe852ac>
    1e9c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1ea0:	01111349 	tsteq	r1, r9, asr #6
    1ea4:	06400112 	undefined
    1ea8:	00001301 	andeq	r1, r0, r1, lsl #6
    1eac:	03000509 	movweq	r0, #1289	; 0x509
    1eb0:	3b0b3a08 	blcc	2d06d8 <__Stack_Size+0x2d02d8>
    1eb4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1eb8:	0a000006 	beq	1ed8 <__Stack_Size+0x1ad8>
    1ebc:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1ec0:	0b3b0b3a 	bleq	ec4bb0 <__Stack_Size+0xec47b0>
    1ec4:	06021349 	streq	r1, [r2], -r9, asr #6
    1ec8:	340b0000 	strcc	r0, [fp]
    1ecc:	3a080300 	bcc	202ad4 <__Stack_Size+0x2026d4>
    1ed0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ed4:	0c000013 	stceq	0, cr0, [r0], {19}
    1ed8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1edc:	0b3b0b3a 	bleq	ec4bcc <__Stack_Size+0xec47cc>
    1ee0:	06021349 	streq	r1, [r2], -r9, asr #6
    1ee4:	340d0000 	strcc	r0, [sp]
    1ee8:	3a080300 	bcc	202af0 <__Stack_Size+0x2026f0>
    1eec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ef0:	000a0213 	andeq	r0, sl, r3, lsl r2
    1ef4:	11010000 	tstne	r1, r0
    1ef8:	130e2501 	movwne	r2, #58625	; 0xe501
    1efc:	1b0e030b 	blne	382b30 <__Stack_Size+0x382730>
    1f00:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1f04:	00061001 	andeq	r1, r6, r1
    1f08:	00240200 	eoreq	r0, r4, r0, lsl #4
    1f0c:	0b3e0b0b 	bleq	f84b40 <__Stack_Size+0xf84740>
    1f10:	00000803 	andeq	r0, r0, r3, lsl #16
    1f14:	0b002403 	bleq	af28 <__Stack_Size+0xab28>
    1f18:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1f1c:	0400000e 	streq	r0, [r0], #-14
    1f20:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1f24:	0b3b0b3a 	bleq	ec4c14 <__Stack_Size+0xec4814>
    1f28:	00001349 	andeq	r1, r0, r9, asr #6
    1f2c:	03001605 	movweq	r1, #1541	; 0x605
    1f30:	3b0b3a0e 	blcc	2d0770 <__Stack_Size+0x2d0370>
    1f34:	00134905 	andseq	r4, r3, r5, lsl #18
    1f38:	01170600 	tsteq	r7, r0, lsl #12
    1f3c:	0b3a0b0b 	bleq	e84b70 <__Stack_Size+0xe84770>
    1f40:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f44:	0d070000 	stceq	0, cr0, [r7]
    1f48:	3a0e0300 	bcc	382b50 <__Stack_Size+0x382750>
    1f4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f50:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1f54:	13490101 	movtne	r0, #37121	; 0x9101
    1f58:	00001301 	andeq	r1, r0, r1, lsl #6
    1f5c:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1f60:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1f64:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1f68:	0b3e0b0b 	bleq	f84b9c <__Stack_Size+0xf8479c>
    1f6c:	130b0000 	movwne	r0, #45056	; 0xb000
    1f70:	3a0b0b01 	bcc	2c4b7c <__Stack_Size+0x2c477c>
    1f74:	010b3b0b 	tsteq	fp, fp, lsl #22
    1f78:	0c000013 	stceq	0, cr0, [r0], {19}
    1f7c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1f80:	0b3b0b3a 	bleq	ec4c70 <__Stack_Size+0xec4870>
    1f84:	0a381349 	beq	e06cb0 <__Stack_Size+0xe068b0>
    1f88:	0f0d0000 	svceq	0x000d0000
    1f8c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1f90:	01130e00 	tsteq	r3, r0, lsl #28
    1f94:	0b0b0e03 	bleq	2c57a8 <__Stack_Size+0x2c53a8>
    1f98:	0b3b0b3a 	bleq	ec4c88 <__Stack_Size+0xec4888>
    1f9c:	00001301 	andeq	r1, r0, r1, lsl #6
    1fa0:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1fa4:	3b0b3a08 	blcc	2d07cc <__Stack_Size+0x2d03cc>
    1fa8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1fac:	1000000a 	andne	r0, r0, sl
    1fb0:	0b0b000f 	bleq	2c1ff4 <__Stack_Size+0x2c1bf4>
    1fb4:	00001349 	andeq	r1, r0, r9, asr #6
    1fb8:	03011311 	movweq	r1, #4881	; 0x1311
    1fbc:	3a050b0e 	bcc	144bfc <__Stack_Size+0x1447fc>
    1fc0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fc4:	12000013 	andne	r0, r0, #19	; 0x13
    1fc8:	0c270015 	stceq	0, cr0, [r7], #-84
    1fcc:	15130000 	ldrne	r0, [r3]
    1fd0:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1fd4:	00130113 	andseq	r0, r3, r3, lsl r1
    1fd8:	00051400 	andeq	r1, r5, r0, lsl #8
    1fdc:	00001349 	andeq	r1, r0, r9, asr #6
    1fe0:	03000d15 	movweq	r0, #3349	; 0xd15
    1fe4:	3b0b3a0e 	blcc	2d0824 <__Stack_Size+0x2d0424>
    1fe8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1fec:	1600000a 	strne	r0, [r0], -sl
    1ff0:	13490026 	movtne	r0, #36902	; 0x9026
    1ff4:	13170000 	tstne	r7, #0	; 0x0
    1ff8:	0b0e0301 	bleq	382c04 <__Stack_Size+0x382804>
    1ffc:	3b0b3a0b 	blcc	2d0830 <__Stack_Size+0x2d0430>
    2000:	00130105 	andseq	r0, r3, r5, lsl #2
    2004:	01131800 	tsteq	r3, r0, lsl #16
    2008:	0b3a0b0b 	bleq	e84c3c <__Stack_Size+0xe8483c>
    200c:	1301053b 	movwne	r0, #5435	; 0x153b
    2010:	17190000 	ldrne	r0, [r9, -r0]
    2014:	3a0b0b01 	bcc	2c4c20 <__Stack_Size+0x2c4820>
    2018:	01053b0b 	tsteq	r5, fp, lsl #22
    201c:	1a000013 	bne	2070 <__Stack_Size+0x1c70>
    2020:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2024:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2028:	00001349 	andeq	r1, r0, r9, asr #6
    202c:	2701151b 	smladcs	r1, fp, r5, r1
    2030:	0013010c 	andseq	r0, r3, ip, lsl #2
    2034:	01041c00 	tsteq	r4, r0, lsl #24
    2038:	0b0b0e03 	bleq	2c584c <__Stack_Size+0x2c544c>
    203c:	0b3b0b3a 	bleq	ec4d2c <__Stack_Size+0xec492c>
    2040:	00001301 	andeq	r1, r0, r1, lsl #6
    2044:	0300281d 	movweq	r2, #2077	; 0x81d
    2048:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    204c:	012e1e00 	teqeq	lr, r0, lsl #28
    2050:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2054:	0b3b0b3a 	bleq	ec4d44 <__Stack_Size+0xec4944>
    2058:	13490c27 	movtne	r0, #39975	; 0x9c27
    205c:	01120111 	tsteq	r2, r1, lsl r1
    2060:	13010640 	movwne	r0, #5696	; 0x1640
    2064:	051f0000 	ldreq	r0, [pc, #0]	; 206c <__Stack_Size+0x1c6c>
    2068:	3a0e0300 	bcc	382c70 <__Stack_Size+0x382870>
    206c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2070:	00060213 	andeq	r0, r6, r3, lsl r2
    2074:	00052000 	andeq	r2, r5, r0
    2078:	0b3a0803 	bleq	e8408c <__Stack_Size+0xe83c8c>
    207c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2080:	00000602 	andeq	r0, r0, r2, lsl #12
    2084:	03003421 	movweq	r3, #1057	; 0x421
    2088:	3b0b3a0e 	blcc	2d08c8 <__Stack_Size+0x2d04c8>
    208c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2090:	00342200 	eorseq	r2, r4, r0, lsl #4
    2094:	0b3a0803 	bleq	e840a8 <__Stack_Size+0xe83ca8>
    2098:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    209c:	00000a02 	andeq	r0, r0, r2, lsl #20
    20a0:	03003423 	movweq	r3, #1059	; 0x423
    20a4:	3b0b3a0e 	blcc	2d08e4 <__Stack_Size+0x2d04e4>
    20a8:	3f134905 	svccc	0x00134905
    20ac:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    20b0:	11010000 	tstne	r1, r0
    20b4:	130e2501 	movwne	r2, #58625	; 0xe501
    20b8:	1b0e030b 	blne	382cec <__Stack_Size+0x3828ec>
    20bc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    20c0:	00061001 	andeq	r1, r6, r1
    20c4:	00240200 	eoreq	r0, r4, r0, lsl #4
    20c8:	0b3e0b0b 	bleq	f84cfc <__Stack_Size+0xf848fc>
    20cc:	00000e03 	andeq	r0, r0, r3, lsl #28
    20d0:	0b002403 	bleq	b0e4 <__Stack_Size+0xace4>
    20d4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    20d8:	04000008 	streq	r0, [r0], #-8
    20dc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    20e0:	0b3b0b3a 	bleq	ec4dd0 <__Stack_Size+0xec49d0>
    20e4:	00001349 	andeq	r1, r0, r9, asr #6
    20e8:	03001605 	movweq	r1, #1541	; 0x605
    20ec:	3b0b3a0e 	blcc	2d092c <__Stack_Size+0x2d052c>
    20f0:	00134905 	andseq	r4, r3, r5, lsl #18
    20f4:	01170600 	tsteq	r7, r0, lsl #12
    20f8:	0b3a0b0b 	bleq	e84d2c <__Stack_Size+0xe8492c>
    20fc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2100:	0d070000 	stceq	0, cr0, [r7]
    2104:	3a0e0300 	bcc	382d0c <__Stack_Size+0x38290c>
    2108:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    210c:	08000013 	stmdaeq	r0, {r0, r1, r4}
    2110:	13490101 	movtne	r0, #37121	; 0x9101
    2114:	00001301 	andeq	r1, r0, r1, lsl #6
    2118:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    211c:	000b2f13 	andeq	r2, fp, r3, lsl pc
    2120:	00240a00 	eoreq	r0, r4, r0, lsl #20
    2124:	0b3e0b0b 	bleq	f84d58 <__Stack_Size+0xf84958>
    2128:	130b0000 	movwne	r0, #45056	; 0xb000
    212c:	3a0b0b01 	bcc	2c4d38 <__Stack_Size+0x2c4938>
    2130:	010b3b0b 	tsteq	fp, fp, lsl #22
    2134:	0c000013 	stceq	0, cr0, [r0], {19}
    2138:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    213c:	0b3b0b3a 	bleq	ec4e2c <__Stack_Size+0xec4a2c>
    2140:	0a381349 	beq	e06e6c <__Stack_Size+0xe06a6c>
    2144:	0f0d0000 	svceq	0x000d0000
    2148:	000b0b00 	andeq	r0, fp, r0, lsl #22
    214c:	01130e00 	tsteq	r3, r0, lsl #28
    2150:	0b0b0e03 	bleq	2c5964 <__Stack_Size+0x2c5564>
    2154:	0b3b0b3a 	bleq	ec4e44 <__Stack_Size+0xec4a44>
    2158:	00001301 	andeq	r1, r0, r1, lsl #6
    215c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    2160:	3b0b3a08 	blcc	2d0988 <__Stack_Size+0x2d0588>
    2164:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2168:	1000000a 	andne	r0, r0, sl
    216c:	0b0b000f 	bleq	2c21b0 <__Stack_Size+0x2c1db0>
    2170:	00001349 	andeq	r1, r0, r9, asr #6
    2174:	03011311 	movweq	r1, #4881	; 0x1311
    2178:	3a050b0e 	bcc	144db8 <__Stack_Size+0x1449b8>
    217c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2180:	12000013 	andne	r0, r0, #19	; 0x13
    2184:	0c270015 	stceq	0, cr0, [r7], #-84
    2188:	15130000 	ldrne	r0, [r3]
    218c:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    2190:	00130113 	andseq	r0, r3, r3, lsl r1
    2194:	00051400 	andeq	r1, r5, r0, lsl #8
    2198:	00001349 	andeq	r1, r0, r9, asr #6
    219c:	03000d15 	movweq	r0, #3349	; 0xd15
    21a0:	3b0b3a0e 	blcc	2d09e0 <__Stack_Size+0x2d05e0>
    21a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    21a8:	1600000a 	strne	r0, [r0], -sl
    21ac:	13490026 	movtne	r0, #36902	; 0x9026
    21b0:	13170000 	tstne	r7, #0	; 0x0
    21b4:	0b0e0301 	bleq	382dc0 <__Stack_Size+0x3829c0>
    21b8:	3b0b3a0b 	blcc	2d09ec <__Stack_Size+0x2d05ec>
    21bc:	00130105 	andseq	r0, r3, r5, lsl #2
    21c0:	01131800 	tsteq	r3, r0, lsl #16
    21c4:	0b3a0b0b 	bleq	e84df8 <__Stack_Size+0xe849f8>
    21c8:	1301053b 	movwne	r0, #5435	; 0x153b
    21cc:	17190000 	ldrne	r0, [r9, -r0]
    21d0:	3a0b0b01 	bcc	2c4ddc <__Stack_Size+0x2c49dc>
    21d4:	01053b0b 	tsteq	r5, fp, lsl #22
    21d8:	1a000013 	bne	222c <__Stack_Size+0x1e2c>
    21dc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    21e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    21e4:	00001349 	andeq	r1, r0, r9, asr #6
    21e8:	2701151b 	smladcs	r1, fp, r5, r1
    21ec:	0013010c 	andseq	r0, r3, ip, lsl #2
    21f0:	012e1c00 	teqeq	lr, r0, lsl #24
    21f4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    21f8:	0b3b0b3a 	bleq	ec4ee8 <__Stack_Size+0xec4ae8>
    21fc:	01110c27 	tsteq	r1, r7, lsr #24
    2200:	06400112 	undefined
    2204:	00001301 	andeq	r1, r0, r1, lsl #6
    2208:	0300051d 	movweq	r0, #1309	; 0x51d
    220c:	3b0b3a0e 	blcc	2d0a4c <__Stack_Size+0x2d064c>
    2210:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2214:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    2218:	08030005 	stmdaeq	r3, {r0, r2}
    221c:	0b3b0b3a 	bleq	ec4f0c <__Stack_Size+0xec4b0c>
    2220:	06021349 	streq	r1, [r2], -r9, asr #6
    2224:	341f0000 	ldrcc	r0, [pc], #0	; 222c <__Stack_Size+0x1e2c>
    2228:	3a080300 	bcc	202e30 <__Stack_Size+0x202a30>
    222c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2230:	000a0213 	andeq	r0, sl, r3, lsl r2
    2234:	00342000 	eorseq	r2, r4, r0
    2238:	0b3a0e03 	bleq	e85a4c <__Stack_Size+0xe8564c>
    223c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2240:	34210000 	strtcc	r0, [r1]
    2244:	3a080300 	bcc	202e4c <__Stack_Size+0x202a4c>
    2248:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    224c:	22000013 	andcs	r0, r0, #19	; 0x13
    2250:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2254:	0b3b0b3a 	bleq	ec4f44 <__Stack_Size+0xec4b44>
    2258:	06021349 	streq	r1, [r2], -r9, asr #6
    225c:	0a230000 	beq	8c2264 <__Stack_Size+0x8c1e64>
    2260:	3a0e0300 	bcc	382e68 <__Stack_Size+0x382a68>
    2264:	000b3b0b 	andeq	r3, fp, fp, lsl #22
    2268:	010b2400 	tsteq	fp, r0, lsl #8
    226c:	00000655 	andeq	r0, r0, r5, asr r6
    2270:	03003425 	movweq	r3, #1061	; 0x425
    2274:	3b0b3a0e 	blcc	2d0ab4 <__Stack_Size+0x2d06b4>
    2278:	3f134905 	svccc	0x00134905
    227c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    2280:	11010000 	tstne	r1, r0
    2284:	55061000 	strpl	r1, [r6]
    2288:	1b080306 	blne	202ea8 <__Stack_Size+0x202aa8>
    228c:	13082508 	movwne	r2, #34056	; 0x8508
    2290:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	01010100 	tsteq	r1, r0, lsl #2
      e4:	02000001 	andeq	r0, r0, #1	; 0x1
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	13010383 	movwne	r0, #4995	; 0x1383
     174:	144c3d3d 	strbne	r3, [ip], #-3389
     178:	2e0e033d 	mcrcs	3, 0, r0, cr14, cr13, {1}
     17c:	215b3e3d 	cmpcs	fp, sp, lsr lr
     180:	5b4b4b4b 	blpl	12d2eb4 <__Stack_Size+0x12d2ab4>
     184:	3e4b4b4b 	fnmacdcc	d20, d11, d11
     188:	2f3e221e 	svccs	0x003e221e
     18c:	034d2f42 	movteq	r2, #57154	; 0xdf42
     190:	21587fa2 	cmpcs	r8, r2, lsr #31
     194:	286a212d 	stmdacs	sl!, {r0, r2, r3, r5, r8, sp}^
     198:	4b207803 	blmi	81e1ac <__Stack_Size+0x81ddac>
     19c:	4c5b4267 	lfmmi	f4, 2, [fp], {103}
     1a0:	3f4b404b 	svccc	0x004b404b
     1a4:	6784231d 	usada8vs	r4, sp, r3, r2
     1a8:	b6035e3d 	undefined
     1ac:	3135ba7d 	teqcc	r5, sp, ror sl
     1b0:	3e303131 	mrccc	1, 1, r3, cr0, cr1, {1}
     1b4:	3e3d305a 	mrccc	0, 1, r3, cr13, cr10, {2}
     1b8:	4d595930 	ldclmi	9, cr5, [r9, #-192]
     1bc:	ca034d2f 	bgt	d3680 <__Stack_Size+0xd3280>
     1c0:	56085800 	strpl	r5, [r8], -r0, lsl #16
     1c4:	44422c22 	strbmi	r2, [r2], #-3106
     1c8:	5c3e4130 	ldfpls	f4, [lr], #-192
     1cc:	03303e4d 	teqeq	r0, #1232	; 0x4d0
     1d0:	16033c70 	undefined
     1d4:	caa04a08 	bgt	fe8129fc <SCS_BASE+0x1e8049fc>
     1d8:	3e68924c 	cdpcc	2, 6, cr9, cr8, cr12, {2}
     1dc:	3e3e4e4e 	cdpcc	14, 3, cr4, cr14, cr14, {2}
     1e0:	024d7a78 	subeq	r7, sp, #491520	; 0x78000
     1e4:	01010013 	tsteq	r1, r3, lsl r0
     1e8:	00000156 	andeq	r0, r0, r6, asr r1
     1ec:	002d0002 	eoreq	r0, sp, r2
     1f0:	01020000 	tsteq	r2, r0
     1f4:	000d0efb 	strdeq	r0, [sp], -fp
     1f8:	01010101 	tsteq	r1, r1, lsl #2
     1fc:	01000000 	tsteq	r0, r0
     200:	41010000 	tstmi	r1, r0
     204:	732f5050 	teqvc	pc, #80	; 0x50
     208:	00006372 	andeq	r6, r0, r2, ror r3
     20c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     210:	30316632 	eorscc	r6, r1, r2, lsr r6
     214:	74695f78 	strbtvc	r5, [r9], #-3960
     218:	0100632e 	tsteq	r0, lr, lsr #6
     21c:	00000000 	andeq	r0, r0, r0
     220:	34400205 	strbcc	r0, [r0], #-517
     224:	24030800 	strcs	r0, [r3], #-2048
     228:	0a031301 	beq	c4e34 <__Stack_Size+0xc4a34>
     22c:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     230:	032e0f03 	teqeq	lr, #12	; 0xc
     234:	0f032e0f 	svceq	0x00032e0f
     238:	0a03132e 	beq	c4ef8 <__Stack_Size+0xc4af8>
     23c:	0a03132e 	beq	c4efc <__Stack_Size+0xc4afc>
     240:	1603132e 	strne	r1, [r3], -lr, lsr #6
     244:	0a03132e 	beq	c4f04 <__Stack_Size+0xc4b04>
     248:	0a03132e 	beq	c4f08 <__Stack_Size+0xc4b08>
     24c:	0a03132e 	beq	c4f0c <__Stack_Size+0xc4b0c>
     250:	0a03132e 	beq	c4f10 <__Stack_Size+0xc4b10>
     254:	0a03132e 	beq	c4f14 <__Stack_Size+0xc4b14>
     258:	0a03132e 	beq	c4f18 <__Stack_Size+0xc4b18>
     25c:	0a03132e 	beq	c4f1c <__Stack_Size+0xc4b1c>
     260:	0a03132e 	beq	c4f20 <__Stack_Size+0xc4b20>
     264:	0a03132e 	beq	c4f24 <__Stack_Size+0xc4b24>
     268:	0a03132e 	beq	c4f28 <__Stack_Size+0xc4b28>
     26c:	0a03132e 	beq	c4f2c <__Stack_Size+0xc4b2c>
     270:	0a03132e 	beq	c4f30 <__Stack_Size+0xc4b30>
     274:	0a03132e 	beq	c4f34 <__Stack_Size+0xc4b34>
     278:	0a03132e 	beq	c4f38 <__Stack_Size+0xc4b38>
     27c:	0a03132e 	beq	c4f3c <__Stack_Size+0xc4b3c>
     280:	0a03132e 	beq	c4f40 <__Stack_Size+0xc4b40>
     284:	0a03132e 	beq	c4f44 <__Stack_Size+0xc4b44>
     288:	0b03132e 	bleq	c4f48 <__Stack_Size+0xc4b48>
     28c:	0b03142e 	bleq	c534c <__Stack_Size+0xc4f4c>
     290:	0b03132e 	bleq	c4f50 <__Stack_Size+0xc4b50>
     294:	0a03132e 	beq	c4f54 <__Stack_Size+0xc4b54>
     298:	0a03132e 	beq	c4f58 <__Stack_Size+0xc4b58>
     29c:	0a03132e 	beq	c4f5c <__Stack_Size+0xc4b5c>
     2a0:	0a03132e 	beq	c4f60 <__Stack_Size+0xc4b60>
     2a4:	0b03132e 	bleq	c4f64 <__Stack_Size+0xc4b64>
     2a8:	0b03132e 	bleq	c4f68 <__Stack_Size+0xc4b68>
     2ac:	0a03132e 	beq	c4f6c <__Stack_Size+0xc4b6c>
     2b0:	1603132e 	strne	r1, [r3], -lr, lsr #6
     2b4:	0a03132e 	beq	c4f74 <__Stack_Size+0xc4b74>
     2b8:	0a03132e 	beq	c4f78 <__Stack_Size+0xc4b78>
     2bc:	0a03132e 	beq	c4f7c <__Stack_Size+0xc4b7c>
     2c0:	0a03132e 	beq	c4f80 <__Stack_Size+0xc4b80>
     2c4:	0a03132e 	beq	c4f84 <__Stack_Size+0xc4b84>
     2c8:	0a03132e 	beq	c4f88 <__Stack_Size+0xc4b88>
     2cc:	0a03132e 	beq	c4f8c <__Stack_Size+0xc4b8c>
     2d0:	1703132e 	strne	r1, [r3, -lr, lsr #6]
     2d4:	1603132e 	strne	r1, [r3], -lr, lsr #6
     2d8:	0a03132e 	beq	c4f98 <__Stack_Size+0xc4b98>
     2dc:	0a03132e 	beq	c4f9c <__Stack_Size+0xc4b9c>
     2e0:	0a03132e 	beq	c4fa0 <__Stack_Size+0xc4ba0>
     2e4:	0b03132e 	bleq	c4fa4 <__Stack_Size+0xc4ba4>
     2e8:	0b03132e 	bleq	c4fa8 <__Stack_Size+0xc4ba8>
     2ec:	0a03132e 	beq	c4fac <__Stack_Size+0xc4bac>
     2f0:	0a03132e 	beq	c4fb0 <__Stack_Size+0xc4bb0>
     2f4:	0a03132e 	beq	c4fb4 <__Stack_Size+0xc4bb4>
     2f8:	0a03132e 	beq	c4fb8 <__Stack_Size+0xc4bb8>
     2fc:	0a03132e 	beq	c4fbc <__Stack_Size+0xc4bbc>
     300:	0a03132e 	beq	c4fc0 <__Stack_Size+0xc4bc0>
     304:	0a03132e 	beq	c4fc4 <__Stack_Size+0xc4bc4>
     308:	0a03132e 	beq	c4fc8 <__Stack_Size+0xc4bc8>
     30c:	0a03132e 	beq	c4fcc <__Stack_Size+0xc4bcc>
     310:	0a03132e 	beq	c4fd0 <__Stack_Size+0xc4bd0>
     314:	0a03132e 	beq	c4fd4 <__Stack_Size+0xc4bd4>
     318:	0a03132e 	beq	c4fd8 <__Stack_Size+0xc4bd8>
     31c:	0a03132e 	beq	c4fdc <__Stack_Size+0xc4bdc>
     320:	0b03132e 	bleq	c4fe0 <__Stack_Size+0xc4be0>
     324:	9f03132e 	svcls	0x0003132e
     328:	2f2f2e7e 	svccs	0x002f2e7e
     32c:	302e6603 	eorcc	r6, lr, r3, lsl #12
     330:	7f99032f 	svcvc	0x0099032f
     334:	032f2f2e 	teqeq	pc, #184	; 0xb8
     338:	2f2e7db8 	svccs	0x002e7db8
     33c:	0002022f 	andeq	r0, r2, pc, lsr #4
     340:	01210101 	teqeq	r1, r1, lsl #2
     344:	00020000 	andeq	r0, r2, r0
     348:	0000008a 	andeq	r0, r0, sl, lsl #1
     34c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     350:	0101000d 	tsteq	r1, sp
     354:	00000101 	andeq	r0, r0, r1, lsl #2
     358:	00000100 	andeq	r0, r0, r0, lsl #2
     35c:	50504101 	subspl	r4, r0, r1, lsl #2
     360:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     364:	6d747300 	ldclvs	3, cr7, [r4]
     368:	31663233 	cmncc	r6, r3, lsr r2
     36c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     370:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     374:	0000636e 	andeq	r6, r0, lr, ror #6
     378:	5f737973 	svcpl	0x00737973
     37c:	74696e69 	strbtvc	r6, [r9], #-3689
     380:	0100632e 	tsteq	r0, lr, lsr #6
     384:	74730000 	ldrbtvc	r0, [r3]
     388:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     38c:	5f783031 	svcpl	0x00783031
     390:	65707974 	ldrbvs	r7, [r0, #-2420]!
     394:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     398:	74730000 	ldrbtvc	r0, [r3]
     39c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     3a0:	5f783031 	svcpl	0x00783031
     3a4:	2e70616d 	rpwcssz	f6, f0, #5.0
     3a8:	00020068 	andeq	r0, r2, r8, rrx
     3ac:	6d747300 	ldclvs	3, cr7, [r4]
     3b0:	31663233 	cmncc	r6, r3, lsr r2
     3b4:	675f7830 	smmlarvs	pc, r0, r8, r7
     3b8:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     3bc:	00020068 	andeq	r0, r2, r8, rrx
     3c0:	6d747300 	ldclvs	3, cr7, [r4]
     3c4:	31663233 	cmncc	r6, r3, lsr r2
     3c8:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     3cc:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     3d0:	00020068 	andeq	r0, r2, r8, rrx
     3d4:	05000000 	streq	r0, [r0]
     3d8:	00357402 	eorseq	r7, r5, r2, lsl #8
     3dc:	01bc0308 	undefined instruction 0x01bc0308
     3e0:	3d591301 	ldclcc	3, cr1, [r9, #-4]
     3e4:	3e3d3e3e 	mrccc	14, 1, r3, cr13, cr14, {1}
     3e8:	222e6d03 	eorcs	r6, lr, #192	; 0xc0
     3ec:	3d31221e 	lfmcc	f2, 4, [r1, #-120]!
     3f0:	302e4603 	eorcc	r4, lr, r3, lsl #12
     3f4:	03200d03 	teqeq	r0, #192	; 0xc0
     3f8:	21412073 	cmpcs	r1, r3, ror r0
     3fc:	2f2b311e 	svccs	0x002b311e
     400:	31312f2f 	teqcc	r1, pc, lsr #30
     404:	2f2f2f2b 	svccs	0x002f2f2b
     408:	211f4c30 	tstcs	pc, r0, lsr ip
     40c:	4d302f1f 	ldcmi	15, cr2, [r0, #-124]!
     410:	2d1f211f 	ldfcss	f2, [pc, #-124]
     414:	4c4b3030 	mcrrmi	0, 3, r3, fp, cr0
     418:	71304e4b 	teqvc	r0, fp, asr #28
     41c:	1b352b31 	blne	d4b0e8 <__Stack_Size+0xd4ace8>
     420:	2c30312f 	ldfcss	f3, [r0], #-188
     424:	30302f2f 	eorscc	r2, r0, pc, lsr #30
     428:	312f2f2c 	teqcc	pc, ip, lsr #30
     42c:	907fa403 	rsbsls	sl, pc, r3, lsl #8
     430:	2e780328 	cdpcs	3, 7, cr0, cr8, cr8, {1}
     434:	4a0b0328 	bmi	2c10dc <__Stack_Size+0x2c0cdc>
     438:	4e207903 	cdpmi	9, 2, cr7, cr0, cr3, {0}
     43c:	1c21231f 	stcne	3, cr2, [r1], #-124
     440:	2f2f2f2f 	svccs	0x002f2f2f
     444:	2f1c2431 	svccs	0x001c2431
     448:	362f2f2f 	strtcc	r2, [pc], -pc, lsr #30
     44c:	3c7f9a03 	ldclcc	10, cr9, [pc], #-12
     450:	304d3131 	subcc	r3, sp, r1, lsr r1
     454:	3f3f3f31 	svccc	0x003f3f31
     458:	3f694d3f 	svccc	0x00694d3f
     45c:	5c523f5d 	mrrcpl	15, 5, r3, r2, cr13
     460:	05023d4c 	streq	r3, [r2, #-3404]
     464:	ed010100 	stfs	f0, [r1]
     468:	02000000 	andeq	r0, r0, #0	; 0x0
     46c:	00007500 	andeq	r7, r0, r0, lsl #10
     470:	fb010200 	blx	40c7a <__Stack_Size+0x4087a>
     474:	01000d0e 	tsteq	r0, lr, lsl #26
     478:	00010101 	andeq	r0, r1, r1, lsl #2
     47c:	00010000 	andeq	r0, r1, r0
     480:	50410100 	subpl	r0, r1, r0, lsl #2
     484:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     488:	74730063 	ldrbtvc	r0, [r3], #-99
     48c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     490:	5f783031 	svcpl	0x00783031
     494:	2f62696c 	svccs	0x0062696c
     498:	00636e69 	rsbeq	r6, r3, r9, ror #28
     49c:	5f435000 	svcpl	0x00435000
     4a0:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     4a4:	00010063 	andeq	r0, r1, r3, rrx
     4a8:	6d747300 	ldclvs	3, cr7, [r4]
     4ac:	31663233 	cmncc	r6, r3, lsr r2
     4b0:	745f7830 	ldrbvc	r7, [pc], #2096	; 4b8 <__Stack_Size+0xb8>
     4b4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     4b8:	00020068 	andeq	r0, r2, r8, rrx
     4bc:	6d747300 	ldclvs	3, cr7, [r4]
     4c0:	31663233 	cmncc	r6, r3, lsr r2
     4c4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     4c8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     4cc:	00000200 	andeq	r0, r0, r0, lsl #4
     4d0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     4d4:	30316632 	eorscc	r6, r1, r2, lsr r6
     4d8:	73755f78 	cmnvc	r5, #480	; 0x1e0
     4dc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     4e0:	00020068 	andeq	r0, r2, r8, rrx
     4e4:	05000000 	streq	r0, [r0]
     4e8:	00378002 	eorseq	r8, r7, r2
     4ec:	01810308 	orreq	r0, r1, r8, lsl #6
     4f0:	83682101 	cmnhi	r8, #1073741824	; 0x40000000
     4f4:	9e690340 	cdpls	3, 6, cr0, cr9, cr0, {2}
     4f8:	303e2220 	eorscc	r2, lr, r0, lsr #4
     4fc:	033d4c4d 	teqeq	sp, #19712	; 0x4d00
     500:	49214a6f 	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r9, fp, lr}
     504:	78033d21 	stmdavc	r3, {r0, r5, r8, sl, fp, ip, sp}
     508:	211f213c 	tstcs	pc, ip, lsr r1
     50c:	6c03673d 	stcvs	7, cr6, [r3], {61}
     510:	1f22204a 	svcne	0x0022204a
     514:	25223d3d 	strcs	r3, [r2, #-3389]!
     518:	0321251b 	teqeq	r1, #113246208	; 0x6c00000
     51c:	3a42207a 	bcc	108870c <__Stack_Size+0x108830c>
     520:	1b4b3d3d 	blne	12cfa1c <__Stack_Size+0x12cf61c>
     524:	03352925 	teqeq	r5, #606208	; 0x94000
     528:	4e20746a 	cdpmi	4, 2, cr7, cr0, cr10, {3}
     52c:	7503403a 	strvc	r4, [r3, #-58]
     530:	2d303c20 	ldccs	12, cr3, [r0, #-128]!
     534:	3c4d034c 	mcrrcc	3, 4, r0, sp, cr12
     538:	241c242e 	ldrcs	r2, [ip], #-1070
     53c:	2f2f4b32 	svccs	0x002f4b32
     540:	2e78032f 	cdpcs	3, 7, cr0, cr8, cr15, {1}
     544:	22312523 	eorscs	r2, r1, #146800640	; 0x8c00000
     548:	6a4d3e3d 	bvs	134fe44 <__Stack_Size+0x134fa44>
     54c:	3e3d3031 	mrccc	0, 1, r3, cr13, cr1, {1}
     550:	024c6a4d 	subeq	r6, ip, #315392	; 0x4d000
     554:	01010006 	tsteq	r1, r6
     558:	000000fe 	strdeq	r0, [r0], -lr
     55c:	00720002 	rsbseq	r0, r2, r2
     560:	01020000 	tsteq	r2, r0
     564:	000d0efb 	strdeq	r0, [sp], -fp
     568:	01010101 	tsteq	r1, r1, lsl #2
     56c:	01000000 	tsteq	r0, r0
     570:	41010000 	tstmi	r1, r0
     574:	732f5050 	teqvc	pc, #80	; 0x50
     578:	73006372 	movwvc	r6, #882	; 0x372
     57c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     580:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     584:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     588:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     58c:	58440000 	stmdapl	r4, {}^
     590:	00632e4c 	rsbeq	r2, r3, ip, asr #28
     594:	73000001 	movwvc	r0, #1	; 0x1
     598:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     59c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5a0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     5a4:	00682e65 	rsbeq	r2, r8, r5, ror #28
     5a8:	73000002 	movwvc	r0, #2	; 0x2
     5ac:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     5b0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5b4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     5b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     5bc:	74730000 	ldrbtvc	r0, [r3]
     5c0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     5c4:	5f783031 	svcpl	0x00783031
     5c8:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     5cc:	00682e74 	rsbeq	r2, r8, r4, ror lr
     5d0:	00000002 	andeq	r0, r0, r2
     5d4:	34020500 	strcc	r0, [r2], #-1280
     5d8:	03080039 	movweq	r0, #32825	; 0x8039
     5dc:	2e0101b8 	mcrcs	1, 0, r0, cr1, cr8, {5}
     5e0:	03283f24 	teqeq	r8, #144	; 0x90
     5e4:	2f4b2079 	svccs	0x004b2079
     5e8:	4d1d322f 	lfmmi	f3, 4, [sp, #-188]
     5ec:	6a4d3e2f 	bvs	134feb0 <__Stack_Size+0x134fab0>
     5f0:	032e6b03 	teqeq	lr, #3072	; 0xc00
     5f4:	03302015 	teqeq	r0, #21	; 0x15
     5f8:	2f587ed4 	svccs	0x00587ed4
     5fc:	0183032f 	orreq	r0, r3, pc, lsr #6
     600:	211f212e 	tstcs	pc, lr, lsr #2
     604:	033e835a 	teqeq	lr, #1744830465	; 0x68000001
     608:	22907fb1 	addscs	r7, r0, #708	; 0x2c4
     60c:	1c41221e 	sfmne	f2, 2, [r1], {30}
     610:	4b6a4b4e 	blmi	1a93350 <__Stack_Size+0x1a92f50>
     614:	2b155f4c 	blcs	55834c <__Stack_Size+0x557f4c>
     618:	244b2223 	strbcs	r2, [fp], #-547
     61c:	79033130 	stmdbvc	r3, {r4, r5, r8, ip, sp}
     620:	72032620 	andvc	r2, r3, #33554432	; 0x2000000
     624:	200f0320 	andcs	r0, pc, r0, lsr #6
     628:	6b565a25 	blvs	1596ec4 <__Stack_Size+0x1596ac4>
     62c:	323f1d50 	eorscc	r1, pc, #5120	; 0x1400
     630:	0a033356 	beq	cd390 <__Stack_Size+0xccf90>
     634:	7f86033c 	svcvc	0x0086033c
     638:	34672366 	strbtcc	r2, [r7], #-870
     63c:	1e262944 	cdpne	9, 2, cr2, cr6, cr4, {2}
     640:	2e6d0330 	mcrcs	3, 3, r0, cr13, cr0, {1}
     644:	0a033427 	beq	cd6e8 <__Stack_Size+0xcd2e8>
     648:	5d565a2e 	fldspl	s11, [r6, #-184]
     64c:	32311d42 	eorscc	r1, r1, #4224	; 0x1080
     650:	1e304156 	mrcne	1, 1, r4, cr0, cr6, {2}
     654:	0007024f 	andeq	r0, r7, pc, asr #4
     658:	00c40101 	sbceq	r0, r4, r1, lsl #2
     65c:	00020000 	andeq	r0, r2, r0
     660:	00000053 	andeq	r0, r0, r3, asr r0
     664:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     668:	0101000d 	tsteq	r1, sp
     66c:	00000101 	andeq	r0, r0, r1, lsl #2
     670:	00000100 	andeq	r0, r0, r0, lsl #2
     674:	50504101 	subspl	r4, r0, r1, lsl #2
     678:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     67c:	6d747300 	ldclvs	3, cr7, [r4]
     680:	31663233 	cmncc	r6, r3, lsr r2
     684:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     688:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     68c:	0000636e 	andeq	r6, r0, lr, ror #6
     690:	6f746f4d 	svcvs	0x00746f4d
     694:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
     698:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
     69c:	0100632e 	tsteq	r0, lr, lsr #6
     6a0:	74730000 	ldrbtvc	r0, [r3]
     6a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6a8:	5f783031 	svcpl	0x00783031
     6ac:	65707974 	ldrbvs	r7, [r0, #-2420]!
     6b0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     6b4:	00000000 	andeq	r0, r0, r0
     6b8:	3b200205 	blcc	800ed4 <__Stack_Size+0x800ad4>
     6bc:	e4030800 	str	r0, [r3], #-2048
     6c0:	03160100 	tsteq	r6, #0	; 0x0
     6c4:	22202e09 	eorcs	r2, r0, #144	; 0x90
     6c8:	75035a59 	strvc	r5, [r3, #-2649]
     6cc:	5975212e 	ldmdbpl	r5!, {r1, r2, r3, r5, r8, sp}^
     6d0:	24206d03 	strtcs	r6, [r0], #-3331
     6d4:	592f2438 	stmdbpl	pc!, {r3, r4, r5, sl, sp}
     6d8:	282e6c03 	stmdacs	lr!, {r0, r1, sl, fp, sp, lr}
     6dc:	60207803 	eorvs	r7, r0, r3, lsl #16
     6e0:	67037675 	smlsdxvs	r3, r5, r6, r7
     6e4:	7a03183c 	bvc	c67dc <__Stack_Size+0xc63dc>
     6e8:	7a032620 	bvc	c9f70 <__Stack_Size+0xc9b70>
     6ec:	3b216e20 	blcc	85bf74 <__Stack_Size+0x85bb74>
     6f0:	032e7803 	teqeq	lr, #196608	; 0x30000
     6f4:	2f1f2009 	svccs	0x001f2009
     6f8:	4a66035a 	bmi	1981468 <__Stack_Size+0x1981068>
     6fc:	20780328 	rsbscs	r0, r8, r8, lsr #6
     700:	2d2f216e 	stfcss	f2, [pc, #-440]!
     704:	5a2f1f3d 	bpl	bc8400 <__Stack_Size+0xbc8000>
     708:	204a6503 	subcs	r6, sl, r3, lsl #10
     70c:	1f660903 	svcne	0x00660903
     710:	5967213d 	stmdbpl	r7!, {r0, r2, r3, r4, r5, r8, sp}^
     714:	343c6903 	ldrtcc	r6, [ip], #-2307
     718:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
     71c:	00020276 	andeq	r0, r2, r6, ror r2
     720:	011a0101 	tsteq	sl, r1, lsl #2
     724:	00020000 	andeq	r0, r2, r0
     728:	00000070 	andeq	r0, r0, r0, ror r0
     72c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     730:	0101000d 	tsteq	r1, sp
     734:	00000101 	andeq	r0, r0, r1, lsl #2
     738:	00000100 	andeq	r0, r0, r0, lsl #2
     73c:	50504101 	subspl	r4, r0, r1, lsl #2
     740:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     744:	6d747300 	ldclvs	3, cr7, [r4]
     748:	31663233 	cmncc	r6, r3, lsr r2
     74c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     750:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     754:	0000636e 	andeq	r6, r0, lr, ror #6
     758:	2e434441 	cdpcs	4, 4, cr4, cr3, cr1, {2}
     75c:	00010063 	andeq	r0, r1, r3, rrx
     760:	6d747300 	ldclvs	3, cr7, [r4]
     764:	31663233 	cmncc	r6, r3, lsr r2
     768:	745f7830 	ldrbvc	r7, [pc], #2096	; 770 <__Stack_Size+0x370>
     76c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     770:	00020068 	andeq	r0, r2, r8, rrx
     774:	6d747300 	ldclvs	3, cr7, [r4]
     778:	31663233 	cmncc	r6, r3, lsr r2
     77c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     780:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     784:	00000200 	andeq	r0, r0, r0, lsl #4
     788:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     78c:	30316632 	eorscc	r6, r1, r2, lsr r6
     790:	64615f78 	strbtvs	r5, [r1], #-3960
     794:	00682e63 	rsbeq	r2, r8, r3, ror #28
     798:	00000002 	andeq	r0, r0, r2
     79c:	68020500 	stmdavs	r2, {r8, sl}
     7a0:	0308003c 	movweq	r0, #32828	; 0x803c
     7a4:	140101f6 	strne	r0, [r1], #-502
     7a8:	204f0342 	subcs	r0, pc, r2, asr #6
     7ac:	232b5031 	teqcs	fp, #49	; 0x31
     7b0:	03221e24 	teqeq	r2, #576	; 0x240
     7b4:	2f212079 	svccs	0x00212079
     7b8:	31302130 	teqcc	r0, r0, lsr r1
     7bc:	5d3d4e6d 	ldcpl	14, cr4, [sp, #-436]!
     7c0:	03755c67 	cmneq	r5, #26368	; 0x6700
     7c4:	24587e9a 	ldrbcs	r7, [r8], #-3738
     7c8:	4b4c4bbf 	blmi	13136cc <__Stack_Size+0x13132cc>
     7cc:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     7d0:	cd034e3e 	stcgt	14, cr4, [r3, #-248]
     7d4:	b3032001 	movwlt	r2, #12289	; 0x3001
     7d8:	433d3c7e 	teqmi	sp, #32256	; 0x7e00
     7dc:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     7e0:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     7e4:	01b3034c 	undefined instruction 0x01b3034c
     7e8:	7ecd0320 	cdpvc	3, 12, cr0, cr13, cr0, {1}
     7ec:	0a033d3c 	beq	cfce4 <__Stack_Size+0xcf8e4>
     7f0:	4b4c4b58 	blmi	1313558 <__Stack_Size+0x1313158>
     7f4:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     7f8:	96034c3e 	undefined
     7fc:	ea032001 	b	c8808 <__Stack_Size+0xc8408>
     800:	033d3c7e 	teqeq	sp, #32256	; 0x7e00
     804:	5a593c09 	bpl	164f830 <__Stack_Size+0x164f430>
     808:	3f684c4b 	svccc	0x00684c4b
     80c:	034c3e4d 	movteq	r3, #52813	; 0xce4d
     810:	032e00fa 	teqeq	lr, #250	; 0xfa
     814:	3d3c7f86 	ldccc	15, cr7, [ip, #-536]!
     818:	594a0903 	stmdbpl	sl, {r0, r1, r8, fp}^
     81c:	684c4b5a 	stmdavs	ip, {r1, r3, r4, r6, r8, r9, fp, lr}^
     820:	4c3e4d3f 	ldcmi	13, cr4, [lr], #-252
     824:	2e00de03 	cdpcs	14, 0, cr13, cr0, cr3, {0}
     828:	3c7fa203 	lfmcc	f2, 3, [pc], #-12
     82c:	4a0a033d 	bmi	281528 <__Stack_Size+0x281128>
     830:	4c4b5a59 	mcrrmi	10, 5, r5, fp, cr9
     834:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     838:	024a1503 	subeq	r1, sl, #12582912	; 0xc00000
     83c:	0101000b 	tsteq	r1, fp
     840:	0000020d 	andeq	r0, r0, sp, lsl #4
     844:	00840002 	addeq	r0, r4, r2
     848:	01020000 	tsteq	r2, r0
     84c:	000d0efb 	strdeq	r0, [sp], -fp
     850:	01010101 	tsteq	r1, r1, lsl #2
     854:	01000000 	tsteq	r0, r0
     858:	73010000 	movwvc	r0, #4096	; 0x1000
     85c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     860:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     864:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     868:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     86c:	6d747300 	ldclvs	3, cr7, [r4]
     870:	31663233 	cmncc	r6, r3, lsr r2
     874:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     878:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     87c:	0000636e 	andeq	r6, r0, lr, ror #6
     880:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     884:	30316632 	eorscc	r6, r1, r2, lsr r6
     888:	64615f78 	strbtvs	r5, [r1], #-3960
     88c:	00632e63 	rsbeq	r2, r3, r3, ror #28
     890:	73000001 	movwvc	r0, #1	; 0x1
     894:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     898:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     89c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     8a0:	00682e65 	rsbeq	r2, r8, r5, ror #28
     8a4:	73000002 	movwvc	r0, #2	; 0x2
     8a8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     8ac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8b0:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     8b4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     8b8:	74730000 	ldrbtvc	r0, [r3]
     8bc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     8c0:	5f783031 	svcpl	0x00783031
     8c4:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     8c8:	00020068 	andeq	r0, r2, r8, rrx
     8cc:	05000000 	streq	r0, [r0]
     8d0:	003f4c02 	eorseq	r4, pc, r2, lsl #24
     8d4:	01ae0308 	undefined instruction 0x01ae0308
     8d8:	010f0301 	tsteq	pc, r1, lsl #6
     8dc:	0b039226 	bleq	e517c <__Stack_Size+0xe4d7c>
     8e0:	2e790320 	cdpcs	3, 7, cr0, cr9, cr0, {1}
     8e4:	0a038535 	beq	e1dc0 <__Stack_Size+0xe19c0>
     8e8:	207a0320 	rsbscs	r0, sl, r0, lsr #6
     8ec:	3e321c26 	cdpcc	12, 3, cr1, cr2, cr6, {1}
     8f0:	3c0b0321 	stccc	3, cr0, [fp], {33}
     8f4:	23233115 	teqcs	r3, #1073741829	; 0x40000005
     8f8:	032f2323 	teqeq	pc, #-1946157056	; 0x8c000000
     8fc:	23172e0c 	tstcs	r7, #192	; 0xc0
     900:	0d034c4f 	stceq	12, cr4, [r3, #-316]
     904:	4f231720 	svcmi	0x00231720
     908:	2012034c 	andscs	r0, r2, ip, asr #6
     90c:	22010903 	andcs	r0, r1, #49152	; 0xc000
     910:	034c4f23 	movteq	r4, #53027	; 0xcf23
     914:	4b172e0a 	blmi	5cc144 <__Stack_Size+0x5cbd44>
     918:	192e0a03 	stmdbne	lr!, {r0, r1, r9, fp}
     91c:	034a0d03 	movteq	r0, #44291	; 0xad03
     920:	4b172e0a 	blmi	5cc150 <__Stack_Size+0x5cbd50>
     924:	192e0a03 	stmdbne	lr!, {r0, r1, r9, fp}
     928:	034a0d03 	movteq	r0, #44291	; 0xad03
     92c:	24172e0c 	ldrcs	r2, [r7], #-3596
     930:	0a034c50 	beq	d3a78 <__Stack_Size+0xd3678>
     934:	0d031920 	stceq	9, cr1, [r3, #-128]
     938:	2e0d034a 	cdpcs	3, 0, cr0, cr13, cr10, {2}
     93c:	25010903 	strcs	r0, [r1, #-2307]
     940:	2130311d 	teqcs	r0, sp, lsl r1
     944:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     948:	034c4f23 	movteq	r4, #53027	; 0xcf23
     94c:	0a03202c 	beq	c8a04 <__Stack_Size+0xc8604>
     950:	20760301 	rsbscs	r0, r6, r1, lsl #6
     954:	580a0320 	stmdapl	sl, {r5, r8, r9}
     958:	03323025 	teqeq	r2, #37	; 0x25
     95c:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     960:	32223522 	eorcc	r3, r2, #142606336	; 0x8800000
     964:	242e7803 	strtcs	r7, [lr], #-2051
     968:	41232232 	teqmi	r3, r2, lsr r2
     96c:	7803323e 	stmdavc	r3, {r1, r2, r3, r4, r5, r9, ip, sp}
     970:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     974:	32305d31 	eorscc	r5, r0, #3136	; 0xc40
     978:	242e7803 	strtcs	r7, [lr], #-2051
     97c:	30362232 	eorscc	r2, r6, r2, lsr r2
     980:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     984:	22223224 	eorcs	r3, r2, #1073741826	; 0x40000002
     988:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     98c:	034c4f23 	movteq	r4, #53027	; 0xcf23
     990:	2f17200a 	svccs	0x0017200a
     994:	142e0903 	strtne	r0, [lr], #-2307
     998:	4a0e032f 	bmi	38165c <__Stack_Size+0x38125c>
     99c:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     9a0:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     9a4:	034c4f23 	movteq	r4, #53027	; 0xcf23
     9a8:	221a2029 	andscs	r2, sl, #41	; 0x29
     9ac:	03212230 	teqeq	r1, #3	; 0x3
     9b0:	2317200e 	tstcs	r7, #14	; 0xe
     9b4:	0e034c4f 	cdpeq	12, 0, cr4, cr3, cr15, {2}
     9b8:	50241720 	eorpl	r1, r4, r0, lsr #14
     9bc:	200a034c 	andcs	r0, sl, ip, asr #6
     9c0:	4a0d0319 	bmi	34162c <__Stack_Size+0x34122c>
     9c4:	032e2c03 	teqeq	lr, #768	; 0x300
     9c8:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     9cc:	0a032020 	beq	c8a54 <__Stack_Size+0xc8654>
     9d0:	32302558 	eorscc	r2, r0, #369098752	; 0x16000000
     9d4:	242e7803 	strtcs	r7, [lr], #-2051
     9d8:	22352232 	eorscs	r2, r5, #536870915	; 0x20000003
     9dc:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     9e0:	25223224 	strcs	r3, [r2, #-548]!
     9e4:	24921e26 	ldrcs	r1, [r2], #3622
     9e8:	2122322a 	teqcs	r2, sl, lsr #4
     9ec:	032e0c03 	teqeq	lr, #768	; 0x300
     9f0:	1d250109 	stfnes	f0, [r5, #-36]!
     9f4:	03213031 	teqeq	r1, #49	; 0x31
     9f8:	21272013 	teqcs	r7, r3, lsl r0
     9fc:	202e1003 	eorcs	r1, lr, r3
     a00:	1b033d26 	blne	cfea0 <__Stack_Size+0xcfaa0>
     a04:	4c221a3c 	stcmi	10, cr1, [r2], #-240
     a08:	0f032122 	svceq	0x00032122
     a0c:	21221920 	teqcs	r2, r0, lsr #18
     a10:	1a2e1f03 	bne	b88624 <__Stack_Size+0xb88224>
     a14:	21223022 	teqcs	r2, r2, lsr #32
     a18:	16200b03 	strtne	r0, [r0], -r3, lsl #22
     a1c:	035a5d23 	cmpeq	sl, #2240	; 0x8c0
     a20:	031a3c11 	tsteq	sl, #4352	; 0x1100
     a24:	1103580d 	tstne	r3, sp, lsl #16
     a28:	033d1820 	teqeq	sp, #2097152	; 0x200000
     a2c:	0c03200f 	stceq	0, cr2, [r3], {15}
     a30:	0d032301 	stceq	3, cr2, [r3, #-4]
     a34:	2e0f03ac 	cdpcs	3, 0, cr0, cr15, cr12, {5}
     a38:	3d010b03 	vstrcc	d0, [r1, #-12]
     a3c:	20768b03 	rsbscs	r8, r6, r3, lsl #22
     a40:	1c241c24 	stcne	12, cr1, [r4], #-144
     a44:	415a9424 	cmpmi	sl, r4, lsr #8
     a48:	5e5a415a 	mrcpl	1, 2, r4, cr10, cr10, {2}
     a4c:	01000402 	tsteq	r0, r2, lsl #8
     a50:	00021f01 	andeq	r1, r2, r1, lsl #30
     a54:	88000200 	stmdahi	r0, {r9}
     a58:	02000000 	andeq	r0, r0, #0	; 0x0
     a5c:	0d0efb01 	vstreq	d15, [lr, #-4]
     a60:	01010100 	tsteq	r1, r0, lsl #2
     a64:	00000001 	andeq	r0, r0, r1
     a68:	01000001 	tsteq	r0, r1
     a6c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a70:	30316632 	eorscc	r6, r1, r2, lsr r6
     a74:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a78:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     a7c:	74730063 	ldrbtvc	r0, [r3], #-99
     a80:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a84:	5f783031 	svcpl	0x00783031
     a88:	2f62696c 	svccs	0x0062696c
     a8c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     a90:	6d747300 	ldclvs	3, cr7, [r4]
     a94:	31663233 	cmncc	r6, r3, lsr r2
     a98:	665f7830 	undefined
     a9c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     aa0:	0100632e 	tsteq	r0, lr, lsr #6
     aa4:	74730000 	ldrbtvc	r0, [r3]
     aa8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     aac:	5f783031 	svcpl	0x00783031
     ab0:	65707974 	ldrbvs	r7, [r0, #-2420]!
     ab4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ab8:	74730000 	ldrbtvc	r0, [r3]
     abc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ac0:	5f783031 	svcpl	0x00783031
     ac4:	2e70616d 	rpwcssz	f6, f0, #5.0
     ac8:	00020068 	andeq	r0, r2, r8, rrx
     acc:	6d747300 	ldclvs	3, cr7, [r4]
     ad0:	31663233 	cmncc	r6, r3, lsr r2
     ad4:	665f7830 	undefined
     ad8:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     adc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ae0:	00000000 	andeq	r0, r0, r0
     ae4:	42e00205 	rscmi	r0, r0, #1342177280	; 0x50000000
     ae8:	d6030800 	strle	r0, [r3], -r0, lsl #16
     aec:	59170100 	ldmdbpl	r7, {r8}
     af0:	4a0d033d 	bmi	3417ec <__Stack_Size+0x3413ec>
     af4:	033d5917 	teqeq	sp, #376832	; 0x5c000
     af8:	59174a0d 	ldmdbpl	r7, {r0, r2, r3, r9, fp, lr}
     afc:	4a0b033d 	bmi	2c17f8 <__Stack_Size+0x2c13f8>
     b00:	033d3d14 	teqeq	sp, #1280	; 0x500
     b04:	5914660a 	ldmdbpl	r4, {r1, r3, r9, sl, sp, lr}
     b08:	3c03f503 	cfstr32cc	mvfx15, [r3], {3}
     b0c:	0a033d14 	beq	cff64 <__Stack_Size+0xcfb64>
     b10:	032f143c 	teqeq	pc, #1006632960	; 0x3c000000
     b14:	03154a0b 	tsteq	r5, #45056	; 0xb000
     b18:	0a035809 	beq	d6b44 <__Stack_Size+0xd6744>
     b1c:	0a03153c 	beq	c6014 <__Stack_Size+0xc5c14>
     b20:	3c0e0358 	stccc	3, cr0, [lr], {88}
     b24:	5a5d2317 	bpl	1749788 <__Stack_Size+0x1749388>
     b28:	183c1003 	ldmdane	ip!, {r0, r1, ip}
     b2c:	580b0330 	stmdapl	fp, {r4, r5, r8, r9}
     b30:	03660b03 	cmneq	r6, #3072	; 0xc00
     b34:	2f173c0f 	svccs	0x00173c0f
     b38:	154a0b03 	strbne	r0, [sl, #-2819]
     b3c:	0c036c7a 	stceq	12, cr6, [r3], {122}
     b40:	3c0c0366 	stccc	3, cr0, [ip], {102}
     b44:	03205c03 	teqeq	r0, #768	; 0x300
     b48:	5c032024 	stcpl	0, cr2, [r3], {36}
     b4c:	20240320 	eorcs	r0, r4, r0, lsr #6
     b50:	5e205c03 	cdppl	12, 2, cr5, cr0, cr3, {0}
     b54:	7438036c 	ldrtvc	r0, [r8], #-876
     b58:	7fba0322 	svcvc	0x00ba0322
     b5c:	036c6c90 	cmneq	ip, #36864	; 0x9000
     b60:	51036623 	tstpl	r3, r3, lsr #12
     b64:	00c4032e 	sbceq	r0, r4, lr, lsr #6
     b68:	65032220 	strvs	r2, [r3, #-544]
     b6c:	0343a52e 	movteq	sl, #13614	; 0x352e
     b70:	034a7def 	movteq	r7, #44527	; 0xadef
     b74:	77032009 	strvc	r2, [r3, -r9]
     b78:	2009032e 	andcs	r0, r9, lr, lsr #6
     b7c:	2e760321 	cdpcs	3, 7, cr0, cr6, cr1, {1}
     b80:	23200a03 	teqcs	r0, #12288	; 0x3000
     b84:	03207303 	teqeq	r0, #201326592	; 0xc000000
     b88:	31302e0d 	teqcc	r0, sp, lsl #28
     b8c:	773e1e22 	ldrvc	r1, [lr, -r2, lsr #28]!
     b90:	036b233e 	cmneq	fp, #-134217728	; 0xf8000000
     b94:	42827f8e 	addmi	r7, r2, #568	; 0x238
     b98:	0335314c 	teqeq	r5, #19	; 0x13
     b9c:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
     ba0:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
     ba4:	4c693130 	stfmie	f3, [r9], #-192
     ba8:	4c4e4e22 	mcrrmi	14, 2, r4, lr, cr2
     bac:	6c238731 	stcvs	7, cr8, [r3], #-196
     bb0:	827ef803 	rsbshi	pc, lr, #196608	; 0x30000
     bb4:	200f0320 	andcs	r0, pc, r0, lsr #6
     bb8:	7403313e 	strvc	r3, [r3], #-318
     bbc:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
     bc0:	73033d21 	movwvc	r3, #15649	; 0x3d21
     bc4:	200d0320 	andcs	r0, sp, r0, lsr #6
     bc8:	22221e30 	eorcs	r1, r2, #768	; 0x300
     bcc:	03231d23 	teqeq	r3, #2240	; 0x8c0
     bd0:	15032e6d 	strne	r2, [r3, #-3693]
     bd4:	1d23a03c 	stcne	0, cr10, [r3, #-240]!
     bd8:	2e670323 	cdpcs	3, 6, cr0, cr7, cr3, {1}
     bdc:	a03c1c03 	eorsge	r1, ip, r3, lsl #24
     be0:	03231d23 	teqeq	r3, #2240	; 0x8c0
     be4:	23032e60 	movwcs	r2, #15968	; 0x3e60
     be8:	1d23a020 	stcne	0, cr10, [r3, #-128]!
     bec:	87233123 	strhi	r3, [r3, -r3, lsr #2]!
     bf0:	827f9003 	rsbshi	r9, pc, #3	; 0x3
     bf4:	7a032620 	bvc	ca47c <__Stack_Size+0xca07c>
     bf8:	31302620 	teqcc	r0, r0, lsr #12
     bfc:	20780336 	rsbscs	r0, r8, r6, lsr r3
     c00:	234b3f21 	movtcs	r3, #48929	; 0xbf21
     c04:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
     c08:	20587fbb 	ldrhcs	r7, [r8], #-251
     c0c:	20790327 	rsbscs	r0, r9, r7, lsr #6
     c10:	24313027 	ldrtcs	r3, [r1], #-39
     c14:	30224c1c 	eorcc	r4, r2, ip, lsl ip
     c18:	ab036b23 	blge	db8ac <__Stack_Size+0xdb4ac>
     c1c:	27204a7f 	undefined
     c20:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     c24:	1b253230 	blne	94d4ec <__Stack_Size+0x94d0ec>
     c28:	3230314c 	eorscc	r3, r0, #19	; 0x13
     c2c:	3c0a0331 	stccc	3, cr0, [sl], {49}
     c30:	93036c23 	movwls	r6, #15395	; 0x3c23
     c34:	4c244a7f 	stcmi	10, cr4, [r4], #-508
     c38:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     c3c:	243f212e 	ldrtcs	r2, [pc], #302	; c44 <__Stack_Size+0x844>
     c40:	304d3d1c 	subcc	r3, sp, ip, lsl sp
     c44:	2b236931 	blcs	8db110 <__Stack_Size+0x8dad10>
     c48:	231d233f 	tstcs	sp, #-67108864	; 0xfc000000
     c4c:	232e0a03 	teqcs	lr, #12288	; 0x3000
     c50:	7fab036c 	svcvc	0x00ab036c
     c54:	314c2482 	smlalbbcc	r2, ip, r2, r4
     c58:	3f2b234b 	svccc	0x002b234b
     c5c:	036b233e 	cmneq	fp, #-134217728	; 0xf8000000
     c60:	4c433c42 	mcrrmi	12, 4, r3, r3, cr2
     c64:	25292531 	strcs	r2, [r9, #-1329]!
     c68:	4d213d1b 	stcmi	13, cr3, [r1, #-108]!
     c6c:	026b2330 	rsbeq	r2, fp, #-1073741824	; 0xc0000000
     c70:	01010005 	tsteq	r1, r5
     c74:	00000174 	andeq	r0, r0, r4, ror r1
     c78:	00860002 	addeq	r0, r6, r2
     c7c:	01020000 	tsteq	r2, r0
     c80:	000d0efb 	strdeq	r0, [sp], -fp
     c84:	01010101 	tsteq	r1, r1, lsl #2
     c88:	01000000 	tsteq	r0, r0
     c8c:	73010000 	movwvc	r0, #4096	; 0x1000
     c90:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     c94:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c98:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     c9c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     ca0:	6d747300 	ldclvs	3, cr7, [r4]
     ca4:	31663233 	cmncc	r6, r3, lsr r2
     ca8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     cac:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     cb0:	0000636e 	andeq	r6, r0, lr, ror #6
     cb4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cb8:	30316632 	eorscc	r6, r1, r2, lsr r6
     cbc:	70675f78 	rsbvc	r5, r7, r8, ror pc
     cc0:	632e6f69 	teqvs	lr, #420	; 0x1a4
     cc4:	00000100 	andeq	r0, r0, r0, lsl #2
     cc8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ccc:	30316632 	eorscc	r6, r1, r2, lsr r6
     cd0:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     cd4:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     cd8:	00000200 	andeq	r0, r0, r0, lsl #4
     cdc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ce0:	30316632 	eorscc	r6, r1, r2, lsr r6
     ce4:	616d5f78 	smcvs	54776
     ce8:	00682e70 	rsbeq	r2, r8, r0, ror lr
     cec:	73000002 	movwvc	r0, #2	; 0x2
     cf0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     cf4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cf8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     cfc:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     d00:	00000002 	andeq	r0, r0, r2
     d04:	08020500 	stmdaeq	r2, {r8, sl}
     d08:	03080048 	movweq	r0, #32840	; 0x8048
     d0c:	030100fc 	movweq	r0, #4348	; 0x10fc
     d10:	0c03200a 	stceq	0, cr2, [r3], {10}
     d14:	20760320 	rsbscs	r0, r6, r0, lsr #6
     d18:	2e790333 	mrccs	3, 3, r0, cr9, cr3, {1}
     d1c:	6a033335 	bvs	cd9f8 <__Stack_Size+0xcd5f8>
     d20:	2016032e 	andscs	r0, r6, lr, lsr #6
     d24:	303e3222 	eorscc	r3, lr, r2, lsr #4
     d28:	2b312132 	blcs	c491f8 <__Stack_Size+0xc48df8>
     d2c:	7a032331 	bvc	c99f8 <__Stack_Size+0xc95f8>
     d30:	273a2820 	ldrcs	r2, [sl, -r0, lsr #16]!
     d34:	3c660322 	stclcc	3, cr0, [r6], #-136
     d38:	253c1f03 	ldrcs	r1, [ip, #-3843]!
     d3c:	2f5a3130 	svccs	0x005a3130
     d40:	2b312132 	blcs	c49210 <__Stack_Size+0xc48e10>
     d44:	7a032331 	bvc	c9a10 <__Stack_Size+0xc9610>
     d48:	253a2820 	ldrcs	r2, [sl, #-2080]!
     d4c:	3c690322 	stclcc	3, cr0, [r9], #-136
     d50:	223c1b03 	eorscs	r1, ip, #3072	; 0xc00
     d54:	143c0b03 	ldrtne	r0, [ip], #-2819
     d58:	032f2f3d 	teqeq	pc, #244	; 0xf4
     d5c:	0319200c 	tsteq	r9, #12	; 0xc
     d60:	0a035809 	beq	d6d8c <__Stack_Size+0xd698c>
     d64:	032f1620 	teqeq	pc, #33554432	; 0x2000000
     d68:	03192e0c 	tsteq	r9, #192	; 0xc0
     d6c:	0a035809 	beq	d6d98 <__Stack_Size+0xd6998>
     d70:	032f1620 	teqeq	pc, #33554432	; 0x2000000
     d74:	21172e0d 	tstcs	r7, sp, lsl #28
     d78:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
     d7c:	20100321 	andscs	r0, r0, r1, lsr #6
     d80:	22322218 	eorscs	r2, r2, #-2147483647	; 0x80000001
     d84:	162e0c03 	strtne	r0, [lr], -r3, lsl #24
     d88:	200d0321 	andcs	r0, sp, r1, lsr #6
     d8c:	22223019 	eorcs	r3, r2, #25	; 0x19
     d90:	03212222 	teqeq	r1, #536870914	; 0x20000002
     d94:	3019200f 	andscc	r2, r9, pc
     d98:	302d312c 	eorcc	r3, sp, ip, lsr #2
     d9c:	0b032f22 	bleq	cca2c <__Stack_Size+0xcc62c>
     da0:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
     da4:	0c034a26 	stceq	10, cr4, [r3], {38}
     da8:	76032c20 	strvc	r2, [r3], -r0, lsr #24
     dac:	22232720 	eorcs	r2, r3, #8388608	; 0x800000
     db0:	1f233329 	svcne	0x00233329
     db4:	6b3f4c2f 	blvs	fd3e78 <__Stack_Size+0xfd3a78>
     db8:	5b223167 	blpl	88d35c <__Stack_Size+0x88cf5c>
     dbc:	4a0f032f 	bmi	3c1a80 <__Stack_Size+0x3c1680>
     dc0:	1f2f3e27 	svcne	0x002f3e27
     dc4:	a703599f 	undefined
     dc8:	2d214a7c 	fstmdbscs	r1!, {s8-s131}
     dcc:	034b2f21 	movteq	r2, #48929	; 0xbf21
     dd0:	1c242e45 	stcne	14, cr2, [r4], #-276
     dd4:	08241c24 	stmdaeq	r4!, {r2, r5, sl, fp, ip}
     dd8:	4b324ba1 	blmi	c93c64 <__Stack_Size+0xc93864>
     ddc:	4b324b32 	blmi	c93aac <__Stack_Size+0xc936ac>
     de0:	4b324b32 	blmi	c93ab0 <__Stack_Size+0xc936b0>
     de4:	025e5932 	subseq	r5, lr, #819200	; 0xc8000
     de8:	01010006 	tsteq	r1, r6
     dec:	000001a6 	andeq	r0, r0, r6, lsr #3
     df0:	00860002 	addeq	r0, r6, r2
     df4:	01020000 	tsteq	r2, r0
     df8:	000d0efb 	strdeq	r0, [sp], -fp
     dfc:	01010101 	tsteq	r1, r1, lsl #2
     e00:	01000000 	tsteq	r0, r0
     e04:	73010000 	movwvc	r0, #4096	; 0x1000
     e08:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     e0c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e10:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     e14:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     e18:	6d747300 	ldclvs	3, cr7, [r4]
     e1c:	31663233 	cmncc	r6, r3, lsr r2
     e20:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     e24:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     e28:	0000636e 	andeq	r6, r0, lr, ror #6
     e2c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e30:	30316632 	eorscc	r6, r1, r2, lsr r6
     e34:	766e5f78 	uqsub16vc	r5, lr, r8
     e38:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
     e3c:	00000100 	andeq	r0, r0, r0, lsl #2
     e40:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e44:	30316632 	eorscc	r6, r1, r2, lsr r6
     e48:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     e4c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     e50:	00000200 	andeq	r0, r0, r0, lsl #4
     e54:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e58:	30316632 	eorscc	r6, r1, r2, lsr r6
     e5c:	616d5f78 	smcvs	54776
     e60:	00682e70 	rsbeq	r2, r8, r0, ror lr
     e64:	73000002 	movwvc	r0, #2	; 0x2
     e68:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     e6c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e70:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     e74:	00682e63 	rsbeq	r2, r8, r3, ror #28
     e78:	00000002 	andeq	r0, r0, r2
     e7c:	90020500 	andls	r0, r2, r0, lsl #10
     e80:	0308004a 	movweq	r0, #32842	; 0x804a
     e84:	3d150124 	ldfccs	f0, [r5, #-144]
     e88:	7a03352d 	bvc	ce344 <__Stack_Size+0xcdf44>
     e8c:	322f2f20 	eorcc	r2, pc, #128	; 0x80
     e90:	302c241c 	eorcc	r2, ip, ip, lsl r4
     e94:	0b03242c 	bleq	c9f4c <__Stack_Size+0xc9b4c>
     e98:	1e3e153c 	mrcne	5, 1, r1, cr14, cr12, {1}
     e9c:	21212f21 	teqcs	r1, r1, lsr #30
     ea0:	2f213e23 	svccs	0x00213e23
     ea4:	16032121 	strne	r2, [r3], -r1, lsr #2
     ea8:	03671766 	cmneq	r7, #26738688	; 0x1980000
     eac:	0a034a0d 	beq	d36e8 <__Stack_Size+0xd32e8>
     eb0:	1c243f20 	stcne	15, cr3, [r4], #-128
     eb4:	03200a03 	teqeq	r0, #12288	; 0x3000
     eb8:	3d5c2076 	ldclcc	0, cr2, [ip, #-472]
     ebc:	1f312b3f 	svcne	0x00312b3f
     ec0:	6a222b24 	bvs	88bb58 <__Stack_Size+0x88b758>
     ec4:	3122301e 	teqcc	r2, lr, lsl r0
     ec8:	0b039388 	bleq	e5cf0 <__Stack_Size+0xe58f0>
     ecc:	212f1458 	teqcs	pc, r8, asr r4
     ed0:	d7032121 	strle	r2, [r3, -r1, lsr #2]
     ed4:	67132000 	ldrvs	r2, [r3, -r0]
     ed8:	19660b03 	stmdbne	r6!, {r0, r1, r8, r9, fp}^
     edc:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     ee0:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
     ee4:	4a0a032f 	bmi	281ba8 <__Stack_Size+0x2817a8>
     ee8:	0b039116 	bleq	e5348 <__Stack_Size+0xe4f48>
     eec:	034b133c 	movteq	r1, #45884	; 0xb33c
     ef0:	4c194a0b 	ldcmi	10, cr4, [r9], {11}
     ef4:	039e0903 	orrseq	r0, lr, #49152	; 0xc000
     ef8:	2f134a0b 	svccs	0x00134a0b
     efc:	174a1003 	strbne	r1, [sl, -r3]
     f00:	3c0a0375 	stccc	3, cr0, [sl], {117}
     f04:	0a033d13 	beq	d0358 <__Stack_Size+0xcff58>
     f08:	033d1358 	teqeq	sp, #1610612737	; 0x60000001
     f0c:	22175811 	andscs	r5, r7, #1114112	; 0x110000
     f10:	11035a5c 	tstne	r3, ip, asr sl
     f14:	225a193c 	subscs	r1, sl, #983040	; 0xf0000
     f18:	18035a5c 	stmdane	r3, {r2, r3, r4, r6, r9, fp, ip, lr}
     f1c:	2009034a 	andcs	r0, r9, sl, asr #6
     f20:	31694b78 	smccc	38072
     f24:	2e79033f 	mrccs	3, 3, r0, cr9, cr15, {1}
     f28:	207a0328 	rsbscs	r0, sl, r8, lsr #6
     f2c:	03597525 	cmpeq	r9, #155189248	; 0x9400000
     f30:	23194a10 	tstcs	r9, #65536	; 0x10000
     f34:	820b034c 	andhi	r0, fp, #805306369	; 0x30000001
     f38:	033c0f03 	teqeq	ip, #12	; 0xc
     f3c:	03830109 	orreq	r0, r3, #1073741826	; 0x40000002
     f40:	09034a0e 	stmdbeq	r3, {r1, r2, r3, r9, fp, lr}
     f44:	14039101 	strne	r9, [r3], #-257
     f48:	010a033c 	tsteq	sl, ip, lsr r3
     f4c:	820b035a 	andhi	r0, fp, #1744830465	; 0x68000001
     f50:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
     f54:	303e3e23 	eorscc	r3, lr, r3, lsr #28
     f58:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
     f5c:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     f60:	4140224b 	cmpmi	r0, fp, asr #4
     f64:	3c0f0331 	stccc	3, cr0, [pc], {49}
     f68:	30010903 	andcc	r0, r1, r3, lsl #18
     f6c:	23241c32 	teqcs	r4, #12800	; 0x3200
     f70:	3c7c8d03 	ldclcc	13, cr8, [ip], #-12
     f74:	6f032f2f 	svcvs	0x00032f2f
     f78:	241c242e 	ldrcs	r2, [ip], #-1070
     f7c:	3c6d032f 	stclcc	3, cr0, [sp], #-188
     f80:	72032f2f 	andvc	r2, r3, #188	; 0xbc
     f84:	032f2f2e 	teqeq	pc, #184	; 0xb8
     f88:	2f2f2e72 	svccs	0x002f2e72
     f8c:	2f2e7203 	svccs	0x002e7203
     f90:	0002022f 	andeq	r0, r2, pc, lsr #4
     f94:	00d20101 	sbcseq	r0, r2, r1, lsl #2
     f98:	00020000 	andeq	r0, r2, r0
     f9c:	00000071 	andeq	r0, r0, r1, ror r0
     fa0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     fa4:	0101000d 	tsteq	r1, sp
     fa8:	00000101 	andeq	r0, r0, r1, lsl #2
     fac:	00000100 	andeq	r0, r0, r0, lsl #2
     fb0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     fb4:	31663233 	cmncc	r6, r3, lsr r2
     fb8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     fbc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     fc0:	73006372 	movwvc	r6, #882	; 0x372
     fc4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     fc8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     fcc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     fd0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     fd4:	74730000 	ldrbtvc	r0, [r3]
     fd8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fdc:	5f783031 	svcpl	0x00783031
     fe0:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
     fe4:	00010063 	andeq	r0, r1, r3, rrx
     fe8:	6d747300 	ldclvs	3, cr7, [r4]
     fec:	31663233 	cmncc	r6, r3, lsr r2
     ff0:	745f7830 	ldrbvc	r7, [pc], #2096	; ff8 <__Stack_Size+0xbf8>
     ff4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     ff8:	00020068 	andeq	r0, r2, r8, rrx
     ffc:	6d747300 	ldclvs	3, cr7, [r4]
    1000:	31663233 	cmncc	r6, r3, lsr r2
    1004:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    1008:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    100c:	00000200 	andeq	r0, r0, r0, lsl #4
    1010:	02050000 	andeq	r0, r5, #0	; 0x0
    1014:	08004e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, lr}
    1018:	0100d103 	tsteq	r0, r3, lsl #2
    101c:	0b032f16 	bleq	ccc7c <__Stack_Size+0xcc87c>
    1020:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    1024:	31184a14 	tstcc	r8, r4, lsl sl
    1028:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    102c:	2f164a0b 	svccs	0x00164a0b
    1030:	4a00d803 	bmi	37044 <__Stack_Size+0x36c44>
    1034:	660b0318 	undefined
    1038:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
    103c:	3c430359 	mcrrcc	3, 5, r0, r3, cr9
    1040:	1e221e14 	mcrne	14, 1, r1, cr2, cr4, {0}
    1044:	934d3f22 	movtls	r3, #57122	; 0xdf22
    1048:	4a49032f 	bmi	1241d0c <__Stack_Size+0x124190c>
    104c:	2078031a 	rsbscs	r0, r8, sl, lsl r3
    1050:	20780328 	rsbscs	r0, r8, r8, lsr #6
    1054:	31200b03 	teqcc	r0, r3, lsl #22
    1058:	1d692323 	stclne	3, cr2, [r9, #-140]!
    105c:	3041233f 	subcc	r2, r1, pc, lsr r3
    1060:	4a7ef503 	bmi	1fbe474 <__Stack_Size+0x1fbe074>
    1064:	024b6721 	subeq	r6, fp, #8650752	; 0x840000
    1068:	01010001 	tsteq	r1, r1
    106c:	000001b4 	strheq	r0, [r0], -r4
    1070:	00840002 	addeq	r0, r4, r2
    1074:	01020000 	tsteq	r2, r0
    1078:	000d0efb 	strdeq	r0, [sp], -fp
    107c:	01010101 	tsteq	r1, r1, lsl #2
    1080:	01000000 	tsteq	r0, r0
    1084:	73010000 	movwvc	r0, #4096	; 0x1000
    1088:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    108c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1090:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1094:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1098:	6d747300 	ldclvs	3, cr7, [r4]
    109c:	31663233 	cmncc	r6, r3, lsr r2
    10a0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    10a4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    10a8:	0000636e 	andeq	r6, r0, lr, ror #6
    10ac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10b0:	30316632 	eorscc	r6, r1, r2, lsr r6
    10b4:	63725f78 	cmnvs	r2, #480	; 0x1e0
    10b8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    10bc:	73000001 	movwvc	r0, #1	; 0x1
    10c0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    10c4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10c8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    10cc:	00682e65 	rsbeq	r2, r8, r5, ror #28
    10d0:	73000002 	movwvc	r0, #2	; 0x2
    10d4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    10d8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10dc:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    10e0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10e4:	74730000 	ldrbtvc	r0, [r3]
    10e8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10ec:	5f783031 	svcpl	0x00783031
    10f0:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    10f4:	00020068 	andeq	r0, r2, r8, rrx
    10f8:	05000000 	streq	r0, [r0]
    10fc:	004ef402 	subeq	pc, lr, r2, lsl #8
    1100:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    1104:	5b5b1401 	blpl	16c6110 <__Stack_Size+0x16c5d10>
    1108:	2f4d4d69 	svccs	0x004d4d69
    110c:	18661103 	stmdane	r6!, {r0, r1, r8, ip}^
    1110:	2e7a0326 	cdpcs	3, 7, cr0, cr10, cr6, {1}
    1114:	415c4d4d 	cmpmi	ip, sp, asr #26
    1118:	3c0c0350 	stccc	3, cr0, [ip], {80}
    111c:	06a30321 	strteq	r0, [r3], r1, lsr #6
    1120:	79dd0320 	ldmibvc	sp, {r5, r8, r9}^
    1124:	06a30320 	strteq	r0, [r3], r0, lsr #6
    1128:	79e50320 	stmibvc	r5!, {r5, r8, r9}^
    112c:	212d2f20 	teqcs	sp, r0, lsr #30
    1130:	58069a03 	stmdapl	r6, {r0, r1, r9, fp, ip, pc}
    1134:	5879f303 	ldmdapl	r9!, {r0, r1, r8, r9, ip, sp, lr, pc}^
    1138:	184a0c03 	stmdane	sl, {r0, r1, sl, fp}^
    113c:	21313131 	teqcs	r1, r1, lsr r1
    1140:	163c0d03 	ldrtne	r0, [ip], -r3, lsl #26
    1144:	4a14032f 	bmi	501e08 <__Stack_Size+0x501a08>
    1148:	214d3419 	cmpcs	sp, r9, lsl r4
    114c:	163c0c03 	ldrtne	r0, [ip], -r3, lsl #24
    1150:	4a0e032f 	bmi	381e14 <__Stack_Size+0x381a14>
    1154:	23313118 	teqcs	r1, #6	; 0x6
    1158:	4a0e0321 	bmi	381de4 <__Stack_Size+0x3819e4>
    115c:	15034b13 	strne	r4, [r3, #-2835]
    1160:	3131184a 	teqcc	r1, sl, asr #16
    1164:	11032123 	tstne	r3, r3, lsr #2
    1168:	3131184a 	teqcc	r1, sl, asr #16
    116c:	11032123 	tstne	r3, r3, lsr #2
    1170:	3131184a 	teqcc	r1, sl, asr #16
    1174:	13032131 	movwne	r2, #12593	; 0x3131
    1178:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
    117c:	3c10035a 	ldccc	3, cr0, [r0], {90}
    1180:	10032f16 	andne	r2, r3, r6, lsl pc
    1184:	3131184a 	teqcc	r1, sl, asr #16
    1188:	0f032123 	svceq	0x00032123
    118c:	0334184a 	teqeq	r4, #4849664	; 0x4a0000
    1190:	2723207a 	undefined
    1194:	3c09032a 	stccc	3, cr0, [r9], {42}
    1198:	4a0c0334 	bmi	301e70 <__Stack_Size+0x301a70>
    119c:	11032f16 	tstne	r3, r6, lsl pc
    11a0:	034b174a 	movteq	r1, #46922	; 0xb74a
    11a4:	2f164a0d 	svccs	0x00164a0d
    11a8:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    11ac:	0322241c 	teqeq	r2, #469762048	; 0x1c000000
    11b0:	4c21660c 	stcmi	6, cr6, [r1], #-48
    11b4:	273a3022 	ldrcs	r3, [sl, -r2, lsr #32]!
    11b8:	267a7869 	ldrbtcs	r7, [sl], -r9, ror #16
    11bc:	34207a03 	strtcc	r7, [r0], #-2563
    11c0:	77331b25 	ldrvc	r1, [r3, -r5, lsr #22]!
    11c4:	36416941 	strbcc	r6, [r1], -r1, asr #18
    11c8:	3f207803 	svccc	0x00207803
    11cc:	15036741 	strne	r6, [r3, #-1857]
    11d0:	5c221790 	stcpl	7, cr1, [r2], #-576
    11d4:	3c14035a 	ldccc	3, cr0, [r4], {90}
    11d8:	5a5c2217 	bpl	1709a3c <__Stack_Size+0x170963c>
    11dc:	173c1503 	ldrne	r1, [ip, -r3, lsl #10]!
    11e0:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    11e4:	22173c13 	andscs	r3, r7, #4864	; 0x1300
    11e8:	14035a5c 	strne	r5, [r3], #-2652
    11ec:	5c22173c 	stcpl	7, cr1, [r2], #-240
    11f0:	3c0b035a 	stccc	3, cr0, [fp], {90}
    11f4:	0b032f16 	bleq	cce54 <__Stack_Size+0xcca54>
    11f8:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    11fc:	2f174a10 	svccs	0x00174a10
    1200:	034a1603 	movteq	r1, #42499	; 0xa603
    1204:	30220109 	eorcc	r0, r2, r9, lsl #2
    1208:	03943092 	orrseq	r3, r4, #146	; 0x92
    120c:	0d038211 	sfmeq	f0, 1, [r3, #-68]
    1210:	0359143c 	cmpeq	r9, #1006632960	; 0x3c000000
    1214:	03193c11 	tsteq	r9, #4352	; 0x1100
    1218:	1103660b 	tstne	r3, fp, lsl #12
    121c:	022f184a 	eoreq	r1, pc, #4849664	; 0x4a0000
    1220:	01010004 	tsteq	r1, r4
    1224:	000000b9 	strheq	r0, [r0], -r9
    1228:	00750002 	rsbseq	r0, r5, r2
    122c:	01020000 	tsteq	r2, r0
    1230:	000d0efb 	strdeq	r0, [sp], -fp
    1234:	01010101 	tsteq	r1, r1, lsl #2
    1238:	01000000 	tsteq	r0, r0
    123c:	73010000 	movwvc	r0, #4096	; 0x1000
    1240:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1244:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1248:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    124c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1250:	6d747300 	ldclvs	3, cr7, [r4]
    1254:	31663233 	cmncc	r6, r3, lsr r2
    1258:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    125c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    1260:	0000636e 	andeq	r6, r0, lr, ror #6
    1264:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1268:	30316632 	eorscc	r6, r1, r2, lsr r6
    126c:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1270:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    1274:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    1278:	73000001 	movwvc	r0, #1	; 0x1
    127c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1280:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1284:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1288:	00682e65 	rsbeq	r2, r8, r5, ror #28
    128c:	73000002 	movwvc	r0, #2	; 0x2
    1290:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1294:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1298:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    129c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    12a0:	00000000 	andeq	r0, r0, r0
    12a4:	52980205 	addspl	r0, r8, #1342177280	; 0x50000000
    12a8:	2b030800 	blcs	c32b0 <__Stack_Size+0xc2eb0>
    12ac:	4e301601 	cfmsuba32mi	mvax0, mvax1, mvfx0, mvfx1
    12b0:	3c0b035a 	stccc	3, cr0, [fp], {90}
    12b4:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    12b8:	4c30164a 	ldcmi	6, cr1, [r0], #-296
    12bc:	033e6a3e 	teqeq	lr, #253952	; 0x3e000
    12c0:	22164a0b 	andscs	r4, r6, #45056	; 0xb000
    12c4:	0a035a5c 	beq	d7c3c <__Stack_Size+0xd783c>
    12c8:	032f133c 	teqeq	pc, #-268435456	; 0xf0000000
    12cc:	0a034a0e 	beq	d3b0c <__Stack_Size+0xd370c>
    12d0:	2e760301 	cdpcs	3, 7, cr0, cr6, cr1, {0}
    12d4:	22200a03 	eorcs	r0, r0, #12288	; 0x3000
    12d8:	580c0378 	stmdapl	ip, {r3, r4, r5, r6, r8, r9}
    12dc:	01000402 	tsteq	r0, r2, lsl #8
    12e0:	0005eb01 	andeq	lr, r5, r1, lsl #22
    12e4:	84000200 	strhi	r0, [r0], #-512
    12e8:	02000000 	andeq	r0, r0, #0	; 0x0
    12ec:	0d0efb01 	vstreq	d15, [lr, #-4]
    12f0:	01010100 	tsteq	r1, r0, lsl #2
    12f4:	00000001 	andeq	r0, r0, r1
    12f8:	01000001 	tsteq	r0, r1
    12fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1300:	30316632 	eorscc	r6, r1, r2, lsr r6
    1304:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1308:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    130c:	74730063 	ldrbtvc	r0, [r3], #-99
    1310:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1314:	5f783031 	svcpl	0x00783031
    1318:	2f62696c 	svccs	0x0062696c
    131c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1320:	6d747300 	ldclvs	3, cr7, [r4]
    1324:	31663233 	cmncc	r6, r3, lsr r2
    1328:	745f7830 	ldrbvc	r7, [pc], #2096	; 1330 <__Stack_Size+0xf30>
    132c:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    1330:	00000100 	andeq	r0, r0, r0, lsl #2
    1334:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1338:	30316632 	eorscc	r6, r1, r2, lsr r6
    133c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1340:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1344:	00000200 	andeq	r0, r0, r0, lsl #4
    1348:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    134c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1350:	616d5f78 	smcvs	54776
    1354:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1358:	73000002 	movwvc	r0, #2	; 0x2
    135c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1360:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1364:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    1368:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    136c:	00000000 	andeq	r0, r0, r0
    1370:	533c0205 	teqpl	ip, #1342177280	; 0x50000000
    1374:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1378:	03190101 	tsteq	r9, #1073741824	; 0x40000000
    137c:	3d272079 	stccc	0, cr2, [r7, #-484]!
    1380:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
    1384:	7803283f 	stmdavc	r3, {r0, r1, r2, r3, r4, r5, fp, sp}
    1388:	72032320 	andvc	r2, r3, #-2147483648	; 0x80000000
    138c:	200e0320 	andcs	r0, lr, r0, lsr #6
    1390:	3ea13e23 	cdpcc	14, 10, cr3, cr1, cr3, {1}
    1394:	03660f03 	cmneq	r6, #12	; 0xc
    1398:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    139c:	200a0320 	andcs	r0, sl, r0, lsr #6
    13a0:	7003235b 	andvc	r2, r3, fp, asr r3
    13a4:	20100320 	andscs	r0, r0, r0, lsr #6
    13a8:	200c0323 	andcs	r0, ip, r3, lsr #6
    13ac:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    13b0:	312b200c 	teqcc	fp, ip
    13b4:	261d231d 	undefined
    13b8:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
    13bc:	222e0c03 	eorcs	r0, lr, #768	; 0x300
    13c0:	03665903 	cmneq	r6, #49152	; 0xc000
    13c4:	59032027 	stmdbpl	r3, {r0, r1, r2, r5, sp}
    13c8:	2027034a 	eorcs	r0, r7, sl, asr #6
    13cc:	3f2b4d28 	svccc	0x002b4d28
    13d0:	2a324d23 	bcs	c94864 <__Stack_Size+0xc94464>
    13d4:	31314735 	teqcc	r1, r5, lsr r7
    13d8:	4d2e5403 	cfstrsmi	mvf5, [lr, #-12]!
    13dc:	23202c03 	teqcs	r0, #768	; 0x300
    13e0:	0f032123 	svceq	0x00032123
    13e4:	010a0374 	tsteq	sl, r4, ror r3
    13e8:	03207603 	teqeq	r0, #3145728	; 0x300000
    13ec:	235b200a 	cmpcs	fp, #10	; 0xa
    13f0:	03200c03 	teqeq	r0, #768	; 0x300
    13f4:	03232e74 	teqeq	r3, #1856	; 0x740
    13f8:	77032009 	strvc	r2, [r3, -r9]
    13fc:	200c0320 	andcs	r0, ip, r0, lsr #6
    1400:	1d31231d 	ldcne	3, cr2, [r1, #-116]!
    1404:	74033f23 	strvc	r3, [r3], #-3875
    1408:	200c0320 	andcs	r0, ip, r0, lsr #6
    140c:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    1410:	03202703 	teqeq	r0, #786432	; 0xc0000
    1414:	27034a59 	smlsdcs	r3, r9, sl, r4
    1418:	2b4d282e 	blcs	134b4d8 <__Stack_Size+0x134b0d8>
    141c:	5f4d313f 	svcpl	0x004d313f
    1420:	2b314d2b 	blcs	c548d4 <__Stack_Size+0xc544d4>
    1424:	3c540323 	mrrccc	3, 2, r0, r4, cr3
    1428:	3c2d034d 	stccc	3, cr0, [sp], #-308
    142c:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    1430:	0a03740f 	beq	de474 <__Stack_Size+0xde074>
    1434:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1438:	5b200a03 	blpl	803c4c <__Stack_Size+0x80384c>
    143c:	200c0323 	andcs	r0, ip, r3, lsr #6
    1440:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    1444:	03200903 	teqeq	r0, #49152	; 0xc000
    1448:	0c032077 	stceq	0, cr2, [r3], {119}
    144c:	31231d20 	teqcc	r3, r0, lsr #26
    1450:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    1454:	0c032074 	stceq	0, cr2, [r3], {116}
    1458:	59032220 	stmdbpl	r3, {r5, r9, sp}
    145c:	20270366 	eorcs	r0, r7, r6, ror #6
    1460:	034a5903 	movteq	r5, #43267	; 0xa903
    1464:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    1468:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    146c:	314d2b5f 	cmpcc	sp, pc, asr fp
    1470:	5403232b 	strpl	r2, [r3], #-811
    1474:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    1478:	21232320 	teqcs	r3, r0, lsr #6
    147c:	03740f03 	cmneq	r4, #12	; 0xc
    1480:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1484:	200a0320 	andcs	r0, sl, r0, lsr #6
    1488:	2073035b 	rsbscs	r0, r3, fp, asr r3
    148c:	31200d03 	teqcc	r0, r3, lsl #26
    1490:	03201203 	teqeq	r0, #805306368	; 0x30000000
    1494:	2631206e 	ldrtcs	r2, [r1], -lr, rrx
    1498:	03207a03 	teqeq	r0, #12288	; 0x3000
    149c:	7a032012 	bvc	c94ec <__Stack_Size+0xc90ec>
    14a0:	1b302620 	blne	c0ad28 <__Stack_Size+0xc0a928>
    14a4:	90590325 	subsls	r0, r9, r5, lsr #6
    14a8:	252e2703 	strcs	r2, [lr, #-1795]!
    14ac:	03231d31 	teqeq	r3, #3136	; 0xc40
    14b0:	3f4d4a67 	svccc	0x004d4a67
    14b4:	31201703 	teqcc	r0, r3, lsl #14
    14b8:	4d206603 	stcmi	6, cr6, [r0, #-12]!
    14bc:	03231d31 	teqeq	r3, #3136	; 0xc40
    14c0:	03213c17 	teqeq	r1, #5888	; 0x1700
    14c4:	0903740f 	stmdbeq	r3, {r0, r1, r2, r3, sl, ip, sp, lr}
    14c8:	20770301 	rsbscs	r0, r7, r1, lsl #6
    14cc:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    14d0:	2013a003 	andscs	sl, r3, r3
    14d4:	206ce303 	rsbcs	lr, ip, r3, lsl #6
    14d8:	20139d03 	andscs	r9, r3, r3, lsl #26
    14dc:	4a6ce303 	bmi	1b3a0f0 <__Stack_Size+0x1b39cf0>
    14e0:	3c139d03 	ldccc	13, cr9, [r3], {3}
    14e4:	4d242122 	stfmis	f2, [r4, #-136]!
    14e8:	231d312b 	tstcs	sp, #-1073741814	; 0xc000000a
    14ec:	23322a21 	teqcs	r2, #135168	; 0x21000
    14f0:	7cef0321 	stclvc	3, cr0, [pc], #132
    14f4:	6fea0320 	svcvs	0x00ea0320
    14f8:	10960320 	addsne	r0, r6, r0, lsr #6
    14fc:	e9035b20 	stmdb	r3, {r5, r8, r9, fp, ip, lr}
    1500:	c4034a6f 	strgt	r4, [r3], #-2671
    1504:	bf032e13 	svclt	0x00032e13
    1508:	c103206c 	tstgt	r3, ip, rrx
    150c:	bf032e13 	svclt	0x00032e13
    1510:	c1034a6c 	tstgt	r3, ip, ror #20
    1514:	21222e13 	teqcs	r2, r3, lsl lr
    1518:	7a034224 	bvc	d1db0 <__Stack_Size+0xd19b0>
    151c:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    1520:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    1524:	2131241c 	teqcs	r1, ip, lsl r4
    1528:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    152c:	206fd803 	rsbcs	sp, pc, r3, lsl #16
    1530:	2010a803 	andscs	sl, r0, r3, lsl #16
    1534:	6fd7035b 	svcvs	0x00d7035b
    1538:	13ea0374 	mvnne	r0, #-805306367	; 0xd0000001
    153c:	25216866 	strcs	r6, [r1, #-2150]!
    1540:	1c242a32 	stcne	10, cr2, [r4], #-200
    1544:	2a321c24 	bcs	c885dc <__Stack_Size+0xc881dc>
    1548:	31241c24 	teqcc	r4, r4, lsr #24
    154c:	7cc80321 	stclvc	3, cr0, [r8], {33}
    1550:	6fc60320 	svcvs	0x00c60320
    1554:	10ba0320 	adcsne	r0, sl, r0, lsr #6
    1558:	d4035b20 	strle	r5, [r3], #-2848
    155c:	21684a03 	cmncs	r8, r3, lsl #20
    1560:	242a4025 	strtcs	r4, [sl], #-37
    1564:	241c321c 	ldrcs	r3, [ip], #-540
    1568:	241c322a 	ldrcs	r3, [ip], #-554
    156c:	b5032131 	strlt	r2, [r3, #-305]
    1570:	b403207c 	strlt	r2, [r3], #-124
    1574:	cc03206f 	stcgt	0, cr2, [r3], {111}
    1578:	035b2010 	cmpeq	fp, #16	; 0x10
    157c:	03666fb3 	cmneq	r6, #716	; 0x2cc
    1580:	1b032010 	blne	c95c8 <__Stack_Size+0xc91c8>
    1584:	2e6d032e 	cdpcs	3, 6, cr0, cr13, cr14, {1}
    1588:	03200a03 	teqeq	r0, #12288	; 0x3000
    158c:	0a032076 	beq	c976c <__Stack_Size+0xc936c>
    1590:	6609034a 	strvs	r0, [r9], -sl, asr #6
    1594:	2e12cd03 	cdpcs	13, 1, cr12, cr2, cr3, {0}
    1598:	69242168 	stmdbvs	r4!, {r3, r5, r6, r8, sp}
    159c:	231d232b 	tstcs	sp, #-1409286144	; 0xac000000
    15a0:	03213f21 	teqeq	r1, #132	; 0x84
    15a4:	03207cef 	teqeq	r0, #61184	; 0xef00
    15a8:	032070bc 	teqeq	r0, #188	; 0xbc
    15ac:	5b2e0fc4 	blpl	b854c4 <__Stack_Size+0xb850c4>
    15b0:	4a03ad03 	bmi	ec9c4 <__Stack_Size+0xec5c4>
    15b4:	42242168 	eormi	r2, r4, #26	; 0x1a
    15b8:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    15bc:	251b331b 	ldrcs	r3, [fp, #-795]
    15c0:	2131322a 	teqcs	r1, sl, lsr #4
    15c4:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    15c8:	03910369 	orrseq	r0, r1, #-1543503871	; 0xa4000001
    15cc:	24216866 	strtcs	r6, [r1], #-2150
    15d0:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    15d4:	1b331b26 	blne	cc8274 <__Stack_Size+0xcc7e74>
    15d8:	1c322a25 	ldcne	10, cr2, [r2], #-148
    15dc:	03213124 	teqeq	r1, #9	; 0x9
    15e0:	03207cdb 	teqeq	r0, #56064	; 0xdb00
    15e4:	032070af 	teqeq	r0, #175	; 0xaf
    15e8:	5b2e0fd1 	blpl	b85534 <__Stack_Size+0xb85134>
    15ec:	6602e303 	strvs	lr, [r2], -r3, lsl #6
    15f0:	40242168 	eormi	r2, r4, r8, ror #2
    15f4:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    15f8:	242a241c 	strtcs	r2, [sl], #-1052
    15fc:	ef032123 	svc	0x00032123
    1600:	0369207c 	cmneq	r9, #124	; 0x7c
    1604:	034a70d0 	movteq	r7, #41168	; 0xa0d0
    1608:	0d032e0e 	stceq	14, cr2, [r3, #-56]
    160c:	0b03f701 	bleq	ff218 <__Stack_Size+0xfee18>
    1610:	3d3d142e 	cfldrscc	mvf1, [sp, #-184]!
    1614:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
    1618:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    161c:	21212121 	teqcs	r1, r1, lsr #2
    1620:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1624:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    1628:	213d3d21 	teqcs	sp, r1, lsr #26
    162c:	14200b03 	strtne	r0, [r0], #-2819
    1630:	2121213d 	teqcs	r1, sp, lsr r1
    1634:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1638:	2317200c 	tstcs	r7, #12	; 0xc
    163c:	0c03685d 	stceq	8, cr6, [r3], {93}
    1640:	6b23172e 	blvs	8c7300 <__Stack_Size+0x8c6f00>
    1644:	20170368 	andscs	r0, r7, r8, ror #6
    1648:	5a5d2319 	bpl	174a2b4 <__Stack_Size+0x1749eb4>
    164c:	19201203 	stmdbne	r0!, {r0, r1, r9, ip}
    1650:	20170321 	andscs	r0, r7, r1, lsr #6
    1654:	15033d19 	strne	r3, [r3, #-3353]
    1658:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    165c:	200b035a 	andcs	r0, fp, sl, asr r3
    1660:	10036717 	andne	r6, r3, r7, lsl r7
    1664:	0292032e 	addseq	r0, r2, #-1207959552	; 0xb8000000
    1668:	234d2301 	movtcs	r2, #54017	; 0xd301
    166c:	207dee03 	rsbscs	lr, sp, r3, lsl #28
    1670:	2e160359 	mrccs	3, 0, r0, cr6, cr9, {2}
    1674:	78032820 	stmdavc	r3, {r5, fp, sp}
    1678:	ea033620 	b	cef00 <__Stack_Size+0xceb00>
    167c:	2168200f 	cmncs	r8, pc
    1680:	7a033424 	bvc	ce718 <__Stack_Size+0xce318>
    1684:	7a03262e 	bvc	caf44 <__Stack_Size+0xcab44>
    1688:	331b2620 	tstcc	fp, #33554432	; 0x2000000
    168c:	242a322a 	strtcs	r3, [sl], #-554
    1690:	682e4503 	stmdavs	lr!, {r0, r1, r8, sl, lr}
    1694:	2a402421 	bcs	100a720 <__Stack_Size+0x100a320>
    1698:	1c321c24 	ldcne	12, cr1, [r2], #-144
    169c:	23242a32 	teqcs	r4, #204800	; 0x32000
    16a0:	729f0321 	addsvc	r0, pc, #-2080374784	; 0x84000000
    16a4:	314d2320 	cmpcc	sp, r0, lsr #6
    16a8:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    16ac:	2e180359 	mrccs	3, 0, r0, cr8, cr9, {2}
    16b0:	0100df03 	tsteq	r0, r3, lsl #30
    16b4:	a5038534 	strge	r8, [r3, #-1332]
    16b8:	4e25207f 	mcrmi	0, 1, r2, cr5, cr15, {3}
    16bc:	18032131 	stmdane	r3, {r0, r4, r5, r8, sp}
    16c0:	012d0320 	teqeq	sp, r0, lsr #6
    16c4:	55038534 	strpl	r8, [r3, #-1332]
    16c8:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    16cc:	0109032e 	tsteq	r9, lr, lsr #6
    16d0:	03218534 	teqeq	r1, #218103808	; 0xd000000
    16d4:	23182011 	tstcs	r8, #17	; 0x11
    16d8:	2e120321 	cdpcs	3, 1, cr0, cr2, cr1, {1}
    16dc:	234d2319 	movtcs	r2, #54041	; 0xd319
    16e0:	20150321 	andscs	r0, r5, r1, lsr #6
    16e4:	234d231a 	movtcs	r2, #54042	; 0xd31a
    16e8:	201c0321 	andscs	r0, ip, r1, lsr #6
    16ec:	03010c03 	movweq	r0, #7171	; 0x1c03
    16f0:	0f032e74 	svceq	0x00032e74
    16f4:	33272320 	teqcc	r7, #-2147483648	; 0x80000000
    16f8:	77033329 	strvc	r3, [r3, -r9, lsr #6]
    16fc:	03253220 	teqeq	r5, #2	; 0x2
    1700:	25322077 	ldrcs	r2, [r2, #-119]!
    1704:	33207703 	teqcc	r0, #786432	; 0xc0000
    1708:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    170c:	23233232 	teqcs	r3, #536870915	; 0x20000003
    1710:	11032123 	tstne	r3, r3, lsr #2
    1714:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    1718:	11032123 	tstne	r3, r3, lsr #2
    171c:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1720:	1103213f 	tstne	r3, pc, lsr r1
    1724:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1728:	11032123 	tstne	r3, r3, lsr #2
    172c:	4d231820 	stcmi	8, cr1, [r3, #-128]!
    1730:	0d03213f 	stfeqs	f2, [r3, #-252]
    1734:	5d231720 	stcpl	7, cr1, [r3, #-128]!
    1738:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    173c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1740:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    1744:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1748:	23172e0d 	tstcs	r7, #208	; 0xd0
    174c:	1003685d 	andne	r6, r3, sp, asr r8
    1750:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    1754:	10032123 	andne	r2, r3, r3, lsr #2
    1758:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    175c:	1003213f 	andne	r2, r3, pc, lsr r1
    1760:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1764:	10032123 	andne	r2, r3, r3, lsr #2
    1768:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    176c:	0f03213f 	svceq	0x0003213f
    1770:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    1774:	0f032123 	svceq	0x00032123
    1778:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    177c:	0f03213f 	svceq	0x0003213f
    1780:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    1784:	0f032123 	svceq	0x00032123
    1788:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    178c:	0f03213f 	svceq	0x0003213f
    1790:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    1794:	0f032123 	svceq	0x00032123
    1798:	31231920 	teqcc	r3, r0, lsr #18
    179c:	0f03213f 	svceq	0x0003213f
    17a0:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    17a4:	0f032123 	svceq	0x00032123
    17a8:	31231920 	teqcc	r3, r0, lsr #18
    17ac:	0f03213f 	svceq	0x0003213f
    17b0:	4b231920 	blmi	8c7c38 <__Stack_Size+0x8c7838>
    17b4:	0e032123 	adfeqsp	f2, f3, f3
    17b8:	4b231920 	blmi	8c7c40 <__Stack_Size+0x8c7840>
    17bc:	0f032123 	svceq	0x00032123
    17c0:	4b231920 	blmi	8c7c48 <__Stack_Size+0x8c7848>
    17c4:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    17c8:	4b231920 	blmi	8c7c50 <__Stack_Size+0x8c7850>
    17cc:	0f03213f 	svceq	0x0003213f
    17d0:	4b231920 	blmi	8c7c58 <__Stack_Size+0x8c7858>
    17d4:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    17d8:	4b231920 	blmi	8c7c60 <__Stack_Size+0x8c7860>
    17dc:	0f03213f 	svceq	0x0003213f
    17e0:	4b231920 	blmi	8c7c68 <__Stack_Size+0x8c7868>
    17e4:	1303213f 	movwne	r2, #12607	; 0x313f
    17e8:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    17ec:	11034b85 	smlabbne	r3, r5, fp, r4
    17f0:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    17f4:	1d034b85 	vstrne	d4, [r3, #-532]
    17f8:	79031920 	stmdbvc	r3, {r5, r8, fp, ip}
    17fc:	7903272e 	stmdbvc	r3, {r1, r2, r3, r5, r8, r9, sl, sp}
    1800:	033e2720 	teqeq	lr, #8388608	; 0x800000
    1804:	22278277 	eorcs	r8, r7, #1879048199	; 0x70000007
    1808:	af5e9323 	svcge	0x005e9323
    180c:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    1810:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1814:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1818:	03685d23 	cmneq	r8, #2240	; 0x8c0
    181c:	23172e0c 	tstcs	r7, #192	; 0xc0
    1820:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    1824:	4b69182e 	blmi	1a478e4 <__Stack_Size+0x1a474e4>
    1828:	192e1703 	stmdbne	lr!, {r0, r1, r8, r9, sl, ip}
    182c:	11034b69 	tstne	r3, r9, ror #22
    1830:	4b69182e 	blmi	1a478f0 <__Stack_Size+0x1a474f0>
    1834:	182e1003 	stmdane	lr!, {r0, r1, ip}
    1838:	0b034b69 	bleq	d45e4 <__Stack_Size+0xd41e4>
    183c:	0321172e 	teqeq	r1, #12058624	; 0xb80000
    1840:	2117200b 	tstcs	r7, fp
    1844:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1848:	200c0321 	andcs	r0, ip, r1, lsr #6
    184c:	0c032117 	stfeqs	f2, [r3], {23}
    1850:	03211720 	teqeq	r1, #8388608	; 0x800000
    1854:	2f17200c 	svccs	0x0017200c
    1858:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    185c:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    1860:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    1864:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    1868:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    186c:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    1870:	182e1003 	stmdane	lr!, {r0, r1, ip}
    1874:	0a034b3f 	beq	d4578 <__Stack_Size+0xd4178>
    1878:	032f1720 	teqeq	pc, #8388608	; 0x800000
    187c:	2f172e0b 	svccs	0x00172e0b
    1880:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    1884:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    1888:	0a033d17 	beq	d0cec <__Stack_Size+0xd08ec>
    188c:	032f1720 	teqeq	pc, #8388608	; 0x800000
    1890:	2f172e0a 	svccs	0x00172e0a
    1894:	1a2e1803 	bne	b878a8 <__Stack_Size+0xb874a8>
    1898:	03580903 	cmpeq	r8, #49152	; 0xc000
    189c:	4b182018 	blmi	609904 <__Stack_Size+0x609504>
    18a0:	032e1503 	teqeq	lr, #12582912	; 0xc00000
    18a4:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    18a8:	03900903 	orrseq	r0, r0, #49152	; 0xc000
    18ac:	4b182015 	blmi	609908 <__Stack_Size+0x609508>
    18b0:	2e69b203 	cdpcs	2, 6, cr11, cr9, cr3, {0}
    18b4:	1c241c24 	stcne	12, cr1, [r4], #-144
    18b8:	59d90824 	ldmibpl	r9, {r2, r5, fp}^
    18bc:	4b324b40 	blmi	c945c4 <__Stack_Size+0xc941c4>
    18c0:	4b324b32 	blmi	c94590 <__Stack_Size+0xc94190>
    18c4:	4b324b32 	blmi	c94594 <__Stack_Size+0xc94194>
    18c8:	025e595c 	subseq	r5, lr, #1507328	; 0x170000
    18cc:	01010009 	tsteq	r1, r9
    18d0:	000001fa 	strdeq	r0, [r0], -sl
    18d4:	009b0002 	addseq	r0, fp, r2
    18d8:	01020000 	tsteq	r2, r0
    18dc:	000d0efb 	strdeq	r0, [sp], -fp
    18e0:	01010101 	tsteq	r1, r1, lsl #2
    18e4:	01000000 	tsteq	r0, r0
    18e8:	73010000 	movwvc	r0, #4096	; 0x1000
    18ec:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    18f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    18f4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    18f8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    18fc:	6d747300 	ldclvs	3, cr7, [r4]
    1900:	31663233 	cmncc	r6, r3, lsr r2
    1904:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1908:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    190c:	0000636e 	andeq	r6, r0, lr, ror #6
    1910:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1914:	30316632 	eorscc	r6, r1, r2, lsr r6
    1918:	73755f78 	cmnvc	r5, #480	; 0x1e0
    191c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    1920:	00010063 	andeq	r0, r1, r3, rrx
    1924:	6d747300 	ldclvs	3, cr7, [r4]
    1928:	31663233 	cmncc	r6, r3, lsr r2
    192c:	745f7830 	ldrbvc	r7, [pc], #2096	; 1934 <__Stack_Size+0x1534>
    1930:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1934:	00020068 	andeq	r0, r2, r8, rrx
    1938:	6d747300 	ldclvs	3, cr7, [r4]
    193c:	31663233 	cmncc	r6, r3, lsr r2
    1940:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    1944:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1948:	00000200 	andeq	r0, r0, r0, lsl #4
    194c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1950:	30316632 	eorscc	r6, r1, r2, lsr r6
    1954:	73755f78 	cmnvc	r5, #480	; 0x1e0
    1958:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    195c:	00020068 	andeq	r0, r2, r8, rrx
    1960:	6d747300 	ldclvs	3, cr7, [r4]
    1964:	31663233 	cmncc	r6, r3, lsr r2
    1968:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    196c:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1970:	00000200 	andeq	r0, r0, r0, lsl #4
    1974:	02050000 	andeq	r0, r5, #0	; 0x0
    1978:	080060c4 	stmdaeq	r0, {r2, r6, r7, sp, lr}
    197c:	0101e803 	tsteq	r1, r3, lsl #16
    1980:	213d3d14 	teqcs	sp, r4, lsl sp
    1984:	033d3d21 	teqeq	sp, #2112	; 0x840
    1988:	18032e0f 	stmdane	r3, {r0, r1, r2, r3, r9, sl, fp, sp}
    198c:	3c730301 	ldclcc	3, cr0, [r3], #-4
    1990:	03200d03 	teqeq	r0, #192	; 0xc0
    1994:	0b035875 	bleq	d7b70 <__Stack_Size+0xd7770>
    1998:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    199c:	03200b03 	teqeq	r0, #3072	; 0xc00
    19a0:	0b032075 	bleq	c9b7c <__Stack_Size+0xc977c>
    19a4:	0b033d20 	bleq	d0e2c <__Stack_Size+0xd0a2c>
    19a8:	213d1420 	teqcs	sp, r0, lsr #8
    19ac:	0e032121 	adfeqsp	f2, f3, f1
    19b0:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    19b4:	2e1c0368 	cdpcs	3, 1, cr0, cr12, cr8, {3}
    19b8:	41010d03 	tstmi	r1, r3, lsl #26
    19bc:	033c6e03 	teqeq	ip, #48	; 0x30
    19c0:	03302012 	teqeq	r0, #18	; 0x12
    19c4:	14032e6c 	strne	r2, [r3], #-3692
    19c8:	3e302220 	cdpcc	2, 3, cr2, cr0, cr0, {1}
    19cc:	40222232 	eormi	r2, r2, r2, lsr r2
    19d0:	3c13034c 	ldccc	3, cr0, [r3], {76}
    19d4:	5a5e2418 	bpl	178aa3c <__Stack_Size+0x178a63c>
    19d8:	18200d03 	stmdane	r0!, {r0, r1, r8, sl, fp}
    19dc:	10034b68 	andne	r4, r3, r8, ror #22
    19e0:	4b67172e 	blmi	19c76a0 <__Stack_Size+0x19c72a0>
    19e4:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    19e8:	03685d23 	cmneq	r8, #2240	; 0x8c0
    19ec:	67172e11 	undefined
    19f0:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    19f4:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    19f8:	182e0d03 	stmdane	lr!, {r0, r1, r8, sl, fp}
    19fc:	200c033d 	andcs	r0, ip, sp, lsr r3
    1a00:	0c033d17 	stceq	13, cr3, [r3], {23}
    1a04:	03591720 	cmpeq	r9, #8388608	; 0x800000
    1a08:	3e17200d 	wxorcc	wr2, wr7, wr13
    1a0c:	2e0e0359 	mcrcs	3, 0, r0, cr14, cr9, {2}
    1a10:	034b4c17 	movteq	r4, #48151	; 0xbc17
    1a14:	23172e0e 	tstcs	r7, #224	; 0xe0
    1a18:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    1a1c:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1a20:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    1a24:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1a28:	172e1003 	strne	r1, [lr, -r3]!
    1a2c:	0e034b67 	fnmacdeq	d4, d3, d23
    1a30:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1a34:	2e190368 	cdpcs	3, 1, cr0, cr9, cr8, {3}
    1a38:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    1a3c:	18202303 	stmdane	r0!, {r0, r1, r8, r9, sp}
    1a40:	2e1a034b 	cdpcs	3, 1, cr0, cr10, cr11, {2}
    1a44:	41010a03 	tstmi	r1, r3, lsl #20
    1a48:	242c305a 	strtcs	r3, [ip], #-90
    1a4c:	3d4f3230 	sfmcc	f3, 2, [pc, #-192]
    1a50:	9e0a0330 	mcrls	3, 0, r0, cr10, cr0, {1}
    1a54:	032e2303 	teqeq	lr, #201326592	; 0xc000000
    1a58:	0375010b 	cmneq	r5, #-1073741822	; 0xc0000002
    1a5c:	032079a6 	teqeq	r0, #2719744	; 0x298000
    1a60:	09030115 	stmdbeq	r3, {r0, r2, r4, r8}
    1a64:	20790320 	rsbscs	r0, r9, r0, lsr #6
    1a68:	5f033151 	svcpl	0x00033151
    1a6c:	202d0320 	eorcs	r0, sp, r0, lsr #6
    1a70:	03205303 	teqeq	r0, #201326592	; 0xc000000
    1a74:	7603202d 	strvc	r2, [r3], -sp, lsr #32
    1a78:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1a7c:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1a80:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    1a84:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    1a88:	2009033f 	andcs	r0, r9, pc, lsr r3
    1a8c:	03207903 	teqeq	r0, #49152	; 0xc000
    1a90:	39034a4e 	stmdbcc	r3, {r1, r2, r3, r6, r9, fp, lr}
    1a94:	20470320 	subcs	r0, r7, r0, lsr #6
    1a98:	03203903 	teqeq	r0, #49152	; 0xc000
    1a9c:	12032047 	andne	r2, r3, #71	; 0x47
    1aa0:	202b0320 	eorcs	r0, fp, r0, lsr #6
    1aa4:	200b033d 	andcs	r0, fp, sp, lsr r3
    1aa8:	22207503 	eorcs	r7, r0, #12582912	; 0xc00000
    1aac:	32832432 	addcc	r2, r3, #838860800	; 0x32000000
    1ab0:	4b93321c 	blmi	fe4ce328 <SCS_BASE+0x1e4c0328>
    1ab4:	667efd03 	ldrbtvs	pc, [lr], -r3, lsl #26
    1ab8:	1c241c24 	stcne	12, cr1, [r4], #-144
    1abc:	59230824 	stmdbpl	r3!, {r2, r5, fp}
    1ac0:	5940596a 	stmdbpl	r0, {r1, r3, r5, r6, r8, fp, ip, lr}^
    1ac4:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    1ac8:	0006025e 	andeq	r0, r6, lr, asr r2
    1acc:	00a00101 	adceq	r0, r0, r1, lsl #2
    1ad0:	00020000 	andeq	r0, r2, r0
    1ad4:	00000039 	andeq	r0, r0, r9, lsr r0
    1ad8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1adc:	0101000d 	tsteq	r1, sp
    1ae0:	00000101 	andeq	r0, r0, r1, lsl #2
    1ae4:	00000100 	andeq	r0, r0, r0, lsl #2
    1ae8:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1aec:	31663233 	cmncc	r6, r3, lsr r2
    1af0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1af4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1af8:	00006372 	andeq	r6, r0, r2, ror r3
    1afc:	74726f63 	ldrbtvc	r6, [r2], #-3939
    1b00:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1b04:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1b08:	732e6f72 	teqvc	lr, #456	; 0x1c8
    1b0c:	00000100 	andeq	r0, r0, r0, lsl #2
    1b10:	02050000 	andeq	r0, r5, #0	; 0x0
    1b14:	08006480 	stmdaeq	r0, {r7, sl, sp, lr}
    1b18:	21013403 	tstcs	r1, r3, lsl #8
    1b1c:	21200b03 	teqcs	r0, r3, lsl #22
    1b20:	21200b03 	teqcs	r0, r3, lsl #22
    1b24:	2f200b03 	svccs	0x00200b03
    1b28:	2f200b03 	svccs	0x00200b03
    1b2c:	2f200b03 	svccs	0x00200b03
    1b30:	21200b03 	teqcs	r0, r3, lsl #22
    1b34:	2f200b03 	svccs	0x00200b03
    1b38:	2f200b03 	svccs	0x00200b03
    1b3c:	200a032f 	andcs	r0, sl, pc, lsr #6
    1b40:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b44:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b48:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b4c:	200a032f 	andcs	r0, sl, pc, lsr #6
    1b50:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b54:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b58:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b5c:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b60:	200b032f 	andcs	r0, fp, pc, lsr #6
    1b64:	200a032f 	andcs	r0, sl, pc, lsr #6
    1b68:	200b0321 	andcs	r0, fp, r1, lsr #6
    1b6c:	00010221 	andeq	r0, r1, r1, lsr #4
    1b70:	005a0101 	subseq	r0, sl, r1, lsl #2
    1b74:	00020000 	andeq	r0, r2, r0
    1b78:	0000003b 	andeq	r0, r0, fp, lsr r0
    1b7c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1b80:	0101000d 	tsteq	r1, sp
    1b84:	00000101 	andeq	r0, r0, r1, lsl #2
    1b88:	00000100 	andeq	r0, r0, r0, lsl #2
    1b8c:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1b90:	31663233 	cmncc	r6, r3, lsr r2
    1b94:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1b98:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b9c:	00006372 	andeq	r6, r0, r2, ror r3
    1ba0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ba4:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ba8:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    1bac:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1bb0:	0100632e 	tsteq	r0, lr, lsr #6
    1bb4:	00000000 	andeq	r0, r0, r0
    1bb8:	64f00205 	ldrbtvs	r0, [r0], #517
    1bbc:	91030800 	tstls	r3, r0, lsl #16
    1bc0:	27580101 	ldrbcs	r0, [r8, -r1, lsl #2]
    1bc4:	2260563e 	rsbcs	r5, r0, #65011712	; 0x3e00000
    1bc8:	022f3648 	eoreq	r3, pc, #75497472	; 0x4800000
    1bcc:	0101000e 	tsteq	r1, lr
    1bd0:	00000070 	andeq	r0, r0, r0, ror r0
    1bd4:	00570002 	subseq	r0, r7, r2
    1bd8:	01020000 	tsteq	r2, r0
    1bdc:	000d0efb 	strdeq	r0, [sp], -fp
    1be0:	01010101 	tsteq	r1, r1, lsl #2
    1be4:	01000000 	tsteq	r0, r0
    1be8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1bec:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1bf0:	2f2e2e2f 	svccs	0x002e2e2f
    1bf4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1bf8:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1bfc:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1c00:	2f302e33 	svccs	0x00302e33
    1c04:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1c08:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1c0c:	2f636269 	svccs	0x00636269
    1c10:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1c14:	00006269 	andeq	r6, r0, r9, ror #4
    1c18:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1c1c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1c20:	00000100 	andeq	r0, r0, r0, lsl #2
    1c24:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    1c28:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    1c2c:	00000100 	andeq	r0, r0, r0, lsl #2
    1c30:	02050000 	andeq	r0, r5, #0	; 0x0
    1c34:	00000000 	andeq	r0, r0, r0
    1c38:	4b013f03 	blmi	5184c <__Stack_Size+0x5144c>
    1c3c:	02672f2d 	rsbeq	r2, r7, #180	; 0xb4
    1c40:	01010006 	tsteq	r1, r6
    1c44:	000000eb 	andeq	r0, r0, fp, ror #1
    1c48:	00d00002 	sbcseq	r0, r0, r2
    1c4c:	01020000 	tsteq	r2, r0
    1c50:	000d0efb 	strdeq	r0, [sp], -fp
    1c54:	01010101 	tsteq	r1, r1, lsl #2
    1c58:	01000000 	tsteq	r0, r0
    1c5c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1c60:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1c64:	2f2e2e2f 	svccs	0x002e2e2f
    1c68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1c6c:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1c70:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1c74:	2f302e33 	svccs	0x00302e33
    1c78:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1c7c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1c80:	2f636269 	svccs	0x00636269
    1c84:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1c88:	63006269 	movwvs	r6, #617	; 0x269
    1c8c:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1c90:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1c94:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c98:	2f646c69 	svccs	0x00646c69
    1c9c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1ca0:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1ca4:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1ca8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1cac:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1cb0:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1cb4:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1cb8:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1cbc:	3a630073 	bcc	18c1e90 <__Stack_Size+0x18c1a90>
    1cc0:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1cc4:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1cc8:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1ccc:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1cd0:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1cd4:	646c6975 	strbtvs	r6, [ip], #-2421
    1cd8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1cdc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1ce0:	6564756c 	strbvs	r7, [r4, #-1388]!
    1ce4:	78650000 	stmdavc	r5!, {}^
    1ce8:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1cec:	00000100 	andeq	r0, r0, r0, lsl #2
    1cf0:	6b636f6c 	blvs	18ddaa8 <__Stack_Size+0x18dd6a8>
    1cf4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1cf8:	745f0000 	ldrbvc	r0, [pc], #0	; 1d00 <__Stack_Size+0x1900>
    1cfc:	73657079 	cmnvc	r5, #121	; 0x79
    1d00:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d04:	74730000 	ldrbtvc	r0, [r3]
    1d08:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1d0c:	0300682e 	movweq	r6, #2094	; 0x82e
    1d10:	65720000 	ldrbvs	r0, [r2]!
    1d14:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1d18:	00020068 	andeq	r0, r2, r8, rrx
    1d1c:	05000000 	streq	r0, [r0]
    1d20:	00000002 	andeq	r0, r0, r2
    1d24:	013b0300 	teqeq	fp, r0, lsl #6
    1d28:	302f2d13 	eorcc	r2, pc, r3, lsl sp
    1d2c:	06024b83 	streq	r4, [r2], -r3, lsl #23
    1d30:	d7010100 	strle	r0, [r1, -r0, lsl #2]
    1d34:	02000000 	andeq	r0, r0, #0	; 0x0
    1d38:	0000d100 	andeq	sp, r0, r0, lsl #2
    1d3c:	fb010200 	blx	42546 <__Stack_Size+0x42146>
    1d40:	01000d0e 	tsteq	r0, lr, lsl #26
    1d44:	00010101 	andeq	r0, r1, r1, lsl #2
    1d48:	00010000 	andeq	r0, r1, r0
    1d4c:	3a630100 	bcc	18c2154 <__Stack_Size+0x18c1d54>
    1d50:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1d54:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1d58:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1d5c:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1d60:	342d6363 	strtcc	r6, [sp], #-867
    1d64:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1d68:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1d6c:	2f62696c 	svccs	0x0062696c
    1d70:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1d74:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d78:	6564756c 	strbvs	r7, [r4, #-1388]!
    1d7c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1d80:	2f3a6300 	svccs	0x003a6300
    1d84:	616e6977 	smcvs	59031
    1d88:	2f736d72 	svccs	0x00736d72
    1d8c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1d90:	63672f64 	cmnvs	r7, #400	; 0x190
    1d94:	75622d63 	strbvc	r2, [r2, #-3427]!
    1d98:	2f646c69 	svccs	0x00646c69
    1d9c:	2f636367 	svccs	0x00636367
    1da0:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1da4:	00656475 	rsbeq	r6, r5, r5, ror r4
    1da8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1dac:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1db0:	2f2e2e2f 	svccs	0x002e2e2f
    1db4:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1db8:	342d6363 	strtcc	r6, [sp], #-867
    1dbc:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1dc0:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1dc4:	2f62696c 	svccs	0x0062696c
    1dc8:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1dcc:	6565722f 	strbvs	r7, [r5, #-559]!
    1dd0:	0000746e 	andeq	r7, r0, lr, ror #8
    1dd4:	6b636f6c 	blvs	18ddb8c <__Stack_Size+0x18dd78c>
    1dd8:	0100682e 	tsteq	r0, lr, lsr #16
    1ddc:	745f0000 	ldrbvc	r0, [pc], #0	; 1de4 <__Stack_Size+0x19e4>
    1de0:	73657079 	cmnvc	r5, #121	; 0x79
    1de4:	0100682e 	tsteq	r0, lr, lsr #16
    1de8:	74730000 	ldrbtvc	r0, [r3]
    1dec:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1df0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1df4:	65720000 	ldrbvs	r0, [r2]!
    1df8:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    1dfc:	00010068 	andeq	r0, r1, r8, rrx
    1e00:	706d6900 	rsbvc	r6, sp, r0, lsl #18
    1e04:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    1e08:	00030063 	andeq	r0, r3, r3, rrx
    1e0c:	00a20000 	adceq	r0, r2, r0
    1e10:	00020000 	andeq	r0, r2, r0
    1e14:	0000007a 	andeq	r0, r0, sl, ror r0
    1e18:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1e1c:	0101000d 	tsteq	r1, sp
    1e20:	00000101 	andeq	r0, r0, r1, lsl #2
    1e24:	00000100 	andeq	r0, r0, r0, lsl #2
    1e28:	2f2e2e01 	svccs	0x002e2e01
    1e2c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1e30:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1e34:	2f2e2e2f 	svccs	0x002e2e2f
    1e38:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1e3c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1e40:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1e44:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1e48:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1e4c:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    1e50:	63006373 	movwvs	r6, #883	; 0x373
    1e54:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1e58:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1e5c:	75622f73 	strbvc	r2, [r2, #-3955]!
    1e60:	2f646c69 	svccs	0x00646c69
    1e64:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1e68:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1e6c:	63672f64 	cmnvs	r7, #400	; 0x190
    1e70:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1e74:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1e78:	69000065 	stmdbvs	r0, {r0, r2, r5, r6}
    1e7c:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    1e80:	00010063 	andeq	r0, r1, r3, rrx
    1e84:	64747300 	ldrbtvs	r7, [r4], #-768
    1e88:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1e8c:	00020068 	andeq	r0, r2, r8, rrx
    1e90:	05000000 	streq	r0, [r0]
    1e94:	00000002 	andeq	r0, r0, r2
    1e98:	01310300 	teqeq	r1, r0, lsl #6
    1e9c:	65676732 	strbvs	r6, [r7, #-1842]!
    1ea0:	65032f69 	strvs	r2, [r3, #-3945]
    1ea4:	67673282 	strbvs	r3, [r7, -r2, lsl #5]!
    1ea8:	67306965 	ldrvs	r6, [r0, -r5, ror #18]!
    1eac:	02686567 	rsbeq	r6, r8, #432013312	; 0x19c00000
    1eb0:	0101000c 	tsteq	r1, ip
    1eb4:	000000d8 	ldrdeq	r0, [r0], -r8
    1eb8:	007e0002 	rsbseq	r0, lr, r2
    1ebc:	01020000 	tsteq	r2, r0
    1ec0:	000d0efb 	strdeq	r0, [sp], -fp
    1ec4:	01010101 	tsteq	r1, r1, lsl #2
    1ec8:	01000000 	tsteq	r0, r0
    1ecc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1ed0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1ed4:	2f2e2e2f 	svccs	0x002e2e2f
    1ed8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1edc:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1ee0:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1ee4:	2f302e33 	svccs	0x00302e33
    1ee8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1eec:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1ef0:	2f636269 	svccs	0x00636269
    1ef4:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1ef8:	6300676e 	movwvs	r6, #1902	; 0x76e
    1efc:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1f00:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1f04:	75622f73 	strbvc	r2, [r2, #-3955]!
    1f08:	2f646c69 	svccs	0x00646c69
    1f0c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1f10:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1f14:	63672f64 	cmnvs	r7, #400	; 0x190
    1f18:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1f1c:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1f20:	6d000065 	stcvs	0, cr0, [r0, #-404]
    1f24:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    1f28:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1f2c:	73000001 	movwvc	r0, #1	; 0x1
    1f30:	65646474 	strbvs	r6, [r4, #-1140]!
    1f34:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1f38:	00000002 	andeq	r0, r0, r2
    1f3c:	00020500 	andeq	r0, r2, r0, lsl #10
    1f40:	03000000 	movweq	r0, #0	; 0x0
    1f44:	1203012e 	andne	r0, r3, #-2147483637	; 0x8000000b
    1f48:	2e6e0301 	cdpcs	3, 6, cr0, cr14, cr1, {0}
    1f4c:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1f50:	0f032e75 	svceq	0x00032e75
    1f54:	1303312e 	movwne	r3, #12590	; 0x312e
    1f58:	2e760366 	cdpcs	3, 7, cr0, cr6, cr6, {3}
    1f5c:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
    1f60:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
    1f64:	2f2f2f30 	svccs	0x002f2f30
    1f68:	032e5603 	teqeq	lr, #3145728	; 0x300000
    1f6c:	5b032e25 	blpl	cd808 <__Stack_Size+0xcd408>
    1f70:	822e032e 	eorhi	r0, lr, #-1207959552	; 0xb8000000
    1f74:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    1f78:	77032e2e 	strvc	r2, [r3, -lr, lsr #28]
    1f7c:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1f80:	66520348 	ldrbvs	r0, [r2], -r8, asr #6
    1f84:	319e3403 	orrscc	r3, lr, r3, lsl #8
    1f88:	02514884 	subseq	r4, r1, #8650752	; 0x840000
    1f8c:	01010006 	tsteq	r1, r6
    1f90:	00000123 	andeq	r0, r0, r3, lsr #2
    1f94:	00e00002 	rsceq	r0, r0, r2
    1f98:	01020000 	tsteq	r2, r0
    1f9c:	000d0efb 	strdeq	r0, [sp], -fp
    1fa0:	01010101 	tsteq	r1, r1, lsl #2
    1fa4:	01000000 	tsteq	r0, r0
    1fa8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1fac:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1fb0:	2f2e2e2f 	svccs	0x002e2e2f
    1fb4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1fb8:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1fbc:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1fc0:	2f302e33 	svccs	0x00302e33
    1fc4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1fc8:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1fcc:	2f636269 	svccs	0x00636269
    1fd0:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    1fd4:	63006269 	movwvs	r6, #617	; 0x269
    1fd8:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1fdc:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1fe0:	75622f73 	strbvc	r2, [r2, #-3955]!
    1fe4:	2f646c69 	svccs	0x00646c69
    1fe8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1fec:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1ff0:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1ff4:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1ff8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1ffc:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    2000:	64756c63 	ldrbtvs	r6, [r5], #-3171
    2004:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    2008:	3a630073 	bcc	18c21dc <__Stack_Size+0x18c1ddc>
    200c:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    2010:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2014:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    2018:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    201c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    2020:	646c6975 	strbtvs	r6, [ip], #-2421
    2024:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2028:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    202c:	6564756c 	strbvs	r7, [r4, #-1388]!
    2030:	5f5f0000 	svcpl	0x005f0000
    2034:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    2038:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    203c:	00000100 	andeq	r0, r0, r0, lsl #2
    2040:	6b636f6c 	blvs	18dddf8 <__Stack_Size+0x18dd9f8>
    2044:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2048:	745f0000 	ldrbvc	r0, [pc], #0	; 2050 <__Stack_Size+0x1c50>
    204c:	73657079 	cmnvc	r5, #121	; 0x79
    2050:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2054:	74730000 	ldrbtvc	r0, [r3]
    2058:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    205c:	0300682e 	movweq	r6, #2094	; 0x82e
    2060:	65720000 	ldrbvs	r0, [r2]!
    2064:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2068:	00020068 	andeq	r0, r2, r8, rrx
    206c:	65746100 	ldrbvs	r6, [r4, #-256]!
    2070:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    2074:	00010068 	andeq	r0, r1, r8, rrx
    2078:	05000000 	streq	r0, [r0]
    207c:	00000002 	andeq	r0, r0, r2
    2080:	01160300 	tsteq	r6, r0, lsl #6
    2084:	03010a03 	movweq	r0, #6659	; 0x1a03
    2088:	0a032e76 	beq	cda68 <__Stack_Size+0xcd668>
    208c:	032f4b2e 	teqeq	pc, #47104	; 0xb800
    2090:	0d032e74 	stceq	14, cr2, [r3, #-464]
    2094:	032f2d2e 	teqeq	pc, #2944	; 0xb80
    2098:	0d032e73 	stceq	14, cr2, [r3, #-460]
    209c:	4a170366 	bmi	5c2e3c <__Stack_Size+0x5c2a3c>
    20a0:	a34a1b03 	movtge	r1, #43779	; 0xab03
    20a4:	4c4a7603 	mcrrmi	6, 0, r7, sl, cr3
    20a8:	322d2f2b 	eorcc	r2, sp, #172	; 0xac
    20ac:	2c302f2b 	ldccs	15, cr2, [r0], #-172
    20b0:	0602312d 	streq	r3, [r2], -sp, lsr #2
    20b4:	1b010100 	blne	424bc <__Stack_Size+0x420bc>
    20b8:	02000001 	andeq	r0, r0, #1	; 0x1
    20bc:	0000d900 	andeq	sp, r0, r0, lsl #18
    20c0:	fb010200 	blx	428ca <__Stack_Size+0x424ca>
    20c4:	01000d0e 	tsteq	r0, lr, lsl #26
    20c8:	00010101 	andeq	r0, r1, r1, lsl #2
    20cc:	00010000 	andeq	r0, r1, r0
    20d0:	2e2e0100 	sufcse	f0, f6, f0
    20d4:	2f2e2e2f 	svccs	0x002e2e2f
    20d8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    20dc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    20e0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    20e4:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    20e8:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    20ec:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    20f0:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    20f4:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    20f8:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    20fc:	3a630062 	bcc	18c228c <__Stack_Size+0x18c1e8c>
    2100:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    2104:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2108:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    210c:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    2110:	342d6363 	strtcc	r6, [sp], #-867
    2114:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2118:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    211c:	2f62696c 	svccs	0x0062696c
    2120:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2124:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2128:	6564756c 	strbvs	r7, [r4, #-1388]!
    212c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    2130:	2f3a6300 	svccs	0x003a6300
    2134:	616e6977 	smcvs	59031
    2138:	2f736d72 	svccs	0x00736d72
    213c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2140:	63672f64 	cmnvs	r7, #400	; 0x190
    2144:	75622d63 	strbvc	r2, [r2, #-3427]!
    2148:	2f646c69 	svccs	0x00646c69
    214c:	2f636367 	svccs	0x00636367
    2150:	6c636e69 	stclvs	14, cr6, [r3], #-420
    2154:	00656475 	rsbeq	r6, r5, r5, ror r4
    2158:	635f5f00 	cmpvs	pc, #0	; 0x0
    215c:	5f6c6c61 	svcpl	0x006c6c61
    2160:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    2164:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2168:	00000100 	andeq	r0, r0, r0, lsl #2
    216c:	6b636f6c 	blvs	18ddf24 <__Stack_Size+0x18ddb24>
    2170:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2174:	745f0000 	ldrbvc	r0, [pc], #0	; 217c <__Stack_Size+0x1d7c>
    2178:	73657079 	cmnvc	r5, #121	; 0x79
    217c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2180:	74730000 	ldrbtvc	r0, [r3]
    2184:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    2188:	0300682e 	movweq	r6, #2094	; 0x82e
    218c:	65720000 	ldrbvs	r0, [r2]!
    2190:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2194:	00020068 	andeq	r0, r2, r8, rrx
    2198:	05000000 	streq	r0, [r0]
    219c:	00000002 	andeq	r0, r0, r2
    21a0:	01110300 	tsteq	r1, r0, lsl #6
    21a4:	032e0a03 	teqeq	lr, #12288	; 0x3000
    21a8:	034a4a76 	movteq	r4, #43638	; 0xaa76
    21ac:	77034a2c 	strvc	r4, [r3, -ip, lsr #20]
    21b0:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
    21b4:	7903c151 	stmdbvc	r3, {r0, r4, r6, r8, lr, pc}
    21b8:	663e039e 	undefined
    21bc:	2d664f03 	stclcs	15, cr4, [r6, #-12]!
    21c0:	31304b2f 	teqcc	r0, pc, lsr #22
    21c4:	30316350 	eorscc	r6, r1, r0, asr r3
    21c8:	77038967 	strvc	r8, [r3, -r7, ror #18]
    21cc:	4a09039e 	bmi	24304c <__Stack_Size+0x242c4c>
    21d0:	000a02d1 	ldrdeq	r0, [sl], -r1
    21d4:	00450101 	subeq	r0, r5, r1, lsl #2
    21d8:	00020000 	andeq	r0, r2, r0
    21dc:	0000001f 	andeq	r0, r0, pc, lsl r0
    21e0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    21e4:	0101000d 	tsteq	r1, sp
    21e8:	00000101 	andeq	r0, r0, r1, lsl #2
    21ec:	00000100 	andeq	r0, r0, r0, lsl #2
    21f0:	72630001 	rsbvc	r0, r3, #1	; 0x1
    21f4:	612e6e74 	teqvs	lr, r4, ror lr
    21f8:	00006d73 	andeq	r6, r0, r3, ror sp
    21fc:	00000000 	andeq	r0, r0, r0
    2200:	00000205 	andeq	r0, r0, r5, lsl #4
    2204:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    2208:	06020100 	streq	r0, [r2], -r0, lsl #2
    220c:	00010100 	andeq	r0, r1, r0, lsl #2
    2210:	00000205 	andeq	r0, r0, r5, lsl #4
    2214:	d2030000 	andle	r0, r3, #0	; 0x0
    2218:	06020100 	streq	r0, [r2], -r0, lsl #2
    221c:	Address 0x0000221c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000020 	andeq	r0, r0, r0, lsr #32
      30:	00000014 	andeq	r0, r0, r4, lsl r0
      34:	00000000 	andeq	r0, r0, r0
      38:	08003168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp}
      3c:	0000006c 	andeq	r0, r0, ip, rrx
      40:	8e080e42 	cdphi	14, 0, cr0, cr8, cr2, {2}
      44:	00028401 	andeq	r8, r2, r1, lsl #8
      48:	00000018 	andeq	r0, r0, r8, lsl r0
      4c:	00000000 	andeq	r0, r0, r0
      50:	080031d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip, sp}
      54:	000000a8 	andeq	r0, r0, r8, lsr #1
      58:	8e0c0e42 	cdphi	14, 0, cr0, cr12, cr2, {2}
      5c:	84028501 	strhi	r8, [r2], #-1281
      60:	100e4603 	andne	r4, lr, r3, lsl #12
      64:	0000001c 	andeq	r0, r0, ip, lsl r0
      68:	00000000 	andeq	r0, r0, r0
      6c:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
      70:	000001c4 	andeq	r0, r0, r4, asr #3
      74:	42140e42 	andsmi	r0, r4, #1056	; 0x420
      78:	018e200e 	orreq	r2, lr, lr
      7c:	03860287 	orreq	r0, r6, #1879048200	; 0x70000008
      80:	05840485 	streq	r0, [r4, #1157]
      84:	0000000c 	.word	0x0000000c
      88:	ffffffff 	.word	0xffffffff
      8c:	7c010001 	.word	0x7c010001
      90:	000d0c0e 	.word	0x000d0c0e
      94:	0000000c 	.word	0x0000000c
      98:	00000084 	.word	0x00000084
      9c:	08003440 	.word	0x08003440
      a0:	00000002 	.word	0x00000002
      a4:	0000000c 	.word	0x0000000c
      a8:	00000084 	.word	0x00000084
      ac:	08003444 	.word	0x08003444
      b0:	00000002 	.word	0x00000002
      b4:	0000000c 	.word	0x0000000c
      b8:	00000084 	.word	0x00000084
      bc:	08003448 	.word	0x08003448
      c0:	00000002 	.word	0x00000002
      c4:	0000000c 	.word	0x0000000c
      c8:	00000084 	.word	0x00000084
      cc:	0800344c 	.word	0x0800344c
      d0:	00000002 	.word	0x00000002
      d4:	0000000c 	.word	0x0000000c
      d8:	00000084 	.word	0x00000084
      dc:	08003450 	.word	0x08003450
      e0:	00000002 	.word	0x00000002
      e4:	0000000c 	.word	0x0000000c
      e8:	00000084 	.word	0x00000084
      ec:	08003454 	.word	0x08003454
      f0:	00000002 	.word	0x00000002
      f4:	0000000c 	.word	0x0000000c
      f8:	00000084 	.word	0x00000084
      fc:	08003458 	.word	0x08003458
     100:	00000002 	.word	0x00000002
     104:	0000000c 	.word	0x0000000c
     108:	00000084 	.word	0x00000084
     10c:	0800345c 	.word	0x0800345c
     110:	00000002 	.word	0x00000002
     114:	0000000c 	.word	0x0000000c
     118:	00000084 	.word	0x00000084
     11c:	08003460 	.word	0x08003460
     120:	00000002 	.word	0x00000002
     124:	0000000c 	.word	0x0000000c
     128:	00000084 	.word	0x00000084
     12c:	08003464 	.word	0x08003464
     130:	00000002 	.word	0x00000002
     134:	0000000c 	.word	0x0000000c
     138:	00000084 	.word	0x00000084
     13c:	08003468 	.word	0x08003468
     140:	00000002 	.word	0x00000002
     144:	0000000c 	.word	0x0000000c
     148:	00000084 	.word	0x00000084
     14c:	0800346c 	.word	0x0800346c
     150:	00000002 	.word	0x00000002
     154:	0000000c 	.word	0x0000000c
     158:	00000084 	.word	0x00000084
     15c:	08003470 	.word	0x08003470
     160:	00000002 	.word	0x00000002
     164:	0000000c 	.word	0x0000000c
     168:	00000084 	.word	0x00000084
     16c:	08003474 	.word	0x08003474
     170:	00000002 	.word	0x00000002
     174:	0000000c 	.word	0x0000000c
     178:	00000084 	.word	0x00000084
     17c:	08003478 	.word	0x08003478
     180:	00000002 	.word	0x00000002
     184:	0000000c 	.word	0x0000000c
     188:	00000084 	.word	0x00000084
     18c:	0800347c 	.word	0x0800347c
     190:	00000002 	.word	0x00000002
     194:	0000000c 	.word	0x0000000c
     198:	00000084 	.word	0x00000084
     19c:	08003480 	.word	0x08003480
     1a0:	00000002 	.word	0x00000002
     1a4:	0000000c 	.word	0x0000000c
     1a8:	00000084 	.word	0x00000084
     1ac:	08003484 	.word	0x08003484
     1b0:	00000002 	.word	0x00000002
     1b4:	0000000c 	.word	0x0000000c
     1b8:	00000084 	.word	0x00000084
     1bc:	08003488 	.word	0x08003488
     1c0:	00000002 	.word	0x00000002
     1c4:	0000000c 	.word	0x0000000c
     1c8:	00000084 	.word	0x00000084
     1cc:	0800348c 	.word	0x0800348c
     1d0:	00000002 	.word	0x00000002
     1d4:	0000000c 	.word	0x0000000c
     1d8:	00000084 	.word	0x00000084
     1dc:	08003490 	.word	0x08003490
     1e0:	00000002 	.word	0x00000002
     1e4:	0000000c 	.word	0x0000000c
     1e8:	00000084 	.word	0x00000084
     1ec:	08003494 	.word	0x08003494
     1f0:	00000002 	.word	0x00000002
     1f4:	0000000c 	.word	0x0000000c
     1f8:	00000084 	.word	0x00000084
     1fc:	08003498 	.word	0x08003498
     200:	00000002 	.word	0x00000002
     204:	0000000c 	.word	0x0000000c
     208:	00000084 	.word	0x00000084
     20c:	0800349c 	.word	0x0800349c
     210:	00000002 	.word	0x00000002
     214:	0000000c 	.word	0x0000000c
     218:	00000084 	.word	0x00000084
     21c:	080034a0 	.word	0x080034a0
     220:	00000002 	.word	0x00000002
     224:	0000000c 	.word	0x0000000c
     228:	00000084 	.word	0x00000084
     22c:	080034a4 	.word	0x080034a4
     230:	00000002 	.word	0x00000002
     234:	0000000c 	.word	0x0000000c
     238:	00000084 	.word	0x00000084
     23c:	080034a8 	.word	0x080034a8
     240:	00000002 	.word	0x00000002
     244:	0000000c 	.word	0x0000000c
     248:	00000084 	.word	0x00000084
     24c:	080034ac 	.word	0x080034ac
     250:	00000002 	.word	0x00000002
     254:	0000000c 	.word	0x0000000c
     258:	00000084 	.word	0x00000084
     25c:	080034b0 	.word	0x080034b0
     260:	00000002 	.word	0x00000002
     264:	0000000c 	.word	0x0000000c
     268:	00000084 	.word	0x00000084
     26c:	080034b4 	.word	0x080034b4
     270:	00000002 	.word	0x00000002
     274:	0000000c 	.word	0x0000000c
     278:	00000084 	.word	0x00000084
     27c:	080034b8 	.word	0x080034b8
     280:	00000002 	.word	0x00000002
     284:	0000000c 	.word	0x0000000c
     288:	00000084 	.word	0x00000084
     28c:	080034bc 	.word	0x080034bc
     290:	00000002 	.word	0x00000002
     294:	0000000c 	.word	0x0000000c
     298:	00000084 	.word	0x00000084
     29c:	080034c0 	.word	0x080034c0
     2a0:	00000002 	.word	0x00000002
     2a4:	0000000c 	.word	0x0000000c
     2a8:	00000084 	.word	0x00000084
     2ac:	080034c4 	.word	0x080034c4
     2b0:	00000002 	.word	0x00000002
     2b4:	0000000c 	.word	0x0000000c
     2b8:	00000084 	.word	0x00000084
     2bc:	080034c8 	.word	0x080034c8
     2c0:	00000002 	.word	0x00000002
     2c4:	0000000c 	.word	0x0000000c
     2c8:	00000084 	.word	0x00000084
     2cc:	080034cc 	.word	0x080034cc
     2d0:	00000002 	.word	0x00000002
     2d4:	0000000c 	.word	0x0000000c
     2d8:	00000084 	.word	0x00000084
     2dc:	080034d0 	.word	0x080034d0
     2e0:	00000002 	.word	0x00000002
     2e4:	0000000c 	.word	0x0000000c
     2e8:	00000084 	.word	0x00000084
     2ec:	080034d4 	.word	0x080034d4
     2f0:	00000002 	.word	0x00000002
     2f4:	0000000c 	.word	0x0000000c
     2f8:	00000084 	.word	0x00000084
     2fc:	080034d8 	.word	0x080034d8
     300:	00000002 	.word	0x00000002
     304:	0000000c 	.word	0x0000000c
     308:	00000084 	.word	0x00000084
     30c:	080034dc 	.word	0x080034dc
     310:	00000002 	.word	0x00000002
     314:	0000000c 	.word	0x0000000c
     318:	00000084 	.word	0x00000084
     31c:	080034e0 	.word	0x080034e0
     320:	00000002 	.word	0x00000002
     324:	0000000c 	.word	0x0000000c
     328:	00000084 	.word	0x00000084
     32c:	080034e4 	.word	0x080034e4
     330:	00000002 	.word	0x00000002
     334:	0000000c 	.word	0x0000000c
     338:	00000084 	.word	0x00000084
     33c:	080034e8 	.word	0x080034e8
     340:	00000002 	.word	0x00000002
     344:	0000000c 	.word	0x0000000c
     348:	00000084 	.word	0x00000084
     34c:	080034ec 	.word	0x080034ec
     350:	00000002 	.word	0x00000002
     354:	0000000c 	.word	0x0000000c
     358:	00000084 	.word	0x00000084
     35c:	080034f0 	.word	0x080034f0
     360:	00000002 	.word	0x00000002
     364:	0000000c 	.word	0x0000000c
     368:	00000084 	.word	0x00000084
     36c:	080034f4 	.word	0x080034f4
     370:	00000002 	.word	0x00000002
     374:	0000000c 	.word	0x0000000c
     378:	00000084 	.word	0x00000084
     37c:	080034f8 	.word	0x080034f8
     380:	00000002 	.word	0x00000002
     384:	0000000c 	.word	0x0000000c
     388:	00000084 	.word	0x00000084
     38c:	080034fc 	.word	0x080034fc
     390:	00000002 	.word	0x00000002
     394:	0000000c 	.word	0x0000000c
     398:	00000084 	.word	0x00000084
     39c:	08003500 	.word	0x08003500
     3a0:	00000002 	.word	0x00000002
     3a4:	0000000c 	.word	0x0000000c
     3a8:	00000084 	.word	0x00000084
     3ac:	08003504 	.word	0x08003504
     3b0:	00000002 	.word	0x00000002
     3b4:	0000000c 	.word	0x0000000c
     3b8:	00000084 	.word	0x00000084
     3bc:	08003508 	.word	0x08003508
     3c0:	00000002 	.word	0x00000002
     3c4:	0000000c 	.word	0x0000000c
     3c8:	00000084 	.word	0x00000084
     3cc:	0800350c 	.word	0x0800350c
     3d0:	00000002 	.word	0x00000002
     3d4:	0000000c 	.word	0x0000000c
     3d8:	00000084 	.word	0x00000084
     3dc:	08003510 	.word	0x08003510
     3e0:	00000002 	.word	0x00000002
     3e4:	0000000c 	.word	0x0000000c
     3e8:	00000084 	.word	0x00000084
     3ec:	08003514 	.word	0x08003514
     3f0:	00000002 	.word	0x00000002
     3f4:	0000000c 	.word	0x0000000c
     3f8:	00000084 	.word	0x00000084
     3fc:	08003518 	.word	0x08003518
     400:	00000002 	.word	0x00000002
     404:	0000000c 	.word	0x0000000c
     408:	00000084 	.word	0x00000084
     40c:	0800351c 	.word	0x0800351c
     410:	00000002 	.word	0x00000002
     414:	0000000c 	.word	0x0000000c
     418:	00000084 	.word	0x00000084
     41c:	08003520 	.word	0x08003520
     420:	00000002 	.word	0x00000002
     424:	0000000c 	.word	0x0000000c
     428:	00000084 	.word	0x00000084
     42c:	08003524 	.word	0x08003524
     430:	00000002 	.word	0x00000002
     434:	0000000c 	.word	0x0000000c
     438:	00000084 	.word	0x00000084
     43c:	08003528 	.word	0x08003528
     440:	00000002 	.word	0x00000002
     444:	0000000c 	.word	0x0000000c
     448:	00000084 	.word	0x00000084
     44c:	0800352c 	.word	0x0800352c
     450:	00000002 	.word	0x00000002
     454:	0000000c 	.word	0x0000000c
     458:	00000084 	.word	0x00000084
     45c:	08003530 	.word	0x08003530
     460:	00000002 	.word	0x00000002
     464:	0000000c 	.word	0x0000000c
     468:	00000084 	.word	0x00000084
     46c:	08003534 	.word	0x08003534
     470:	00000002 	.word	0x00000002
     474:	0000000c 	.word	0x0000000c
     478:	00000084 	.word	0x00000084
     47c:	08003538 	.word	0x08003538
     480:	00000002 	.word	0x00000002
     484:	0000000c 	.word	0x0000000c
     488:	00000084 	.word	0x00000084
     48c:	0800353c 	.word	0x0800353c
     490:	00000002 	.word	0x00000002
     494:	0000000c 	.word	0x0000000c
     498:	00000084 	.word	0x00000084
     49c:	08003540 	.word	0x08003540
     4a0:	00000002 	.word	0x00000002
     4a4:	00000014 	.word	0x00000014
     4a8:	00000084 	.word	0x00000084
     4ac:	08003544 	.word	0x08003544
     4b0:	0000000c 	.word	0x0000000c
     4b4:	42040e42 	.word	0x42040e42
     4b8:	018e080e 	.word	0x018e080e
     4bc:	00000014 	.word	0x00000014
     4c0:	00000084 	.word	0x00000084
     4c4:	08003550 	.word	0x08003550
     4c8:	0000000c 	.word	0x0000000c
     4cc:	42040e42 	.word	0x42040e42
     4d0:	018e080e 	.word	0x018e080e
     4d4:	00000014 	.word	0x00000014
     4d8:	00000084 	.word	0x00000084
     4dc:	0800355c 	.word	0x0800355c
     4e0:	0000000c 	.word	0x0000000c
     4e4:	42040e42 	.word	0x42040e42
     4e8:	018e080e 	.word	0x018e080e
     4ec:	00000014 	.word	0x00000014
     4f0:	00000084 	.word	0x00000084
     4f4:	08003568 	.word	0x08003568
     4f8:	0000000c 	.word	0x0000000c
     4fc:	42040e42 	.word	0x42040e42
     500:	018e080e 	.word	0x018e080e
     504:	0000000c 	.word	0x0000000c
     508:	ffffffff 	.word	0xffffffff
     50c:	7c010001 	.word	0x7c010001
     510:	000d0c0e 	.word	0x000d0c0e
     514:	0000000c 	.word	0x0000000c
     518:	00000504 	.word	0x00000504
     51c:	08003574 	.word	0x08003574
     520:	0000002a 	.word	0x0000002a
     524:	00000014 	.word	0x00000014
     528:	00000504 	.word	0x00000504
     52c:	080035a0 	.word	0x080035a0
     530:	00000014 	.word	0x00000014
     534:	44040e42 	.word	0x44040e42
     538:	018e080e 	.word	0x018e080e
     53c:	0000001c 	.word	0x0000001c
     540:	00000504 	.word	0x00000504
     544:	080035b4 	.word	0x080035b4
     548:	000000f4 	.word	0x000000f4
     54c:	42140e42 	.word	0x42140e42
     550:	018e200e 	.word	0x018e200e
     554:	03860287 	.word	0x03860287
     558:	05840485 	.word	0x05840485
     55c:	0000001c 	.word	0x0000001c
     560:	00000504 	.word	0x00000504
     564:	080036a8 	.word	0x080036a8
     568:	00000052 	.word	0x00000052
     56c:	46100e42 	.word	0x46100e42
     570:	018e180e 	.word	0x018e180e
     574:	03850286 	.word	0x03850286
     578:	00000484 	.word	0x00000484
     57c:	00000014 	.word	0x00000014
     580:	00000504 	.word	0x00000504
     584:	080036fc 	.word	0x080036fc
     588:	00000084 	.word	0x00000084
     58c:	42040e42 	.word	0x42040e42
     590:	018e080e 	.word	0x018e080e
     594:	0000000c 	.word	0x0000000c
     598:	ffffffff 	.word	0xffffffff
     59c:	7c010001 	.word	0x7c010001
     5a0:	000d0c0e 	.word	0x000d0c0e
     5a4:	00000014 	.word	0x00000014
     5a8:	00000594 	.word	0x00000594
     5ac:	08003780 	.word	0x08003780
     5b0:	00000038 	.word	0x00000038
     5b4:	8e080e42 	.word	0x8e080e42
     5b8:	00028401 	.word	0x00028401
     5bc:	00000014 	.word	0x00000014
     5c0:	00000594 	.word	0x00000594
     5c4:	080037b8 	.word	0x080037b8
     5c8:	0000002c 	.word	0x0000002c
     5cc:	8e080e42 	.word	0x8e080e42
     5d0:	00028401 	.word	0x00028401
     5d4:	00000014 	.word	0x00000014
     5d8:	00000594 	.word	0x00000594
     5dc:	080037e4 	.word	0x080037e4
     5e0:	00000016 	.word	0x00000016
     5e4:	4a040e42 	.word	0x4a040e42
     5e8:	018e080e 	.word	0x018e080e
     5ec:	00000014 	.word	0x00000014
     5f0:	00000594 	.word	0x00000594
     5f4:	080037fc 	.word	0x080037fc
     5f8:	00000020 	.word	0x00000020
     5fc:	44040e42 	.word	0x44040e42
     600:	018e080e 	.word	0x018e080e
     604:	00000014 	.word	0x00000014
     608:	00000594 	.word	0x00000594
     60c:	0800381c 	.word	0x0800381c
     610:	00000014 	.word	0x00000014
     614:	8e080e42 	.word	0x8e080e42
     618:	00028401 	.word	0x00028401
     61c:	0000001c 	.word	0x0000001c
     620:	00000594 	.word	0x00000594
     624:	08003830 	.word	0x08003830
     628:	00000044 	.word	0x00000044
     62c:	44140e42 	.word	0x44140e42
     630:	018e200e 	.word	0x018e200e
     634:	03860287 	.word	0x03860287
     638:	05840485 	.word	0x05840485
     63c:	00000018 	.word	0x00000018
     640:	00000594 	.word	0x00000594
     644:	08003874 	.word	0x08003874
     648:	00000018 	.word	0x00000018
     64c:	8e100e42 	.word	0x8e100e42
     650:	85028601 	.word	0x85028601
     654:	00048403 	.word	0x00048403
     658:	00000018 	.word	0x00000018
     65c:	00000594 	.word	0x00000594
     660:	0800388c 	.word	0x0800388c
     664:	0000001a 	.word	0x0000001a
     668:	8e0c0e42 	.word	0x8e0c0e42
     66c:	84028501 	.word	0x84028501
     670:	100e4403 	.word	0x100e4403
     674:	0000001c 	.word	0x0000001c
     678:	00000594 	.word	0x00000594
     67c:	080038a8 	.word	0x080038a8
     680:	0000008c 	.word	0x0000008c
     684:	0e42      	.short	0x0e42
     686:	4210      	.short	0x4210
     688:	018e200e 	.word	0x018e200e
     68c:	03850286 	.word	0x03850286
     690:	00000484 	.word	0x00000484
     694:	0000000c 	.word	0x0000000c
     698:	ffffffff 	.word	0xffffffff
     69c:	7c010001 	.word	0x7c010001
     6a0:	000d0c0e 	.word	0x000d0c0e
     6a4:	00000018 	.word	0x00000018
     6a8:	00000694 	.word	0x00000694
     6ac:	08003934 	.word	0x08003934
     6b0:	00000060 	.word	0x00000060
     6b4:	420c0e42 	.word	0x420c0e42
     6b8:	018e200e 	.word	0x018e200e
     6bc:	03840285 	.word	0x03840285
     6c0:	00000014 	.word	0x00000014
     6c4:	00000694 	.word	0x00000694
     6c8:	08003994 	.word	0x08003994
     6cc:	0000000c 	.word	0x0000000c
     6d0:	42040e42 	.word	0x42040e42
     6d4:	018e080e 	.word	0x018e080e
     6d8:	00000018 	.word	0x00000018
     6dc:	00000694 	.word	0x00000694
     6e0:	080039a0 	.word	0x080039a0
     6e4:	00000038 	.word	0x00000038
     6e8:	440c0e42 	.word	0x440c0e42
     6ec:	018e100e 	.word	0x018e100e
     6f0:	03840285 	.word	0x03840285
     6f4:	00000014 	.word	0x00000014
     6f8:	00000694 	.word	0x00000694
     6fc:	080039d8 	.word	0x080039d8
     700:	00000044 	.word	0x00000044
     704:	8e080e42 	.word	0x8e080e42
     708:	00028401 	.word	0x00028401
     70c:	00000018 	.word	0x00000018
     710:	00000694 	.word	0x00000694
     714:	08003a1c 	.word	0x08003a1c
     718:	00000078 	.word	0x00000078
     71c:	5c0c0e46 	.word	0x5c0c0e46
     720:	018e100e 	.word	0x018e100e
     724:	03840285 	.word	0x03840285
     728:	00000018 	.word	0x00000018
     72c:	00000694 	.word	0x00000694
     730:	08003a94 	.word	0x08003a94
     734:	0000008c 	.word	0x0000008c
     738:	680c0e42 	.word	0x680c0e42
     73c:	018e100e 	.word	0x018e100e
     740:	03840285 	.word	0x03840285
     744:	0000000c 	.word	0x0000000c
     748:	ffffffff 	.word	0xffffffff
     74c:	7c010001 	.word	0x7c010001
     750:	000d0c0e 	.word	0x000d0c0e
     754:	0000000c 	.word	0x0000000c
     758:	00000744 	.word	0x00000744
     75c:	08003b20 	.word	0x08003b20
     760:	00000002 	.word	0x00000002
     764:	00000014 	.word	0x00000014
     768:	00000744 	.word	0x00000744
     76c:	08003b24 	.word	0x08003b24
     770:	0000001a 	.word	0x0000001a
     774:	8e080e42 	.word	0x8e080e42
     778:	00028401 	.word	0x00028401
     77c:	00000014 	.word	0x00000014
     780:	00000744 	.word	0x00000744
     784:	08003b40 	.word	0x08003b40
     788:	0000001c 	.word	0x0000001c
     78c:	8e080e42 	.word	0x8e080e42
     790:	00028401 	.word	0x00028401
     794:	00000014 	.word	0x00000014
     798:	00000744 	.word	0x00000744
     79c:	08003b5c 	.word	0x08003b5c
     7a0:	0000001c 	.word	0x0000001c
     7a4:	48040e42 	.word	0x48040e42
     7a8:	018e080e 	.word	0x018e080e
     7ac:	00000014 	.word	0x00000014
     7b0:	00000744 	.word	0x00000744
     7b4:	08003b78 	.word	0x08003b78
     7b8:	00000030 	.word	0x00000030
     7bc:	8e080e42 	.word	0x8e080e42
     7c0:	00028401 	.word	0x00028401
     7c4:	00000018 	.word	0x00000018
     7c8:	00000744 	.word	0x00000744
     7cc:	08003ba8 	.word	0x08003ba8
     7d0:	00000038 	.word	0x00000038
     7d4:	8e0c0e44 	.word	0x8e0c0e44
     7d8:	84028501 	.word	0x84028501
     7dc:	100e5c03 	.word	0x100e5c03
     7e0:	00000014 	.word	0x00000014
     7e4:	00000744 	.word	0x00000744
     7e8:	08003be0 	.word	0x08003be0
     7ec:	00000038 	.word	0x00000038
     7f0:	8e080e42 	.word	0x8e080e42
     7f4:	00028401 	.word	0x00028401
     7f8:	00000014 	.word	0x00000014
     7fc:	00000744 	.word	0x00000744
     800:	08003c18 	.word	0x08003c18
     804:	00000034 	.word	0x00000034
     808:	8e080e42 	.word	0x8e080e42
     80c:	00028401 	.word	0x00028401
     810:	00000014 	.word	0x00000014
     814:	00000744 	.word	0x00000744
     818:	08003c4c 	.word	0x08003c4c
     81c:	0000001c 	.word	0x0000001c
     820:	48040e42 	.word	0x48040e42
     824:	018e080e 	.word	0x018e080e
     828:	0000000c 	.word	0x0000000c
     82c:	ffffffff 	.word	0xffffffff
     830:	7c010001 	.word	0x7c010001
     834:	000d0c0e 	.word	0x000d0c0e
     838:	0000000c 	.word	0x0000000c
     83c:	00000828 	.word	0x00000828
     840:	08003c68 	.word	0x08003c68
     844:	00000008 	.word	0x00000008
     848:	00000018 	.word	0x00000018
     84c:	00000828 	.word	0x00000828
     850:	08003c70 	.word	0x08003c70
     854:	00000080 	.word	0x00000080
     858:	42080e42 	.word	0x42080e42
     85c:	018e200e 	.word	0x018e200e
     860:	00000284 	.word	0x00000284
     864:	00000014 	.word	0x00000014
     868:	00000828 	.word	0x00000828
     86c:	08003cf0 	.word	0x08003cf0
     870:	0000025c 	.word	0x0000025c
     874:	8e080e42 	.word	0x8e080e42
     878:	00028401 	.word	0x00028401
     87c:	0000000c 	.word	0x0000000c
     880:	ffffffff 	.word	0xffffffff
     884:	7c010001 	.word	0x7c010001
     888:	000d0c0e 	.word	0x000d0c0e
     88c:	0000000c 	.word	0x0000000c
     890:	0000087c 	.word	0x0000087c
     894:	08003f4c 	.word	0x08003f4c
     898:	00000048 	.word	0x00000048
     89c:	0000000c 	.word	0x0000000c
     8a0:	0000087c 	.word	0x0000087c
     8a4:	08003f94 	.word	0x08003f94
     8a8:	00000012 	.word	0x00000012
     8ac:	0000000c 	.word	0x0000000c
     8b0:	0000087c 	.word	0x0000087c
     8b4:	08003fa8 	.word	0x08003fa8
     8b8:	00000014 	.word	0x00000014
     8bc:	0000000c 	.word	0x0000000c
     8c0:	0000087c 	.word	0x0000087c
     8c4:	08003fbc 	.word	0x08003fbc
     8c8:	00000014 	.word	0x00000014
     8cc:	0000000c 	.word	0x0000000c
     8d0:	0000087c 	.word	0x0000087c
     8d4:	08003fd0 	.word	0x08003fd0
     8d8:	00000016 	.word	0x00000016
     8dc:	0000000c 	.word	0x0000000c
     8e0:	0000087c 	.word	0x0000087c
     8e4:	08003fe8 	.word	0x08003fe8
     8e8:	0000000a 	.word	0x0000000a
     8ec:	0000000c 	.word	0x0000000c
     8f0:	0000087c 	.word	0x0000087c
     8f4:	08003ff4 	.word	0x08003ff4
     8f8:	0000000a 	.word	0x0000000a
     8fc:	0000000c 	.word	0x0000000c
     900:	0000087c 	.word	0x0000087c
     904:	08004000 	.word	0x08004000
     908:	0000000a 	.word	0x0000000a
     90c:	0000000c 	.word	0x0000000c
     910:	0000087c 	.word	0x0000087c
     914:	0800400c 	.word	0x0800400c
     918:	0000000a 	.word	0x0000000a
     91c:	0000000c 	.word	0x0000000c
     920:	0000087c 	.word	0x0000087c
     924:	08004018 	.word	0x08004018
     928:	00000014 	.word	0x00000014
     92c:	0000000c 	.word	0x0000000c
     930:	0000087c 	.word	0x0000087c
     934:	0800402c 	.word	0x0800402c
     938:	0000000a 	.word	0x0000000a
     93c:	0000000c 	.word	0x0000000c
     940:	0000087c 	.word	0x0000087c
     944:	08004038 	.word	0x08004038
     948:	00000010 	.word	0x00000010
     94c:	0000000c 	.word	0x0000000c
     950:	0000087c 	.word	0x0000087c
     954:	08004048 	.word	0x08004048
     958:	00000014 	.word	0x00000014
     95c:	00000018 	.word	0x00000018
     960:	0000087c 	.word	0x0000087c
     964:	0800405c 	.word	0x0800405c
     968:	00000096 	.word	0x00000096
     96c:	8e0c0e44 	.word	0x8e0c0e44
     970:	84028501 	.word	0x84028501
     974:	00000003 	.word	0x00000003
     978:	0000000c 	.word	0x0000000c
     97c:	0000087c 	.word	0x0000087c
     980:	080040f4 	.word	0x080040f4
     984:	00000014 	.word	0x00000014
     988:	0000000c 	.word	0x0000000c
     98c:	0000087c 	.word	0x0000087c
     990:	08004108 	.word	0x08004108
     994:	00000006 	.word	0x00000006
     998:	0000000c 	.word	0x0000000c
     99c:	0000087c 	.word	0x0000087c
     9a0:	08004110 	.word	0x08004110
     9a4:	0000000c 	.word	0x0000000c
     9a8:	0000000c 	.word	0x0000000c
     9ac:	0000087c 	.word	0x0000087c
     9b0:	0800411c 	.word	0x0800411c
     9b4:	00000014 	.word	0x00000014
     9b8:	0000000c 	.word	0x0000000c
     9bc:	0000087c 	.word	0x0000087c
     9c0:	08004130 	.word	0x08004130
     9c4:	00000014 	.word	0x00000014
     9c8:	0000000c 	.word	0x0000000c
     9cc:	0000087c 	.word	0x0000087c
     9d0:	08004144 	.word	0x08004144
     9d4:	0000000c 	.word	0x0000000c
     9d8:	0000000c 	.word	0x0000000c
     9dc:	0000087c 	.word	0x0000087c
     9e0:	08004150 	.word	0x08004150
     9e4:	00000014 	.word	0x00000014
     9e8:	0000000c 	.word	0x0000000c
     9ec:	0000087c 	.word	0x0000087c
     9f0:	08004164 	.word	0x08004164
     9f4:	00000014 	.word	0x00000014
     9f8:	0000000c 	.word	0x0000000c
     9fc:	0000087c 	.word	0x0000087c
     a00:	08004178 	.word	0x08004178
     a04:	0000000a 	.word	0x0000000a
     a08:	00000018 	.word	0x00000018
     a0c:	0000087c 	.word	0x0000087c
     a10:	08004184 	.word	0x08004184
     a14:	00000062 	.word	0x00000062
     a18:	8e0c0e44 	.word	0x8e0c0e44
     a1c:	84028501 	.word	0x84028501
     a20:	00000003 	.word	0x00000003
     a24:	0000000c 	.word	0x0000000c
     a28:	0000087c 	.word	0x0000087c
     a2c:	080041e8 	.word	0x080041e8
     a30:	00000010 	.word	0x00000010
     a34:	00000010 	.word	0x00000010
     a38:	0000087c 	.word	0x0000087c
     a3c:	080041f8 	.word	0x080041f8
     a40:	00000008 	.word	0x00000008
     a44:	00080e42 	.word	0x00080e42
     a48:	00000010 	.word	0x00000010
     a4c:	0000087c 	.word	0x0000087c
     a50:	08004200 	.word	0x08004200
     a54:	0000000e 	.word	0x0000000e
     a58:	00080e42 	.word	0x00080e42
     a5c:	0000000c 	.word	0x0000000c
     a60:	0000087c 	.word	0x0000087c
     a64:	08004210 	.word	0x08004210
     a68:	00000010 	.word	0x00000010
     a6c:	0000000c 	.word	0x0000000c
     a70:	0000087c 	.word	0x0000087c
     a74:	08004220 	.word	0x08004220
     a78:	00000006 	.word	0x00000006
     a7c:	0000000c 	.word	0x0000000c
     a80:	0000087c 	.word	0x0000087c
     a84:	08004228 	.word	0x08004228
     a88:	0000000c 	.word	0x0000000c
     a8c:	0000000c 	.word	0x0000000c
     a90:	0000087c 	.word	0x0000087c
     a94:	08004234 	.word	0x08004234
     a98:	0000001c 	.word	0x0000001c
     a9c:	0000000c 	.word	0x0000000c
     aa0:	0000087c 	.word	0x0000087c
     aa4:	08004250 	.word	0x08004250
     aa8:	0000000c 	.word	0x0000000c
     aac:	0000000c 	.word	0x0000000c
     ab0:	0000087c 	.word	0x0000087c
     ab4:	0800425c 	.word	0x0800425c
     ab8:	00000008 	.word	0x00000008
     abc:	0000000c 	.word	0x0000000c
     ac0:	0000087c 	.word	0x0000087c
     ac4:	08004264 	.word	0x08004264
     ac8:	0000001a 	.word	0x0000001a
     acc:	0000000c 	.word	0x0000000c
     ad0:	0000087c 	.word	0x0000087c
     ad4:	08004280 	.word	0x08004280
     ad8:	00000008 	.word	0x00000008
     adc:	00000014 	.word	0x00000014
     ae0:	0000087c 	.word	0x0000087c
     ae4:	08004288 	.word	0x08004288
     ae8:	00000058 	.word	0x00000058
     aec:	44040e42 	.word	0x44040e42
     af0:	018e100e 	.word	0x018e100e
     af4:	0000000c 	.word	0x0000000c
     af8:	ffffffff 	.word	0xffffffff
     afc:	7c010001 	.word	0x7c010001
     b00:	000d0c0e 	.word	0x000d0c0e
     b04:	0000000c 	.word	0x0000000c
     b08:	00000af4 	.word	0x00000af4
     b0c:	080042e0 	.word	0x080042e0
     b10:	00000018 	.word	0x00000018
     b14:	0000000c 	.word	0x0000000c
     b18:	00000af4 	.word	0x00000af4
     b1c:	080042f8 	.word	0x080042f8
     b20:	00000018 	.word	0x00000018
     b24:	0000000c 	.word	0x0000000c
     b28:	00000af4 	.word	0x00000af4
     b2c:	08004310 	.word	0x08004310
     b30:	00000018 	.word	0x00000018
     b34:	0000000c 	.word	0x0000000c
     b38:	00000af4 	.word	0x00000af4
     b3c:	08004328 	.word	0x08004328
     b40:	00000018 	.word	0x00000018
     b44:	0000000c 	.word	0x0000000c
     b48:	00000af4 	.word	0x00000af4
     b4c:	08004340 	.word	0x08004340
     b50:	00000010 	.word	0x00000010
     b54:	0000000c 	.word	0x0000000c
     b58:	00000af4 	.word	0x00000af4
     b5c:	08004350 	.word	0x08004350
     b60:	0000000c 	.word	0x0000000c
     b64:	0000000c 	.word	0x0000000c
     b68:	00000af4 	.word	0x00000af4
     b6c:	0800435c 	.word	0x0800435c
     b70:	0000000c 	.word	0x0000000c
     b74:	0000000c 	.word	0x0000000c
     b78:	00000af4 	.word	0x00000af4
     b7c:	08004368 	.word	0x08004368
     b80:	00000010 	.word	0x00000010
     b84:	0000000c 	.word	0x0000000c
     b88:	00000af4 	.word	0x00000af4
     b8c:	08004378 	.word	0x08004378
     b90:	00000010 	.word	0x00000010
     b94:	0000000c 	.word	0x0000000c
     b98:	00000af4 	.word	0x00000af4
     b9c:	08004388 	.word	0x08004388
     ba0:	0000001c 	.word	0x0000001c
     ba4:	0000000c 	.word	0x0000000c
     ba8:	00000af4 	.word	0x00000af4
     bac:	080043a4 	.word	0x080043a4
     bb0:	00000020 	.word	0x00000020
     bb4:	0000000c 	.word	0x0000000c
     bb8:	00000af4 	.word	0x00000af4
     bbc:	080043c4 	.word	0x080043c4
     bc0:	0000000c 	.word	0x0000000c
     bc4:	0000000c 	.word	0x0000000c
     bc8:	00000af4 	.word	0x00000af4
     bcc:	080043d0 	.word	0x080043d0
     bd0:	0000002c 	.word	0x0000002c
     bd4:	00000018 	.word	0x00000018
     bd8:	00000af4 	.word	0x00000af4
     bdc:	080043fc 	.word	0x080043fc
     be0:	00000094 	.word	0x00000094
     be4:	44080e42 	.word	0x44080e42
     be8:	018e100e 	.word	0x018e100e
     bec:	00000284 	.word	0x00000284
     bf0:	0000001c 	.word	0x0000001c
     bf4:	00000af4 	.word	0x00000af4
     bf8:	08004490 	.word	0x08004490
     bfc:	0000005c 	.word	0x0000005c
     c00:	8e140e42 	.word	0x8e140e42
     c04:	86028701 	.word	0x86028701
     c08:	84048503 	.word	0x84048503
     c0c:	180e4605 	.word	0x180e4605
     c10:	00000018 	.word	0x00000018
     c14:	00000af4 	.word	0x00000af4
     c18:	080044ec 	.word	0x080044ec
     c1c:	0000009c 	.word	0x0000009c
     c20:	8e0c0e42 	.word	0x8e0c0e42
     c24:	84028501 	.word	0x84028501
     c28:	100e4403 	.word	0x100e4403
     c2c:	00000014 	.word	0x00000014
     c30:	00000af4 	.word	0x00000af4
     c34:	08004588 	.word	0x08004588
     c38:	000000c0 	.word	0x000000c0
     c3c:	8e080e42 	.word	0x8e080e42
     c40:	00028401 	.word	0x00028401
     c44:	00000018 	.word	0x00000018
     c48:	00000af4 	.word	0x00000af4
     c4c:	08004648 	.word	0x08004648
     c50:	00000044 	.word	0x00000044
     c54:	8e100e42 	.word	0x8e100e42
     c58:	85028601 	.word	0x85028601
     c5c:	00048403 	.word	0x00048403
     c60:	00000018 	.word	0x00000018
     c64:	00000af4 	.word	0x00000af4
     c68:	0800468c 	.word	0x0800468c
     c6c:	00000038 	.word	0x00000038
     c70:	8e100e42 	.word	0x8e100e42
     c74:	85028601 	.word	0x85028601
     c78:	00048403 	.word	0x00048403
     c7c:	00000018 	.word	0x00000018
     c80:	00000af4 	.word	0x00000af4
     c84:	080046c4 	.word	0x080046c4
     c88:	00000048 	.word	0x00000048
     c8c:	8e100e42 	.word	0x8e100e42
     c90:	85028601 	.word	0x85028601
     c94:	00048403 	.word	0x00048403
     c98:	00000014 	.word	0x00000014
     c9c:	00000af4 	.word	0x00000af4
     ca0:	0800470c 	.word	0x0800470c
     ca4:	00000078 	.word	0x00000078
     ca8:	8e080e42 	.word	0x8e080e42
     cac:	00028401 	.word	0x00028401
     cb0:	00000014 	.word	0x00000014
     cb4:	00000af4 	.word	0x00000af4
     cb8:	08004784 	.word	0x08004784
     cbc:	0000003c 	.word	0x0000003c
     cc0:	8e080e42 	.word	0x8e080e42
     cc4:	00028401 	.word	0x00028401
     cc8:	00000018 	.word	0x00000018
     ccc:	00000af4 	.word	0x00000af4
     cd0:	080047c0 	.word	0x080047c0
     cd4:	00000048 	.word	0x00000048
     cd8:	8e0c0e42 	.word	0x8e0c0e42
     cdc:	84028501 	.word	0x84028501
     ce0:	100e4403 	.word	0x100e4403
     ce4:	0000000c 	.word	0x0000000c
     ce8:	ffffffff 	.word	0xffffffff
     cec:	7c010001 	.word	0x7c010001
     cf0:	000d0c0e 	.word	0x000d0c0e
     cf4:	0000001c 	.word	0x0000001c
     cf8:	00000ce4 	.word	0x00000ce4
     cfc:	08004808 	.word	0x08004808
     d00:	000000a6 	.word	0x000000a6
     d04:	8e140e42 	.word	0x8e140e42
     d08:	86028701 	.word	0x86028701
     d0c:	84048503 	.word	0x84048503
     d10:	200e5a05 	.word	0x200e5a05
     d14:	0000000c 	.word	0x0000000c
     d18:	00000ce4 	.word	0x00000ce4
     d1c:	080048b0 	.word	0x080048b0
     d20:	00000010 	.word	0x00000010
     d24:	0000000c 	.word	0x0000000c
     d28:	00000ce4 	.word	0x00000ce4
     d2c:	080048c0 	.word	0x080048c0
     d30:	0000000c 	.word	0x0000000c
     d34:	0000000c 	.word	0x0000000c
     d38:	00000ce4 	.word	0x00000ce4
     d3c:	080048cc 	.word	0x080048cc
     d40:	00000006 	.word	0x00000006
     d44:	0000000c 	.word	0x0000000c
     d48:	00000ce4 	.word	0x00000ce4
     d4c:	080048d4 	.word	0x080048d4
     d50:	0000000c 	.word	0x0000000c
     d54:	0000000c 	.word	0x0000000c
     d58:	00000ce4 	.word	0x00000ce4
     d5c:	080048e0 	.word	0x080048e0
     d60:	00000006 	.word	0x00000006
     d64:	0000000c 	.word	0x0000000c
     d68:	00000ce4 	.word	0x00000ce4
     d6c:	080048e8 	.word	0x080048e8
     d70:	00000004 	.word	0x00000004
     d74:	0000000c 	.word	0x0000000c
     d78:	00000ce4 	.word	0x00000ce4
     d7c:	080048ec 	.word	0x080048ec
     d80:	00000004 	.word	0x00000004
     d84:	0000000c 	.word	0x0000000c
     d88:	00000ce4 	.word	0x00000ce4
     d8c:	080048f0 	.word	0x080048f0
     d90:	0000000a 	.word	0x0000000a
     d94:	0000000c 	.word	0x0000000c
     d98:	00000ce4 	.word	0x00000ce4
     d9c:	080048fc 	.word	0x080048fc
     da0:	00000004 	.word	0x00000004
     da4:	0000000c 	.word	0x0000000c
     da8:	00000ce4 	.word	0x00000ce4
     dac:	08004900 	.word	0x08004900
     db0:	00000010 	.word	0x00000010
     db4:	0000000c 	.word	0x0000000c
     db8:	00000ce4 	.word	0x00000ce4
     dbc:	08004910 	.word	0x08004910
     dc0:	00000020 	.word	0x00000020
     dc4:	0000000c 	.word	0x0000000c
     dc8:	00000ce4 	.word	0x00000ce4
     dcc:	08004930 	.word	0x08004930
     dd0:	0000000c 	.word	0x0000000c
     dd4:	00000018 	.word	0x00000018
     dd8:	00000ce4 	.word	0x00000ce4
     ddc:	0800493c 	.word	0x0800493c
     de0:	00000060 	.word	0x00000060
     de4:	8e0c0e42 	.word	0x8e0c0e42
     de8:	84028501 	.word	0x84028501
     dec:	00000003 	.word	0x00000003
     df0:	00000014 	.word	0x00000014
     df4:	00000ce4 	.word	0x00000ce4
     df8:	0800499c 	.word	0x0800499c
     dfc:	00000034 	.word	0x00000034
     e00:	8e080e42 	.word	0x8e080e42
     e04:	00028401 	.word	0x00028401
     e08:	00000014 	.word	0x00000014
     e0c:	00000ce4 	.word	0x00000ce4
     e10:	080049d0 	.word	0x080049d0
     e14:	00000018 	.word	0x00000018
     e18:	46040e42 	.word	0x46040e42
     e1c:	018e080e 	.word	0x018e080e
     e20:	00000014 	.word	0x00000014
     e24:	00000ce4 	.word	0x00000ce4
     e28:	080049e8 	.word	0x080049e8
     e2c:	000000a8 	.word	0x000000a8
     e30:	44040e42 	.word	0x44040e42
     e34:	018e100e 	.word	0x018e100e
     e38:	0000000c 	.word	0x0000000c
     e3c:	ffffffff 	.word	0xffffffff
     e40:	7c010001 	.word	0x7c010001
     e44:	000d0c0e 	.word	0x000d0c0e
     e48:	0000000c 	.word	0x0000000c
     e4c:	00000e38 	.word	0x00000e38
     e50:	08004a90 	.word	0x08004a90
     e54:	00000034 	.word	0x00000034
     e58:	0000000c 	.word	0x0000000c
     e5c:	00000e38 	.word	0x00000e38
     e60:	08004ac4 	.word	0x08004ac4
     e64:	00000030 	.word	0x00000030
     e68:	0000000c 	.word	0x0000000c
     e6c:	00000e38 	.word	0x00000e38
     e70:	08004af4 	.word	0x08004af4
     e74:	00000014 	.word	0x00000014
     e78:	00000018 	.word	0x00000018
     e7c:	00000e38 	.word	0x00000e38
     e80:	08004b08 	.word	0x08004b08
     e84:	0000007c 	.word	0x0000007c
     e88:	8e0c0e42 	.word	0x8e0c0e42
     e8c:	84028501 	.word	0x84028501
     e90:	00000003 	.word	0x00000003
     e94:	0000000c 	.word	0x0000000c
     e98:	00000e38 	.word	0x00000e38
     e9c:	08004b84 	.word	0x08004b84
     ea0:	0000000c 	.word	0x0000000c
     ea4:	0000000c 	.word	0x0000000c
     ea8:	00000e38 	.word	0x00000e38
     eac:	08004b90 	.word	0x08004b90
     eb0:	00000018 	.word	0x00000018
     eb4:	0000000c 	.word	0x0000000c
     eb8:	00000e38 	.word	0x00000e38
     ebc:	08004ba8 	.word	0x08004ba8
     ec0:	00000024 	.word	0x00000024
     ec4:	0000000c 	.word	0x0000000c
     ec8:	00000e38 	.word	0x00000e38
     ecc:	08004bcc 	.word	0x08004bcc
     ed0:	0000000c 	.word	0x0000000c
     ed4:	0000000c 	.word	0x0000000c
     ed8:	00000e38 	.word	0x00000e38
     edc:	08004bd8 	.word	0x08004bd8
     ee0:	00000018 	.word	0x00000018
     ee4:	0000000c 	.word	0x0000000c
     ee8:	00000e38 	.word	0x00000e38
     eec:	08004bf0 	.word	0x08004bf0
     ef0:	00000010 	.word	0x00000010
     ef4:	0000000c 	.word	0x0000000c
     ef8:	00000e38 	.word	0x00000e38
     efc:	08004c00 	.word	0x08004c00
     f00:	00000024 	.word	0x00000024
     f04:	0000000c 	.word	0x0000000c
     f08:	00000e38 	.word	0x00000e38
     f0c:	08004c24 	.word	0x08004c24
     f10:	0000000c 	.word	0x0000000c
     f14:	0000000c 	.word	0x0000000c
     f18:	00000e38 	.word	0x00000e38
     f1c:	08004c30 	.word	0x08004c30
     f20:	00000014 	.word	0x00000014
     f24:	0000000c 	.word	0x0000000c
     f28:	00000e38 	.word	0x00000e38
     f2c:	08004c44 	.word	0x08004c44
     f30:	00000010 	.word	0x00000010
     f34:	0000000c 	.word	0x0000000c
     f38:	00000e38 	.word	0x00000e38
     f3c:	08004c54 	.word	0x08004c54
     f40:	00000010 	.word	0x00000010
     f44:	0000000c 	.word	0x0000000c
     f48:	00000e38 	.word	0x00000e38
     f4c:	08004c64 	.word	0x08004c64
     f50:	0000001c 	.word	0x0000001c
     f54:	0000000c 	.word	0x0000000c
     f58:	00000e38 	.word	0x00000e38
     f5c:	08004c80 	.word	0x08004c80
     f60:	00000028 	.word	0x00000028
     f64:	00000014 	.word	0x00000014
     f68:	00000e38 	.word	0x00000e38
     f6c:	08004ca8 	.word	0x08004ca8
     f70:	00000058 	.word	0x00000058
     f74:	8e080e42 	.word	0x8e080e42
     f78:	00028401 	.word	0x00028401
     f7c:	0000000c 	.word	0x0000000c
     f80:	00000e38 	.word	0x00000e38
     f84:	08004d00 	.word	0x08004d00
     f88:	00000020 	.word	0x00000020
     f8c:	0000000c 	.word	0x0000000c
     f90:	00000e38 	.word	0x00000e38
     f94:	08004d20 	.word	0x08004d20
     f98:	00000018 	.word	0x00000018
     f9c:	0000000c 	.word	0x0000000c
     fa0:	00000e38 	.word	0x00000e38
     fa4:	08004d38 	.word	0x08004d38
     fa8:	00000018 	.word	0x00000018
     fac:	0000000c 	.word	0x0000000c
     fb0:	00000e38 	.word	0x00000e38
     fb4:	08004d50 	.word	0x08004d50
     fb8:	00000020 	.word	0x00000020
     fbc:	0000000c 	.word	0x0000000c
     fc0:	00000e38 	.word	0x00000e38
     fc4:	08004d70 	.word	0x08004d70
     fc8:	00000044 	.word	0x00000044
     fcc:	0000000c 	.word	0x0000000c
     fd0:	00000e38 	.word	0x00000e38
     fd4:	08004db4 	.word	0x08004db4
     fd8:	00000014 	.word	0x00000014
     fdc:	00000014 	.word	0x00000014
     fe0:	00000e38 	.word	0x00000e38
     fe4:	08004dc8 	.word	0x08004dc8
     fe8:	0000000c 	.word	0x0000000c
     fec:	42040e42 	.word	0x42040e42
     ff0:	018e080e 	.word	0x018e080e
     ff4:	00000014 	.word	0x00000014
     ff8:	00000e38 	.word	0x00000e38
     ffc:	08004dd4 	.word	0x08004dd4
    1000:	0000000e 	.word	0x0000000e
    1004:	44040e42 	.word	0x44040e42
    1008:	018e080e 	.word	0x018e080e
    100c:	00000014 	.word	0x00000014
    1010:	00000e38 	.word	0x00000e38
    1014:	08004de4 	.word	0x08004de4
    1018:	0000000c 	.word	0x0000000c
    101c:	42040e42 	.word	0x42040e42
    1020:	018e080e 	.word	0x018e080e
    1024:	00000014 	.word	0x00000014
    1028:	00000e38 	.word	0x00000e38
    102c:	08004df0 	.word	0x08004df0
    1030:	0000000c 	.word	0x0000000c
    1034:	42040e42 	.word	0x42040e42
    1038:	018e080e 	.word	0x018e080e
    103c:	00000014 	.word	0x00000014
    1040:	00000e38 	.word	0x00000e38
    1044:	08004dfc 	.word	0x08004dfc
    1048:	0000000c 	.word	0x0000000c
    104c:	42040e42 	.word	0x42040e42
    1050:	018e080e 	.word	0x018e080e
    1054:	00000014 	.word	0x00000014
    1058:	00000e38 	.word	0x00000e38
    105c:	08004e08 	.word	0x08004e08
    1060:	0000000c 	.word	0x0000000c
    1064:	42040e42 	.word	0x42040e42
    1068:	018e080e 	.word	0x018e080e
    106c:	0000000c 	.word	0x0000000c
    1070:	ffffffff 	.word	0xffffffff
    1074:	7c010001 	.word	0x7c010001
    1078:	000d0c0e 	.word	0x000d0c0e
    107c:	0000000c 	.word	0x0000000c
    1080:	0000106c 	.word	0x0000106c
    1084:	08004e14 	.word	0x08004e14
    1088:	0000000c 	.word	0x0000000c
    108c:	0000000c 	.word	0x0000000c
    1090:	0000106c 	.word	0x0000106c
    1094:	08004e20 	.word	0x08004e20
    1098:	0000000c 	.word	0x0000000c
    109c:	0000000c 	.word	0x0000000c
    10a0:	0000106c 	.word	0x0000106c
    10a4:	08004e2c 	.word	0x08004e2c
    10a8:	00000014 	.word	0x00000014
    10ac:	0000000c 	.word	0x0000000c
    10b0:	0000106c 	.word	0x0000106c
    10b4:	08004e40 	.word	0x08004e40
    10b8:	0000000c 	.word	0x0000000c
    10bc:	0000000c 	.word	0x0000000c
    10c0:	0000106c 	.word	0x0000106c
    10c4:	08004e4c 	.word	0x08004e4c
    10c8:	00000014 	.word	0x00000014
    10cc:	0000000c 	.word	0x0000000c
    10d0:	0000106c 	.word	0x0000106c
    10d4:	08004e60 	.word	0x08004e60
    10d8:	00000010 	.word	0x00000010
    10dc:	00000014 	.word	0x00000014
    10e0:	0000106c 	.word	0x0000106c
    10e4:	08004e70 	.word	0x08004e70
    10e8:	00000034 	.word	0x00000034
    10ec:	44040e44 	.word	0x44040e44
    10f0:	018e080e 	.word	0x018e080e
    10f4:	00000014 	.word	0x00000014
    10f8:	0000106c 	.word	0x0000106c
    10fc:	08004ea4 	.word	0x08004ea4
    1100:	00000038 	.word	0x00000038
    1104:	44040e44 	.word	0x44040e44
    1108:	018e080e 	.word	0x018e080e
    110c:	00000014 	.word	0x00000014
    1110:	0000106c 	.word	0x0000106c
    1114:	08004edc 	.word	0x08004edc
    1118:	00000018 	.word	0x00000018
    111c:	8e080e42 	.word	0x8e080e42
    1120:	00028401 	.word	0x00028401
    1124:	0000000c 	.word	0x0000000c
    1128:	ffffffff 	.word	0xffffffff
    112c:	7c010001 	.word	0x7c010001
    1130:	000d0c0e 	.word	0x000d0c0e
    1134:	0000000c 	.word	0x0000000c
    1138:	00001124 	.word	0x00001124
    113c:	08004ef4 	.word	0x08004ef4
    1140:	00000040 	.word	0x00000040
    1144:	0000000c 	.word	0x0000000c
    1148:	00001124 	.word	0x00001124
    114c:	08004f34 	.word	0x08004f34
    1150:	00000034 	.word	0x00000034
    1154:	00000010 	.word	0x00000010
    1158:	00001124 	.word	0x00001124
    115c:	08004f68 	.word	0x08004f68
    1160:	00000030 	.word	0x00000030
    1164:	00080e42 	.word	0x00080e42
    1168:	0000000c 	.word	0x0000000c
    116c:	00001124 	.word	0x00001124
    1170:	08004f98 	.word	0x08004f98
    1174:	00000014 	.word	0x00000014
    1178:	0000000c 	.word	0x0000000c
    117c:	00001124 	.word	0x00001124
    1180:	08004fac 	.word	0x08004fac
    1184:	0000000c 	.word	0x0000000c
    1188:	0000000c 	.word	0x0000000c
    118c:	00001124 	.word	0x00001124
    1190:	08004fb8 	.word	0x08004fb8
    1194:	00000014 	.word	0x00000014
    1198:	0000000c 	.word	0x0000000c
    119c:	00001124 	.word	0x00001124
    11a0:	08004fcc 	.word	0x08004fcc
    11a4:	0000000c 	.word	0x0000000c
    11a8:	0000000c 	.word	0x0000000c
    11ac:	00001124 	.word	0x00001124
    11b0:	08004fd8 	.word	0x08004fd8
    11b4:	00000014 	.word	0x00000014
    11b8:	0000000c 	.word	0x0000000c
    11bc:	00001124 	.word	0x00001124
    11c0:	08004fec 	.word	0x08004fec
    11c4:	00000010 	.word	0x00000010
    11c8:	0000000c 	.word	0x0000000c
    11cc:	00001124 	.word	0x00001124
    11d0:	08004ffc 	.word	0x08004ffc
    11d4:	00000014 	.word	0x00000014
    11d8:	0000000c 	.word	0x0000000c
    11dc:	00001124 	.word	0x00001124
    11e0:	08005010 	.word	0x08005010
    11e4:	00000014 	.word	0x00000014
    11e8:	0000000c 	.word	0x0000000c
    11ec:	00001124 	.word	0x00001124
    11f0:	08005024 	.word	0x08005024
    11f4:	00000014 	.word	0x00000014
    11f8:	0000000c 	.word	0x0000000c
    11fc:	00001124 	.word	0x00001124
    1200:	08005038 	.word	0x08005038
    1204:	0000001c 	.word	0x0000001c
    1208:	0000000c 	.word	0x0000000c
    120c:	00001124 	.word	0x00001124
    1210:	08005054 	.word	0x08005054
    1214:	0000000c 	.word	0x0000000c
    1218:	0000000c 	.word	0x0000000c
    121c:	00001124 	.word	0x00001124
    1220:	08005060 	.word	0x08005060
    1224:	00000014 	.word	0x00000014
    1228:	0000000c 	.word	0x0000000c
    122c:	00001124 	.word	0x00001124
    1230:	08005074 	.word	0x08005074
    1234:	00000020 	.word	0x00000020
    1238:	0000000c 	.word	0x0000000c
    123c:	00001124 	.word	0x00001124
    1240:	08005094 	.word	0x08005094
    1244:	0000000c 	.word	0x0000000c
    1248:	0000000c 	.word	0x0000000c
    124c:	00001124 	.word	0x00001124
    1250:	080050a0 	.word	0x080050a0
    1254:	00000010 	.word	0x00000010
    1258:	0000000c 	.word	0x0000000c
    125c:	00001124 	.word	0x00001124
    1260:	080050b0 	.word	0x080050b0
    1264:	0000000c 	.word	0x0000000c
    1268:	0000000c 	.word	0x0000000c
    126c:	00001124 	.word	0x00001124
    1270:	080050bc 	.word	0x080050bc
    1274:	000000b8 	.word	0x000000b8
    1278:	0000000c 	.word	0x0000000c
    127c:	00001124 	.word	0x00001124
    1280:	08005174 	.word	0x08005174
    1284:	0000001c 	.word	0x0000001c
    1288:	0000000c 	.word	0x0000000c
    128c:	00001124 	.word	0x00001124
    1290:	08005190 	.word	0x08005190
    1294:	0000001c 	.word	0x0000001c
    1298:	0000000c 	.word	0x0000000c
    129c:	00001124 	.word	0x00001124
    12a0:	080051ac 	.word	0x080051ac
    12a4:	0000001c 	.word	0x0000001c
    12a8:	0000000c 	.word	0x0000000c
    12ac:	00001124 	.word	0x00001124
    12b0:	080051c8 	.word	0x080051c8
    12b4:	0000001c 	.word	0x0000001c
    12b8:	0000000c 	.word	0x0000000c
    12bc:	00001124 	.word	0x00001124
    12c0:	080051e4 	.word	0x080051e4
    12c4:	0000001c 	.word	0x0000001c
    12c8:	0000000c 	.word	0x0000000c
    12cc:	00001124 	.word	0x00001124
    12d0:	08005200 	.word	0x08005200
    12d4:	0000000c 	.word	0x0000000c
    12d8:	0000000c 	.word	0x0000000c
    12dc:	00001124 	.word	0x00001124
    12e0:	0800520c 	.word	0x0800520c
    12e4:	0000000c 	.word	0x0000000c
    12e8:	0000000c 	.word	0x0000000c
    12ec:	00001124 	.word	0x00001124
    12f0:	08005218 	.word	0x08005218
    12f4:	0000000c 	.word	0x0000000c
    12f8:	0000000c 	.word	0x0000000c
    12fc:	00001124 	.word	0x00001124
    1300:	08005224 	.word	0x08005224
    1304:	00000044 	.word	0x00000044
    1308:	0000000c 	.word	0x0000000c
    130c:	00001124 	.word	0x00001124
    1310:	08005268 	.word	0x08005268
    1314:	00000010 	.word	0x00000010
    1318:	0000000c 	.word	0x0000000c
    131c:	00001124 	.word	0x00001124
    1320:	08005278 	.word	0x08005278
    1324:	00000014 	.word	0x00000014
    1328:	0000000c 	.word	0x0000000c
    132c:	00001124 	.word	0x00001124
    1330:	0800528c 	.word	0x0800528c
    1334:	0000000c 	.word	0x0000000c
    1338:	0000000c 	.word	0x0000000c
    133c:	ffffffff 	.word	0xffffffff
    1340:	7c010001 	.word	0x7c010001
    1344:	000d0c0e 	.word	0x000d0c0e
    1348:	0000000c 	.word	0x0000000c
    134c:	00001338 	.word	0x00001338
    1350:	08005298 	.word	0x08005298
    1354:	0000001c 	.word	0x0000001c
    1358:	0000000c 	.word	0x0000000c
    135c:	00001338 	.word	0x00001338
    1360:	080052b4 	.word	0x080052b4
    1364:	0000000c 	.word	0x0000000c
    1368:	0000000c 	.word	0x0000000c
    136c:	00001338 	.word	0x00001338
    1370:	080052c0 	.word	0x080052c0
    1374:	0000002c 	.word	0x0000002c
    1378:	0000000c 	.word	0x0000000c
    137c:	00001338 	.word	0x00001338
    1380:	080052ec 	.word	0x080052ec
    1384:	0000001c 	.word	0x0000001c
    1388:	0000000c 	.word	0x0000000c
    138c:	00001338 	.word	0x00001338
    1390:	08005308 	.word	0x08005308
    1394:	0000000c 	.word	0x0000000c
    1398:	0000000c 	.word	0x0000000c
    139c:	00001338 	.word	0x00001338
    13a0:	08005314 	.word	0x08005314
    13a4:	00000028 	.word	0x00000028
    13a8:	0000000c 	.word	0x0000000c
    13ac:	ffffffff 	.word	0xffffffff
    13b0:	7c010001 	.word	0x7c010001
    13b4:	000d0c0e 	.word	0x000d0c0e
    13b8:	00000010 	.word	0x00000010
    13bc:	000013a8 	.word	0x000013a8
    13c0:	0800533c 	.word	0x0800533c
    13c4:	00000054 	.word	0x00000054
    13c8:	00080e44 	.word	0x00080e44
    13cc:	0000001c 	.word	0x0000001c
    13d0:	000013a8 	.word	0x000013a8
    13d4:	08005390 	.word	0x08005390
    13d8:	000000b0 	.word	0x000000b0
    13dc:	8e140e54 	.word	0x8e140e54
    13e0:	86028701 	.word	0x86028701
    13e4:	84048503 	.word	0x84048503
    13e8:	200e7605 	.word	0x200e7605
    13ec:	00000020 	.word	0x00000020
    13f0:	000013a8 	.word	0x000013a8
    13f4:	08005440 	.word	0x08005440
    13f8:	000000b8 	.word	0x000000b8
    13fc:	8e140e44 	.word	0x8e140e44
    1400:	86028701 	.word	0x86028701
    1404:	84048503 	.word	0x84048503
    1408:	0e400205 	.word	0x0e400205
    140c:	00000020 	.word	0x00000020
    1410:	00000020 	.word	0x00000020
    1414:	000013a8 	.word	0x000013a8
    1418:	080054f8 	.word	0x080054f8
    141c:	000000b4 	.word	0x000000b4
    1420:	8e140e44 	.word	0x8e140e44
    1424:	86028701 	.word	0x86028701
    1428:	84048503 	.word	0x84048503
    142c:	0e400205 	.word	0x0e400205
    1430:	00000020 	.word	0x00000020
    1434:	0000001c 	.word	0x0000001c
    1438:	000013a8 	.word	0x000013a8
    143c:	080055ac 	.word	0x080055ac
    1440:	00000094 	.word	0x00000094
    1444:	4e140e44 	.word	0x4e140e44
    1448:	018e280e 	.word	0x018e280e
    144c:	03860287 	.word	0x03860287
    1450:	05840485 	.word	0x05840485
    1454:	00000018 	.word	0x00000018
    1458:	000013a8 	.word	0x000013a8
    145c:	08005640 	.word	0x08005640
    1460:	0000016c 	.word	0x0000016c
    1464:	8e0c0e44 	.word	0x8e0c0e44
    1468:	84028501 	.word	0x84028501
    146c:	00000003 	.word	0x00000003
    1470:	0000001c 	.word	0x0000001c
    1474:	000013a8 	.word	0x000013a8
    1478:	080057ac 	.word	0x080057ac
    147c:	0000015a 	.word	0x0000015a
    1480:	8e140e44 	.word	0x8e140e44
    1484:	86028701 	.word	0x86028701
    1488:	84048503 	.word	0x84048503
    148c:	00000005 	.word	0x00000005
    1490:	0000000c 	.word	0x0000000c
    1494:	000013a8 	.word	0x000013a8
    1498:	08005908 	.word	0x08005908
    149c:	00000022 	.word	0x00000022
    14a0:	0000000c 	.word	0x0000000c
    14a4:	000013a8 	.word	0x000013a8
    14a8:	0800592c 	.word	0x0800592c
    14ac:	00000016 	.word	0x00000016
    14b0:	0000000c 	.word	0x0000000c
    14b4:	000013a8 	.word	0x000013a8
    14b8:	08005944 	.word	0x08005944
    14bc:	00000016 	.word	0x00000016
    14c0:	0000000c 	.word	0x0000000c
    14c4:	000013a8 	.word	0x000013a8
    14c8:	0800595c 	.word	0x0800595c
    14cc:	00000018 	.word	0x00000018
    14d0:	0000000c 	.word	0x0000000c
    14d4:	000013a8 	.word	0x000013a8
    14d8:	08005974 	.word	0x08005974
    14dc:	00000014 	.word	0x00000014
    14e0:	0000000c 	.word	0x0000000c
    14e4:	000013a8 	.word	0x000013a8
    14e8:	08005988 	.word	0x08005988
    14ec:	0000001a 	.word	0x0000001a
    14f0:	0000000c 	.word	0x0000000c
    14f4:	000013a8 	.word	0x000013a8
    14f8:	080059a4 	.word	0x080059a4
    14fc:	0000001c 	.word	0x0000001c
    1500:	0000000c 	.word	0x0000000c
    1504:	000013a8 	.word	0x000013a8
    1508:	080059c0 	.word	0x080059c0
    150c:	00000018 	.word	0x00000018
    1510:	0000000c 	.word	0x0000000c
    1514:	000013a8 	.word	0x000013a8
    1518:	080059d8 	.word	0x080059d8
    151c:	00000004 	.word	0x00000004
    1520:	0000000c 	.word	0x0000000c
    1524:	000013a8 	.word	0x000013a8
    1528:	080059dc 	.word	0x080059dc
    152c:	00000008 	.word	0x00000008
    1530:	0000000c 	.word	0x0000000c
    1534:	000013a8 	.word	0x000013a8
    1538:	080059e4 	.word	0x080059e4
    153c:	00000018 	.word	0x00000018
    1540:	0000000c 	.word	0x0000000c
    1544:	000013a8 	.word	0x000013a8
    1548:	080059fc 	.word	0x080059fc
    154c:	0000000e 	.word	0x0000000e
    1550:	0000000c 	.word	0x0000000c
    1554:	000013a8 	.word	0x000013a8
    1558:	08005a0c 	.word	0x08005a0c
    155c:	0000001a 	.word	0x0000001a
    1560:	00000014 	.word	0x00000014
    1564:	000013a8 	.word	0x000013a8
    1568:	08005a28 	.word	0x08005a28
    156c:	00000092 	.word	0x00000092
    1570:	8e080e42 	.word	0x8e080e42
    1574:	00028401 	.word	0x00028401
    1578:	0000000c 	.word	0x0000000c
    157c:	000013a8 	.word	0x000013a8
    1580:	08005abc 	.word	0x08005abc
    1584:	00000028 	.word	0x00000028
    1588:	0000000c 	.word	0x0000000c
    158c:	000013a8 	.word	0x000013a8
    1590:	08005ae4 	.word	0x08005ae4
    1594:	00000022 	.word	0x00000022
    1598:	0000000c 	.word	0x0000000c
    159c:	000013a8 	.word	0x000013a8
    15a0:	08005b08 	.word	0x08005b08
    15a4:	00000018 	.word	0x00000018
    15a8:	0000000c 	.word	0x0000000c
    15ac:	000013a8 	.word	0x000013a8
    15b0:	08005b20 	.word	0x08005b20
    15b4:	00000006 	.word	0x00000006
    15b8:	000c      	.short	0x000c
    15ba:	0000      	.short	0x0000
    15bc:	000013a8 	.word	0x000013a8
    15c0:	08005b28 	.word	0x08005b28
    15c4:	00000010 	.word	0x00000010
    15c8:	0000000c 	.word	0x0000000c
    15cc:	000013a8 	.word	0x000013a8
    15d0:	08005b38 	.word	0x08005b38
    15d4:	00000010 	.word	0x00000010
    15d8:	00000018 	.word	0x00000018
    15dc:	000013a8 	.word	0x000013a8
    15e0:	08005b48 	.word	0x08005b48
    15e4:	00000046 	.word	0x00000046
    15e8:	8e0c0e46 	.word	0x8e0c0e46
    15ec:	84028501 	.word	0x84028501
    15f0:	00000003 	.word	0x00000003
    15f4:	0000000c 	.word	0x0000000c
    15f8:	000013a8 	.word	0x000013a8
    15fc:	08005b90 	.word	0x08005b90
    1600:	00000010 	.word	0x00000010
    1604:	0000000c 	.word	0x0000000c
    1608:	000013a8 	.word	0x000013a8
    160c:	08005ba0 	.word	0x08005ba0
    1610:	00000014 	.word	0x00000014
    1614:	0000000c 	.word	0x0000000c
    1618:	000013a8 	.word	0x000013a8
    161c:	08005bb4 	.word	0x08005bb4
    1620:	00000010 	.word	0x00000010
    1624:	0000000c 	.word	0x0000000c
    1628:	000013a8 	.word	0x000013a8
    162c:	08005bc4 	.word	0x08005bc4
    1630:	00000014 	.word	0x00000014
    1634:	0000000c 	.word	0x0000000c
    1638:	000013a8 	.word	0x000013a8
    163c:	08005bd8 	.word	0x08005bd8
    1640:	0000001a 	.word	0x0000001a
    1644:	0000000c 	.word	0x0000000c
    1648:	000013a8 	.word	0x000013a8
    164c:	08005bf4 	.word	0x08005bf4
    1650:	0000001a 	.word	0x0000001a
    1654:	0000000c 	.word	0x0000000c
    1658:	000013a8 	.word	0x000013a8
    165c:	08005c10 	.word	0x08005c10
    1660:	0000001a 	.word	0x0000001a
    1664:	0000000c 	.word	0x0000000c
    1668:	000013a8 	.word	0x000013a8
    166c:	08005c2c 	.word	0x08005c2c
    1670:	0000001a 	.word	0x0000001a
    1674:	0000000c 	.word	0x0000000c
    1678:	000013a8 	.word	0x000013a8
    167c:	08005c48 	.word	0x08005c48
    1680:	00000010 	.word	0x00000010
    1684:	0000000c 	.word	0x0000000c
    1688:	000013a8 	.word	0x000013a8
    168c:	08005c58 	.word	0x08005c58
    1690:	00000014 	.word	0x00000014
    1694:	0000000c 	.word	0x0000000c
    1698:	000013a8 	.word	0x000013a8
    169c:	08005c6c 	.word	0x08005c6c
    16a0:	00000010 	.word	0x00000010
    16a4:	0000000c 	.word	0x0000000c
    16a8:	000013a8 	.word	0x000013a8
    16ac:	08005c7c 	.word	0x08005c7c
    16b0:	00000014 	.word	0x00000014
    16b4:	0000000c 	.word	0x0000000c
    16b8:	000013a8 	.word	0x000013a8
    16bc:	08005c90 	.word	0x08005c90
    16c0:	00000010 	.word	0x00000010
    16c4:	0000000c 	.word	0x0000000c
    16c8:	000013a8 	.word	0x000013a8
    16cc:	08005ca0 	.word	0x08005ca0
    16d0:	00000014 	.word	0x00000014
    16d4:	0000000c 	.word	0x0000000c
    16d8:	000013a8 	.word	0x000013a8
    16dc:	08005cb4 	.word	0x08005cb4
    16e0:	00000010 	.word	0x00000010
    16e4:	0000000c 	.word	0x0000000c
    16e8:	000013a8 	.word	0x000013a8
    16ec:	08005cc4 	.word	0x08005cc4
    16f0:	00000014 	.word	0x00000014
    16f4:	0000000c 	.word	0x0000000c
    16f8:	000013a8 	.word	0x000013a8
    16fc:	08005cd8 	.word	0x08005cd8
    1700:	00000010 	.word	0x00000010
    1704:	0000000c 	.word	0x0000000c
    1708:	000013a8 	.word	0x000013a8
    170c:	08005ce8 	.word	0x08005ce8
    1710:	00000010 	.word	0x00000010
    1714:	0000000c 	.word	0x0000000c
    1718:	000013a8 	.word	0x000013a8
    171c:	08005cf8 	.word	0x08005cf8
    1720:	00000010 	.word	0x00000010
    1724:	0000000c 	.word	0x0000000c
    1728:	000013a8 	.word	0x000013a8
    172c:	08005d08 	.word	0x08005d08
    1730:	00000010 	.word	0x00000010
    1734:	0000000c 	.word	0x0000000c
    1738:	000013a8 	.word	0x000013a8
    173c:	08005d18 	.word	0x08005d18
    1740:	00000010 	.word	0x00000010
    1744:	0000000c 	.word	0x0000000c
    1748:	000013a8 	.word	0x000013a8
    174c:	08005d28 	.word	0x08005d28
    1750:	00000010 	.word	0x00000010
    1754:	0000000c 	.word	0x0000000c
    1758:	000013a8 	.word	0x000013a8
    175c:	08005d38 	.word	0x08005d38
    1760:	00000014 	.word	0x00000014
    1764:	0000000c 	.word	0x0000000c
    1768:	000013a8 	.word	0x000013a8
    176c:	08005d4c 	.word	0x08005d4c
    1770:	00000014 	.word	0x00000014
    1774:	0000000c 	.word	0x0000000c
    1778:	000013a8 	.word	0x000013a8
    177c:	08005d60 	.word	0x08005d60
    1780:	00000014 	.word	0x00000014
    1784:	0000000c 	.word	0x0000000c
    1788:	000013a8 	.word	0x000013a8
    178c:	08005d74 	.word	0x08005d74
    1790:	00000014 	.word	0x00000014
    1794:	0000000c 	.word	0x0000000c
    1798:	000013a8 	.word	0x000013a8
    179c:	08005d88 	.word	0x08005d88
    17a0:	00000014 	.word	0x00000014
    17a4:	0000000c 	.word	0x0000000c
    17a8:	000013a8 	.word	0x000013a8
    17ac:	08005d9c 	.word	0x08005d9c
    17b0:	00000020 	.word	0x00000020
    17b4:	0000000c 	.word	0x0000000c
    17b8:	000013a8 	.word	0x000013a8
    17bc:	08005dbc 	.word	0x08005dbc
    17c0:	00000020 	.word	0x00000020
    17c4:	00000010 	.word	0x00000010
    17c8:	000013a8 	.word	0x000013a8
    17cc:	08005ddc 	.word	0x08005ddc
    17d0:	00000068 	.word	0x00000068
    17d4:	00080e4a 	.word	0x00080e4a
    17d8:	0000000c 	.word	0x0000000c
    17dc:	000013a8 	.word	0x000013a8
    17e0:	08005e44 	.word	0x08005e44
    17e4:	0000001a 	.word	0x0000001a
    17e8:	0000000c 	.word	0x0000000c
    17ec:	000013a8 	.word	0x000013a8
    17f0:	08005e60 	.word	0x08005e60
    17f4:	0000001a 	.word	0x0000001a
    17f8:	0000000c 	.word	0x0000000c
    17fc:	000013a8 	.word	0x000013a8
    1800:	08005e7c 	.word	0x08005e7c
    1804:	0000001a 	.word	0x0000001a
    1808:	0000000c 	.word	0x0000000c
    180c:	000013a8 	.word	0x000013a8
    1810:	08005e98 	.word	0x08005e98
    1814:	00000016 	.word	0x00000016
    1818:	0000000c 	.word	0x0000000c
    181c:	000013a8 	.word	0x000013a8
    1820:	08005eb0 	.word	0x08005eb0
    1824:	00000016 	.word	0x00000016
    1828:	0000000c 	.word	0x0000000c
    182c:	000013a8 	.word	0x000013a8
    1830:	08005ec8 	.word	0x08005ec8
    1834:	00000016 	.word	0x00000016
    1838:	0000000c 	.word	0x0000000c
    183c:	000013a8 	.word	0x000013a8
    1840:	08005ee0 	.word	0x08005ee0
    1844:	00000016 	.word	0x00000016
    1848:	0000000c 	.word	0x0000000c
    184c:	000013a8 	.word	0x000013a8
    1850:	08005ef8 	.word	0x08005ef8
    1854:	00000004 	.word	0x00000004
    1858:	0000000c 	.word	0x0000000c
    185c:	000013a8 	.word	0x000013a8
    1860:	08005efc 	.word	0x08005efc
    1864:	00000004 	.word	0x00000004
    1868:	0000000c 	.word	0x0000000c
    186c:	000013a8 	.word	0x000013a8
    1870:	08005f00 	.word	0x08005f00
    1874:	00000004 	.word	0x00000004
    1878:	0000000c 	.word	0x0000000c
    187c:	000013a8 	.word	0x000013a8
    1880:	08005f04 	.word	0x08005f04
    1884:	00000004 	.word	0x00000004
    1888:	0000000c 	.word	0x0000000c
    188c:	000013a8 	.word	0x000013a8
    1890:	08005f08 	.word	0x08005f08
    1894:	00000004 	.word	0x00000004
    1898:	0000000c 	.word	0x0000000c
    189c:	000013a8 	.word	0x000013a8
    18a0:	08005f0c 	.word	0x08005f0c
    18a4:	00000006 	.word	0x00000006
    18a8:	0000000c 	.word	0x0000000c
    18ac:	000013a8 	.word	0x000013a8
    18b0:	08005f14 	.word	0x08005f14
    18b4:	00000016 	.word	0x00000016
    18b8:	0000000c 	.word	0x0000000c
    18bc:	000013a8 	.word	0x000013a8
    18c0:	08005f2c 	.word	0x08005f2c
    18c4:	0000001a 	.word	0x0000001a
    18c8:	0000000c 	.word	0x0000000c
    18cc:	000013a8 	.word	0x000013a8
    18d0:	08005f48 	.word	0x08005f48
    18d4:	00000016 	.word	0x00000016
    18d8:	0000000c 	.word	0x0000000c
    18dc:	000013a8 	.word	0x000013a8
    18e0:	08005f60 	.word	0x08005f60
    18e4:	0000001a 	.word	0x0000001a
    18e8:	0000000c 	.word	0x0000000c
    18ec:	000013a8 	.word	0x000013a8
    18f0:	08005f7c 	.word	0x08005f7c
    18f4:	00000010 	.word	0x00000010
    18f8:	0000000c 	.word	0x0000000c
    18fc:	000013a8 	.word	0x000013a8
    1900:	08005f8c 	.word	0x08005f8c
    1904:	00000006 	.word	0x00000006
    1908:	0000000c 	.word	0x0000000c
    190c:	000013a8 	.word	0x000013a8
    1910:	08005f94 	.word	0x08005f94
    1914:	00000006 	.word	0x00000006
    1918:	0000000c 	.word	0x0000000c
    191c:	000013a8 	.word	0x000013a8
    1920:	08005f9c 	.word	0x08005f9c
    1924:	00000006 	.word	0x00000006
    1928:	0000000c 	.word	0x0000000c
    192c:	000013a8 	.word	0x000013a8
    1930:	08005fa4 	.word	0x08005fa4
    1934:	00000008 	.word	0x00000008
    1938:	0000000c 	.word	0x0000000c
    193c:	000013a8 	.word	0x000013a8
    1940:	08005fac 	.word	0x08005fac
    1944:	00000006 	.word	0x00000006
    1948:	0000000c 	.word	0x0000000c
    194c:	000013a8 	.word	0x000013a8
    1950:	08005fb4 	.word	0x08005fb4
    1954:	00000006 	.word	0x00000006
    1958:	0000000c 	.word	0x0000000c
    195c:	000013a8 	.word	0x000013a8
    1960:	08005fbc 	.word	0x08005fbc
    1964:	0000000c 	.word	0x0000000c
    1968:	0000000c 	.word	0x0000000c
    196c:	000013a8 	.word	0x000013a8
    1970:	08005fc8 	.word	0x08005fc8
    1974:	0000000a 	.word	0x0000000a
    1978:	0000000c 	.word	0x0000000c
    197c:	000013a8 	.word	0x000013a8
    1980:	08005fd4 	.word	0x08005fd4
    1984:	00000018 	.word	0x00000018
    1988:	0000000c 	.word	0x0000000c
    198c:	000013a8 	.word	0x000013a8
    1990:	08005fec 	.word	0x08005fec
    1994:	0a          	.byte	0x0a
    1995:	00          	.byte	0x00
    1996:	0000      	.short	0x0000
    1998:	00000014 	.word	0x00000014
    199c:	000013a8 	.word	0x000013a8
    19a0:	08005ff8 	.word	0x08005ff8
    19a4:	000000cc 	.word	0x000000cc
    19a8:	44040e42 	.word	0x44040e42
    19ac:	018e100e 	.word	0x018e100e
    19b0:	0000000c 	.word	0x0000000c
    19b4:	ffffffff 	.word	0xffffffff
    19b8:	7c010001 	.word	0x7c010001
    19bc:	000d0c0e 	.word	0x000d0c0e
    19c0:	0000000c 	.word	0x0000000c
    19c4:	000019b0 	.word	0x000019b0
    19c8:	080060c4 	.word	0x080060c4
    19cc:	0000001e 	.word	0x0000001e
    19d0:	0000000c 	.word	0x0000000c
    19d4:	000019b0 	.word	0x000019b0
    19d8:	080060e4 	.word	0x080060e4
    19dc:	00000028 	.word	0x00000028
    19e0:	0000000c 	.word	0x0000000c
    19e4:	000019b0 	.word	0x000019b0
    19e8:	0800610c 	.word	0x0800610c
    19ec:	0000000e 	.word	0x0000000e
    19f0:	0000000c 	.word	0x0000000c
    19f4:	000019b0 	.word	0x000019b0
    19f8:	0800611c 	.word	0x0800611c
    19fc:	0000001a 	.word	0x0000001a
    1a00:	00000010 	.word	0x00000010
    1a04:	000019b0 	.word	0x000019b0
    1a08:	08006138 	.word	0x08006138
    1a0c:	0000003e 	.word	0x0000003e
    1a10:	00080e4e 	.word	0x00080e4e
    1a14:	0000000c 	.word	0x0000000c
    1a18:	000019b0 	.word	0x000019b0
    1a1c:	08006178 	.word	0x08006178
    1a20:	00000018 	.word	0x00000018
    1a24:	0000000c 	.word	0x0000000c
    1a28:	000019b0 	.word	0x000019b0
    1a2c:	08006190 	.word	0x08006190
    1a30:	00000016 	.word	0x00000016
    1a34:	0000000c 	.word	0x0000000c
    1a38:	000019b0 	.word	0x000019b0
    1a3c:	080061a8 	.word	0x080061a8
    1a40:	00000016 	.word	0x00000016
    1a44:	0000000c 	.word	0x0000000c
    1a48:	000019b0 	.word	0x000019b0
    1a4c:	080061c0 	.word	0x080061c0
    1a50:	0000001a 	.word	0x0000001a
    1a54:	0000000c 	.word	0x0000000c
    1a58:	000019b0 	.word	0x000019b0
    1a5c:	080061dc 	.word	0x080061dc
    1a60:	00000016 	.word	0x00000016
    1a64:	0000000c 	.word	0x0000000c
    1a68:	000019b0 	.word	0x000019b0
    1a6c:	080061f4 	.word	0x080061f4
    1a70:	0000001a 	.word	0x0000001a
    1a74:	0000000c 	.word	0x0000000c
    1a78:	000019b0 	.word	0x000019b0
    1a7c:	08006210 	.word	0x08006210
    1a80:	00000008 	.word	0x00000008
    1a84:	0000000c 	.word	0x0000000c
    1a88:	000019b0 	.word	0x000019b0
    1a8c:	08006218 	.word	0x08006218
    1a90:	00000008 	.word	0x00000008
    1a94:	0000000c 	.word	0x0000000c
    1a98:	000019b0 	.word	0x000019b0
    1a9c:	08006220 	.word	0x08006220
    1aa0:	0000000c 	.word	0x0000000c
    1aa4:	0000000c 	.word	0x0000000c
    1aa8:	000019b0 	.word	0x000019b0
    1aac:	0800622c 	.word	0x0800622c
    1ab0:	00000012 	.word	0x00000012
    1ab4:	0000000c 	.word	0x0000000c
    1ab8:	000019b0 	.word	0x000019b0
    1abc:	08006240 	.word	0x08006240
    1ac0:	00000012 	.word	0x00000012
    1ac4:	0000000c 	.word	0x0000000c
    1ac8:	000019b0 	.word	0x000019b0
    1acc:	08006254 	.word	0x08006254
    1ad0:	0000001a 	.word	0x0000001a
    1ad4:	0000000c 	.word	0x0000000c
    1ad8:	000019b0 	.word	0x000019b0
    1adc:	08006270 	.word	0x08006270
    1ae0:	0000001a 	.word	0x0000001a
    1ae4:	0000000c 	.word	0x0000000c
    1ae8:	000019b0 	.word	0x000019b0
    1aec:	0800628c 	.word	0x0800628c
    1af0:	0000001a 	.word	0x0000001a
    1af4:	0000000c 	.word	0x0000000c
    1af8:	000019b0 	.word	0x000019b0
    1afc:	080062a8 	.word	0x080062a8
    1b00:	00000016 	.word	0x00000016
    1b04:	0000000c 	.word	0x0000000c
    1b08:	000019b0 	.word	0x000019b0
    1b0c:	080062c0 	.word	0x080062c0
    1b10:	0000001a 	.word	0x0000001a
    1b14:	0000000c 	.word	0x0000000c
    1b18:	000019b0 	.word	0x000019b0
    1b1c:	080062dc 	.word	0x080062dc
    1b20:	0000000c 	.word	0x0000000c
    1b24:	0000000c 	.word	0x0000000c
    1b28:	000019b0 	.word	0x000019b0
    1b2c:	080062e8 	.word	0x080062e8
    1b30:	0000000a 	.word	0x0000000a
    1b34:	0000000c 	.word	0x0000000c
    1b38:	000019b0 	.word	0x000019b0
    1b3c:	080062f4 	.word	0x080062f4
    1b40:	0000004a 	.word	0x0000004a
    1b44:	0000000c 	.word	0x0000000c
    1b48:	000019b0 	.word	0x000019b0
    1b4c:	08006340 	.word	0x08006340
    1b50:	00000010 	.word	0x00000010
    1b54:	0000001c 	.word	0x0000001c
    1b58:	000019b0 	.word	0x000019b0
    1b5c:	08006350 	.word	0x08006350
    1b60:	0000009c 	.word	0x0000009c
    1b64:	8e100e54 	.word	0x8e100e54
    1b68:	85028601 	.word	0x85028601
    1b6c:	6c048403 	.word	0x6c048403
    1b70:	0000300e 	.word	0x0000300e
    1b74:	00000014 	.word	0x00000014
    1b78:	000019b0 	.word	0x000019b0
    1b7c:	080063ec 	.word	0x080063ec
    1b80:	00000094 	.word	0x00000094
    1b84:	44040e42 	.word	0x44040e42
    1b88:	018e100e 	.word	0x018e100e
    1b8c:	0000000c 	.word	0x0000000c
    1b90:	ffffffff 	.word	0xffffffff
    1b94:	7c010001 	.word	0x7c010001
    1b98:	000d0c0e 	.word	0x000d0c0e
    1b9c:	00000018 	.word	0x00000018
    1ba0:	00001b8c 	.word	0x00001b8c
    1ba4:	080064f0 	.word	0x080064f0
    1ba8:	00000054 	.word	0x00000054
    1bac:	000d0946 	.word	0x000d0946
    1bb0:	8e080e44 	.word	0x8e080e44
    1bb4:	00028d01 	.word	0x00028d01
    1bb8:	0000000c 	.word	0x0000000c
    1bbc:	ffffffff 	.word	0xffffffff
    1bc0:	7c010001 	.word	0x7c010001
    1bc4:	000d0c0e 	.word	0x000d0c0e
    1bc8:	00000014 	.word	0x00000014
    1bcc:	00001bb8 	.word	0x00001bb8
    1bd0:	00000000 	.word	0x00000000
    1bd4:	00000028 	.word	0x00000028
    1bd8:	4c040e44 	.word	0x4c040e44
    1bdc:	018e080e 	.word	0x018e080e
    1be0:	0000000c 	.word	0x0000000c
    1be4:	ffffffff 	.word	0xffffffff
    1be8:	7c010001 	.word	0x7c010001
    1bec:	000d0c0e 	.word	0x000d0c0e
    1bf0:	0000000c 	.word	0x0000000c
    1bf4:	00001be0 	.word	0x00001be0
    1bf8:	00000000 	.word	0x00000000
    1bfc:	00000030 	.word	0x00000030
    1c00:	0000000c 	.word	0x0000000c
    1c04:	ffffffff 	.word	0xffffffff
    1c08:	7c010001 	.word	0x7c010001
    1c0c:	000d0c0e 	.word	0x000d0c0e
    1c10:	00000018 	.word	0x00000018
    1c14:	00001c00 	.word	0x00001c00
    1c18:	00000000 	.word	0x00000000
    1c1c:	00000048 	.word	0x00000048
    1c20:	8e100e44 	.word	0x8e100e44
    1c24:	85028601 	.word	0x85028601
    1c28:	00048403 	.word	0x00048403
    1c2c:	00000018 	.word	0x00000018
    1c30:	00001c00 	.word	0x00001c00
    1c34:	00000000 	.word	0x00000000
    1c38:	00000080 	.word	0x00000080
    1c3c:	8e100e44 	.word	0x8e100e44
    1c40:	85028601 	.word	0x85028601
    1c44:	00048403 	.word	0x00048403
    1c48:	0000000c 	.word	0x0000000c
    1c4c:	ffffffff 	.word	0xffffffff
    1c50:	7c010001 	.word	0x7c010001
    1c54:	000d0c0e 	.word	0x000d0c0e
    1c58:	00000014 	.word	0x00000014
    1c5c:	00001c48 	.word	0x00001c48
    1c60:	00000000 	.word	0x00000000
    1c64:	000000d0 	.word	0x000000d0
    1c68:	85080e48 	.word	0x85080e48
    1c6c:	00028401 	.word	0x00028401
    1c70:	0000000c 	.word	0x0000000c
    1c74:	ffffffff 	.word	0xffffffff
    1c78:	7c010001 	.word	0x7c010001
    1c7c:	000d0c0e 	.word	0x000d0c0e
    1c80:	0000001c 	.word	0x0000001c
    1c84:	00001c70 	.word	0x00001c70
    1c88:	00000000 	.word	0x00000000
    1c8c:	0000009c 	.word	0x0000009c
    1c90:	88140e48 	.word	0x88140e48
    1c94:	86028701 	.word	0x86028701
    1c98:	84048503 	.word	0x84048503
    1c9c:	00000005 	.word	0x00000005
    1ca0:	0000000c 	.word	0x0000000c
    1ca4:	ffffffff 	.word	0xffffffff
    1ca8:	7c010001 	.word	0x7c010001
    1cac:	000d0c0e 	.word	0x000d0c0e
    1cb0:	00000024 	.word	0x00000024
    1cb4:	00001ca0 	.word	0x00001ca0
    1cb8:	00000000 	.word	0x00000000
    1cbc:	0000010c 	.word	0x0000010c
    1cc0:	8e240e44 	.word	0x8e240e44
    1cc4:	8a028b01 	.word	0x8a028b01
    1cc8:	88048903 	.word	0x88048903
    1ccc:	86068705 	.word	0x86068705
    1cd0:	84088507 	.word	0x84088507
    1cd4:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	43444100 	movtmi	r4, #16640	; 0x4100
      14:	5f736572 	svcpl	0x00736572
      18:	5f667562 	svcpl	0x00667562
      1c:	65646e69 	strbvs	r6, [r4, #-3689]!
      20:	69640078 	stmdbvs	r4!, {r3, r4, r5, r6}^
      24:	43006666 	movwmi	r6, #1638	; 0x666
      28:	31524d43 	cmpcc	r2, r3, asr #26
      2c:	4d434300 	stclmi	3, cr4, [r3]
      30:	53003252 	movwpl	r3, #594	; 0x252
      34:	0052434d 	subseq	r4, r2, sp, asr #6
      38:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
      3c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
      40:	616c6544 	cmnvs	ip, r4, asr #10
      44:	6f6c0079 	svcvs	0x006c0079
      48:	6420676e 	strtvs	r6, [r0], #-1902
      4c:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444
      50:	68730065 	ldmdavs	r3!, {r0, r2, r5, r6}^
      54:	2074726f 	rsbscs	r7, r4, pc, ror #4
      58:	00746e69 	rsbseq	r6, r4, r9, ror #28
      5c:	736e6168 	cmnvc	lr, #26	; 0x1a
      60:	53455200 	movtpl	r5, #20992	; 0x5200
      64:	45565245 	ldrbmi	r5, [r6, #-581]
      68:	52003244 	andpl	r3, r0, #1073741828	; 0x40000004
      6c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      70:	34444556 	strbcc	r4, [r4], #-1366
      74:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^
      78:	445f5253 	ldrbmi	r5, [pc], #595	; 80 <_Minimum_Stack_Size-0x80>
      7c:	59414c45 	stmdbpl	r1, {r0, r2, r6, sl, fp, lr}^
      80:	6c617700 	stclvs	7, cr7, [r1]
      84:	6172546c 	cmnvs	r2, ip, ror #8
      88:	69536b63 	ldmdbvs	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
      8c:	66006564 	strvs	r6, [r0], -r4, ror #10
      90:	74616f6c 	strbtvc	r6, [r1], #-3948
      94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
      98:	6f6c2067 	svcvs	0x006c2067
      9c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
      a0:	4200746e 	andmi	r7, r0, #1845493760	; 0x6e000000
      a4:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      a8:	5f657461 	svcpl	0x00657461
      ac:	43004350 	movwmi	r4, #848	; 0x350
      b0:	00315243 	eorseq	r5, r1, r3, asr #4
      b4:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
      b8:	52434300 	subpl	r4, r3, #0	; 0x0
      bc:	43430033 	movtmi	r0, #12339	; 0x3033
      c0:	52003452 	andpl	r3, r0, #1375731712	; 0x52000000
      c4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      c8:	31444556 	cmpcc	r4, r6, asr r5
      cc:	53420037 	movtpl	r0, #8247	; 0x2037
      d0:	52005252 	andpl	r5, r0, #536870917	; 0x20000005
      d4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      d8:	31444556 	cmpcc	r4, r6, asr r5
      dc:	45520030 	ldrbmi	r0, [r2, #-48]
      e0:	56524553 	undefined
      e4:	39314445 	ldmdbcc	r1!, {r0, r2, r6, sl, lr}
      e8:	74657300 	strbtvc	r7, [r5], #-768
      ec:	6c6c6157 	stfvse	f6, [ip], #-348
      f0:	63617254 	cmnvs	r1, #1073741829	; 0x40000005
      f4:	6469536b 	strbtvs	r5, [r9], #-875
      f8:	5f5f0065 	svcpl	0x005f0065
      fc:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
     100:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     104:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     108:	5f58525f 	svcpl	0x0058525f
     10c:	5f6d6f63 	svcpl	0x006d6f63
     110:	00667562 	rsbeq	r7, r6, r2, ror #10
     114:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     118:	64656e67 	strbtvs	r6, [r5], #-3687
     11c:	61686320 	cmnvs	r8, r0, lsr #6
     120:	52490072 	subpl	r0, r9, #114	; 0x72
     124:	65657773 	strbvs	r7, [r5, #-1907]!
     128:	6e6f4470 	mcrvs	4, 3, r4, cr15, cr0, {3}
     12c:	45520065 	ldrbmi	r0, [r2, #-101]
     130:	56524553 	undefined
     134:	31314445 	teqcc	r1, r5, asr #8
     138:	53455200 	movtpl	r5, #20992	; 0x5200
     13c:	45565245 	ldrbmi	r5, [r6, #-581]
     140:	00323144 	eorseq	r3, r2, r4, asr #2
     144:	45534552 	ldrbmi	r4, [r3, #-1362]
     148:	44455652 	strbmi	r5, [r5], #-1618
     14c:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
     150:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     154:	31444556 	cmpcc	r4, r6, asr r5
     158:	45520034 	ldrbmi	r0, [r2, #-52]
     15c:	56524553 	undefined
     160:	35314445 	ldrcc	r4, [r1, #-1093]!
     164:	53455200 	movtpl	r5, #20992	; 0x5200
     168:	45565245 	ldrbmi	r5, [r6, #-581]
     16c:	00363144 	eorseq	r3, r6, r4, asr #2
     170:	45534552 	ldrbmi	r4, [r3, #-1362]
     174:	44455652 	strbmi	r5, [r5], #-1618
     178:	6c003831 	stcvs	8, cr3, [r0], {49}
     17c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     180:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     184:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
     188:	656e6769 	strbvs	r6, [lr, #-1897]!
     18c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     190:	43530074 	cmpmi	r3, #116	; 0x74
     194:	00454c41 	subeq	r4, r5, r1, asr #24
     198:	52454944 	subpl	r4, r5, #1114112	; 0x110000
     19c:	6f687300 	svcvs	0x00687300
     1a0:	75207472 	strvc	r7, [r0, #-1138]!
     1a4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     1a8:	2064656e 	rsbcs	r6, r4, lr, ror #10
     1ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
     1b0:	6e69616d 	powvsez	f6, f1, #5.0
     1b4:	54444200 	strbpl	r4, [r4], #-512
     1b8:	77730052 	undefined
     1bc:	44706565 	ldrbtmi	r6, [r0], #-1381
     1c0:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
     1c4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     1c8:	6d657400 	cfstrdvs	mvd7, [r5]
     1cc:	43444170 	movtmi	r4, #16752	; 0x4170
     1d0:	00736572 	rsbseq	r6, r3, r2, ror r5
     1d4:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
     1d8:	625f7365 	subsvs	r7, pc, #-1811939327	; 0x94000001
     1dc:	52006675 	andpl	r6, r0, #122683392	; 0x7500000
     1e0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1e4:	30444556 	subcc	r4, r4, r6, asr r5
     1e8:	53455200 	movtpl	r5, #20992	; 0x5200
     1ec:	45565245 	ldrbmi	r5, [r6, #-581]
     1f0:	52003144 	andpl	r3, r0, #17	; 0x11
     1f4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1f8:	33444556 	movtcc	r4, #17750	; 0x4556
     1fc:	75614200 	strbvc	r4, [r1, #-512]!
     200:	74617264 	strbtvc	r7, [r1], #-612
     204:	58445f65 	stmdapl	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     208:	4552004c 	ldrbmi	r0, [r2, #-76]
     20c:	56524553 	undefined
     210:	00354445 	eorseq	r4, r5, r5, asr #8
     214:	45534552 	ldrbmi	r4, [r3, #-1362]
     218:	44455652 	strbmi	r5, [r5], #-1618
     21c:	45520036 	ldrbmi	r0, [r2, #-54]
     220:	56524553 	undefined
     224:	00374445 	eorseq	r4, r7, r5, asr #8
     228:	45534552 	ldrbmi	r4, [r3, #-1362]
     22c:	44455652 	strbmi	r5, [r5], #-1618
     230:	45520038 	ldrbmi	r0, [r2, #-56]
     234:	56524553 	undefined
     238:	00394445 	eorseq	r4, r9, r5, asr #8
     23c:	555c3a43 	ldrbpl	r3, [ip, #-2627]
     240:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
     244:	726f6d5c 	rsbvc	r6, pc, #5888	; 0x1700
     248:	5c6e6574 	cfstr64pl	mvdx6, [lr], #-464
     24c:	75636f44 	strbvc	r6, [r3, #-3908]!
     250:	746e656d 	strbtvc	r6, [lr], #-1389
     254:	6f4d5c73 	svcvs	0x004d5c73
     258:	616c7564 	cmnvs	ip, r4, ror #10
     25c:	6f722072 	svcvs	0x00722072
     260:	69746f62 	ldmdbvs	r4!, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
     264:	545c7363 	ldrbpl	r7, [ip], #-867
     268:	316b7361 	cmncc	fp, r1, ror #6
     26c:	6568575c 	strbvs	r5, [r8, #-1884]!
     270:	64656c65 	strbtvs	r6, [r5], #-3173
     274:	6f626f52 	svcvs	0x00626f52
     278:	6d655274 	sfmvs	f5, 2, [r5, #-464]!
     27c:	4365746f 	cmnmi	r5, #1862270976	; 0x6f000000
     280:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     284:	31566c6f 	cmpcc	r6, pc, ror #24
     288:	61747300 	cmnvs	r4, r0, lsl #6
     28c:	52497472 	subpl	r7, r9, #1912602624	; 0x72000000
     290:	65657773 	strbvs	r7, [r5, #-1907]!
     294:	4d440070 	stclmi	0, cr0, [r4, #-448]
     298:	41005241 	tstmi	r0, r1, asr #4
     29c:	732f5050 	teqvc	pc, #80	; 0x50
     2a0:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!
     2a4:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     2a8:	434c0063 	movtmi	r0, #49251	; 0xc063
     2ac:	4900524b 	stmdbmi	r0, {r0, r1, r3, r6, r9, ip, lr}
     2b0:	5f314332 	svcpl	0x00314332
     2b4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     2b8:	61485152 	cmpvs	r8, r2, asr r1
     2bc:	656c646e 	strbvs	r6, [ip, #-1134]!
     2c0:	50410072 	subpl	r0, r1, r2, ror r0
     2c4:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     2c8:	74732f63 	ldrbtvc	r2, [r3], #-3939
     2cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     2d0:	5f783031 	svcpl	0x00783031
     2d4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     2d8:	4d495400 	cfstrdmi	mvd5, [r9]
     2dc:	52425f31 	subpl	r5, r2, #196	; 0xc4
     2e0:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     2e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2ec:	4d495400 	cfstrdmi	mvd5, [r9]
     2f0:	52545f31 	subspl	r5, r4, #196	; 0xc4
     2f4:	4f435f47 	svcmi	0x00435f47
     2f8:	52495f4d 	subpl	r5, r9, #308	; 0x134
     2fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     300:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     304:	61735500 	cmnvs	r3, r0, lsl #10
     308:	61466567 	cmpvs	r6, r7, ror #10
     30c:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     310:	70656378 	rsbvc	r6, r5, r8, ror r3
     314:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     318:	414d4400 	cmpmi	sp, r0, lsl #8
     31c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     320:	656e6e61 	strbvs	r6, [lr, #-3681]!
     324:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^
     328:	61485152 	cmpvs	r8, r2, asr r1
     32c:	656c646e 	strbvs	r6, [ip, #-1134]!
     330:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     334:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^
     338:	61485152 	cmpvs	r8, r2, asr r1
     33c:	656c646e 	strbvs	r6, [ip, #-1134]!
     340:	54520072 	ldrbpl	r0, [r2], #-114
     344:	52495f43 	subpl	r5, r9, #268	; 0x10c
     348:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     34c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     350:	4d495400 	cfstrdmi	mvd5, [r9]
     354:	52495f33 	subpl	r5, r9, #204	; 0xcc
     358:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     35c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     360:	4d534600 	ldclmi	6, cr4, [r3]
     364:	52495f43 	subpl	r5, r9, #268	; 0x10c
     368:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     36c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     370:	73795300 	cmnvc	r9, #0	; 0x0
     374:	6b636954 	blvs	18da8cc <__Stack_Size+0x18da4cc>
     378:	646e6148 	strbtvs	r6, [lr], #-328
     37c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     380:	344d4954 	strbcc	r4, [sp], #-2388
     384:	5152495f 	cmppl	r2, pc, asr r9
     388:	646e6148 	strbtvs	r6, [lr], #-328
     38c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     390:	57425355 	smlsldpl	r5, r2, r5, r3
     394:	55656b61 	strbpl	r6, [r5, #-2913]!
     398:	52495f70 	subpl	r5, r9, #448	; 0x1c0
     39c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3a0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3a4:	4d495400 	cfstrdmi	mvd5, [r9]
     3a8:	52495f35 	subpl	r5, r9, #212	; 0xd4
     3ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3b4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     3b8:	52495f31 	subpl	r5, r9, #196	; 0xc4
     3bc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3c0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3c4:	73754200 	cmnvc	r5, #0	; 0x0
     3c8:	6c756146 	ldfvse	f6, [r5], #-280
     3cc:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     3d0:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     3d4:	53006e6f 	movwpl	r6, #3695	; 0xe6f
     3d8:	5f324950 	svcpl	0x00324950
     3dc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3e0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3e4:	55007265 	strpl	r7, [r0, #-613]
     3e8:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^
     3ec:	41435f50 	cmpmi	r3, r0, asr pc
     3f0:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     3f4:	5152495f 	cmppl	r2, pc, asr r9
     3f8:	646e6148 	strbtvs	r6, [lr], #-328
     3fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     400:	33495053 	movtcc	r5, #36947	; 0x9053
     404:	5152495f 	cmppl	r2, pc, asr r9
     408:	646e6148 	strbtvs	r6, [lr], #-328
     40c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     410:	5f445650 	svcpl	0x00445650
     414:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     418:	6c646e61 	stclvs	14, cr6, [r4], #-388
     41c:	54007265 	strpl	r7, [r0], #-613
     420:	5f314d49 	svcpl	0x00314d49
     424:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     428:	61485152 	cmpvs	r8, r2, asr r1
     42c:	656c646e 	strbvs	r6, [ip, #-1134]!
     430:	41550072 	cmpmi	r5, r2, ror r0
     434:	5f345452 	svcpl	0x00345452
     438:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     43c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     440:	41007265 	tstmi	r0, r5, ror #4
     444:	5f314344 	svcpl	0x00314344
     448:	52495f32 	subpl	r5, r9, #200	; 0xc8
     44c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     450:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     454:	52415500 	subpl	r5, r1, #0	; 0x0
     458:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^
     45c:	61485152 	cmpvs	r8, r2, asr r1
     460:	656c646e 	strbvs	r6, [ip, #-1134]!
     464:	4d440072 	stclmi	0, cr0, [r4, #-456]
     468:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     46c:	6e6e6168 	powvsez	f6, f6, #0.0
     470:	5f316c65 	svcpl	0x00316c65
     474:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     478:	6c646e61 	stclvs	14, cr6, [r4], #-388
     47c:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     480:	5f324332 	svcpl	0x00324332
     484:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     488:	61485152 	cmpvs	r8, r2, asr r1
     48c:	656c646e 	strbvs	r6, [ip, #-1134]!
     490:	4d440072 	stclmi	0, cr0, [r4, #-456]
     494:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     498:	6e6e6168 	powvsez	f6, f6, #0.0
     49c:	5f326c65 	svcpl	0x00326c65
     4a0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4a4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4a8:	45007265 	strmi	r7, [r0, #-613]
     4ac:	31495458 	cmpcc	r9, r8, asr r4
     4b0:	5152495f 	cmppl	r2, pc, asr r9
     4b4:	646e6148 	strbtvs	r6, [lr], #-328
     4b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4bc:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     4c0:	6168435f 	cmnvs	r8, pc, asr r3
     4c4:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     4c8:	52495f33 	subpl	r5, r9, #204	; 0xcc
     4cc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4d0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4d4:	54584500 	ldrbpl	r4, [r8], #-1280
     4d8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     4dc:	61485152 	cmpvs	r8, r2, asr r1
     4e0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4e4:	4d440072 	stclmi	0, cr0, [r4, #-456]
     4e8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     4ec:	6e6e6168 	powvsez	f6, f6, #0.0
     4f0:	5f376c65 	svcpl	0x00376c65
     4f4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4f8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4fc:	53007265 	movwpl	r7, #613	; 0x265
     500:	5f4f4944 	svcpl	0x004f4944
     504:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     508:	6c646e61 	stclvs	14, cr6, [r4], #-388
     50c:	55007265 	strpl	r7, [r0, #-613]
     510:	4c5f4253 	lfmmi	f4, 2, [pc], {83}
     514:	41435f50 	cmpmi	r3, r0, asr pc
     518:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     51c:	52495f30 	subpl	r5, r9, #192	; 0xc0
     520:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     524:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     528:	43565300 	cmpmi	r6, #0	; 0x0
     52c:	646e6148 	strbtvs	r6, [lr], #-328
     530:	0072656c 	rsbseq	r6, r2, ip, ror #10
     534:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     538:	52495f33 	subpl	r5, r9, #204	; 0xcc
     53c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     540:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     544:	54584500 	ldrbpl	r4, [r8], #-1280
     548:	355f3949 	ldrbcc	r3, [pc, #-2377]	; fffffc07 <SCS_BASE+0x1fff1c07>
     54c:	5152495f 	cmppl	r2, pc, asr r9
     550:	646e6148 	strbtvs	r6, [lr], #-328
     554:	0072656c 	rsbseq	r6, r2, ip, ror #10
     558:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     55c:	4752545f 	undefined
     560:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     564:	5152495f 	cmppl	r2, pc, asr r9
     568:	646e6148 	strbtvs	r6, [lr], #-328
     56c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     570:	5f4e4143 	svcpl	0x004e4143
     574:	5f315852 	svcpl	0x00315852
     578:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     57c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     580:	45007265 	strmi	r7, [r0, #-613]
     584:	34495458 	strbcc	r5, [r9], #-1112
     588:	5152495f 	cmppl	r2, pc, asr r9
     58c:	646e6148 	strbtvs	r6, [lr], #-328
     590:	0072656c 	rsbseq	r6, r2, ip, ror #10
     594:	314d4954 	cmpcc	sp, r4, asr r9
     598:	5f50555f 	svcpl	0x0050555f
     59c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5a0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5a4:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5a8:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     5ac:	746c7561 	strbtvc	r7, [ip], #-1377
     5b0:	65637845 	strbvs	r7, [r3, #-2117]!
     5b4:	6f697470 	svcvs	0x00697470
     5b8:	4352006e 	cmpmi	r2, #110	; 0x6e
     5bc:	52495f43 	subpl	r5, r9, #268	; 0x10c
     5c0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5c4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5c8:	414d4400 	cmpmi	sp, r0, lsl #8
     5cc:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     5d0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     5d4:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^
     5d8:	61485152 	cmpvs	r8, r2, asr r1
     5dc:	656c646e 	strbvs	r6, [ip, #-1134]!
     5e0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     5e4:	435f384d 	cmpmi	pc, #5046272	; 0x4d0000
     5e8:	52495f43 	subpl	r5, r9, #268	; 0x10c
     5ec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5f0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5f4:	44575700 	ldrbmi	r5, [r7], #-1792
     5f8:	52495f47 	subpl	r5, r9, #284	; 0x11c
     5fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     600:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     604:	4d415400 	cfstrdmi	mvd5, [r1]
     608:	5f524550 	svcpl	0x00524550
     60c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     610:	6c646e61 	stclvs	14, cr6, [r4], #-388
     614:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     618:	5f314332 	svcpl	0x00314332
     61c:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     620:	61485152 	cmpvs	r8, r2, asr r1
     624:	656c646e 	strbvs	r6, [ip, #-1134]!
     628:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     62c:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     630:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     634:	61485152 	cmpvs	r8, r2, asr r1
     638:	656c646e 	strbvs	r6, [ip, #-1134]!
     63c:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
     640:	5f485341 	svcpl	0x00485341
     644:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     648:	6c646e61 	stclvs	14, cr6, [r4], #-388
     64c:	54007265 	strpl	r7, [r0], #-613
     650:	5f364d49 	svcpl	0x00364d49
     654:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     658:	6c646e61 	stclvs	14, cr6, [r4], #-388
     65c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     660:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
     664:	5f6d7261 	svcpl	0x006d7261
     668:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     66c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     670:	54007265 	strpl	r7, [r0], #-613
     674:	5f374d49 	svcpl	0x00374d49
     678:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     67c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     680:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     684:	5f324332 	svcpl	0x00324332
     688:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     68c:	61485152 	cmpvs	r8, r2, asr r1
     690:	656c646e 	strbvs	r6, [ip, #-1134]!
     694:	44410072 	strbmi	r0, [r1], #-114
     698:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^
     69c:	61485152 	cmpvs	r8, r2, asr r1
     6a0:	656c646e 	strbvs	r6, [ip, #-1134]!
     6a4:	65440072 	strbvs	r0, [r4, #-114]
     6a8:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!
     6ac:	74696e6f 	strbtvc	r6, [r9], #-3695
     6b0:	5500726f 	strpl	r7, [r0, #-623]
     6b4:	54524153 	ldrbpl	r4, [r2], #-339
     6b8:	52495f31 	subpl	r5, r9, #196	; 0xc4
     6bc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6c0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6c4:	414d4400 	cmpmi	sp, r0, lsl #8
     6c8:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     6cc:	656e6e61 	strbvs	r6, [lr, #-3681]!
     6d0:	355f346c 	ldrbcc	r3, [pc, #-1132]	; 26c <_Minimum_Stack_Size+0x16c>
     6d4:	5152495f 	cmppl	r2, pc, asr r9
     6d8:	646e6148 	strbtvs	r6, [lr], #-328
     6dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6e0:	646e6550 	strbtvs	r6, [lr], #-1360
     6e4:	00435653 	subeq	r5, r3, r3, asr r6
     6e8:	45494d4e 	strbmi	r4, [r9, #-3406]
     6ec:	70656378 	rsbvc	r6, r5, r8, ror r3
     6f0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     6f4:	4d495400 	cfstrdmi	mvd5, [r9]
     6f8:	50555f38 	subspl	r5, r5, r8, lsr pc
     6fc:	5152495f 	cmppl	r2, pc, asr r9
     700:	646e6148 	strbtvs	r6, [lr], #-328
     704:	0072656c 	rsbseq	r6, r2, ip, ror #10
     708:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     70c:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^
     710:	61485152 	cmpvs	r8, r2, asr r1
     714:	656c646e 	strbvs	r6, [ip, #-1134]!
     718:	4d440072 	stclmi	0, cr0, [r4, #-456]
     71c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     720:	6e6e6168 	powvsez	f6, f6, #0.0
     724:	5f346c65 	svcpl	0x00346c65
     728:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     72c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     730:	55007265 	strpl	r7, [r0, #-613]
     734:	54524153 	ldrbpl	r4, [r2], #-339
     738:	52495f33 	subpl	r5, r9, #204	; 0xcc
     73c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     740:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     744:	54584500 	ldrbpl	r4, [r8], #-1280
     748:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^
     74c:	61485152 	cmpvs	r8, r2, asr r1
     750:	656c646e 	strbvs	r6, [ip, #-1134]!
     754:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     758:	35314954 	ldrcc	r4, [r1, #-2388]!
     75c:	5f30315f 	svcpl	0x0030315f
     760:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     764:	6c646e61 	stclvs	14, cr6, [r4], #-388
     768:	44007265 	strmi	r7, [r0], #-613
     76c:	5f31414d 	svcpl	0x0031414d
     770:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     774:	316c656e 	cmncc	ip, lr, ror #10
     778:	5152495f 	cmppl	r2, pc, asr r9
     77c:	646e6148 	strbtvs	r6, [lr], #-328
     780:	0072656c 	rsbseq	r6, r2, ip, ror #10
     784:	31414d44 	cmpcc	r1, r4, asr #26
     788:	6168435f 	cmnvs	r8, pc, asr r3
     78c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     790:	52495f32 	subpl	r5, r9, #200	; 0xc8
     794:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     798:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     79c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     7a0:	4543535f 	strbmi	r5, [r3, #-863]
     7a4:	5152495f 	cmppl	r2, pc, asr r9
     7a8:	646e6148 	strbtvs	r6, [lr], #-328
     7ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     7b0:	31414d44 	cmpcc	r1, r4, asr #26
     7b4:	6168435f 	cmnvs	r8, pc, asr r3
     7b8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     7bc:	52495f33 	subpl	r5, r9, #204	; 0xcc
     7c0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     7c4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     7c8:	6d654d00 	stclvs	13, cr4, [r5]
     7cc:	616e614d 	cmnvs	lr, sp, asr #2
     7d0:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
     7d4:	74706563 	ldrbtvc	r6, [r0], #-1379
     7d8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     7dc:	4f495047 	svcmi	0x00495047
     7e0:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
     7e4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     7e8:	52495f43 	subpl	r5, r9, #268	; 0x10c
     7ec:	61684351 	cmnvs	r8, r1, asr r3
     7f0:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     7f4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     7f8:	2f505041 	svccs	0x00505041
     7fc:	2f637273 	svccs	0x00637273
     800:	5f737973 	svcpl	0x00737973
     804:	74696e69 	strbtvc	r6, [r9], #-3689
     808:	4400632e 	strmi	r6, [r0], #-814
     80c:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     810:	4700454c 	strmi	r4, [r0, -ip, asr #10]
     814:	5f4f4950 	svcpl	0x004f4950
     818:	65646f4d 	strbvs	r6, [r4, #-3917]!
     81c:	5f46415f 	svcpl	0x0046415f
     820:	53005050 	movwpl	r5, #80	; 0x50
     824:	45434355 	strbmi	r4, [r3, #-853]
     828:	45005353 	strmi	r5, [r0, #-851]
     82c:	4c42414e 	stfmie	f4, [r2], {78}
     830:	53480045 	movtpl	r0, #32837	; 0x8045
     834:	61745345 	cmnvs	r4, r5, asr #6
     838:	70557472 	subsvc	r7, r5, r2, ror r4
     83c:	74617453 	strbtvc	r7, [r1], #-1107
     840:	45007375 	strmi	r7, [r0, #-885]
     844:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     848:	74617453 	strbtvc	r7, [r1], #-1107
     84c:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
     850:	5f434956 	svcpl	0x00434956
     854:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     858:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     85c:	6f697461 	svcvs	0x00697461
     860:	4352006e 	cmpmi	r2, #110	; 0x6e
     864:	6f435f43 	svcvs	0x00435f43
     868:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     86c:	74617275 	strbtvc	r7, [r1], #-629
     870:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     874:	4f525245 	svcmi	0x00525245
     878:	50470052 	subpl	r0, r7, r2, asr r0
     87c:	535f4f49 	cmppl	pc, #292	; 0x124
     880:	64656570 	strbtvs	r6, [r5], #-1392
     884:	4d30315f 	ldfmis	f3, [r0, #-380]!
     888:	47007a48 	strmi	r7, [r0, -r8, asr #20]
     88c:	5f4f4950 	svcpl	0x004f4950
     890:	65646f4d 	strbvs	r6, [r4, #-3917]!
     894:	74754f5f 	ldrbtvc	r4, [r5], #-3935
     898:	00444f5f 	subeq	r4, r4, pc, asr pc
     89c:	4f495047 	svcmi	0x00495047
     8a0:	6570535f 	ldrbvs	r5, [r0, #-863]!
     8a4:	325f6465 	subscc	r6, pc, #1694498816	; 0x65000000
     8a8:	007a484d 	rsbseq	r4, sl, sp, asr #16
     8ac:	4f495047 	svcmi	0x00495047
     8b0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     8b4:	75676966 	strbvc	r6, [r7, #-2406]!
     8b8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     8bc:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     8c0:	5f4f4950 	svcpl	0x004f4950
     8c4:	74696e49 	strbtvc	r6, [r9], #-3657
     8c8:	65707954 	ldrbvs	r7, [r0, #-2388]!
     8cc:	00666544 	rsbeq	r6, r6, r4, asr #10
     8d0:	4349564e 	movtmi	r5, #38478	; 0x964e
     8d4:	5152495f 	cmppl	r2, pc, asr r9
     8d8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     8dc:	506c656e 	rsbpl	r6, ip, lr, ror #10
     8e0:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!
     8e4:	6f697470 	svcvs	0x00697470
     8e8:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
     8ec:	7469726f 	strbtvc	r7, [r9], #-623
     8f0:	50470079 	subpl	r0, r7, r9, ror r0
     8f4:	535f4f49 	cmppl	pc, #292	; 0x124
     8f8:	64656570 	strbtvs	r6, [r5], #-1392
     8fc:	696e4900 	stmdbvs	lr!, {r8, fp, lr}^
     900:	69545f74 	ldmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     904:	3272656d 	rsbscc	r6, r2, #457179136	; 0x1b400000
     908:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     90c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     910:	74537469 	ldrbvc	r7, [r3], #-1129
     914:	74637572 	strbtvc	r7, [r3], #-1394
     918:	00657275 	rsbeq	r7, r5, r5, ror r2
     91c:	4349564e 	movtmi	r5, #38478	; 0x964e
     920:	5152495f 	cmppl	r2, pc, asr r9
     924:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     928:	006c656e 	rsbeq	r6, ip, lr, ror #10
     92c:	4349564e 	movtmi	r5, #38478	; 0x964e
     930:	5152495f 	cmppl	r2, pc, asr r9
     934:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     938:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
     93c:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
     940:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     944:	47007974 	smlsdxmi	r0, r4, r9, r7
     948:	5f4f4950 	svcpl	0x004f4950
     94c:	65646f4d 	strbvs	r6, [r4, #-3917]!
     950:	5550495f 	ldrbpl	r4, [r0, #-2399]
     954:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     958:	6f4d5f4f 	svcvs	0x004d5f4f
     95c:	415f6564 	cmpmi	pc, r4, ror #10
     960:	47004e49 	strmi	r4, [r0, -r9, asr #28]
     964:	5f4f4950 	svcpl	0x004f4950
     968:	65646f4d 	strbvs	r6, [r4, #-3917]!
     96c:	4450495f 	ldrbmi	r4, [r0], #-2399
     970:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     974:	6f4d5f4f 	svcvs	0x004d5f4f
     978:	47006564 	strmi	r6, [r0, -r4, ror #10]
     97c:	534f4950 	movtpl	r4, #63824	; 0xf950
     980:	64656570 	strbtvs	r6, [r5], #-1392
     984:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     988:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     98c:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
     990:	6f697463 	svcvs	0x00697463
     994:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
     998:	65746174 	ldrbvs	r6, [r4, #-372]!
     99c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     9a0:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     9a4:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     9a8:	65446570 	strbvs	r6, [r4, #-1392]
     9ac:	50470066 	subpl	r0, r7, r6, rrx
     9b0:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     9b4:	5f65646f 	svcpl	0x0065646f
     9b8:	5f74754f 	svcpl	0x0074754f
     9bc:	47005050 	smlsdmi	r0, r0, r0, r5
     9c0:	5f4f4950 	svcpl	0x004f4950
     9c4:	74696e49 	strbtvc	r6, [r9], #-3657
     9c8:	75727453 	ldrbvc	r7, [r2, #-1107]!
     9cc:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     9d0:	50470065 	subpl	r0, r7, r5, rrx
     9d4:	535f4f49 	cmppl	pc, #292	; 0x124
     9d8:	64656570 	strbtvs	r6, [r5], #-1392
     9dc:	4d30355f 	cfldr32mi	mvfx3, [r0, #-380]!
     9e0:	53007a48 	movwpl	r7, #2632	; 0xa48
     9e4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     9e8:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
     9ec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     9f0:	61727567 	cmnvs	r2, r7, ror #10
     9f4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     9f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     9fc:	646f4d4f 	strbtvs	r4, [pc], #3407	; a04 <__Stack_Size+0x604>
     a00:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     a04:	65446570 	strbvs	r6, [r4, #-1392]
     a08:	50470066 	subpl	r0, r7, r6, rrx
     a0c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     a10:	5f65646f 	svcpl	0x0065646f
     a14:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     a18:	54414f4c 	strbpl	r4, [r1], #-3916
     a1c:	00474e49 	subeq	r4, r7, r9, asr #28
     a20:	4f495047 	svcmi	0x00495047
     a24:	646f4d5f 	strbtvs	r4, [pc], #3423	; a2c <__Stack_Size+0x62c>
     a28:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     a2c:	00444f5f 	subeq	r4, r4, pc, asr pc
     a30:	6d317767 	ldcvs	7, cr7, [r1, #-412]!
     a34:	756f4373 	strbvc	r4, [pc, #-883]!	; 6c9 <__Stack_Size+0x2c9>
     a38:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     a3c:	41785400 	cmnmi	r8, r0, lsl #8
     a40:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     a44:	65537700 	ldrbvs	r7, [r3, #-1792]
     a48:	6144746e 	cmpvs	r4, lr, ror #8
     a4c:	6d006174 	stfvss	f6, [r0, #-464]
     a50:	616c6544 	cmnvs	ip, r4, asr #10
     a54:	53550079 	cmppl	r5, #121	; 0x79
     a58:	5f545241 	svcpl	0x00545241
     a5c:	69726150 	ldmdbvs	r2!, {r4, r6, r8, sp, lr}^
     a60:	55007974 	strpl	r7, [r0, #-2420]
     a64:	54524153 	ldrbpl	r4, [r2], #-339
     a68:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     a6c:	70795474 	rsbsvc	r5, r9, r4, ror r4
     a70:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     a74:	44785400 	ldrbtmi	r5, [r8], #-1024
     a78:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     a7c:	5400676e 	strpl	r6, [r0], #-1902
     a80:	726f5778 	rsbvc	r5, pc, #31457280	; 0x1e00000
     a84:	72724164 	rsbsvc	r4, r2, #25	; 0x19
     a88:	50007961 	andpl	r7, r0, r1, ror #18
     a8c:	61645f43 	cmnvs	r4, r3, asr #30
     a90:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     a94:	55007964 	strpl	r7, [r0, #-2404]
     a98:	54524153 	ldrbpl	r4, [r2], #-339
     a9c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     aa0:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     aa4:	75746375 	ldrbvc	r6, [r4, #-885]!
     aa8:	47006572 	smlsdxmi	r0, r2, r5, r6
     aac:	00525054 	subseq	r5, r2, r4, asr r0
     ab0:	57447854 	smlsldpl	r7, r4, r4, r8
     ab4:	3164726f 	cmncc	r4, pc, ror #4
     ab8:	53550036 	cmppl	r5, #54	; 0x36
     abc:	5f545241 	svcpl	0x00545241
     ac0:	64726148 	ldrbtvs	r6, [r2], #-328
     ac4:	65726177 	ldrbvs	r6, [r2, #-375]!
     ac8:	776f6c46 	strbvc	r6, [pc, -r6, asr #24]!
     acc:	746e6f43 	strbtvc	r6, [lr], #-3907
     ad0:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     ad4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     ad8:	6f575f54 	svcvs	0x00575f54
     adc:	654c6472 	strbvs	r6, [ip, #-1138]
     ae0:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     ae4:	65447500 	strbvs	r7, [r4, #-1280]
     ae8:	0079616c 	rsbseq	r6, r9, ip, ror #2
     aec:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     af0:	6f435f54 	svcvs	0x00435f54
     af4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     af8:	74617275 	strbtvc	r7, [r1], #-629
     afc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     b00:	64756162 	ldrbtvs	r6, [r5], #-354
     b04:	65746172 	ldrbvs	r6, [r4, #-370]!
     b08:	524f5000 	subpl	r5, pc, #0	; 0x0
     b0c:	5f5f0054 	svcpl	0x005f0054
     b10:	635f4350 	cmpvs	pc, #1073741825	; 0x40000001
     b14:	525f6d6f 	subspl	r6, pc, #7104	; 0x1bc0
     b18:	53495f58 	movtpl	r5, #40792	; 0x9f58
     b1c:	54620052 	strbtpl	r0, [r2], #-82
     b20:	61446478 	cmpvs	r4, r8, ror r4
     b24:	62006174 	andvs	r6, r0, #29	; 0x1d
     b28:	61746144 	cmnvs	r4, r4, asr #2
     b2c:	41535500 	cmpmi	r3, r0, lsl #10
     b30:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     b34:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     b38:	00657461 	rsbeq	r7, r5, r1, ror #8
     b3c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b40:	74535f54 	ldrbvc	r5, [r3], #-3924
     b44:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     b48:	41007374 	tstmi	r0, r4, ror r3
     b4c:	732f5050 	teqvc	pc, #80	; 0x50
     b50:	502f6372 	eorpl	r6, pc, r2, ror r3
     b54:	6f435f43 	svcvs	0x00435f43
     b58:	00632e6d 	rsbeq	r2, r3, sp, ror #28
     b5c:	42447854 	submi	r7, r4, #5505024	; 0x540000
     b60:	5f657479 	svcpl	0x00657479
     b64:	55004350 	strpl	r4, [r0, #-848]
     b68:	54524153 	ldrbpl	r4, [r2], #-339
     b6c:	646f4d5f 	strbtvs	r4, [pc], #3423	; b74 <__Stack_Size+0x774>
     b70:	43500065 	cmpmi	r0, #101	; 0x65
     b74:	5f58525f 	svcpl	0x0058525f
     b78:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     b7c:	646e695f 	strbtvs	r6, [lr], #-2399
     b80:	50007865 	andpl	r7, r0, r5, ror #16
     b84:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     b88:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     b8c:	6675625f 	undefined
     b90:	69546e00 	ldmdbvs	r4, {r9, sl, fp, sp, lr}^
     b94:	4400656d 	strmi	r6, [r0], #-1389
     b98:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     b9c:	6e695f58 	mcrvs	15, 3, r5, cr9, cr8, {2}
     ba0:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
     ba4:	00747075 	rsbseq	r7, r4, r5, ror r0
     ba8:	5f4c5844 	svcpl	0x004c5844
     bac:	64616572 	strbtvs	r6, [r1], #-1394
     bb0:	7479625f 	ldrbtvc	r6, [r9], #-607
     bb4:	58440065 	stmdapl	r4, {r0, r2, r5, r6}^
     bb8:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     bbc:	6675625f 	undefined
     bc0:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     bc4:	00786564 	rsbseq	r6, r8, r4, ror #10
     bc8:	5f4c5844 	svcpl	0x004c5844
     bcc:	63005854 	movwvs	r5, #2132	; 0x854
     bd0:	6b636568 	blvs	18da178 <__Stack_Size+0x18d9d78>
     bd4:	006d7573 	rsbeq	r7, sp, r3, ror r5
     bd8:	5f4c5844 	svcpl	0x004c5844
     bdc:	74696e69 	strbtvc	r6, [r9], #-3689
     be0:	75616200 	strbvc	r6, [r1, #-512]!
     be4:	58440064 	stmdapl	r4, {r2, r5, r6}^
     be8:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     bec:	6675625f 	undefined
     bf0:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     bf4:	00786564 	rsbseq	r6, r8, r4, ror #10
     bf8:	5f4c5844 	svcpl	0x004c5844
     bfc:	646e6573 	strbtvs	r6, [lr], #-1395
     c00:	726f775f 	rsbvc	r7, pc, #24903680	; 0x17c0000
     c04:	53550064 	cmppl	r5, #100	; 0x64
     c08:	43545241 	cmpmi	r4, #268435460	; 0x10000004
     c0c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c10:	61727567 	cmnvs	r2, r7, ror #10
     c14:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     c18:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     c1c:	5f58545f 	svcpl	0x0058545f
     c20:	5f6d6f63 	svcpl	0x006d6f63
     c24:	00667562 	rsbeq	r7, r6, r2, ror #10
     c28:	49766564 	ldmdbmi	r6!, {r2, r5, r6, r8, sl, sp, lr}^
     c2c:	50410064 	subpl	r0, r1, r4, rrx
     c30:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     c34:	58442f63 	stmdapl	r4, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
     c38:	00632e4c 	rsbeq	r2, r3, ip, asr #28
     c3c:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     c40:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     c44:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     c48:	6e690064 	cdpvs	0, 6, cr0, cr9, cr4, {3}
     c4c:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     c50:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     c54:	65740073 	ldrbvs	r0, [r4, #-115]!
     c58:	7400706d 	strvc	r7, [r0], #-109
     c5c:	526e7275 	rsbpl	r7, lr, #1342177287	; 0x50000007
     c60:	74686769 	strbtvc	r6, [r8], #-1897
     c64:	70536e4f 	subsvc	r6, r3, pc, asr #28
     c68:	6d00746f 	cfstrsvs	mvf7, [r0, #-444]
     c6c:	5f65766f 	svcpl	0x0065766f
     c70:	61657262 	cmnvs	r5, r2, ror #4
     c74:	6f6d006b 	svcvs	0x006d006b
     c78:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     c7c:	00746665 	rsbseq	r6, r4, r5, ror #12
     c80:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     c84:	6769725f 	undefined
     c88:	6d007468 	cfstrsvs	mvf7, [r0, #-416]
     c8c:	5f65766f 	svcpl	0x0065766f
     c90:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     c94:	00647261 	rsbeq	r7, r4, r1, ror #4
     c98:	5f646c6f 	svcpl	0x00646c6f
     c9c:	65657073 	strbvs	r7, [r5, #-115]!
     ca0:	65730064 	ldrbvs	r0, [r3, #-100]!
     ca4:	52495f74 	subpl	r5, r9, #464	; 0x1d0
     ca8:	736f705f 	cmnvc	pc, #95	; 0x5f
     cac:	6f697469 	svcvs	0x00697469
     cb0:	7574006e 	ldrbvc	r0, [r4, #-110]!
     cb4:	654c6e72 	strbvs	r6, [ip, #-3698]
     cb8:	6e4f7466 	cdpvs	4, 4, cr7, cr15, cr6, {3}
     cbc:	746f7053 	strbtvc	r7, [pc], #83	; cc4 <__Stack_Size+0x8c4>
     cc0:	50504100 	subspl	r4, r0, r0, lsl #2
     cc4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     cc8:	746f4d2f 	strbtvc	r4, [pc], #3375	; cd0 <__Stack_Size+0x8d0>
     ccc:	6f43726f 	svcvs	0x0043726f
     cd0:	6f72746e 	svcvs	0x0072746e
     cd4:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     cd8:	2f505041 	svccs	0x00505041
     cdc:	2f637273 	svccs	0x00637273
     ce0:	2e434441 	cdpcs	4, 4, cr4, cr3, cr1, {2}
     ce4:	44410063 	strbmi	r0, [r1], #-99
     ce8:	6f435f43 	svcvs	0x00435f43
     cec:	6e69746e 	cdpvs	4, 6, cr7, cr9, cr14, {3}
     cf0:	73756f75 	cmnvc	r5, #468	; 0x1d4
     cf4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     cf8:	65646f4d 	strbvs	r6, [r4, #-3917]!
     cfc:	43444100 	movtmi	r4, #16640	; 0x4100
     d00:	006d756e 	rsbeq	r7, sp, lr, ror #10
     d04:	5f434441 	svcpl	0x00434441
     d08:	6e616353 	mcrvs	3, 3, r6, cr1, cr3, {2}
     d0c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     d10:	65646f4d 	strbvs	r6, [r4, #-3917]!
     d14:	43444100 	movtmi	r4, #16640	; 0x4100
     d18:	646f4d5f 	strbtvs	r4, [pc], #3423	; d20 <__Stack_Size+0x920>
     d1c:	534a0065 	movtpl	r0, #41061	; 0xa065
     d20:	41005251 	tstmi	r0, r1, asr r2
     d24:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     d28:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     d2c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     d30:	65727574 	ldrbvs	r7, [r2, #-1396]!
     d34:	52444a00 	subpl	r4, r4, #0	; 0x0
     d38:	444a0031 	strbmi	r0, [sl], #-49
     d3c:	4a003252 	bmi	d68c <__Stack_Size+0xd28c>
     d40:	00335244 	eorseq	r5, r3, r4, asr #4
     d44:	3452444a 	ldrbcc	r4, [r2], #-1098
     d48:	5a736900 	bpl	1cdb150 <__Stack_Size+0x1cdad50>
     d4c:	006f7265 	rsbeq	r7, pc, r5, ror #4
     d50:	52464f4a 	subpl	r4, r6, #296	; 0x128
     d54:	4f4a0031 	svcmi	0x004a0031
     d58:	00325246 	eorseq	r5, r2, r6, asr #4
     d5c:	52464f4a 	subpl	r4, r6, #296	; 0x128
     d60:	4f4a0033 	svcmi	0x004a0033
     d64:	00345246 	eorseq	r5, r4, r6, asr #4
     d68:	706d6173 	rsbvc	r6, sp, r3, ror r1
     d6c:	4441656c 	strbmi	r6, [r1], #-1388
     d70:	44410043 	strbmi	r0, [r1], #-67
     d74:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     d78:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     d7c:	65446570 	strbvs	r6, [r4, #-1392]
     d80:	51530066 	cmppl	r3, r6, rrx
     d84:	53003152 	movwpl	r3, #338	; 0x152
     d88:	00325251 	eorseq	r5, r2, r1, asr r2
     d8c:	33525153 	cmpcc	r2, #-1073741804	; 0xc0000014
     d90:	43444100 	movtmi	r4, #16640	; 0x4100
     d94:	7478455f 	ldrbtvc	r4, [r8], #-1375
     d98:	616e7265 	cmnvs	lr, r5, ror #4
     d9c:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     da0:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
     da4:	4d530076 	ldclmi	0, cr0, [r3, #-472]
     da8:	00315250 	eorseq	r5, r1, r0, asr r2
     dac:	52504d53 	subspl	r4, r0, #5312	; 0x14c0
     db0:	44410032 	strbmi	r0, [r1], #-50
     db4:	624e5f43 	subvs	r5, lr, #268	; 0x10c
     db8:	43664f72 	cmnmi	r6, #456	; 0x1c8
     dbc:	6e6e6168 	powvsez	f6, f6, #0.0
     dc0:	69006c65 	stmdbvs	r0, {r0, r2, r5, r6, sl, fp, sp, lr}
     dc4:	5f74696e 	svcpl	0x0074696e
     dc8:	00434441 	subeq	r4, r3, r1, asr #8
     dcc:	5f434441 	svcpl	0x00434441
     dd0:	61746144 	cmnvs	r4, r4, asr #2
     dd4:	67696c41 	strbvs	r6, [r9, -r1, asr #24]!
     dd8:	4441006e 	strbmi	r0, [r1], #-110
     ddc:	74007843 	strvc	r7, [r0], #-2115
     de0:	6572706d 	ldrbvs	r7, [r2, #-109]!
     de4:	41003167 	tstmi	r0, r7, ror #2
     de8:	415f4344 	cmpmi	pc, r4, asr #6
     dec:	6f6c616e 	svcvs	0x006c616e
     df0:	74615767 	strbtvc	r5, [r1], #-1895
     df4:	6f646863 	svcvs	0x00646863
     df8:	646d4367 	strbtvs	r4, [sp], #-871
     dfc:	43444100 	movtmi	r4, #16640	; 0x4100
     e00:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     e04:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e08:	44410067 	strbmi	r0, [r1], #-103
     e0c:	65475f43 	strbvs	r5, [r7, #-3907]
     e10:	666f5374 	undefined
     e14:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     e18:	61745365 	cmnvs	r4, r5, ror #6
     e1c:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     e20:	7463656a 	strbtvc	r6, [r3], #-1386
     e24:	6f436465 	svcvs	0x00436465
     e28:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     e2c:	61745364 	cmnvs	r4, r4, ror #6
     e30:	00737574 	rsbseq	r7, r3, r4, ror r5
     e34:	5f434441 	svcpl	0x00434441
     e38:	61656c43 	cmnvs	r5, r3, asr #24
     e3c:	616c4672 	smcvs	50274
     e40:	44410067 	strbmi	r0, [r1], #-103
     e44:	65475f43 	strbvs	r5, [r7, #-3907]
     e48:	53544974 	cmppl	r4, #1900544	; 0x1d0000
     e4c:	75746174 	ldrbvc	r6, [r4, #-372]!
     e50:	74730073 	ldrbtvc	r0, [r3], #-115
     e54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     e58:	5f783031 	svcpl	0x00783031
     e5c:	2f62696c 	svccs	0x0062696c
     e60:	2f637273 	svccs	0x00637273
     e64:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e68:	30316632 	eorscc	r6, r1, r2, lsr r6
     e6c:	64615f78 	strbtvs	r5, [r1], #-3960
     e70:	00632e63 	rsbeq	r2, r3, r3, ror #28
     e74:	626d754e 	rsbvs	r7, sp, #327155712	; 0x13800000
     e78:	41007265 	tstmi	r0, r5, ror #4
     e7c:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     e80:	4100646d 	tstmi	r0, sp, ror #8
     e84:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     e88:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     e8c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     e90:	44410074 	strbmi	r0, [r1], #-116
     e94:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     e98:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     e9c:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     ea0:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     ea4:	65726854 	ldrbvs	r6, [r2, #-2132]!
     ea8:	6c6f6873 	stclvs	8, cr6, [pc], #-460
     eac:	6f437364 	svcvs	0x00437364
     eb0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     eb4:	43444100 	movtmi	r4, #16640	; 0x4100
     eb8:	656c435f 	strbvs	r4, [ip, #-863]!
     ebc:	54497261 	strbpl	r7, [r9], #-609
     ec0:	646e6550 	strbtvs	r6, [lr], #-1360
     ec4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     ec8:	41007469 	tstmi	r0, r9, ror #8
     ecc:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     ed0:	65527465 	ldrbvs	r7, [r2, #-1125]
     ed4:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
     ed8:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     edc:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ee0:	74536e6f 	ldrbvc	r6, [r3], #-3695
     ee4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ee8:	43444100 	movtmi	r4, #16640	; 0x4100
     eec:	414c465f 	cmpmi	ip, pc, asr r6
     ef0:	654e0047 	strbvs	r0, [lr, #-71]
     ef4:	61745377 	cmnvs	r4, r7, ror r3
     ef8:	41006574 	tstmi	r0, r4, ror r5
     efc:	415f4344 	cmpmi	pc, r4, asr #6
     f00:	6f6c616e 	svcvs	0x006c616e
     f04:	74615767 	strbtvc	r5, [r1], #-1895
     f08:	6f646863 	svcvs	0x00646863
     f0c:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
     f10:	43656c67 	cmnmi	r5, #26368	; 0x6700
     f14:	6e6e6168 	powvsez	f6, f6, #0.0
     f18:	6f436c65 	svcvs	0x00436c65
     f1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     f20:	43444100 	movtmi	r4, #16640	; 0x4100
     f24:	6765525f 	undefined
     f28:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
     f2c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     f30:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     f34:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f38:	6e650067 	cdpvs	0, 6, cr0, cr5, cr7, {3}
     f3c:	656c6261 	strbvs	r6, [ip, #-609]!
     f40:	74617473 	strbtvc	r7, [r1], #-1139
     f44:	48007375 	stmdami	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
     f48:	54686769 	strbtpl	r6, [r8], #-1897
     f4c:	73657268 	cmnvc	r5, #-2147483642	; 0x80000006
     f50:	646c6f68 	strbtvs	r6, [ip], #-3944
     f54:	43444100 	movtmi	r4, #16640	; 0x4100
     f58:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     f5c:	646f4d63 	strbtvs	r4, [pc], #3427	; f64 <__Stack_Size+0xb64>
     f60:	61684365 	cmnvs	r8, r5, ror #6
     f64:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     f68:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     f6c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     f70:	00676966 	rsbeq	r6, r7, r6, ror #18
     f74:	5f434441 	svcpl	0x00434441
     f78:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     f7c:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     f80:	6f697372 	svcvs	0x00697372
     f84:	6c61566e 	stclvs	6, cr5, [r1], #-440
     f88:	74006575 	strvc	r6, [r0], #-1397
     f8c:	6572706d 	ldrbvs	r7, [r2, #-109]!
     f90:	61520067 	cmpvs	r2, r7, rrx
     f94:	41006b6e 	tstmi	r0, lr, ror #22
     f98:	415f4344 	cmpmi	pc, r4, asr #6
     f9c:	496f7475 	stmdbmi	pc!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
     fa0:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     fa4:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     fa8:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     fac:	4100646d 	tstmi	r0, sp, ror #8
     fb0:	455f4344 	ldrbmi	r4, [pc, #-836]	; c74 <__Stack_Size+0x874>
     fb4:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     fb8:	546c616e 	strbtpl	r6, [ip], #-366
     fbc:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
     fc0:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     fc4:	4100646d 	tstmi	r0, sp, ror #8
     fc8:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     fcc:	6f537465 	svcvs	0x00537465
     fd0:	61777466 	cmnvs	r7, r6, ror #8
     fd4:	74536572 	ldrbvc	r6, [r3], #-1394
     fd8:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     fdc:	53766e6f 	cmnpl	r6, #1776	; 0x6f0
     fe0:	75746174 	ldrbvc	r6, [r4, #-372]!
     fe4:	44410073 	strbmi	r0, [r1], #-115
     fe8:	65535f43 	ldrbvs	r5, [r3, #-3907]
     fec:	6a6e4974 	bvs	1b935c4 <__Stack_Size+0x1b931c4>
     ff0:	65746365 	ldrbvs	r6, [r4, #-869]!
     ff4:	66664f64 	strbtvs	r4, [r6], -r4, ror #30
     ff8:	00746573 	rsbseq	r6, r4, r3, ror r5
     ffc:	5f434441 	svcpl	0x00434441
    1000:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1004:	41007469 	tstmi	r0, r9, ror #8
    1008:	455f4344 	ldrbmi	r4, [pc, #-836]	; ccc <__Stack_Size+0x8cc>
    100c:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    1010:	546c616e 	strbtpl	r6, [ip], #-366
    1014:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1018:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    101c:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    1020:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    1024:	4100646d 	tstmi	r0, sp, ror #8
    1028:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    102c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1030:	44646574 	strbtmi	r6, [r4], #-1396
    1034:	4d637369 	stclmi	3, cr7, [r3, #-420]!
    1038:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    103c:	4100646d 	tstmi	r0, sp, ror #8
    1040:	455f4344 	ldrbmi	r4, [pc, #-836]	; d04 <__Stack_Size+0x904>
    1044:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    1048:	546c616e 	strbtpl	r6, [ip], #-366
    104c:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1050:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1054:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    1058:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    105c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1060:	6f4c0067 	svcvs	0x004c0067
    1064:	72685477 	rsbvc	r5, r8, #1996488704	; 0x77000000
    1068:	6f687365 	svcvs	0x00687365
    106c:	4100646c 	tstmi	r0, ip, ror #8
    1070:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    1074:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    1078:	7463656a 	strbtvc	r6, [r3], #-1386
    107c:	6f436465 	svcvs	0x00436465
    1080:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
    1084:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    1088:	756c6156 	strbvc	r6, [ip, #-342]!
    108c:	44410065 	strbmi	r0, [r1], #-101
    1090:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1094:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1098:	4441006c 	strbmi	r0, [r1], #-108
    109c:	74535f43 	ldrbvc	r5, [r3], #-3907
    10a0:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    10a4:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    10a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    10ac:	74006e6f 	strvc	r6, [r0], #-3695
    10b0:	6572706d 	ldrbvs	r7, [r2, #-109]!
    10b4:	74003267 	strvc	r3, [r0], #-615
    10b8:	6572706d 	ldrbvs	r7, [r2, #-109]!
    10bc:	41003367 	tstmi	r0, r7, ror #6
    10c0:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    10c4:	61437465 	cmpvs	r3, r5, ror #8
    10c8:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    10cc:	6f697461 	svcvs	0x00697461
    10d0:	6174536e 	cmnvs	r4, lr, ror #6
    10d4:	00737574 	rsbseq	r7, r3, r4, ror r5
    10d8:	73746962 	cmnvc	r4, #1605632	; 0x188000
    10dc:	75746174 	ldrbvc	r6, [r4, #-372]!
    10e0:	44410073 	strbmi	r0, [r1], #-115
    10e4:	6f535f43 	svcvs	0x00535f43
    10e8:	61777466 	cmnvs	r7, r6, ror #8
    10ec:	74536572 	ldrbvc	r6, [r3], #-1394
    10f0:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    10f4:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    10f8:	4100646d 	tstmi	r0, sp, ror #8
    10fc:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    1100:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1104:	53646574 	cmnpl	r4, #486539264	; 0x1d000000
    1108:	65757165 	ldrbvs	r7, [r5, #-357]!
    110c:	7265636e 	rsbvc	r6, r5, #-1207959551	; 0xb8000001
    1110:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1114:	6f436874 	svcvs	0x00436874
    1118:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    111c:	43444100 	movtmi	r4, #16640	; 0x4100
    1120:	616e415f 	cmnvs	lr, pc, asr r1
    1124:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
    1128:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    112c:	00676f64 	rsbeq	r6, r7, r4, ror #30
    1130:	5f434441 	svcpl	0x00434441
    1134:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1138:	64657463 	strbtvs	r7, [r5], #-1123
    113c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1140:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
    1144:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1148:	44410067 	strbmi	r0, [r1], #-103
    114c:	61535f43 	cmpvs	r3, r3, asr #30
    1150:	656c706d 	strbvs	r7, [ip, #-109]!
    1154:	656d6954 	strbvs	r6, [sp, #-2388]!
    1158:	43444100 	movtmi	r4, #16640	; 0x4100
    115c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1160:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1164:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1168:	5f434441 	svcpl	0x00434441
    116c:	74666f53 	strbtvc	r6, [r6], #-3923
    1170:	65726177 	ldrbvs	r6, [r2, #-375]!
    1174:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1178:	6a6e4974 	bvs	1b93750 <__Stack_Size+0x1b93350>
    117c:	65746365 	ldrbvs	r6, [r4, #-869]!
    1180:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1184:	646d4376 	strbtvs	r4, [sp], #-886
    1188:	43444100 	movtmi	r4, #16640	; 0x4100
    118c:	6a6e495f 	bvs	1b93710 <__Stack_Size+0x1b93310>
    1190:	65746365 	ldrbvs	r6, [r4, #-869]!
    1194:	61684364 	cmnvs	r8, r4, ror #6
    1198:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    119c:	43444100 	movtmi	r4, #16640	; 0x4100
    11a0:	7465475f 	strbtvc	r4, [r5], #-1887
    11a4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    11a8:	74617453 	strbtvc	r7, [r1], #-1107
    11ac:	41007375 	tstmi	r0, r5, ror r3
    11b0:	545f4344 	ldrbpl	r4, [pc], #836	; 11b8 <__Stack_Size+0xdb8>
    11b4:	53706d65 	cmnpl	r0, #6464	; 0x1940
    11b8:	6f736e65 	svcvs	0x00736e65
    11bc:	65725672 	ldrbvs	r5, [r2, #-1650]!
    11c0:	746e6966 	strbtvc	r6, [lr], #-2406
    11c4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    11c8:	5f434441 	svcpl	0x00434441
    11cc:	63736944 	cmnvs	r3, #1114112	; 0x110000
    11d0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    11d4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    11d8:	5f434441 	svcpl	0x00434441
    11dc:	65736552 	ldrbvs	r6, [r3, #-1362]!
    11e0:	6c614374 	stclvs	3, cr4, [r1], #-464
    11e4:	61726269 	cmnvs	r2, r9, ror #4
    11e8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    11ec:	43444100 	movtmi	r4, #16640	; 0x4100
    11f0:	0054495f 	subseq	r4, r4, pc, asr r9
    11f4:	616d7469 	cmnvs	sp, r9, ror #8
    11f8:	41006b73 	tstmi	r0, r3, ror fp
    11fc:	545f4344 	ldrbpl	r4, [pc], #836	; 1204 <__Stack_Size+0xe04>
    1200:	44657079 	strbtmi	r7, [r5], #-121
    1204:	41006665 	tstmi	r0, r5, ror #12
    1208:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    120c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1210:	5f434441 	svcpl	0x00434441
    1214:	65747845 	ldrbvs	r7, [r4, #-2117]!
    1218:	6c616e72 	stclvs	14, cr6, [r1], #-456
    121c:	67697254 	undefined
    1220:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1224:	6e6f4363 	cdpvs	3, 6, cr4, cr15, cr3, {3}
    1228:	44410076 	strbmi	r0, [r1], #-118
    122c:	4d445f43 	stclmi	15, cr5, [r4, #-268]
    1230:	646d4341 	strbtvs	r4, [sp], #-833
    1234:	43444100 	movtmi	r4, #16640	; 0x4100
    1238:	7465475f 	strbtvc	r4, [r5], #-1887
    123c:	6c617544 	cfstr64vs	mvdx7, [r1], #-272
    1240:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1244:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1248:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    124c:	61566e6f 	cmpvs	r6, pc, ror #28
    1250:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1254:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1258:	54495f48 	strbpl	r5, [r9], #-3912
    125c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1260:	4f006769 	svcmi	0x00006769
    1264:	57495f42 	strbpl	r5, [r9, -r2, asr #30]
    1268:	57004744 	strpl	r4, [r0, -r4, asr #14]
    126c:	5f325052 	svcpl	0x00325052
    1270:	61746144 	cmnvs	r4, r4, asr #2
    1274:	5f424f00 	svcpl	0x00424f00
    1278:	504f5453 	subpl	r5, pc, r3, asr r4
    127c:	414c4600 	cmpmi	ip, r0, lsl #12
    1280:	455f4853 	ldrbmi	r4, [pc, #-2131]	; a35 <__Stack_Size+0x635>
    1284:	65736172 	ldrbvs	r6, [r3, #-370]!
    1288:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    128c:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1290:	00736574 	rsbseq	r6, r3, r4, ror r5
    1294:	64616572 	strbtvs	r6, [r1], #-1394
    1298:	7374756f 	cmnvc	r4, #465567744	; 0x1bc00000
    129c:	75746174 	ldrbvc	r6, [r4, #-372]!
    12a0:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    12a4:	5f485341 	svcpl	0x00485341
    12a8:	4f525245 	svcmi	0x00525245
    12ac:	52575f52 	subspl	r5, r7, #328	; 0x148
    12b0:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    12b4:	5f485341 	svcpl	0x00485341
    12b8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    12bc:	67615065 	strbvs	r5, [r1, -r5, rrx]!
    12c0:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    12c4:	5f485341 	svcpl	0x00485341
    12c8:	6574614c 	ldrbvs	r6, [r4, #-332]!
    12cc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    12d0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    12d4:	65475f48 	strbvs	r5, [r7, #-3912]
    12d8:	65725074 	ldrbvs	r5, [r2, #-116]!
    12dc:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    12e0:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    12e4:	53726566 	cmnpl	r2, #427819008	; 0x19800000
    12e8:	75746174 	ldrbvc	r6, [r4, #-372]!
    12ec:	65640073 	strbvs	r0, [r4, #-115]!
    12f0:	0079616c 	rsbseq	r6, r9, ip, ror #2
    12f4:	52505257 	subspl	r5, r0, #1879048197	; 0x70000005
    12f8:	414c4600 	cmpmi	ip, r0, lsl #12
    12fc:	555f4853 	ldrbpl	r4, [pc, #-2131]	; ab1 <__Stack_Size+0x6b1>
    1300:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    1304:	4c46006b 	mcrrmi	0, 6, r0, r6, cr11
    1308:	5f485341 	svcpl	0x00485341
    130c:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1310:	6c6c4165 	stfvse	f4, [ip], #-404
    1314:	65676150 	strbvs	r6, [r7, #-336]!
    1318:	52570073 	subspl	r0, r7, #115	; 0x73
    131c:	57003050 	smlsdpl	r0, r0, r0, r3
    1320:	00315052 	eorseq	r5, r1, r2, asr r0
    1324:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1328:	50525700 	subspl	r5, r2, r0, lsl #14
    132c:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1330:	5f485341 	svcpl	0x00485341
    1334:	74617453 	strbtvc	r7, [r1], #-1107
    1338:	46007375 	undefined
    133c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1340:	7465475f 	strbtvc	r4, [r5], #-1887
    1344:	74697257 	strbtvc	r7, [r9], #-599
    1348:	6f725065 	svcvs	0x00725065
    134c:	74636574 	strbtvc	r6, [r3], #-1396
    1350:	4f6e6f69 	svcmi	0x006e6f69
    1354:	6f697470 	svcvs	0x00697470
    1358:	7479426e 	ldrbtvc	r4, [r9], #-622
    135c:	504f0065 	subpl	r0, pc, r5, rrx
    1360:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    1364:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1368:	5f485341 	svcpl	0x00485341
    136c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1370:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1374:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1378:	6f436574 	svcvs	0x00436574
    137c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1380:	414c4600 	cmpmi	ip, r0, lsl #12
    1384:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    1388:	4f646165 	svcmi	0x00646165
    138c:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    1390:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1394:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1398:	616c6600 	cmnvs	ip, r0, lsl #12
    139c:	74736873 	ldrbtvc	r6, [r3], #-2163
    13a0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    13a4:	67615000 	strbvs	r5, [r1, -r0]!
    13a8:	64415f65 	strbvs	r5, [r1], #-3941
    13ac:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    13b0:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    13b4:	5f485341 	svcpl	0x00485341
    13b8:	4f525245 	svcmi	0x00525245
    13bc:	47505f52 	undefined
    13c0:	414c4600 	cmpmi	ip, r0, lsl #12
    13c4:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3
    13c8:	006b636f 	rsbeq	r6, fp, pc, ror #6
    13cc:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    13d0:	7461445f 	strbtvc	r4, [r1], #-1119
    13d4:	74730061 	ldrbtvc	r0, [r3], #-97
    13d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13dc:	5f783031 	svcpl	0x00783031
    13e0:	2f62696c 	svccs	0x0062696c
    13e4:	2f637273 	svccs	0x00637273
    13e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    13ec:	30316632 	eorscc	r6, r1, r2, lsr r6
    13f0:	6c665f78 	stclvs	15, cr5, [r6], #-480
    13f4:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    13f8:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
    13fc:	5f485341 	svcpl	0x00485341
    1400:	66657250 	undefined
    1404:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1408:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    140c:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    1410:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1414:	5f485341 	svcpl	0x00485341
    1418:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    141c:	5367616c 	cmnpl	r7, #27	; 0x1b
    1420:	75746174 	ldrbvc	r6, [r4, #-372]!
    1424:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1428:	5f485341 	svcpl	0x00485341
    142c:	61656c43 	cmnvs	r5, r3, asr #24
    1430:	616c4672 	smcvs	50274
    1434:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    1438:	5f485341 	svcpl	0x00485341
    143c:	504d4f43 	subpl	r4, sp, r3, asr #30
    1440:	4554454c 	ldrbmi	r4, [r4, #-1356]
    1444:	414c4600 	cmpmi	ip, r0, lsl #12
    1448:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
    144c:	00595355 	subseq	r5, r9, r5, asr r3
    1450:	31505257 	cmpcc	r0, r7, asr r2
    1454:	7461445f 	strbtvc	r4, [r1], #-1119
    1458:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    145c:	5f485341 	svcpl	0x00485341
    1460:	454d4954 	strbmi	r4, [sp, #-2388]
    1464:	0054554f 	subseq	r5, r4, pc, asr #10
    1468:	656d6954 	strbvs	r6, [sp, #-2388]!
    146c:	0074756f 	rsbseq	r7, r4, pc, ror #10
    1470:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1474:	65475f48 	strbvs	r5, [r7, #-3912]
    1478:	61655274 	smcvs	21796
    147c:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1480:	746f7250 	strbtvc	r7, [pc], #592	; 1488 <__Stack_Size+0x1088>
    1484:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1488:	74536e6f 	ldrbvc	r6, [r3], #-3695
    148c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1490:	5f424f00 	svcpl	0x00424f00
    1494:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    1498:	52570059 	subspl	r0, r7, #89	; 0x59
    149c:	445f3050 	ldrbmi	r3, [pc], #80	; 14a4 <__Stack_Size+0x10a4>
    14a0:	00617461 	rsbeq	r7, r1, r1, ror #8
    14a4:	53414c46 	movtpl	r4, #7238	; 0x1c46
    14a8:	61485f48 	cmpvs	r8, r8, asr #30
    14ac:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    14b0:	41656c63 	cmnmi	r5, r3, ror #24
    14b4:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    14b8:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    14bc:	5f485341 	svcpl	0x00485341
    14c0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    14c4:	75746174 	ldrbvc	r6, [r4, #-372]!
    14c8:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    14cc:	5f485341 	svcpl	0x00485341
    14d0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    14d4:	7257656c 	subsvc	r6, r7, #452984832	; 0x1b000000
    14d8:	50657469 	rsbpl	r7, r5, r9, ror #8
    14dc:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    14e0:	6f697463 	svcvs	0x00697463
    14e4:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    14e8:	5f485341 	svcpl	0x00485341
    14ec:	4c746553 	cfldr64mi	mvdx6, [r4], #-332
    14f0:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    14f4:	46007963 	strmi	r7, [r0], -r3, ror #18
    14f8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14fc:	6c61485f 	stclvs	8, cr4, [r1], #-380
    1500:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1504:	6341656c 	movtvs	r6, #5484	; 0x156c
    1508:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    150c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1510:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1514:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1518:	6172676f 	cmnvs	r2, pc, ror #14
    151c:	74704f6d 	ldrbtvc	r4, [r0], #-3949
    1520:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1524:	44657479 	strbtmi	r7, [r5], #-1145
    1528:	00617461 	rsbeq	r7, r1, r1, ror #8
    152c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1530:	65475f48 	strbvs	r5, [r7, #-3912]
    1534:	65735574 	ldrbvs	r5, [r3, #-1396]!
    1538:	74704f72 	ldrbtvc	r4, [r0], #-3954
    153c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1540:	00657479 	rsbeq	r7, r5, r9, ror r4
    1544:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1548:	72505f48 	subsvc	r5, r0, #288	; 0x120
    154c:	6172676f 	cmnvs	r2, pc, ror #14
    1550:	6c61486d 	stclvs	8, cr4, [r1], #-436
    1554:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
    1558:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    155c:	5f485341 	svcpl	0x00485341
    1560:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1564:	45535500 	ldrbmi	r5, [r3, #-1280]
    1568:	61440052 	qdaddvs	r0, r2, r4
    156c:	00306174 	eorseq	r6, r0, r4, ror r1
    1570:	61746144 	cmnvs	r4, r4, asr #2
    1574:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    1578:	5f485341 	svcpl	0x00485341
    157c:	65676150 	strbvs	r6, [r7, #-336]!
    1580:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1584:	5f485341 	svcpl	0x00485341
    1588:	46005449 	strmi	r5, [r0], -r9, asr #8
    158c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1590:	6f72505f 	svcvs	0x0072505f
    1594:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
    1598:	64726f57 	ldrbtvs	r6, [r2], #-3927
    159c:	53455200 	movtpl	r5, #20992	; 0x5200
    15a0:	45565245 	ldrbmi	r5, [r6, #-581]
    15a4:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    15a8:	5f485341 	svcpl	0x00485341
    15ac:	74696157 	strbtvc	r6, [r9], #-343
    15b0:	4c726f46 	ldclmi	15, cr6, [r2], #-280
    15b4:	4f747361 	svcmi	0x00747361
    15b8:	61726570 	cmnvs	r2, r0, ror r5
    15bc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    15c0:	414c4600 	cmpmi	ip, r0, lsl #12
    15c4:	505f4853 	subspl	r4, pc, r3, asr r8
    15c8:	65666572 	strbvs	r6, [r6, #-1394]!
    15cc:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
    15d0:	65666675 	strbvs	r6, [r6, #-1653]!
    15d4:	50470072 	subpl	r0, r7, r2, ror r0
    15d8:	545f4f49 	ldrbpl	r4, [pc], #3913	; 15e0 <__Stack_Size+0x11e0>
    15dc:	44657079 	strbtmi	r7, [r5], #-121
    15e0:	70006665 	andvc	r6, r0, r5, ror #12
    15e4:	6f706e69 	svcvs	0x00706e69
    15e8:	69420073 	stmdbvs	r2, {r0, r1, r4, r5, r6}^
    15ec:	45535f74 	ldrbmi	r5, [r3, #-3956]
    15f0:	50470054 	subpl	r0, r7, r4, asr r0
    15f4:	525f4f49 	subspl	r4, pc, #292	; 0x124
    15f8:	4f646165 	svcmi	0x00646165
    15fc:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1600:	74614474 	strbtvc	r4, [r1], #-1140
    1604:	50470061 	subpl	r0, r7, r1, rrx
    1608:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 6c7 <__Stack_Size+0x2c7>
    160c:	746e6576 	strbtvc	r6, [lr], #-1398
    1610:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1614:	6d437475 	cfstrdvs	mvd7, [r3, #-468]
    1618:	50470064 	subpl	r0, r7, r4, rrx
    161c:	535f4f49 	cmppl	pc, #292	; 0x124
    1620:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1624:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1628:	69420074 	stmdbvs	r2, {r2, r4, r5, r6}^
    162c:	6c615674 	stclvs	6, cr5, [r1], #-464
    1630:	74694200 	strbtvc	r4, [r9], #-512
    1634:	5345525f 	movtpl	r5, #21087	; 0x525f
    1638:	47005445 	strmi	r5, [r0, -r5, asr #8]
    163c:	5f4f4950 	svcpl	0x004f4950
    1640:	74697257 	strbtvc	r7, [r9], #-599
    1644:	74694265 	strbtvc	r4, [r9], #-613
    1648:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    164c:	65535f4f 	ldrbvs	r5, [r3, #-3919]
    1650:	74694274 	strbtvc	r4, [r9], #-628
    1654:	50470073 	subpl	r0, r7, r3, ror r0
    1658:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    165c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1660:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1664:	73005243 	movwvc	r5, #579	; 0x243
    1668:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    166c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1670:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1674:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1678:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    167c:	31663233 	cmncc	r6, r3, lsr r2
    1680:	675f7830 	smmlarvs	pc, r0, r8, r7
    1684:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1688:	69700063 	ldmdbvs	r0!, {r0, r1, r5, r6}^
    168c:	73616d6e 	cmnvc	r1, #7040	; 0x1b80
    1690:	5047006b 	subpl	r0, r7, fp, rrx
    1694:	505f4f49 	subspl	r4, pc, r9, asr #30
    1698:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    169c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    16a0:	50470065 	subpl	r0, r7, r5, rrx
    16a4:	445f4f49 	ldrbmi	r4, [pc], #3913	; 16ac <__Stack_Size+0x12ac>
    16a8:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    16ac:	50470074 	subpl	r0, r7, r4, ror r0
    16b0:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 76f <__Stack_Size+0x36f>
    16b4:	746e6576 	strbtvc	r6, [lr], #-1398
    16b8:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    16bc:	6f437475 	svcvs	0x00437475
    16c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16c4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    16c8:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    16cc:	0070616d 	rsbseq	r6, r0, sp, ror #2
    16d0:	4f495047 	svcmi	0x00495047
    16d4:	6165525f 	cmnvs	r5, pc, asr r2
    16d8:	706e4964 	rsbvc	r4, lr, r4, ror #18
    16dc:	61447475 	cmpvs	r4, r5, ror r4
    16e0:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    16e4:	50470074 	subpl	r0, r7, r4, ror r0
    16e8:	525f4f49 	subspl	r4, pc, #292	; 0x124
    16ec:	74657365 	strbtvc	r7, [r5], #-869
    16f0:	73746942 	cmnvc	r4, #1081344	; 0x108000
    16f4:	726f5000 	rsbvc	r5, pc, #0	; 0x0
    16f8:	6c615674 	stclvs	6, cr5, [r1], #-464
    16fc:	72756300 	rsbsvc	r6, r5, #0	; 0x0
    1700:	746e6572 	strbtvc	r6, [lr], #-1394
    1704:	65646f6d 	strbvs	r6, [r4, #-3949]!
    1708:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    170c:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1710:	6d65526e 	sfmvs	f5, 2, [r5, #-440]!
    1714:	6f437061 	svcvs	0x00437061
    1718:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    171c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1720:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1724:	756f536e 	strbvc	r5, [pc, #-878]!	; 13be <__Stack_Size+0xfbe>
    1728:	00656372 	rsbeq	r6, r5, r2, ror r3
    172c:	4f495047 	svcmi	0x00495047
    1730:	6165525f 	cmnvs	r5, pc, asr r2
    1734:	706e4964 	rsbvc	r4, lr, r4, ror #18
    1738:	61447475 	cmpvs	r4, r5, ror r4
    173c:	74006174 	strvc	r6, [r0], #-372
    1740:	616d706d 	cmnvs	sp, sp, rrx
    1744:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1748:	5f4f4950 	svcpl	0x004f4950
    174c:	4c6e6950 	stclmi	9, cr6, [lr], #-320
    1750:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1754:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1758:	75630067 	strbvc	r0, [r3, #-103]!
    175c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1760:	6e697074 	mcrvs	0, 3, r7, cr9, cr4, {3}
    1764:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1768:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    176c:	00657469 	rsbeq	r7, r5, r9, ror #8
    1770:	31706d74 	cmncc	r0, r4, ror sp
    1774:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1778:	58455f4f 	stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    177c:	694c4954 	stmdbvs	ip, {r2, r4, r6, r8, fp, lr}^
    1780:	6f43656e 	svcvs	0x0043656e
    1784:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1788:	74694200 	strbtvc	r4, [r9], #-512
    178c:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    1790:	4d006e6f 	stcmi	14, cr6, [r0, #-444]
    1794:	00525041 	subseq	r5, r2, r1, asr #32
    1798:	4f495047 	svcmi	0x00495047
    179c:	50470078 	subpl	r0, r7, r8, ror r0
    17a0:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    17a4:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    17a8:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    17ac:	56450074 	undefined
    17b0:	47005243 	strmi	r5, [r0, -r3, asr #4]
    17b4:	5f4f4950 	svcpl	0x004f4950
    17b8:	64616552 	strbtvs	r6, [r1], #-1362
    17bc:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    17c0:	61447475 	cmpvs	r4, r5, ror r4
    17c4:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    17c8:	50470074 	subpl	r0, r7, r4, ror r0
    17cc:	415f4f49 	cmpmi	pc, r9, asr #30
    17d0:	444f4946 	strbmi	r4, [pc], #2374	; 17d8 <__Stack_Size+0x13d8>
    17d4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    17d8:	41490074 	cmpmi	r9, r4, ror r0
    17dc:	4e005242 	cdpmi	2, 0, cr5, cr0, cr2, {2}
    17e0:	5f434956 	svcpl	0x00434956
    17e4:	61656c43 	cmnvs	r5, r3, asr #24
    17e8:	51524972 	cmppl	r2, r2, ror r9
    17ec:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    17f0:	506c656e 	rsbpl	r6, ip, lr, ror #10
    17f4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    17f8:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    17fc:	564e0074 	undefined
    1800:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
    1804:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    1808:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    180c:	564e0074 	undefined
    1810:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1814:	75437465 	strbvc	r7, [r3, #-1125]
    1818:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    181c:	6e655074 	mcrvs	0, 3, r5, cr5, cr4, {3}
    1820:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1824:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1828:	6e6e6168 	powvsez	f6, f6, #0.0
    182c:	4e006c65 	cdpmi	12, 0, cr6, cr0, cr5, {3}
    1830:	5f434956 	svcpl	0x00434956
    1834:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1838:	746c7561 	strbtvc	r7, [ip], #-1377
    183c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1840:	00737365 	rsbseq	r7, r3, r5, ror #6
    1844:	74737953 	ldrbtvc	r7, [r3], #-2387
    1848:	61486d65 	cmpvs	r8, r5, ror #26
    184c:	656c646e 	strbvs	r6, [ip, #-1134]!
    1850:	62755372 	rsbsvs	r5, r5, #-939524095	; 0xc8000001
    1854:	6f697250 	svcvs	0x00697250
    1858:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    185c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1860:	45535f43 	ldrbmi	r5, [r3, #-3907]
    1864:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    1868:	4b53414d 	blmi	14d1da4 <__Stack_Size+0x14d19a4>
    186c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1870:	65475f43 	strbvs	r5, [r7, #-3907]
    1874:	6172656e 	cmnvs	r2, lr, ror #10
    1878:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
    187c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1880:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1884:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    1888:	65727070 	ldrbvs	r7, [r2, #-112]!
    188c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1890:	45525f43 	ldrbmi	r5, [r2, #-3907]
    1894:	50544553 	subspl	r4, r4, r3, asr r5
    1898:	414d4952 	cmpmi	sp, r2, asr r9
    189c:	66004b53 	undefined
    18a0:	746c7561 	strbtvc	r7, [ip], #-1377
    18a4:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
    18a8:	00737365 	rsbseq	r7, r3, r5, ror #6
    18ac:	4349564e 	movtmi	r5, #38478	; 0x964e
    18b0:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    18b4:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    18b8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    18bc:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    18c0:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    18c4:	6f437974 	svcvs	0x00437974
    18c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18cc:	6d747300 	ldclvs	3, cr7, [r4]
    18d0:	31663233 	cmncc	r6, r3, lsr r2
    18d4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    18d8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    18dc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    18e0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    18e4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    18e8:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    18ec:	00632e63 	rsbeq	r2, r3, r3, ror #28
    18f0:	4349564e 	movtmi	r5, #38478	; 0x964e
    18f4:	7465475f 	strbtvc	r4, [r5], #-1887
    18f8:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
    18fc:	564e0044 	strbpl	r0, [lr], -r4, asr #32
    1900:	505f4349 	subspl	r4, pc, r9, asr #6
    1904:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1908:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    190c:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    1910:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1914:	45525f43 	ldrbmi	r5, [r2, #-3907]
    1918:	46544553 	undefined
    191c:	544c5541 	strbpl	r5, [ip], #-1345
    1920:	4b53414d 	blmi	14d1e5c <__Stack_Size+0x14d1a5c>
    1924:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1928:	65475f43 	strbvs	r5, [r7, #-3907]
    192c:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    1930:	746e6572 	strbtvc	r6, [lr], #-1394
    1934:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    1938:	61486576 	cmpvs	r8, r6, ror r5
    193c:	656c646e 	strbvs	r6, [ip, #-1134]!
    1940:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    1944:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1948:	646e6148 	strbtvs	r6, [lr], #-328
    194c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1950:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
    1954:	45535200 	ldrbmi	r5, [r3, #-512]
    1958:	44455652 	strbmi	r5, [r5], #-1618
    195c:	564e0031 	undefined
    1960:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1964:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1968:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    196c:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    1970:	74657365 	strbtvc	r7, [r5], #-869
    1974:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1978:	65475f43 	strbvs	r5, [r7, #-3907]
    197c:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    1980:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1984:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1988:	63417265 	movtvs	r7, #4709	; 0x1265
    198c:	65766974 	ldrbvs	r6, [r6, #-2420]!
    1990:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1994:	75746174 	ldrbvc	r6, [r4, #-372]!
    1998:	564e0073 	undefined
    199c:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    19a0:	50455341 	subpl	r5, r5, r1, asr #6
    19a4:	4f434952 	svcmi	0x00434952
    19a8:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    19ac:	41464200 	cmpmi	r6, r0, lsl #4
    19b0:	564e0052 	undefined
    19b4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    19b8:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    19bc:	61684351 	cmnvs	r8, r1, asr r3
    19c0:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    19c4:	646e6550 	strbtvs	r6, [lr], #-1360
    19c8:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    19cc:	74007469 	strvc	r7, [r0], #-1129
    19d0:	6f70706d 	svcvs	0x0070706d
    19d4:	46430073 	undefined
    19d8:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    19dc:	5f434956 	svcpl	0x00434956
    19e0:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    19e4:	65747379 	ldrbvs	r7, [r4, #-889]!
    19e8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    19ec:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    19f0:	646e6550 	strbtvs	r6, [lr], #-1360
    19f4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    19f8:	41007469 	tstmi	r0, r9, ror #8
    19fc:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    1a00:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a04:	65535f43 	ldrbvs	r5, [r3, #-3907]
    1a08:	63655674 	cmnvs	r5, #121634816	; 0x7400000
    1a0c:	54726f74 	ldrbtpl	r6, [r2], #-3956
    1a10:	656c6261 	strbvs	r6, [ip, #-609]!
    1a14:	50434900 	subpl	r4, r3, r0, lsl #18
    1a18:	564e0052 	undefined
    1a1c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
    1a20:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a24:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    1a28:	43485300 	movtmi	r5, #33536	; 0x8300
    1a2c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    1a30:	5f434956 	svcpl	0x00434956
    1a34:	42746547 	rsbsmi	r6, r4, #297795584	; 0x11c00000
    1a38:	50455341 	subpl	r5, r5, r1, asr #6
    1a3c:	4d004952 	stcmi	9, cr4, [r0, #-328]
    1a40:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
    1a44:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1a48:	00627573 	rsbeq	r7, r2, r3, ror r5
    1a4c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a50:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    1a54:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1a58:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1a5c:	6f437265 	svcvs	0x00437265
    1a60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a64:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a68:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1a6c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1a70:	6f43504c 	svcvs	0x0043504c
    1a74:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a78:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a7c:	74535f43 	ldrbvc	r5, [r3], #-3907
    1a80:	74637572 	strbtvc	r7, [r3], #-1394
    1a84:	74696e49 	strbtvc	r6, [r9], #-3657
    1a88:	45434900 	strbmi	r4, [r3, #-2304]
    1a8c:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    1a90:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
    1a94:	7469726f 	strbtvc	r7, [r9], #-623
    1a98:	54560079 	ldrbpl	r0, [r6], #-121
    1a9c:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
    1aa0:	00525053 	subseq	r5, r2, r3, asr r0
    1aa4:	52534644 	subspl	r4, r3, #71303168	; 0x4400000
    1aa8:	53464800 	movtpl	r4, #26624	; 0x6800
    1aac:	564e0052 	undefined
    1ab0:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1ab4:	41465445 	cmpmi	r6, r5, asr #8
    1ab8:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    1abc:	004b5341 	subeq	r5, fp, r1, asr #6
    1ac0:	52534641 	subspl	r4, r3, #68157440	; 0x4100000
    1ac4:	45534900 	ldrbmi	r4, [r3, #-2304]
    1ac8:	564e0052 	undefined
    1acc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1ad0:	61467465 	cmpvs	r6, r5, ror #8
    1ad4:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    1ad8:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1adc:	6f537265 	svcvs	0x00537265
    1ae0:	65637275 	strbvs	r7, [r3, #-629]!
    1ae4:	6d740073 	ldclvs	0, cr0, [r4, #-460]!
    1ae8:	4e003270 	mcrmi	2, 0, r3, cr0, cr0, {3}
    1aec:	5f434956 	svcpl	0x00434956
    1af0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    1af4:	65747379 	ldrbvs	r7, [r4, #-889]!
    1af8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1afc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1b00:	646e6550 	strbtvs	r6, [lr], #-1360
    1b04:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1b08:	74537469 	ldrbvc	r7, [r3], #-1129
    1b0c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b10:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1b14:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1b18:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    1b1c:	65747379 	ldrbvs	r7, [r4, #-889]!
    1b20:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1b24:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1b28:	646e6550 	strbtvs	r6, [lr], #-1360
    1b2c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1b30:	66007469 	strvs	r7, [r0], -r9, ror #8
    1b34:	746c7561 	strbtvc	r7, [ip], #-1377
    1b38:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    1b3c:	00736563 	rsbseq	r6, r3, r3, ror #10
    1b40:	74737953 	ldrbtvc	r7, [r3], #-2387
    1b44:	61486d65 	cmpvs	r8, r5, ror #26
    1b48:	656c646e 	strbvs	r6, [ip, #-1134]!
    1b4c:	65725072 	ldrbvs	r5, [r2, #-114]!
    1b50:	74706d65 	ldrbtvc	r6, [r0], #-3429
    1b54:	506e6f69 	rsbpl	r6, lr, r9, ror #30
    1b58:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1b5c:	00797469 	rsbseq	r7, r9, r9, ror #8
    1b60:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b64:	7465475f 	strbtvc	r4, [r5], #-1887
    1b68:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1b6c:	6e6e6168 	powvsez	f6, f6, #0.0
    1b70:	65506c65 	ldrbvs	r6, [r0, #-3173]
    1b74:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1b78:	74694267 	strbtvc	r4, [r9], #-615
    1b7c:	74617453 	strbtvc	r7, [r1], #-1107
    1b80:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1b84:	5f434956 	svcpl	0x00434956
    1b88:	44424353 	strbmi	r4, [r2], #-851
    1b8c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1b90:	654e0074 	strbvs	r0, [lr, #-116]
    1b94:	69725077 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, ip, lr}^
    1b98:	7469726f 	strbtvc	r7, [r9], #-623
    1b9c:	564e0079 	undefined
    1ba0:	565f4349 	ldrbpl	r4, [pc], -r9, asr #6
    1ba4:	54746365 	ldrbtpl	r6, [r4], #-869
    1ba8:	61006261 	tstvs	r0, r1, ror #4
    1bac:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1bb0:	71726965 	cmnvc	r2, r5, ror #18
    1bb4:	74617473 	strbtvc	r7, [r1], #-1139
    1bb8:	68007375 	stmdavs	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
    1bbc:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1bc0:	616d7265 	cmnvs	sp, r5, ror #4
    1bc4:	4c006b73 	stcmi	11, cr6, [r0], {115}
    1bc8:	6f50776f 	svcvs	0x0050776f
    1bcc:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!
    1bd0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1bd4:	4349564e 	movtmi	r5, #38478	; 0x964e
    1bd8:	7465475f 	strbtvc	r4, [r5], #-1887
    1bdc:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1be0:	6e6e6168 	powvsez	f6, f6, #0.0
    1be4:	63416c65 	movtvs	r6, #7269	; 0x1c65
    1be8:	65766974 	ldrbvs	r6, [r6, #-2420]!
    1bec:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1bf0:	75746174 	ldrbvc	r6, [r4, #-372]!
    1bf4:	564e0073 	undefined
    1bf8:	445f4349 	ldrbmi	r4, [pc], #841	; 1c00 <__Stack_Size+0x1800>
    1bfc:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1c00:	564e0074 	undefined
    1c04:	505f4349 	subspl	r4, pc, r9, asr #6
    1c08:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1c0c:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    1c10:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    1c14:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c18:	70006769 	andvc	r6, r0, r9, ror #14
    1c1c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1c20:	7269676e 	rsbvc	r6, r9, #28835840	; 0x1b80000
    1c24:	61747371 	cmnvs	r4, r1, ror r3
    1c28:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c2c:	5f525750 	svcpl	0x00525750
    1c30:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    1c34:	41545372 	cmpmi	r4, r2, ror r3
    1c38:	5942444e 	stmdbpl	r2, {r1, r2, r3, r6, sl, lr}^
    1c3c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1c40:	52575000 	subspl	r5, r7, #0	; 0x0
    1c44:	656c435f 	strbvs	r4, [ip, #-863]!
    1c48:	6c467261 	sfmvs	f7, 2, [r6], {97}
    1c4c:	50006761 	andpl	r6, r0, r1, ror #14
    1c50:	445f5257 	ldrbmi	r5, [pc], #599	; 1c58 <__Stack_Size+0x1858>
    1c54:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1c58:	57500074 	undefined
    1c5c:	65525f52 	ldrbvs	r5, [r2, #-3922]
    1c60:	616c7567 	cmnvs	ip, r7, ror #10
    1c64:	00726f74 	rsbseq	r6, r2, r4, ror pc
    1c68:	5f525750 	svcpl	0x00525750
    1c6c:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1c70:	6c657665 	stclvs	6, cr7, [r5], #-404
    1c74:	52575000 	subspl	r5, r7, #0	; 0x0
    1c78:	414c465f 	cmpmi	ip, pc, asr r6
    1c7c:	57500047 	ldrbpl	r0, [r0, -r7, asr #32]
    1c80:	56505f52 	usubaddxpl	r5, r0, r2
    1c84:	646d4344 	strbtvs	r4, [sp], #-836
    1c88:	6d747300 	ldclvs	3, cr7, [r4]
    1c8c:	31663233 	cmncc	r6, r3, lsr r2
    1c90:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1c94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1c98:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1c9c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1ca0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ca4:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    1ca8:	5000632e 	andpl	r6, r0, lr, lsr #6
    1cac:	505f5257 	subspl	r5, pc, r7, asr r2
    1cb0:	654c4456 	strbvs	r4, [ip, #-1110]
    1cb4:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    1cb8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1cbc:	57500067 	ldrbpl	r0, [r0, -r7, rrx]
    1cc0:	65475f52 	strbvs	r5, [r7, #-3922]
    1cc4:	616c4674 	smcvs	50276
    1cc8:	61745367 	cmnvs	r4, r7, ror #6
    1ccc:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cd0:	5f525750 	svcpl	0x00525750
    1cd4:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    1cd8:	4f545372 	svcmi	0x00545372
    1cdc:	646f4d50 	strbtvs	r4, [pc], #3408	; 1ce4 <__Stack_Size+0x18e4>
    1ce0:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1ce4:	54535f52 	ldrbpl	r5, [r3], #-3922
    1ce8:	6e45504f 	cdpvs	0, 4, cr5, cr5, cr15, {2}
    1cec:	00797274 	rsbseq	r7, r9, r4, ror r2
    1cf0:	5f525750 	svcpl	0x00525750
    1cf4:	6b636142 	blvs	18da204 <__Stack_Size+0x18d9e04>
    1cf8:	63417075 	movtvs	r7, #4213	; 0x1075
    1cfc:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1d00:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1d04:	5f525750 	svcpl	0x00525750
    1d08:	656b6157 	strbvs	r6, [fp, #-343]!
    1d0c:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    1d10:	646d436e 	strbtvs	r4, [sp], #-878
    1d14:	42504100 	subsmi	r4, r0, #0	; 0x0
    1d18:	54535231 	ldrbpl	r5, [r3], #-561
    1d1c:	43520052 	cmpmi	r2, #82	; 0x52
    1d20:	43485f43 	movtmi	r5, #36675	; 0x8f43
    1d24:	52004b4c 	andpl	r4, r0, #77824	; 0x13000
    1d28:	415f4343 	cmpmi	pc, r3, asr #6
    1d2c:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1d30:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1d34:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d38:	5f434352 	svcpl	0x00434352
    1d3c:	61656c43 	cmnvs	r5, r3, asr #24
    1d40:	50544972 	subspl	r4, r4, r2, ror r9
    1d44:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1d48:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1d4c:	43520074 	cmpmi	r2, #116	; 0x74
    1d50:	50415f43 	subpl	r5, r1, r3, asr #30
    1d54:	65503242 	ldrbvs	r3, [r0, #-578]
    1d58:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d5c:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1d60:	646d4374 	strbtvs	r4, [sp], #-884
    1d64:	43435200 	movtmi	r5, #12800	; 0x3200
    1d68:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    1d6c:	43435200 	movtmi	r5, #12800	; 0x3200
    1d70:	7465475f 	strbtvc	r4, [r5], #-1887
    1d74:	74535449 	ldrbvc	r5, [r3], #-1097
    1d78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d7c:	43444200 	movtmi	r4, #16896	; 0x4200
    1d80:	43520052 	cmpmi	r2, #82	; 0x52
    1d84:	50415f43 	subpl	r5, r1, r3, asr #30
    1d88:	65503242 	ldrbvs	r3, [r0, #-578]
    1d8c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d90:	43435200 	movtmi	r5, #12800	; 0x3200
    1d94:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1d98:	5200324b 	andpl	r3, r0, #-1342177276	; 0xb0000004
    1d9c:	505f4343 	subspl	r4, pc, r3, asr #6
    1da0:	6d434c4c 	stclvs	12, cr4, [r3, #-304]
    1da4:	43520064 	cmpmi	r2, #100	; 0x64
    1da8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1dac:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1db0:	65707954 	ldrbvs	r7, [r0, #-2388]!
    1db4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1db8:	5f434352 	svcpl	0x00434352
    1dbc:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]
    1dc0:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    1dc4:	415f4343 	cmpmi	pc, r3, asr #6
    1dc8:	65504248 	ldrbvs	r4, [r0, #-584]
    1dcc:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1dd0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1dd4:	646d436b 	strbtvs	r4, [sp], #-875
    1dd8:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    1ddc:	43480052 	movtmi	r0, #32850	; 0x8052
    1de0:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    1de4:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1de8:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1dec:	42504100 	subsmi	r4, r0, #0	; 0x0
    1df0:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    1df4:	65727000 	ldrbvs	r7, [r2]!
    1df8:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    1dfc:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    1e00:	6f434f43 	svcvs	0x00434f43
    1e04:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e08:	43435200 	movtmi	r5, #12800	; 0x3200
    1e0c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1e10:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1e14:	5f434352 	svcpl	0x00434352
    1e18:	74696157 	strbtvc	r6, [r9], #-343
    1e1c:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    1e20:	74534553 	ldrbvc	r4, [r3], #-1363
    1e24:	55747261 	ldrbpl	r7, [r4, #-609]!
    1e28:	43520070 	cmpmi	r2, #112	; 0x70
    1e2c:	54525f43 	ldrbpl	r5, [r2], #-3907
    1e30:	4b4c4343 	blmi	1312b44 <__Stack_Size+0x1312744>
    1e34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1e38:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1e3c:	415f4343 	cmpmi	pc, r3, asr #6
    1e40:	50314250 	eorspl	r4, r1, r0, asr r2
    1e44:	70697265 	rsbvc	r7, r9, r5, ror #4
    1e48:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1e4c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1e50:	43520064 	cmpmi	r2, #100	; 0x64
    1e54:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1e58:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
    1e5c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e60:	6d6c6c70 	stclvs	12, cr6, [ip, #-448]!
    1e64:	006c6c75 	rsbeq	r6, ip, r5, ror ip
    1e68:	5f434352 	svcpl	0x00434352
    1e6c:	43425355 	movtmi	r5, #9045	; 0x2355
    1e70:	6f434b4c 	svcvs	0x00434b4c
    1e74:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e78:	43435200 	movtmi	r5, #12800	; 0x3200
    1e7c:	49534c5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^
    1e80:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e84:	5f434352 	svcpl	0x00434352
    1e88:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    1e8c:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1e90:	756f534b 	strbvc	r5, [pc, #-843]!	; 1b4d <__Stack_Size+0x174d>
    1e94:	00656372 	rsbeq	r6, r5, r2, ror r3
    1e98:	32425041 	subcc	r5, r2, #65	; 0x41
    1e9c:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
    1ea0:	43435200 	movtmi	r5, #12800	; 0x3200
    1ea4:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1ea8:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1eac:	00687069 	rsbeq	r7, r8, r9, rrx
    1eb0:	736c6c70 	cmnvc	ip, #28672	; 0x7000
    1eb4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1eb8:	48410065 	stmdami	r1, {r0, r2, r5, r6}^
    1ebc:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
    1ec0:	43435200 	movtmi	r5, #12800	; 0x3200
    1ec4:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1ec8:	6f43314b 	svcvs	0x0043314b
    1ecc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ed0:	61747300 	cmnvs	r4, r0, lsl #6
    1ed4:	72737574 	rsbsvc	r7, r3, #486539264	; 0x1d000000
    1ed8:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
    1edc:	415f4343 	cmpmi	pc, r3, asr #6
    1ee0:	50314250 	eorspl	r4, r1, r0, asr r2
    1ee4:	70697265 	rsbvc	r7, r9, r5, ror #4
    1ee8:	6f6c4368 	svcvs	0x006c4368
    1eec:	6d436b63 	vstrvs	d22, [r3, #-396]
    1ef0:	50410064 	subpl	r0, r1, r4, rrx
    1ef4:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
    1ef8:	74530052 	ldrbvc	r0, [r3], #-82
    1efc:	55747261 	ldrbpl	r7, [r4, #-609]!
    1f00:	756f4370 	strbvc	r4, [pc, #-880]!	; 1b98 <__Stack_Size+0x1798>
    1f04:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1f08:	43435200 	movtmi	r5, #12800	; 0x3200
    1f0c:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1f10:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    1f14:	74657365 	strbtvc	r7, [r5], #-869
    1f18:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1f1c:	5f434352 	svcpl	0x00434352
    1f20:	756a6441 	strbvc	r6, [sl, #-1089]!
    1f24:	53487473 	movtpl	r7, #33907	; 0x8473
    1f28:	6c614349 	stclvs	3, cr4, [r1], #-292
    1f2c:	61726269 	cmnvs	r2, r9, ror #4
    1f30:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1f34:	756c6156 	strbvc	r6, [ip, #-342]!
    1f38:	44410065 	strbmi	r0, [r1], #-101
    1f3c:	4b4c4343 	blmi	1312c50 <__Stack_Size+0x1312850>
    1f40:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    1f44:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1f48:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1f4c:	465f4343 	ldrbmi	r4, [pc], -r3, asr #6
    1f50:	0047414c 	subeq	r4, r7, ip, asr #2
    1f54:	5f434352 	svcpl	0x00434352
    1f58:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    1f5c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1f60:	43520065 	cmpmi	r2, #101	; 0x65
    1f64:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1f68:	4b4c4353 	blmi	1312cbc <__Stack_Size+0x13128bc>
    1f6c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f70:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1f74:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1f78:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1f7c:	74536761 	ldrbvc	r6, [r3], #-1889
    1f80:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1f84:	43435200 	movtmi	r5, #12800	; 0x3200
    1f88:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1f8c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1f90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f94:	43520067 	cmpmi	r2, #103	; 0x67
    1f98:	53555f43 	cmppl	r5, #268	; 0x10c
    1f9c:	4b4c4342 	blmi	1312cac <__Stack_Size+0x13128ac>
    1fa0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1fa4:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1fa8:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1fac:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1fb0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1fb4:	43435200 	movtmi	r5, #12800	; 0x3200
    1fb8:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1fbc:	004b4c43 	subeq	r4, fp, r3, asr #24
    1fc0:	53455348 	movtpl	r5, #21320	; 0x5348
    1fc4:	75746174 	ldrbvc	r6, [r4, #-372]!
    1fc8:	43520073 	cmpmi	r2, #115	; 0x73
    1fcc:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1fd0:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1fd4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fd8:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1fdc:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    1fe0:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1fe4:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1fe8:	43435200 	movtmi	r5, #12800	; 0x3200
    1fec:	6f6c435f 	svcvs	0x006c435f
    1ff0:	00736b63 	rsbseq	r6, r3, r3, ror #22
    1ff4:	4b4c4350 	blmi	1312d3c <__Stack_Size+0x131293c>
    1ff8:	72465f32 	subvc	r5, r6, #200	; 0xc8
    1ffc:	65757165 	ldrbvs	r7, [r5, #-357]!
    2000:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2004:	5f434352 	svcpl	0x00434352
    2008:	6f435449 	svcvs	0x00435449
    200c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2010:	43435200 	movtmi	r5, #12800	; 0x3200
    2014:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2018:	72655032 	rsbvc	r5, r5, #50	; 0x32
    201c:	43687069 	cmnmi	r8, #105	; 0x69
    2020:	6b636f6c 	blvs	18dddd8 <__Stack_Size+0x18dd9d8>
    2024:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2028:	5f434352 	svcpl	0x00434352
    202c:	00455348 	subeq	r5, r5, r8, asr #6
    2030:	5f434352 	svcpl	0x00434352
    2034:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    2038:	6f534b4c 	svcvs	0x00534b4c
    203c:	65637275 	strbvs	r7, [r3, #-629]!
    2040:	4c435000 	marmi	acc0, r5, r3
    2044:	465f314b 	ldrbmi	r3, [pc], -fp, asr #2
    2048:	75716572 	ldrbvc	r6, [r1, #-1394]!
    204c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2050:	43435200 	movtmi	r5, #12800	; 0x3200
    2054:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    2058:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    205c:	41006769 	tstmi	r0, r9, ror #14
    2060:	48414250 	stmdami	r1, {r4, r6, r9, lr}^
    2064:	65725042 	ldrbvs	r5, [r2, #-66]!
    2068:	61546373 	cmpvs	r4, r3, ror r3
    206c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2070:	5f434352 	svcpl	0x00434352
    2074:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2078:	6b636f6c 	blvs	18dde30 <__Stack_Size+0x18dda30>
    207c:	65724673 	ldrbvs	r4, [r2, #-1651]!
    2080:	74730071 	ldrbtvc	r0, [r3], #-113
    2084:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2088:	5f783031 	svcpl	0x00783031
    208c:	2f62696c 	svccs	0x0062696c
    2090:	2f637273 	svccs	0x00637273
    2094:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2098:	30316632 	eorscc	r6, r1, r2, lsr r6
    209c:	63725f78 	cmnvs	r2, #480	; 0x1e0
    20a0:	00632e63 	rsbeq	r2, r3, r3, ror #28
    20a4:	5f434352 	svcpl	0x00434352
    20a8:	43435452 	movtmi	r5, #13394	; 0x3452
    20ac:	6d434b4c 	vstrvs	d20, [r3, #-304]
    20b0:	43520064 	cmpmi	r2, #100	; 0x64
    20b4:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    20b8:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    20bc:	72756365 	rsbsvc	r6, r5, #-1811939327	; 0x94000001
    20c0:	53797469 	cmnpl	r9, #1761607680	; 0x69000000
    20c4:	65747379 	ldrbvs	r7, [r4, #-889]!
    20c8:	646d436d 	strbtvs	r4, [sp], #-877
    20cc:	43435200 	movtmi	r5, #12800	; 0x3200
    20d0:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
    20d4:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    20d8:	00676966 	rsbeq	r6, r7, r6, ror #18
    20dc:	5f434352 	svcpl	0x00434352
    20e0:	43495348 	movtmi	r5, #37704	; 0x9348
    20e4:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    20e8:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    20ec:	52004f43 	andpl	r4, r0, #268	; 0x10c
    20f0:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
    20f4:	43520054 	cmpmi	r2, #84	; 0x54
    20f8:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    20fc:	72655042 	rsbvc	r5, r5, #66	; 0x42
    2100:	00687069 	rsbeq	r7, r8, r9, rrx
    2104:	5f434352 	svcpl	0x00434352
    2108:	4b4c4350 	blmi	1312e50 <__Stack_Size+0x1312a50>
    210c:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    2110:	00676966 	rsbeq	r6, r7, r6, ror #18
    2114:	50434441 	subpl	r4, r3, r1, asr #8
    2118:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    211c:	6c626154 	stfvse	f6, [r2], #-336
    2120:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    2124:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2128:	65475f6b 	strbvs	r5, [r7, #-3947]
    212c:	756f4374 	strbvc	r4, [pc, #-884]!	; 1dc0 <__Stack_Size+0x19c0>
    2130:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2134:	73795300 	cmnvc	r9, #0	; 0x0
    2138:	6b636954 	blvs	18dc690 <__Stack_Size+0x18dc290>
    213c:	7465535f 	strbtvc	r5, [r5], #-863
    2140:	6f6c6552 	svcvs	0x006c6552
    2144:	53006461 	movwpl	r6, #1121	; 0x461
    2148:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    214c:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    2150:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2154:	74536761 	ldrbvc	r6, [r3], #-1889
    2158:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    215c:	73795300 	cmnvc	r9, #0	; 0x0
    2160:	6b636954 	blvs	18dc6b8 <__Stack_Size+0x18dc2b8>
    2164:	414c465f 	cmpmi	ip, pc, asr r6
    2168:	41430047 	cmpmi	r3, r7, asr #32
    216c:	0042494c 	subeq	r4, r2, ip, asr #18
    2170:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2174:	30316632 	eorscc	r6, r1, r2, lsr r6
    2178:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    217c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2180:	74732f63 	ldrbtvc	r2, [r3], #-3939
    2184:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2188:	5f783031 	svcpl	0x00783031
    218c:	74737973 	ldrbtvc	r7, [r3], #-2419
    2190:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    2194:	54430063 	strbpl	r0, [r3], #-99
    2198:	53004c52 	movwpl	r4, #3154	; 0xc52
    219c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    21a0:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    21a4:	746e756f 	strbtvc	r7, [lr], #-1391
    21a8:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    21ac:	79530064 	ldmdbvc	r3, {r2, r5, r6}^
    21b0:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    21b4:	6f435f6b 	svcvs	0x00435f6b
    21b8:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    21bc:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    21c0:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    21c4:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    21c8:	756f534b 	strbvc	r5, [pc, #-843]!	; 1e85 <__Stack_Size+0x1a85>
    21cc:	43656372 	cmnmi	r5, #-939524095	; 0xc8000001
    21d0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21d4:	4f4c0067 	svcmi	0x004c0067
    21d8:	53004441 	movwpl	r4, #1089	; 0x441
    21dc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    21e0:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    21e4:	6f534b4c 	svcvs	0x00534b4c
    21e8:	65637275 	strbvs	r7, [r3, #-629]!
    21ec:	73795300 	cmnvc	r9, #0	; 0x0
    21f0:	6b636954 	blvs	18dc748 <__Stack_Size+0x18dc348>
    21f4:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    21f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21fc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2200:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2204:	73614634 	cmnvc	r1, #54525952	; 0x3400000
    2208:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    220c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2210:	5f4d4954 	svcpl	0x004d4954
    2214:	5031434f 	eorspl	r4, r1, pc, asr #6
    2218:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    221c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2220:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2224:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2228:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    222c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2230:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2234:	54007469 	strpl	r7, [r0], #-1129
    2238:	4f5f4d49 	svcmi	0x005f4d49
    223c:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    2240:	616f6c65 	cmnvs	pc, r5, ror #24
    2244:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2248:	00676966 	rsbeq	r6, r7, r6, ror #18
    224c:	5f4d4954 	svcpl	0x004d4954
    2250:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2254:	61706d6f 	cmnvs	r0, pc, ror #26
    2258:	00316572 	eorseq	r6, r1, r2, ror r5
    225c:	5f4d4954 	svcpl	0x004d4954
    2260:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2264:	61706d6f 	cmnvs	r0, pc, ror #26
    2268:	00326572 	eorseq	r6, r2, r2, ror r5
    226c:	5f4d4954 	svcpl	0x004d4954
    2270:	73657250 	cmnvc	r5, #5	; 0x5
    2274:	656c6163 	strbvs	r6, [ip, #-355]!
    2278:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    227c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2280:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    2284:	65726170 	ldrbvs	r6, [r2, #-368]!
    2288:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    228c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2290:	6f504e33 	svcvs	0x00504e33
    2294:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2298:	6f437974 	svcvs	0x00437974
    229c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22a0:	4d495400 	cfstrdmi	mvd5, [r9]
    22a4:	50434f5f 	subpl	r4, r3, pc, asr pc
    22a8:	6f6c6572 	svcvs	0x006c6572
    22ac:	54006461 	strpl	r6, [r0], #-1121
    22b0:	4f5f4d49 	svcmi	0x005f4d49
    22b4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    22b8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    22bc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    22c0:	4d495400 	cfstrdmi	mvd5, [r9]
    22c4:	50434f5f 	subpl	r4, r3, pc, asr pc
    22c8:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    22cc:	00797469 	rsbseq	r7, r9, r9, ror #8
    22d0:	5f4d4954 	svcpl	0x004d4954
    22d4:	5033434f 	eorspl	r4, r3, pc, asr #6
    22d8:	6f6c6572 	svcvs	0x006c6572
    22dc:	6f436461 	svcvs	0x00436461
    22e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22e4:	4d495400 	cfstrdmi	mvd5, [r9]
    22e8:	7465475f 	strbtvc	r4, [r5], #-1887
    22ec:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    22f0:	74617453 	strbtvc	r7, [r1], #-1107
    22f4:	54007375 	strpl	r7, [r0], #-885
    22f8:	435f3249 	cmpmi	pc, #-1879048188	; 0x90000004
    22fc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2300:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2304:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2308:	74736146 	ldrbtvc	r6, [r3], #-326
    230c:	4d495400 	cfstrdmi	mvd5, [r9]
    2310:	444b435f 	strbmi	r4, [fp], #-863
    2314:	4d495400 	cfstrdmi	mvd5, [r9]
    2318:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    231c:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2320:	44657079 	strbtmi	r7, [r5], #-121
    2324:	54006665 	strpl	r6, [r0], #-1637
    2328:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    232c:	7475706e 	ldrbtvc	r7, [r5], #-110
    2330:	67697254 	undefined
    2334:	53726567 	cmnpl	r2, #432013312	; 0x19c00000
    2338:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    233c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2340:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    2344:	73614241 	cmnvc	r1, #268435460	; 0x10000004
    2348:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    234c:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2350:	47525474 	undefined
    2354:	73657250 	cmnvc	r5, #5	; 0x5
    2358:	656c6163 	strbvs	r6, [ip, #-355]!
    235c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2360:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2364:	6d434e78 	stclvs	14, cr4, [r3, #-480]
    2368:	74690064 	strbtvc	r0, [r9], #-100
    236c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
    2370:	5400656c 	strpl	r6, [r0], #-1388
    2374:	4f5f4d49 	svcmi	0x005f4d49
    2378:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    237c:	616f6c65 	cmnvs	pc, r5, ror #24
    2380:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2384:	00676966 	rsbeq	r6, r7, r6, ror #18
    2388:	5f4d4954 	svcpl	0x004d4954
    238c:	63726f46 	cmnvs	r2, #280	; 0x118
    2390:	434f6465 	movtmi	r6, #62565	; 0xf465
    2394:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    2398:	00676966 	rsbeq	r6, r7, r6, ror #18
    239c:	5f4d4954 	svcpl	0x004d4954
    23a0:	7453434f 	ldrbvc	r4, [r3], #-847
    23a4:	74637572 	strbtvc	r7, [r3], #-1394
    23a8:	74696e49 	strbtvc	r6, [r9], #-3657
    23ac:	4d495400 	cfstrdmi	mvd5, [r9]
    23b0:	6470555f 	ldrbtvs	r5, [r0], #-1375
    23b4:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    23b8:	65757165 	ldrbvs	r7, [r5, #-357]!
    23bc:	6f437473 	svcvs	0x00437473
    23c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    23c4:	4d495400 	cfstrdmi	mvd5, [r9]
    23c8:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    23cc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    23d0:	5f4d4954 	svcpl	0x004d4954
    23d4:	656c6553 	strbvs	r6, [ip, #-1363]!
    23d8:	43437463 	movtmi	r7, #13411	; 0x3463
    23dc:	00414d44 	subeq	r4, r1, r4, asr #26
    23e0:	5f4d4954 	svcpl	0x004d4954
    23e4:	6f4d504f 	svcvs	0x004d504f
    23e8:	54006564 	strpl	r6, [r0], #-1380
    23ec:	4f5f4d49 	svcmi	0x005f4d49
    23f0:	6e493143 	dvfvsem	f3, f1, f3
    23f4:	54007469 	strpl	r7, [r0], #-1129
    23f8:	4f5f4d49 	svcmi	0x005f4d49
    23fc:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    2400:	616f6c65 	cmnvs	pc, r5, ror #24
    2404:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2408:	00676966 	rsbeq	r6, r7, r6, ror #18
    240c:	5f4d4954 	svcpl	0x004d4954
    2410:	50314349 	eorspl	r4, r1, r9, asr #6
    2414:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2418:	00797469 	rsbseq	r7, r9, r9, ror #8
    241c:	5f4d4954 	svcpl	0x004d4954
    2420:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2424:	75747061 	ldrbvc	r7, [r4, #-97]!
    2428:	00316572 	eorseq	r6, r1, r2, ror r5
    242c:	5f4d4954 	svcpl	0x004d4954
    2430:	6449434f 	strbvs	r4, [r9], #-847
    2434:	7453656c 	ldrbvc	r6, [r3], #-1388
    2438:	00657461 	rsbeq	r7, r5, r1, ror #8
    243c:	73706d74 	cmnvc	r0, #7424	; 0x1d00
    2440:	0072636d 	rsbseq	r6, r2, sp, ror #6
    2444:	5f4d4954 	svcpl	0x004d4954
    2448:	4633434f 	ldrtmi	r4, [r3], -pc, asr #6
    244c:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2450:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2454:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2458:	5400784d 	strpl	r7, [r0], #-2125
    245c:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2460:	6563726f 	strbvs	r7, [r3, #-623]!
    2464:	74634164 	strbtvc	r4, [r3], #-356
    2468:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    246c:	5f4d4954 	svcpl	0x004d4954
    2470:	50324349 	eorspl	r4, r2, r9, asr #6
    2474:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2478:	00797469 	rsbseq	r7, r9, r9, ror #8
    247c:	5f4d4954 	svcpl	0x004d4954
    2480:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    2484:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    2488:	61637365 	cmnvs	r3, r5, ror #6
    248c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2490:	5f4d4954 	svcpl	0x004d4954
    2494:	76616c53 	undefined
    2498:	646f4d65 	strbtvs	r4, [pc], #3429	; 24a0 <__Stack_Size+0x20a0>
    249c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    24a0:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    24a4:	74534953 	ldrbvc	r4, [r3], #-2387
    24a8:	00657461 	rsbeq	r7, r5, r1, ror #8
    24ac:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    24b0:	54003172 	strpl	r3, [r0], #-370
    24b4:	545f4d49 	ldrbpl	r4, [pc], #3401	; 24bc <__Stack_Size+0x20bc>
    24b8:	44657079 	strbtmi	r7, [r5], #-121
    24bc:	54006665 	strpl	r6, [r0], #-1637
    24c0:	4f5f4d49 	svcmi	0x005f4d49
    24c4:	6e493243 	cdpvs	2, 4, cr3, cr9, cr3, {2}
    24c8:	54007469 	strpl	r7, [r0], #-1129
    24cc:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 178b <__Stack_Size+0x138b>
    24d0:	6c435254 	sfmvs	f5, 2, [r3], {84}
    24d4:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    24d8:	3265646f 	rsbcc	r6, r5, #1862270976	; 0x6f000000
    24dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    24e0:	54006769 	strpl	r6, [r0], #-1897
    24e4:	435f3149 	cmpmi	pc, #1073741842	; 0x40000012
    24e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24ec:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    24f0:	65475f4d 	strbvs	r5, [r7, #-3917]
    24f4:	70614374 	rsbvc	r4, r1, r4, ror r3
    24f8:	65727574 	ldrbvs	r7, [r2, #-1396]!
    24fc:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2500:	65475f4d 	strbvs	r5, [r7, #-3917]
    2504:	70614374 	rsbvc	r4, r1, r4, ror r3
    2508:	65727574 	ldrbvs	r7, [r2, #-1396]!
    250c:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2510:	65475f4d 	strbvs	r5, [r7, #-3917]
    2514:	70614374 	rsbvc	r4, r1, r4, ror r3
    2518:	65727574 	ldrbvs	r7, [r2, #-1396]!
    251c:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    2520:	75505f4d 	ldrbvc	r5, [r0, #-3917]
    2524:	0065736c 	rsbeq	r7, r5, ip, ror #6
    2528:	5f4d4954 	svcpl	0x004d4954
    252c:	42414d44 	submi	r4, r1, #4352	; 0x1100
    2530:	74737275 	ldrbtvc	r7, [r3], #-629
    2534:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2538:	54006874 	strpl	r6, [r0], #-2164
    253c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2540:	6b636f6c 	blvs	18de2f8 <__Stack_Size+0x18ddef8>
    2544:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2548:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    254c:	4d495400 	cfstrdmi	mvd5, [r9]
    2550:	74754f5f 	ldrbtvc	r4, [r5], #-3935
    2554:	53747570 	cmnpl	r4, #469762048	; 0x1c000000
    2558:	65746174 	ldrbvs	r6, [r4, #-372]!
    255c:	4d495400 	cfstrdmi	mvd5, [r9]
    2560:	656c435f 	strbvs	r4, [ip, #-863]!
    2564:	6c467261 	sfmvs	f7, 2, [r6], {97}
    2568:	54006761 	strpl	r6, [r0], #-1889
    256c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2570:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2574:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    2578:	54006665 	strpl	r6, [r0], #-1637
    257c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2580:	45785254 	ldrbmi	r5, [r8, #-596]!
    2584:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    2588:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    258c:	6b636f6c 	blvs	18de344 <__Stack_Size+0x18ddf44>
    2590:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2594:	54006769 	strpl	r6, [r0], #-1897
    2598:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    259c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    25a0:	65505449 	ldrbvs	r5, [r0, #-1097]
    25a4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    25a8:	74694267 	strbtvc	r4, [r9], #-615
    25ac:	4d495400 	cfstrdmi	mvd5, [r9]
    25b0:	414d445f 	cmpmi	sp, pc, asr r4
    25b4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    25b8:	54006769 	strpl	r6, [r0], #-1897
    25bc:	415f4d49 	cmpmi	pc, r9, asr #26
    25c0:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    25c4:	616f6c65 	cmnvs	pc, r5, ror #24
    25c8:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    25cc:	00676966 	rsbeq	r6, r7, r6, ror #18
    25d0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    25d4:	30316632 	eorscc	r6, r1, r2, lsr r6
    25d8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    25dc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    25e0:	74732f63 	ldrbtvc	r2, [r3], #-3939
    25e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    25e8:	5f783031 	svcpl	0x00783031
    25ec:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    25f0:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    25f4:	44425f4d 	strbmi	r5, [r2], #-3917
    25f8:	6e495254 	mcrvs	2, 2, r5, cr9, cr4, {2}
    25fc:	74537469 	ldrbvc	r7, [r3], #-1129
    2600:	74637572 	strbtvc	r7, [r3], #-1394
    2604:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2608:	72656363 	rsbvc	r6, r5, #-1946157055	; 0x8c000001
    260c:	4d495400 	cfstrdmi	mvd5, [r9]
    2610:	7465535f 	strbtvc	r5, [r5], #-863
    2614:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2618:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    261c:	6f697369 	svcvs	0x00697369
    2620:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2624:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2628:	73614632 	cmnvc	r1, #52428800	; 0x3200000
    262c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2630:	00676966 	rsbeq	r6, r7, r6, ror #18
    2634:	5f4d4954 	svcpl	0x004d4954
    2638:	61657242 	cmnvs	r5, r2, asr #4
    263c:	6c6f506b 	stclvs	0, cr5, [pc], #-428
    2640:	74697261 	strbtvc	r7, [r9], #-609
    2644:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2648:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    264c:	7463656c 	strbtvc	r6, [r3], #-1388
    2650:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2654:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2658:	65676769 	strbvs	r6, [r7, #-1897]!
    265c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2660:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2664:	6142656d 	cmpvs	r2, sp, ror #10
    2668:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    266c:	74537469 	ldrbvc	r7, [r3], #-1129
    2670:	74637572 	strbtvc	r7, [r3], #-1394
    2674:	4d495400 	cfstrdmi	mvd5, [r9]
    2678:	6c65535f 	stclvs	3, cr5, [r5], #-380
    267c:	4f746365 	svcmi	0x00746365
    2680:	004d7843 	subeq	r7, sp, r3, asr #16
    2684:	5f4d4954 	svcpl	0x004d4954
    2688:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    268c:	4d495400 	cfstrdmi	mvd5, [r9]
    2690:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    2694:	76654c4b 	strbtvc	r4, [r5], -fp, asr #24
    2698:	54006c65 	strpl	r6, [r0], #-3173
    269c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    26a0:	6f437465 	svcvs	0x00437465
    26a4:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    26a8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    26ac:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    26b0:	756f5341 	strbvc	r5, [pc, #-833]!	; 2377 <__Stack_Size+0x1f77>
    26b4:	00656372 	rsbeq	r6, r5, r2, ror r3
    26b8:	5f4d4954 	svcpl	0x004d4954
    26bc:	6f636e45 	svcvs	0x00636e45
    26c0:	4d726564 	cfldr64mi	mvdx6, [r2, #-400]!
    26c4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    26c8:	5f4d4954 	svcpl	0x004d4954
    26cc:	72504349 	subsvc	r4, r0, #603979777	; 0x24000001
    26d0:	61637365 	cmnvs	r3, r5, ror #6
    26d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    26d8:	5f4d4954 	svcpl	0x004d4954
    26dc:	6c43434f 	mcrrvs	3, 4, r4, r3, cr15
    26e0:	00726165 	rsbseq	r6, r2, r5, ror #2
    26e4:	5f4d4954 	svcpl	0x004d4954
    26e8:	52435350 	subpl	r5, r3, #1073741825	; 0x40000001
    26ec:	616f6c65 	cmnvs	pc, r5, ror #24
    26f0:	646f4d64 	strbtvs	r4, [pc], #3428	; 26f8 <__Stack_Size+0x22f8>
    26f4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    26f8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    26fc:	646d4378 	strbtvs	r4, [sp], #-888
    2700:	4d495400 	cfstrdmi	mvd5, [r9]
    2704:	7465475f 	strbtvc	r4, [r5], #-1887
    2708:	73657250 	cmnvc	r5, #5	; 0x5
    270c:	656c6163 	strbvs	r6, [ip, #-355]!
    2710:	78450072 	stmdavc	r5, {r1, r4, r5, r6}^
    2714:	47525474 	undefined
    2718:	746c6946 	strbtvc	r6, [ip], #-2374
    271c:	54007265 	strpl	r7, [r0], #-613
    2720:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2724:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2728:	5474696e 	ldrbtpl	r6, [r4], #-2414
    272c:	44657079 	strbtmi	r7, [r5], #-121
    2730:	54006665 	strpl	r6, [r0], #-1637
    2734:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2738:	63656c65 	cmnvs	r5, #25856	; 0x6500
    273c:	6c614874 	stclvs	8, cr4, [r1], #-464
    2740:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2744:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2748:	5f4d4954 	svcpl	0x004d4954
    274c:	656e6547 	strbvs	r6, [lr, #-1351]!
    2750:	65746172 	ldrbvs	r6, [r4, #-370]!
    2754:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2758:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    275c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2760:	32434974 	subcc	r4, r3, #1900544	; 0x1d0000
    2764:	73657250 	cmnvc	r5, #5	; 0x5
    2768:	656c6163 	strbvs	r6, [ip, #-355]!
    276c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2770:	65525f4d 	ldrbvs	r5, [r2, #-3917]
    2774:	69746570 	ldmdbvs	r4!, {r4, r5, r6, r8, sl, sp, lr}^
    2778:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    277c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2780:	00726574 	rsbseq	r6, r2, r4, ror r5
    2784:	5f4d4954 	svcpl	0x004d4954
    2788:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    278c:	4d495400 	cfstrdmi	mvd5, [r9]
    2790:	6572425f 	ldrbvs	r4, [r2, #-607]!
    2794:	54006b61 	strpl	r6, [r0], #-2913
    2798:	4f5f4d49 	svcmi	0x005f4d49
    279c:	6f504e43 	svcvs	0x00504e43
    27a0:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    27a4:	54007974 	strpl	r7, [r0], #-2420
    27a8:	545f4d49 	ldrbpl	r4, [pc], #3401	; 27b0 <__Stack_Size+0x23b0>
    27ac:	78457849 	stmdavc	r5, {r0, r3, r6, fp, ip, sp, lr}^
    27b0:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    27b4:	4c436c61 	mcrrmi	12, 6, r6, r3, cr1
    27b8:	756f534b 	strbvc	r5, [pc, #-843]!	; 2475 <__Stack_Size+0x2075>
    27bc:	00656372 	rsbeq	r6, r5, r2, ror r3
    27c0:	5f4d4954 	svcpl	0x004d4954
    27c4:	656d6954 	strbvs	r6, [sp, #-2388]!
    27c8:	65736142 	ldrbvs	r6, [r3, #-322]!
    27cc:	74696e49 	strbtvc	r6, [r9], #-3657
    27d0:	4d495400 	cfstrdmi	mvd5, [r9]
    27d4:	6470555f 	ldrbtvs	r5, [r0], #-1375
    27d8:	44657461 	strbtmi	r7, [r5], #-1121
    27dc:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    27e0:	6f43656c 	svcvs	0x0043656c
    27e4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    27e8:	4d495400 	cfstrdmi	mvd5, [r9]
    27ec:	6470555f 	ldrbtvs	r5, [r0], #-1375
    27f0:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    27f4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    27f8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    27fc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2800:	74696e49 	strbtvc	r6, [r9], #-3657
    2804:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2808:	54007463 	strpl	r7, [r0], #-1123
    280c:	435f3349 	cmpmi	pc, #603979777	; 0x24000001
    2810:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2814:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2818:	6f435f4d 	svcvs	0x00435f4d
    281c:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2820:	646f4d72 	strbtvs	r4, [pc], #3442	; 2828 <__Stack_Size+0x2428>
    2824:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2828:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    282c:	65646f63 	strbvs	r6, [r4, #-3939]!
    2830:	746e4972 	strbtvc	r4, [lr], #-2418
    2834:	61667265 	cmnvs	r6, r5, ror #4
    2838:	6f436563 	svcvs	0x00436563
    283c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2840:	4d495400 	cfstrdmi	mvd5, [r9]
    2844:	756f435f 	strbvc	r4, [pc, #-863]!	; 24ed <__Stack_Size+0x20ed>
    2848:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    284c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2850:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2854:	54006769 	strpl	r6, [r0], #-1897
    2858:	535f4d49 	cmppl	pc, #4672	; 0x1240
    285c:	6f437465 	svcvs	0x00437465
    2860:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    2864:	54003365 	strpl	r3, [r0], #-869
    2868:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    286c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2870:	5233434f 	eorspl	r4, r3, #1006632961	; 0x3c000001
    2874:	54006665 	strpl	r6, [r0], #-1637
    2878:	4f5f4d49 	svcmi	0x005f4d49
    287c:	6e493443 	cdpvs	4, 4, cr3, cr9, cr3, {2}
    2880:	54007469 	strpl	r7, [r0], #-1129
    2884:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2888:	6563726f 	strbvs	r7, [r3, #-623]!
    288c:	34434f64 	strbcc	r4, [r3], #-3940
    2890:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2894:	54006769 	strpl	r6, [r0], #-1897
    2898:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    289c:	6f437465 	svcvs	0x00437465
    28a0:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    28a4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    28a8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    28ac:	74696e49 	strbtvc	r6, [r9], #-3657
    28b0:	75727453 	ldrbvc	r7, [r2, #-1107]!
    28b4:	54007463 	strpl	r7, [r0], #-1123
    28b8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    28bc:	63656c65 	cmnvs	r5, #25856	; 0x6500
    28c0:	616c5374 	smcvs	50484
    28c4:	6f4d6576 	svcvs	0x004d6576
    28c8:	54006564 	strpl	r6, [r0], #-1380
    28cc:	4f5f4d49 	svcmi	0x005f4d49
    28d0:	61463143 	cmpvs	r6, r3, asr #2
    28d4:	6f437473 	svcvs	0x00437473
    28d8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    28dc:	4d495400 	cfstrdmi	mvd5, [r9]
    28e0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    28e4:	656c6449 	strbvs	r6, [ip, #-1097]!
    28e8:	74617453 	strbtvc	r7, [r1], #-1107
    28ec:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    28f0:	54455f4d 	strbpl	r5, [r5], #-3917
    28f4:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    28f8:	00676966 	rsbeq	r6, r7, r6, ror #18
    28fc:	5f4d4954 	svcpl	0x004d4954
    2900:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2904:	616c6f50 	cmnvs	ip, r0, asr pc
    2908:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    290c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2910:	54006769 	strpl	r6, [r0], #-1897
    2914:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2918:	43535043 	cmpmi	r3, #67	; 0x43
    291c:	4d495400 	cfstrdmi	mvd5, [r9]
    2920:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    2924:	6f53746e 	svcvs	0x0053746e
    2928:	65637275 	strbvs	r7, [r3, #-629]!
    292c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2930:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2934:	6d740031 	ldclvs	0, cr0, [r4, #-196]!
    2938:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    293c:	54003272 	strpl	r3, [r0], #-626
    2940:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2944:	6e6e6168 	powvsez	f6, f6, #0.0
    2948:	54006c65 	strpl	r6, [r0], #-3173
    294c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2950:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2954:	4d4f4374 	stclmi	3, cr4, [pc, #-464]
    2958:	4d495400 	cfstrdmi	mvd5, [r9]
    295c:	5043435f 	subpl	r4, r3, pc, asr r3
    2960:	6f6c6572 	svcvs	0x006c6572
    2964:	6f436461 	svcvs	0x00436461
    2968:	6f72746e 	svcvs	0x0072746e
    296c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2970:	6f70706f 	svcvs	0x0070706f
    2974:	65746973 	ldrbvs	r6, [r4, #-2419]!
    2978:	656c6573 	strbvs	r6, [ip, #-1395]!
    297c:	6f697463 	svcvs	0x00697463
    2980:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2984:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2988:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    298c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2990:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2994:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2998:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    299c:	65505f4d 	ldrbvs	r5, [r0, #-3917]
    29a0:	646f6972 	strbtvs	r6, [pc], #2418	; 29a8 <__Stack_Size+0x25a8>
    29a4:	4d495400 	cfstrdmi	mvd5, [r9]
    29a8:	7465535f 	strbtvc	r5, [r5], #-863
    29ac:	50314349 	eorspl	r4, r1, r9, asr #6
    29b0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    29b4:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    29b8:	4d495400 	cfstrdmi	mvd5, [r9]
    29bc:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    29c0:	4d495400 	cfstrdmi	mvd5, [r9]
    29c4:	7465535f 	strbtvc	r5, [r5], #-863
    29c8:	50334349 	eorspl	r4, r3, r9, asr #6
    29cc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    29d0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    29d4:	4d495400 	cfstrdmi	mvd5, [r9]
    29d8:	5343495f 	movtpl	r4, #14687	; 0x395f
    29dc:	63656c65 	cmnvs	r5, #25856	; 0x6500
    29e0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    29e4:	4d495400 	cfstrdmi	mvd5, [r9]
    29e8:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    29ec:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    29f0:	646f4d6b 	strbtvs	r4, [pc], #3435	; 29f8 <__Stack_Size+0x25f8>
    29f4:	6f433165 	svcvs	0x00433165
    29f8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29fc:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2a00:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2a04:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2a08:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2a0c:	7463656c 	strbtvc	r6, [r3], #-1388
    2a10:	50656e4f 	rsbpl	r6, r5, pc, asr #28
    2a14:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    2a18:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2a1c:	4d495400 	cfstrdmi	mvd5, [r9]
    2a20:	4d434f5f 	stclmi	15, cr4, [r3, #-380]
    2a24:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2a28:	5f4d4954 	svcpl	0x004d4954
    2a2c:	4f475254 	svcmi	0x00475254
    2a30:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2a34:	54006563 	strpl	r6, [r0], #-1379
    2a38:	4f5f4d49 	svcmi	0x005f4d49
    2a3c:	53525353 	cmppl	r2, #1275068417	; 0x4c000001
    2a40:	65746174 	ldrbvs	r6, [r4, #-372]!
    2a44:	4d495400 	cfstrdmi	mvd5, [r9]
    2a48:	5043495f 	subpl	r4, r3, pc, asr r9
    2a4c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2a50:	00797469 	rsbseq	r7, r9, r9, ror #8
    2a54:	5f4d4954 	svcpl	0x004d4954
    2a58:	6c727443 	cfldrdvs	mvd7, [r2], #-268
    2a5c:	4f4d5750 	svcmi	0x004d5750
    2a60:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2a64:	69007374 	stmdbvs	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
    2a68:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    2a6c:	7469736f 	strbtvc	r7, [r9], #-879
    2a70:	6c6f7065 	stclvs	0, cr7, [pc], #-404
    2a74:	74697261 	strbtvc	r7, [r9], #-609
    2a78:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2a7c:	44425f4d 	strbmi	r5, [r2], #-3917
    2a80:	6f435254 	svcvs	0x00435254
    2a84:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a88:	4d495400 	cfstrdmi	mvd5, [r9]
    2a8c:	656c435f 	strbvs	r4, [ip, #-863]!
    2a90:	434f7261 	movtmi	r7, #62049	; 0xf261
    2a94:	66655232 	undefined
    2a98:	4d495400 	cfstrdmi	mvd5, [r9]
    2a9c:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    2aa0:	65747845 	ldrbvs	r7, [r4, #-2117]!
    2aa4:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2aa8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2aac:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2ab0:	00676966 	rsbeq	r6, r7, r6, ror #18
    2ab4:	5f4d4954 	svcpl	0x004d4954
    2ab8:	7473614d 	ldrbtvc	r6, [r3], #-333
    2abc:	6c537265 	lfmvs	f7, 2, [r3], {101}
    2ac0:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    2ac4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2ac8:	5f4d4954 	svcpl	0x004d4954
    2acc:	6f747541 	svcvs	0x00747541
    2ad0:	6974616d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, sp, lr}^
    2ad4:	74754f63 	ldrbtvc	r4, [r5], #-3939
    2ad8:	00747570 	rsbseq	r7, r4, r0, ror r5
    2adc:	5f4d4954 	svcpl	0x004d4954
    2ae0:	41746553 	cmnmi	r4, r3, asr r5
    2ae4:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    2ae8:	616f6c65 	cmnvs	pc, r5, ror #24
    2aec:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2af0:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1bab <__Stack_Size+0x17ab>
    2af4:	74757074 	ldrbtvc	r7, [r5], #-116
    2af8:	6174534e 	cmnvs	r4, lr, asr #6
    2afc:	54006574 	strpl	r6, [r0], #-1396
    2b00:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2b08 <__Stack_Size+0x2708>
    2b04:	6d43414d 	stfvse	f4, [r3, #-308]
    2b08:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2b0c:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2b10:	6142656d 	cmpvs	r2, sp, ror #10
    2b14:	74536573 	ldrbvc	r6, [r3], #-1395
    2b18:	74637572 	strbtvc	r7, [r3], #-1394
    2b1c:	74696e49 	strbtvc	r6, [r9], #-3657
    2b20:	4d495400 	cfstrdmi	mvd5, [r9]
    2b24:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2b28:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b2c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b30:	6f465f4d 	svcvs	0x00465f4d
    2b34:	64656372 	strbtvs	r6, [r5], #-882
    2b38:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    2b3c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b40:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b44:	6f435f34 	svcvs	0x00435f34
    2b48:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b4c:	4d495400 	cfstrdmi	mvd5, [r9]
    2b50:	6165445f 	cmnvs	r5, pc, asr r4
    2b54:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    2b58:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2b5c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2b60:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2b64:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2b68:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2b6c:	6f504e32 	svcvs	0x00504e32
    2b70:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2b74:	6f437974 	svcvs	0x00437974
    2b78:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b7c:	4d495400 	cfstrdmi	mvd5, [r9]
    2b80:	34434f5f 	strbcc	r4, [r3], #-3935
    2b84:	616c6f50 	cmnvs	ip, r0, asr pc
    2b88:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b90:	54006769 	strpl	r6, [r0], #-1897
    2b94:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b98:	53525444 	cmppl	r2, #1140850688	; 0x44000000
    2b9c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2ba0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2ba4:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ba8:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2bac:	4f726165 	svcmi	0x00726165
    2bb0:	65523143 	ldrbvs	r3, [r2, #-323]
    2bb4:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2bb8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2bbc:	6c6f5033 	stclvs	0, cr5, [pc], #-204
    2bc0:	74697261 	strbtvc	r7, [r9], #-609
    2bc4:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2bc8:	00676966 	rsbeq	r6, r7, r6, ror #18
    2bcc:	5f4d4954 	svcpl	0x004d4954
    2bd0:	54747845 	ldrbtpl	r7, [r4], #-2117
    2bd4:	6f504752 	svcvs	0x00504752
    2bd8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2bdc:	54007974 	strpl	r7, [r0], #-2420
    2be0:	505f4d49 	subspl	r4, pc, r9, asr #26
    2be4:	43494d57 	movtmi	r4, #40279	; 0x9d57
    2be8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2bec:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2bf0:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2bf4:	6142656d 	cmpvs	r2, sp, ror #10
    2bf8:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    2bfc:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    2c00:	65446570 	strbvs	r6, [r4, #-1392]
    2c04:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2c08:	65475f4d 	strbvs	r5, [r7, #-3917]
    2c0c:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    2c10:	75746174 	ldrbvc	r6, [r4, #-372]!
    2c14:	6d740073 	ldclvs	0, cr0, [r4, #-460]!
    2c18:	32726370 	rsbscc	r6, r2, #-1073741823	; 0xc0000001
    2c1c:	4d495400 	cfstrdmi	mvd5, [r9]
    2c20:	0054495f 	subseq	r4, r4, pc, asr r9
    2c24:	5f4d4954 	svcpl	0x004d4954
    2c28:	63726f46 	cmnvs	r2, #280	; 0x118
    2c2c:	434f6465 	movtmi	r6, #62565	; 0xf465
    2c30:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    2c34:	00676966 	rsbeq	r6, r7, r6, ror #18
    2c38:	5f4d4954 	svcpl	0x004d4954
    2c3c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2c40:	5f4d4954 	svcpl	0x004d4954
    2c44:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2c48:	54007469 	strpl	r7, [r0], #-1129
    2c4c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2c50:	6c694643 	stclvs	6, cr4, [r9], #-268
    2c54:	00726574 	rsbseq	r6, r2, r4, ror r5
    2c58:	5f4d4954 	svcpl	0x004d4954
    2c5c:	656c6553 	strbvs	r6, [ip, #-1363]!
    2c60:	614d7463 	cmpvs	sp, r3, ror #8
    2c64:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    2c68:	76616c53 	undefined
    2c6c:	646f4d65 	strbtvs	r4, [pc], #3429	; 2c74 <__Stack_Size+0x2874>
    2c70:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2c74:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2c78:	7463656c 	strbtvc	r6, [r3], #-1388
    2c7c:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    2c80:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2c84:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2c88:	4d495400 	cfstrdmi	mvd5, [r9]
    2c8c:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2c90:	6c616373 	stclvs	3, cr6, [r1], #-460
    2c94:	6f437265 	svcvs	0x00437265
    2c98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c9c:	4d495400 	cfstrdmi	mvd5, [r9]
    2ca0:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2ca4:	616c6f50 	cmnvs	ip, r0, asr pc
    2ca8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2cac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2cb0:	69006769 	stmdbvs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2cb4:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
    2cb8:	69647265 	stmdbvs	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    2cbc:	65646976 	strbvs	r6, [r4, #-2422]!
    2cc0:	53550072 	cmppl	r5, #114	; 0x72
    2cc4:	5f545241 	svcpl	0x00545241
    2cc8:	41485043 	cmpmi	r8, r3, asr #32
    2ccc:	41535500 	cmpmi	r3, r0, lsl #10
    2cd0:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2cd4:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    2cd8:	61637365 	cmnvs	r3, r5, ror #6
    2cdc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2ce0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2ce4:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    2ce8:	55007469 	strpl	r7, [r0, #-1129]
    2cec:	54524153 	ldrbpl	r4, [r2], #-339
    2cf0:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2cf4:	61657242 	cmnvs	r5, r2, asr #4
    2cf8:	7465446b 	strbtvc	r4, [r5], #-1131
    2cfc:	4c746365 	ldclmi	3, cr6, [r4], #-404
    2d00:	74676e65 	strbtvc	r6, [r7], #-3685
    2d04:	53550068 	cmppl	r5, #104	; 0x68
    2d08:	5f545241 	svcpl	0x00545241
    2d0c:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2d10:	00666544 	rsbeq	r6, r6, r4, asr #10
    2d14:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d18:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2d1c:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    2d20:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2d24:	44657079 	strbtmi	r7, [r5], #-121
    2d28:	55006665 	strpl	r6, [r0, #-1637]
    2d2c:	54524153 	ldrbpl	r4, [r2], #-339
    2d30:	646d435f 	strbtvs	r4, [sp], #-863
    2d34:	41535500 	cmpmi	r3, r0, lsl #10
    2d38:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2d3c:	44646e65 	strbtmi	r6, [r4], #-3685
    2d40:	00617461 	rsbeq	r7, r1, r1, ror #8
    2d44:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d48:	61485f54 	cmpvs	r8, r4, asr pc
    2d4c:	7544666c 	strbvc	r6, [r4, #-1644]
    2d50:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    2d54:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2d58:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d5c:	61575f54 	cmpvs	r7, r4, asr pc
    2d60:	7055656b 	subsvc	r6, r5, fp, ror #10
    2d64:	41535500 	cmpmi	r3, r0, lsl #10
    2d68:	445f5452 	ldrbmi	r5, [pc], #1106	; 2d70 <__Stack_Size+0x2970>
    2d6c:	6d43414d 	stfvse	f4, [r3, #-308]
    2d70:	53550064 	cmppl	r5, #100	; 0x64
    2d74:	5f545241 	svcpl	0x00545241
    2d78:	7473614c 	ldrbtvc	r6, [r3], #-332
    2d7c:	00746942 	rsbseq	r6, r4, r2, asr #18
    2d80:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d84:	72495f54 	subvc	r5, r9, #336	; 0x150
    2d88:	6f4d4144 	svcvs	0x004d4144
    2d8c:	61006564 	tstvs	r0, r4, ror #10
    2d90:	6c636270 	sfmvs	f6, 2, [r3], #-448
    2d94:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2d98:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d9c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2da0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2da4:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    2da8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    2dac:	00746942 	rsbseq	r6, r4, r2, asr #18
    2db0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2db4:	75475f54 	strbvc	r5, [r7, #-3924]
    2db8:	54647261 	strbtpl	r7, [r4], #-609
    2dbc:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2dc0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2dc4:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2dc8:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2dcc:	65446b61 	strbvs	r6, [r4, #-2913]
    2dd0:	74636574 	strbtvc	r6, [r3], #-1396
    2dd4:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2dd8:	6f436874 	svcvs	0x00436874
    2ddc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2de0:	41535500 	cmpmi	r3, r0, lsl #10
    2de4:	465f5452 	undefined
    2de8:	0047414c 	subeq	r4, r7, ip, asr #2
    2dec:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2df0:	65445f54 	strbvs	r5, [r4, #-3924]
    2df4:	74696e49 	strbtvc	r6, [r9], #-3657
    2df8:	41535500 	cmpmi	r3, r0, lsl #10
    2dfc:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e00:	6b636f6c 	blvs	18debb8 <__Stack_Size+0x18de7b8>
    2e04:	74696e49 	strbtvc	r6, [r9], #-3657
    2e08:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2e0c:	55007463 	strpl	r7, [r0, #-1123]
    2e10:	54524153 	ldrbpl	r4, [r2], #-339
    2e14:	414d445f 	cmpmi	sp, pc, asr r4
    2e18:	00716552 	rsbseq	r6, r1, r2, asr r5
    2e1c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e20:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2e24:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    2e28:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2e2c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2e30:	73750074 	cmnvc	r5, #116	; 0x74
    2e34:	78747261 	ldmdavc	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    2e38:	65736162 	ldrbvs	r6, [r3, #-354]!
    2e3c:	43435200 	movtmi	r5, #12800	; 0x3200
    2e40:	6f6c435f 	svcvs	0x006c435f
    2e44:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    2e48:	75746174 	ldrbvc	r6, [r4, #-372]!
    2e4c:	53550073 	cmppl	r5, #115	; 0x73
    2e50:	5f545241 	svcpl	0x00545241
    2e54:	41746553 	cmnmi	r4, r3, asr r5
    2e58:	65726464 	ldrbvs	r6, [r2, #-1124]!
    2e5c:	55007373 	strpl	r7, [r0, #-883]
    2e60:	54524153 	ldrbpl	r4, [r2], #-339
    2e64:	7465535f 	strbtvc	r5, [r5], #-863
    2e68:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    2e6c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    2e70:	53550065 	cmppl	r5, #101	; 0x65
    2e74:	5f545241 	svcpl	0x00545241
    2e78:	646e6553 	strbtvs	r6, [lr], #-1363
    2e7c:	61657242 	cmnvs	r5, r2, asr #4
    2e80:	5355006b 	cmppl	r5, #107	; 0x6b
    2e84:	5f545241 	svcpl	0x00545241
    2e88:	6f435449 	svcvs	0x00435449
    2e8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e90:	41535500 	cmpmi	r3, r0, lsl #10
    2e94:	00785452 	rsbseq	r5, r8, r2, asr r4
    2e98:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e9c:	6d535f54 	ldclvs	15, cr5, [r3, #-336]
    2ea0:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    2ea4:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    2ea8:	5500646d 	strpl	r6, [r0, #-1133]
    2eac:	54524153 	ldrbpl	r4, [r2], #-339
    2eb0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2eb4:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2eb8:	00746375 	rsbseq	r6, r4, r5, ror r3
    2ebc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2ec0:	64415f54 	strbvs	r5, [r1], #-3924
    2ec4:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    2ec8:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    2ecc:	736f7074 	cmnvc	pc, #116	; 0x74
    2ed0:	41535500 	cmpmi	r3, r0, lsl #10
    2ed4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2ed8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2edc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2ee0:	41535500 	cmpmi	r3, r0, lsl #10
    2ee4:	475f5452 	undefined
    2ee8:	54497465 	strbpl	r7, [r9], #-1125
    2eec:	74617453 	strbtvc	r7, [r1], #-1107
    2ef0:	55007375 	strpl	r7, [r0, #-885]
    2ef4:	54524153 	ldrbpl	r4, [r2], #-339
    2ef8:	4472495f 	ldrbtmi	r4, [r2], #-2399
    2efc:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2f00:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f04:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f08:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2f0c:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2f10:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f14:	65525f54 	ldrbvs	r5, [r2, #-3924]
    2f18:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2f1c:	61577265 	cmpvs	r7, r5, ror #4
    2f20:	7055656b 	subsvc	r6, r5, fp, ror #10
    2f24:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2f28:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f2c:	72495f54 	subvc	r5, r9, #336	; 0x150
    2f30:	6d434144 	stfvse	f4, [r3, #-272]
    2f34:	53550064 	cmppl	r5, #100	; 0x64
    2f38:	5f545241 	svcpl	0x00545241
    2f3c:	434e494c 	movtmi	r4, #59724	; 0xe94c
    2f40:	6600646d 	strvs	r6, [r0], -sp, ror #8
    2f44:	74636172 	strbtvc	r6, [r3], #-370
    2f48:	616e6f69 	cmnvs	lr, r9, ror #30
    2f4c:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    2f50:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    2f54:	41535500 	cmpmi	r3, r0, lsl #10
    2f58:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2f5c:	7472616d 	ldrbtvc	r6, [r2], #-365
    2f60:	64726143 	ldrbtvs	r6, [r2], #-323
    2f64:	4b43414e 	blmi	10d34a4 <__Stack_Size+0x10d30a4>
    2f68:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2f6c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f70:	65475f54 	strbvs	r5, [r7, #-3924]
    2f74:	616c4674 	smcvs	50276
    2f78:	61745367 	cmnvs	r4, r7, ror #6
    2f7c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2f80:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f84:	54495f54 	strbpl	r5, [r9], #-3924
    2f88:	41535500 	cmpmi	r3, r0, lsl #10
    2f8c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2f90:	6b636f6c 	blvs	18ded48 <__Stack_Size+0x18de948>
    2f94:	74696e49 	strbtvc	r6, [r9], #-3657
    2f98:	41535500 	cmpmi	r3, r0, lsl #10
    2f9c:	575f5452 	undefined
    2fa0:	55656b61 	strbpl	r6, [r5, #-2913]!
    2fa4:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    2fa8:	00676966 	rsbeq	r6, r7, r6, ror #18
    2fac:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2fb0:	65525f54 	ldrbvs	r5, [r2, #-3924]
    2fb4:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2fb8:	74614465 	strbtvc	r4, [r1], #-1125
    2fbc:	53550061 	cmppl	r5, #97	; 0x61
    2fc0:	5f545241 	svcpl	0x00545241
    2fc4:	73657250 	cmnvc	r5, #5	; 0x5
    2fc8:	656c6163 	strbvs	r6, [ip, #-355]!
    2fcc:	53550072 	cmppl	r5, #114	; 0x72
    2fd0:	5f545241 	svcpl	0x00545241
    2fd4:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    2fd8:	6d747300 	ldclvs	3, cr7, [r4]
    2fdc:	31663233 	cmncc	r6, r3, lsr r2
    2fe0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2fe4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2fe8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2fec:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2ff0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2ff4:	6173755f 	cmnvs	r3, pc, asr r5
    2ff8:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    2ffc:	61737500 	cmnvs	r3, r0, lsl #10
    3000:	65727472 	ldrbvs	r7, [r2, #-1138]!
    3004:	53550067 	cmppl	r5, #103	; 0x67
    3008:	5f545241 	svcpl	0x00545241
    300c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    3010:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3014:	5f007469 	svcpl	0x00007469
    3018:	61747365 	cmnvs	r4, r5, ror #6
    301c:	5f006b63 	svcpl	0x00006b63
    3020:	74616473 	strbtvc	r6, [r1], #-1139
    3024:	65520061 	ldrbvs	r0, [r2, #-97]
    3028:	5f746573 	svcpl	0x00746573
    302c:	646e6148 	strbtvs	r6, [lr], #-328
    3030:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3034:	446c7570 	strbtmi	r7, [ip], #-1392
    3038:	00747365 	rsbseq	r7, r4, r5, ror #6
    303c:	6469735f 	strbtvs	r7, [r9], #-863
    3040:	00617461 	rsbeq	r7, r1, r1, ror #8
    3044:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
    3048:	655f0073 	ldrbvs	r0, [pc, #-115]	; 2fdd <__Stack_Size+0x2bdd>
    304c:	61746164 	cmnvs	r4, r4, ror #2
    3050:	6d747300 	ldclvs	3, cr7, [r4]
    3054:	31663233 	cmncc	r6, r3, lsr r2
    3058:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    305c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3060:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    3064:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    3068:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    306c:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
    3070:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    3074:	5f670063 	svcpl	0x00670063
    3078:	566e6670 	undefined
    307c:	6f746365 	svcvs	0x00746365
    3080:	70007372 	andvc	r7, r0, r2, ror r3
    3084:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3088:	735f0063 	cmpvc	pc, #99	; 0x63
    308c:	00737362 	rsbseq	r7, r3, r2, ror #6
    3090:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    3094:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    3098:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    309c:	646c6975 	strbtvs	r6, [ip], #-2421
    30a0:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    30a4:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    30a8:	615c646c 	cmpvs	ip, ip, ror #8
    30ac:	652d6d72 	strvs	r6, [sp, #-3442]!
    30b0:	5c696261 	sfmpl	f6, 2, [r9], #-388
    30b4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    30b8:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    30bc:	5c636269 	sfmpl	f6, 2, [r3], #-420
    30c0:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    30c4:	2e006269 	cdpcs	2, 0, cr6, cr0, cr9, {3}
    30c8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    30cc:	2f2e2e2f 	svccs	0x002e2e2f
    30d0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    30d4:	63672f2e 	cmnvs	r7, #184	; 0xb8
    30d8:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    30dc:	2f302e33 	svccs	0x00302e33
    30e0:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    30e4:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    30e8:	2f636269 	svccs	0x00636269
    30ec:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    30f0:	612f6269 	teqvs	pc, r9, ror #4
    30f4:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    30f8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    30fc:	74655f5f 	strbtvc	r5, [r5], #-3935
    3100:	6178635f 	cmnvs	r8, pc, asr r3
    3104:	655f5f00 	ldrbvs	r5, [pc, #-3840]	; 220c <__Stack_Size+0x1e0c>
    3108:	6e6f5f74 	mcrvs	15, 3, r5, cr15, cr4, {3}
    310c:	74697865 	strbtvc	r7, [r9], #-2149
    3110:	615f5f00 	cmpvs	pc, r0, lsl #30
    3114:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    3118:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    311c:	00736570 	rsbseq	r6, r3, r0, ror r5
    3120:	74655f5f 	strbtvc	r5, [r5], #-3935
    3124:	6574615f 	ldrbvs	r6, [r4, #-351]!
    3128:	00746978 	rsbseq	r6, r4, r8, ror r9
    312c:	6f73645f 	svcvs	0x0073645f
    3130:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
    3134:	00656c64 	rsbeq	r6, r5, r4, ror #24
    3138:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    313c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3140:	2f2e2e2f 	svccs	0x002e2e2f
    3144:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    3148:	342d6363 	strtcc	r6, [sp], #-867
    314c:	302e332e 	eorcc	r3, lr, lr, lsr #6
    3150:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    3154:	2f62696c 	svccs	0x0062696c
    3158:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    315c:	6474732f 	ldrbtvs	r7, [r4], #-815
    3160:	2f62696c 	svccs	0x0062696c
    3164:	74697865 	strbtvc	r7, [r9], #-2149
    3168:	5f00632e 	svcpl	0x0000632e
    316c:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    3170:	61725f00 	cmnvs	r2, r0, lsl #30
    3174:	3834646e 	ldmdacc	r4!, {r1, r2, r3, r5, r6, sl, sp, lr}
    3178:	6d655f00 	stclvs	15, cr5, [r5]
    317c:	65677265 	strbvs	r7, [r7, #-613]!
    3180:	0079636e 	rsbseq	r6, r9, lr, ror #6
    3184:	7263775f 	rsbvc	r7, r3, #24903680	; 0x17c0000
    3188:	626d6f74 	rsbvs	r6, sp, #464	; 0x1d0
    318c:	6174735f 	cmnvs	r4, pc, asr r3
    3190:	5f006574 	svcpl	0x00006574
    3194:	72736377 	rsbsvc	r6, r3, #-603979775	; 0xdc000001
    3198:	626d6f74 	rsbvs	r6, sp, #464	; 0x1d0
    319c:	74735f73 	ldrbtvc	r5, [r3], #-3955
    31a0:	00657461 	rsbeq	r7, r5, r1, ror #8
    31a4:	66626c5f 	undefined
    31a8:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    31ac:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    31b0:	776f7472 	undefined
    31b4:	74735f63 	ldrbtvc	r5, [r3], #-3939
    31b8:	00657461 	rsbeq	r7, r5, r1, ror #8
    31bc:	7463775f 	strbtvc	r7, [r3], #-1887
    31c0:	5f626d6f 	svcpl	0x00626d6f
    31c4:	74617473 	strbtvc	r7, [r1], #-1139
    31c8:	5f5f0065 	svcpl	0x005f0065
    31cc:	735f6d74 	cmpvc	pc, #7424	; 0x1d00
    31d0:	5f006365 	svcpl	0x00006365
    31d4:	66756275 	undefined
    31d8:	61625f00 	cmnvs	r2, r0, lsl #30
    31dc:	5f006573 	svcpl	0x00006573
    31e0:	5f6d745f 	svcpl	0x006d745f
    31e4:	72756f68 	rsbsvc	r6, r5, #416	; 0x1a0
    31e8:	735f5f00 	cmpvc	pc, #0	; 0x0
    31ec:	6f5f0066 	svcvs	0x005f0066
    31f0:	78655f6e 	stmdavc	r5!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    31f4:	615f7469 	cmpvs	pc, r9, ror #8
    31f8:	00736772 	rsbseq	r6, r3, r2, ror r7
    31fc:	6f6f635f 	svcvs	0x006f635f
    3200:	0065696b 	rsbeq	r6, r5, fp, ror #18
    3204:	67735f5f 	undefined
    3208:	0065756c 	rsbeq	r7, r5, ip, ror #10
    320c:	616c665f 	cmnvs	ip, pc, asr r6
    3210:	5f007367 	svcpl	0x00007367
    3214:	635f7369 	cmpvs	pc, #-1543503871	; 0xa4000001
    3218:	5f006178 	svcpl	0x00006178
    321c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3220:	625f006e 	subsvs	r0, pc, #110	; 0x6e
    3224:	69736b6c 	ldmdbvs	r3!, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
    3228:	5f00657a 	svcpl	0x0000657a
    322c:	62747663 	rsbsvs	r7, r4, #103809024	; 0x6300000
    3230:	5f006675 	svcpl	0x00006675
    3234:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
    3238:	5f007465 	svcpl	0x00007465
    323c:	7273626d 	rsbsvc	r6, r3, #-805306362	; 0xd0000006
    3240:	63776f74 	cmnvs	r7, #464	; 0x1d0
    3244:	74735f73 	ldrbtvc	r5, [r3], #-3955
    3248:	00657461 	rsbeq	r7, r5, r1, ror #8
    324c:	72626d5f 	rsbvc	r6, r2, #6080	; 0x17c0
    3250:	5f6e656c 	svcpl	0x006e656c
    3254:	74617473 	strbtvc	r7, [r1], #-1139
    3258:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    325c:	6772616e 	ldrbvs	r6, [r2, -lr, ror #2]!
    3260:	665f0073 	undefined
    3264:	5f00736e 	svcpl	0x0000736e
    3268:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    326c:	6c665f00 	stclvs	15, cr5, [r6]
    3270:	5f6b636f 	svcpl	0x006b636f
    3274:	735f0074 	cmpvc	pc, #116	; 0x74
    3278:	72656474 	rsbvc	r6, r5, #1946157056	; 0x74000000
    327c:	425f0072 	subsmi	r0, pc, #114	; 0x72
    3280:	6e696769 	cdpvs	7, 6, cr6, cr9, cr9, {3}
    3284:	725f0074 	subsvc	r0, pc, #116	; 0x74
    3288:	00646165 	rsbeq	r6, r4, r5, ror #2
    328c:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
    3290:	5f746c75 	svcpl	0x00746c75
    3294:	5f5f006b 	svcpl	0x005f006b
    3298:	5f006d74 	svcpl	0x00006d74
    329c:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    32a0:	735f0062 	cmpvc	pc, #98	; 0x62
    32a4:	756f6474 	strbvc	r6, [pc, #-1140]!	; 2e38 <__Stack_Size+0x2a38>
    32a8:	635f0074 	cmpvs	pc, #116	; 0x74
    32ac:	656c7476 	strbvs	r7, [ip, #-1142]!
    32b0:	665f006e 	ldrbvs	r0, [pc], -lr, rrx
    32b4:	00656c69 	rsbeq	r6, r5, r9, ror #24
    32b8:	6f696e5f 	svcvs	0x00696e5f
    32bc:	5f007362 	svcpl	0x00007362
    32c0:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    32c4:	00307469 	eorseq	r7, r0, r9, ror #8
    32c8:	6769735f 	undefined
    32cc:	5f6c616e 	svcpl	0x006c616e
    32d0:	00667562 	rsbeq	r7, r6, r2, ror #10
    32d4:	6373615f 	cmnvs	r3, #-1073741801	; 0xc0000017
    32d8:	656d6974 	strbvs	r6, [sp, #-2420]!
    32dc:	6675625f 	undefined
    32e0:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    32e4:	746c7573 	strbtvc	r7, [ip], #-1395
    32e8:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
    32ec:	77006863 	strvc	r6, [r0, -r3, ror #16]
    32f0:	5f746e69 	svcpl	0x00746e69
    32f4:	6c5f0074 	mrrcvs	0, 7, r0, pc, cr4
    32f8:	006b636f 	rsbeq	r6, fp, pc, ror #6
    32fc:	6c756d5f 	ldclvs	13, cr6, [r5], #-380
    3300:	775f0074 	undefined
    3304:	65746972 	ldrbvs	r6, [r4, #-2418]!
    3308:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3310 <__Stack_Size+0x2f10>
    330c:	65795f6d 	ldrbvs	r5, [r9, #-3949]!
    3310:	5f007261 	svcpl	0x00007261
    3314:	7478656e 	ldrbtvc	r6, [r8], #-1390
    3318:	5f5f0066 	svcpl	0x005f0066
    331c:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]
    3320:	5f006e6f 	svcpl	0x00006e6f
    3324:	6964735f 	stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    3328:	696e6964 	stmdbvs	lr!, {r2, r5, r6, r8, fp, sp, lr}^
    332c:	675f0074 	undefined
    3330:	616d6d61 	cmnvs	sp, r1, ror #26
    3334:	6769735f 	undefined
    3338:	6d61676e 	stclvs	7, cr6, [r1, #-440]!
    333c:	72665f00 	rsbvc	r5, r6, #0	; 0x0
    3340:	696c6565 	stmdbvs	ip!, {r0, r2, r5, r6, r8, sl, sp, lr}^
    3344:	5f007473 	svcpl	0x00007473
    3348:	4b434f4c 	blmi	10d7080 <__Stack_Size+0x10d6c80>
    334c:	4345525f 	movtmi	r5, #21087	; 0x525f
    3350:	49535255 	ldmdbmi	r3, {r0, r2, r4, r6, r9, ip, lr}^
    3354:	545f4556 	ldrbpl	r4, [pc], #1366	; 335c <__Stack_Size+0x2f5c>
    3358:	656e5f00 	strbvs	r5, [lr, #-3840]!
    335c:	5f5f0077 	svcpl	0x005f0077
    3360:	795f6d74 	ldmdbvc	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
    3364:	00796164 	rsbseq	r6, r9, r4, ror #2
    3368:	62735f5f 	rsbsvs	r5, r3, #380	; 0x17c
    336c:	5f006675 	svcpl	0x00006675
    3370:	73626f69 	cmnvc	r2, #420	; 0x1a4
    3374:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
    3378:	00454c49 	subeq	r4, r5, r9, asr #24
    337c:	73626d5f 	cmnvc	r2, #6080	; 0x17c0
    3380:	65746174 	ldrbvs	r6, [r4, #-372]!
    3384:	5f00745f 	svcpl	0x0000745f
    3388:	4946735f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    338c:	5f00454c 	svcpl	0x0000454c
    3390:	646e6172 	strbtvs	r6, [lr], #-370
    3394:	78656e5f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    3398:	6d5f0074 	ldclvs	0, cr0, [pc, #-464]
    339c:	6e656c62 	cdpvs	12, 6, cr6, cr5, cr2, {3}
    33a0:	6174735f 	cmnvs	r4, pc, asr r3
    33a4:	5f006574 	svcpl	0x00006574
    33a8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    33ac:	646e695f 	strbtvs	r6, [lr], #-2399
    33b0:	75635f00 	strbvc	r5, [r3, #-3840]!
    33b4:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    33b8:	6f6c5f74 	svcvs	0x006c5f74
    33bc:	656c6163 	strbvs	r6, [ip, #-355]!
    33c0:	635f5f00 	cmpvs	pc, #0	; 0x0
    33c4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
    33c8:	5f007075 	svcpl	0x00007075
    33cc:	7778616d 	ldrbvc	r6, [r8, -sp, ror #2]!
    33d0:	5f007364 	svcpl	0x00007364
    33d4:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    33d8:	735f0074 	cmpvc	pc, #116	; 0x74
    33dc:	00646565 	rsbeq	r6, r4, r5, ror #10
    33e0:	6f635f5f 	svcvs	0x00635f5f
    33e4:	00746e75 	rsbseq	r6, r4, r5, ror lr
    33e8:	61765f5f 	cmnvs	r6, pc, asr pc
    33ec:	0065756c 	rsbeq	r7, r5, ip, ror #10
    33f0:	6565735f 	strbvs	r7, [r5, #-863]!
    33f4:	665f006b 	ldrbvs	r0, [pc], -fp, rrx
    33f8:	5f736f70 	svcpl	0x00736f70
    33fc:	655f0074 	ldrbvs	r0, [pc, #-116]	; 3390 <__Stack_Size+0x2f90>
    3400:	6f6e7272 	svcvs	0x006e7272
    3404:	745f5f00 	ldrbvc	r5, [pc], #3840	; 340c <__Stack_Size+0x300c>
    3408:	696d5f6d 	stmdbvs	sp!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    340c:	735f006e 	cmpvc	pc, #110	; 0x6e
    3410:	6f747274 	svcvs	0x00747274
    3414:	616c5f6b 	cmnvs	ip, fp, ror #30
    3418:	5f007473 	svcpl	0x00007473
    341c:	79746e66 	ldmdbvc	r4!, {r1, r2, r5, r6, r9, sl, fp, sp, lr}^
    3420:	00736570 	rsbseq	r6, r3, r0, ror r5
    3424:	6464615f 	strbtvs	r6, [r4], #-351
    3428:	555f5f00 	ldrbpl	r5, [pc, #-3840]	; 2530 <__Stack_Size+0x2130>
    342c:	676e6f4c 	strbvs	r6, [lr, -ip, asr #30]!
    3430:	65675f00 	strbvs	r5, [r7, #-3840]!
    3434:	74616474 	strbtvc	r6, [r1], #-1140
    3438:	72655f65 	rsbvc	r5, r5, #404	; 0x194
    343c:	675f0072 	undefined
    3440:	61626f6c 	cmnvs	r2, ip, ror #30
    3444:	6d695f6c 	stclvs	15, cr5, [r9, #-432]!
    3448:	65727570 	ldrbvs	r7, [r2, #-1392]!
    344c:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    3450:	75635f00 	strbvc	r5, [r3, #-3840]!
    3454:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    3458:	61635f74 	smcvs	13812
    345c:	6f676574 	svcvs	0x00676574
    3460:	63007972 	movwvs	r7, #2418	; 0x972
    3464:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3468:	756e755f 	strbvc	r7, [lr, #-1375]!
    346c:	5f646573 	svcpl	0x00646573
    3470:	646e6172 	strbtvs	r6, [lr], #-370
    3474:	64775f00 	ldrbtvs	r5, [r7], #-3840
    3478:	5f5f0073 	svcpl	0x005f0073
    347c:	775f6d74 	undefined
    3480:	00796164 	rsbseq	r6, r9, r4, ror #2
    3484:	756c675f 	strbvc	r6, [ip, #-1887]!
    3488:	6e5f0065 	cdpvs	0, 5, cr0, cr15, cr5, {3}
    348c:	6c6c616d 	stfvse	f6, [ip], #-436
    3490:	5f00636f 	svcpl	0x0000636f
    3494:	6134366c 	teqvs	r4, ip, ror #12
    3498:	6675625f 	undefined
    349c:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    34a0:	75665f67 	strbvc	r5, [r6, #-3943]!
    34a4:	5f00636e 	svcpl	0x0000636e
    34a8:	6675626e 	ldrbtvs	r6, [r5], -lr, ror #4
    34ac:	6e755f00 	cdpvs	15, 7, cr5, cr5, cr0, {0}
    34b0:	64657375 	strbtvs	r7, [r5], #-885
    34b4:	745f5f00 	ldrbvc	r5, [pc], #3840	; 34bc <__Stack_Size+0x30bc>
    34b8:	73695f6d 	cmnvc	r9, #436	; 0x1b4
    34bc:	00747364 	rsbseq	r7, r4, r4, ror #6
    34c0:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    34c4:	69746c61 	ldmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    34c8:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
    34cc:	5f006675 	svcpl	0x00006675
    34d0:	736f6c63 	cmnvc	pc, #25344	; 0x6300
    34d4:	725f0065 	subsvc	r0, pc, #101	; 0x65
    34d8:	5f003834 	svcpl	0x00003834
    34dc:	6f74626d 	svcvs	0x0074626d
    34e0:	735f6377 	cmpvc	pc, #-603979775	; 0xdc000001
    34e4:	65746174 	ldrbvs	r6, [r4, #-372]!
    34e8:	35705f00 	ldrbcc	r5, [r0, #-3840]!
    34ec:	5f5f0073 	svcpl	0x005f0073
    34f0:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]
    34f4:	00796164 	rsbseq	r6, r9, r4, ror #2
    34f8:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    34fc:	645f6572 	ldrbvs	r6, [pc], #1394	; 3504 <__Stack_Size+0x3104>
    3500:	00617461 	rsbeq	r7, r1, r1, ror #8
    3504:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3508:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    350c:	2f2e2e2f 	svccs	0x002e2e2f
    3510:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    3514:	342d6363 	strtcc	r6, [sp], #-867
    3518:	302e332e 	eorcc	r3, lr, lr, lsr #6
    351c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    3520:	2f62696c 	svccs	0x0062696c
    3524:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    3528:	6565722f 	strbvs	r7, [r5, #-559]!
    352c:	692f746e 	stmdbvs	pc!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    3530:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    3534:	00632e65 	rsbeq	r2, r3, r5, ror #28
    3538:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    353c:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    3540:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    3544:	646c6975 	strbtvs	r6, [ip], #-2421
    3548:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    354c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    3550:	615c646c 	cmpvs	ip, ip, ror #8
    3554:	652d6d72 	strvs	r6, [sp, #-3442]!
    3558:	5c696261 	sfmpl	f6, 2, [r9], #-388
    355c:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3560:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    3564:	5c636269 	sfmpl	f6, 2, [r3], #-420
    3568:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    356c:	5f5f0074 	svcpl	0x005f0074
    3570:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    3574:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3578:	735f7961 	cmpvc	pc, #1589248	; 0x184000
    357c:	74726174 	ldrbtvc	r6, [r2], #-372
    3580:	7a697300 	bvc	1a60188 <__Stack_Size+0x1a5fd88>
    3584:	00745f65 	rsbseq	r5, r4, r5, ror #30
    3588:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    358c:	615f696e 	cmpvs	pc, lr, ror #18
    3590:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    3594:	646e655f 	strbtvs	r6, [lr], #-1375
    3598:	705f5f00 	subsvc	r5, pc, r0, lsl #30
    359c:	6e696572 	mcrvs	5, 3, r6, cr9, cr2, {3}
    35a0:	615f7469 	cmpvs	pc, r9, ror #8
    35a4:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    35a8:	646e655f 	strbtvs	r6, [lr], #-1375
    35ac:	2f2e2e00 	svccs	0x002e2e00
    35b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    35b4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    35b8:	2f2e2e2f 	svccs	0x002e2e2f
    35bc:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    35c0:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    35c4:	656e2f30 	strbvs	r2, [lr, #-3888]!
    35c8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    35cc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    35d0:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    35d4:	692f6373 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
    35d8:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    35dc:	5f5f0063 	svcpl	0x005f0063
    35e0:	74696e69 	strbtvc	r6, [r9], #-3689
    35e4:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    35e8:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2c8f <__Stack_Size+0x288f>
    35ec:	5f00646e 	svcpl	0x0000646e
    35f0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    35f4:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
    35f8:	615f7469 	cmpvs	pc, r9, ror #8
    35fc:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    3600:	5c3a6300 	ldcpl	3, cr6, [sl]
    3604:	616e6977 	smcvs	59031
    3608:	5c736d72 	ldclpl	13, cr6, [r3], #-456
    360c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    3610:	63675c64 	cmnvs	r7, #25600	; 0x6400
    3614:	75622d63 	strbvc	r2, [r2, #-3427]!
    3618:	5c646c69 	stclpl	12, cr6, [r4], #-420
    361c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!
    3620:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3624:	77656e5c 	undefined
    3628:	5c62696c 	stclpl	9, cr6, [r2], #-432
    362c:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    3630:	73696d5c 	cmnvc	r9, #5888	; 0x1700
    3634:	5f5f0063 	svcpl	0x005f0063
    3638:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    363c:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
    3640:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
    3644:	00796172 	rsbseq	r6, r9, r2, ror r1
    3648:	72705f5f 	rsbsvc	r5, r0, #380	; 0x17c
    364c:	696e6965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, sp, lr}^
    3650:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    3654:	5f796172 	svcpl	0x00796172
    3658:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    365c:	5f5f0074 	svcpl	0x005f0074
    3660:	74696e69 	strbtvc	r6, [r9], #-3689
    3664:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3668:	735f7961 	cmpvc	pc, #1589248	; 0x184000
    366c:	74726174 	ldrbtvc	r6, [r2], #-372
    3670:	696c6100 	stmdbvs	ip!, {r8, sp, lr}^
    3674:	64656e67 	strbtvs	r6, [r5], #-3687
    3678:	6464615f 	strbtvs	r6, [r4], #-351
    367c:	3a630072 	bcc	18c384c <__Stack_Size+0x18c344c>
    3680:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    3684:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    3688:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    368c:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    3690:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    3694:	646c6975 	strbtvs	r6, [ip], #-2421
    3698:	6d72615c 	ldfvse	f6, [r2, #-368]!
    369c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    36a0:	656e5c69 	strbvs	r5, [lr, #-3177]!
    36a4:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    36a8:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    36ac:	74735c63 	ldrbtvc	r5, [r3], #-3171
    36b0:	676e6972 	undefined
    36b4:	2f2e2e00 	svccs	0x002e2e00
    36b8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    36bc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    36c0:	2f2e2e2f 	svccs	0x002e2e2f
    36c4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    36c8:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    36cc:	656e2f30 	strbvs	r2, [lr, #-3888]!
    36d0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    36d4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    36d8:	74732f63 	ldrbtvc	r2, [r3], #-3939
    36dc:	676e6972 	undefined
    36e0:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!
    36e4:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
    36e8:	656d0063 	strbvs	r0, [sp, #-99]!
    36ec:	7465736d 	strbtvc	r7, [r5], #-877
    36f0:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
    36f4:	00726566 	rsbseq	r6, r2, r6, ror #10
    36f8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    36fc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3700:	2f2e2e2f 	svccs	0x002e2e2f
    3704:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    3708:	342d6363 	strtcc	r6, [sp], #-867
    370c:	302e332e 	eorcc	r3, lr, lr, lsr #6
    3710:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    3714:	2f62696c 	svccs	0x0062696c
    3718:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    371c:	6474732f 	ldrbtvs	r7, [r4], #-815
    3720:	2f62696c 	svccs	0x0062696c
    3724:	74615f5f 	strbtvc	r5, [r1], #-3935
    3728:	74697865 	strbtvc	r7, [r9], #-2149
    372c:	7400632e 	strvc	r6, [r0], #-814
    3730:	00657079 	rsbeq	r7, r5, r9, ror r0
    3734:	65725f5f 	ldrbvs	r5, [r2, #-3935]!
    3738:	74736967 	ldrbtvc	r6, [r3], #-2407
    373c:	655f7265 	ldrbvs	r7, [pc, #-613]	; 34df <__Stack_Size+0x30df>
    3740:	70746978 	rsbsvc	r6, r4, r8, ror r9
    3744:	00636f72 	rsbeq	r6, r3, r2, ror pc
    3748:	61635f5f 	cmnvs	r3, pc, asr pc
    374c:	655f6c6c 	ldrbvs	r6, [pc, #-3180]	; 2ae8 <__Stack_Size+0x26e8>
    3750:	70746978 	rsbsvc	r6, r4, r8, ror r9
    3754:	73636f72 	cmnvc	r3, #456	; 0x1c8
    3758:	2f2e2e00 	svccs	0x002e2e00
    375c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3760:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3764:	2f2e2e2f 	svccs	0x002e2e2f
    3768:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    376c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    3770:	656e2f30 	strbvs	r2, [lr, #-3888]!
    3774:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    3778:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    377c:	74732f63 	ldrbtvc	r2, [r3], #-3939
    3780:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    3784:	635f5f2f 	cmpvs	pc, #188	; 0xbc
    3788:	5f6c6c61 	svcpl	0x006c6c61
    378c:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    3790:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    3794:	73616c00 	cmnvc	r1, #0	; 0x0
    3798:	72007074 	andvc	r7, r0, #116	; 0x74
    379c:	61747365 	cmnvs	r4, r5, ror #6
    37a0:	Address 0x000037a0 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000034 	andeq	r0, r0, r4, lsr r0
       4:	00000036 	andeq	r0, r0, r6, lsr r0
       8:	365d0001 	ldrbcc	r0, [sp], -r1
       c:	a0000000 	andge	r0, r0, r0
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	00087d00 	andeq	r7, r8, r0, lsl #26
      18:	00000000 	andeq	r0, r0, r0
      1c:	a0000000 	andge	r0, r0, r0
      20:	a2000000 	andge	r0, r0, #0	; 0x0
      24:	01000000 	tsteq	r0, r0
      28:	00a25d00 	adceq	r5, r2, r0, lsl #26
      2c:	00a80000 	adceq	r0, r8, r0
      30:	00020000 	andeq	r0, r2, r0
      34:	00a80c7d 	adceq	r0, r8, sp, ror ip
      38:	01480000 	cmpeq	r8, r0
      3c:	00020000 	andeq	r0, r2, r0
      40:	0000107d 	andeq	r1, r0, sp, ror r0
      44:	00000000 	andeq	r0, r0, r0
      48:	01480000 	cmpeq	r8, r0
      4c:	014a0000 	cmpeq	sl, r0
      50:	00010000 	andeq	r0, r1, r0
      54:	00014a5d 	andeq	r4, r1, sp, asr sl
      58:	00014c00 	andeq	r4, r1, r0, lsl #24
      5c:	7d000200 	sfmvc	f0, 4, [r0]
      60:	00014c14 	andeq	r4, r1, r4, lsl ip
      64:	00030c00 	andeq	r0, r3, r0, lsl #24
      68:	7d000200 	sfmvc	f0, 4, [r0]
      6c:	00000020 	andeq	r0, r0, r0, lsr #32
      70:	00000000 	andeq	r0, r0, r0
      74:	00010400 	andeq	r0, r1, r0, lsl #8
      78:	00010600 	.word	0x00010600
      7c:	5d000100 	.word	0x5d000100
      80:	00000106 	.word	0x00000106
      84:	00000108 	.word	0x00000108
      88:	047d0002 	.word	0x047d0002
      8c:	00000108 	.word	0x00000108
      90:	00000110 	.word	0x00000110
      94:	087d0002 	.word	0x087d0002
	...
      a0:	00000110 	.word	0x00000110
      a4:	00000112 	.word	0x00000112
      a8:	125d0001 	.word	0x125d0001
      ac:	14000001 	.word	0x14000001
      b0:	02000001 	.word	0x02000001
      b4:	14047d00 	.word	0x14047d00
      b8:	1c000001 	.word	0x1c000001
      bc:	02000001 	.word	0x02000001
      c0:	00087d00 	.word	0x00087d00
      c4:	00000000 	.word	0x00000000
      c8:	1c000000 	.word	0x1c000000
      cc:	1e000001 	.word	0x1e000001
      d0:	01000001 	.word	0x01000001
      d4:	011e5d00 	.word	0x011e5d00
      d8:	01200000 	.word	0x01200000
      dc:	00020000 	.word	0x00020000
      e0:	0120047d 	.word	0x0120047d
      e4:	01280000 	.word	0x01280000
      e8:	00020000 	.word	0x00020000
      ec:	0000087d 	.word	0x0000087d
      f0:	00000000 	.word	0x00000000
      f4:	01280000 	.word	0x01280000
      f8:	012a0000 	.word	0x012a0000
      fc:	00010000 	.word	0x00010000
     100:	00012a5d 	.word	0x00012a5d
     104:	00012c00 	.word	0x00012c00
     108:	7d000200 	.word	0x7d000200
     10c:	00012c04 	.word	0x00012c04
     110:	00013400 	.word	0x00013400
     114:	7d000200 	.word	0x7d000200
     118:	00000008 	.word	0x00000008
     11c:	00000000 	.word	0x00000000
     120:	00002c00 	.word	0x00002c00
     124:	00002e00 	.word	0x00002e00
     128:	5d000100 	.word	0x5d000100
     12c:	0000002e 	.word	0x0000002e
     130:	00000032 	.word	0x00000032
     134:	047d0002 	.word	0x047d0002
     138:	00000032 	.word	0x00000032
     13c:	00000040 	.word	0x00000040
     140:	087d0002 	.word	0x087d0002
	...
     14c:	00000040 	.word	0x00000040
     150:	00000042 	.word	0x00000042
     154:	425d0001 	.word	0x425d0001
     158:	44000000 	.word	0x44000000
     15c:	02000000 	.word	0x02000000
     160:	44147d00 	.word	0x44147d00
     164:	34000000 	.word	0x34000000
     168:	02000001 	.word	0x02000001
     16c:	00207d00 	.word	0x00207d00
     170:	00000000 	.word	0x00000000
     174:	34000000 	.word	0x34000000
     178:	36000001 	.word	0x36000001
     17c:	01000001 	.word	0x01000001
     180:	01365d00 	.word	0x01365d00
     184:	013c0000 	.word	0x013c0000
     188:	00020000 	.word	0x00020000
     18c:	013c107d 	.word	0x013c107d
     190:	01860000 	.word	0x01860000
     194:	00020000 	.word	0x00020000
     198:	0000187d 	.word	0x0000187d
     19c:	00000000 	.word	0x00000000
     1a0:	01880000 	.word	0x01880000
     1a4:	018a0000 	.word	0x018a0000
     1a8:	00010000 	.word	0x00010000
     1ac:	00018a5d 	.word	0x00018a5d
     1b0:	00018c00 	.word	0x00018c00
     1b4:	7d000200 	.word	0x7d000200
     1b8:	00018c04 	.word	0x00018c04
     1bc:	00020c00 	.word	0x00020c00
     1c0:	7d000200 	.word	0x7d000200
     1c4:	00000008 	.word	0x00000008
	...
     1d0:	00000200 	.word	0x00000200
     1d4:	5d000100 	.word	0x5d000100
     1d8:	00000002 	.word	0x00000002
     1dc:	00000038 	.word	0x00000038
     1e0:	087d0002 	.word	0x087d0002
	...
     1ec:	00000038 	.word	0x00000038
     1f0:	0000003a 	.word	0x0000003a
     1f4:	3a5d0001 	.word	0x3a5d0001
     1f8:	64000000 	.word	0x64000000
     1fc:	02000000 	.word	0x02000000
     200:	00087d00 	.word	0x00087d00
     204:	00000000 	.word	0x00000000
     208:	38000000 	.word	0x38000000
     20c:	3e000000 	.word	0x3e000000
     210:	01000000 	.word	0x01000000
     214:	003e5000 	.word	0x003e5000
     218:	00640000 	.word	0x00640000
     21c:	00010000 	.word	0x00010000
     220:	00000054 	.word	0x00000054
     224:	00000000 	.word	0x00000000
     228:	00006400 	.word	0x00006400
     22c:	00006600 	.word	0x00006600
     230:	5d000100 	.word	0x5d000100
     234:	00000066 	.word	0x00000066
     238:	00000070 	.word	0x00000070
     23c:	047d0002 	.word	0x047d0002
     240:	00000070 	.word	0x00000070
     244:	0000007a 	.word	0x0000007a
     248:	087d0002 	.word	0x087d0002
	...
     254:	00000064 	.word	0x00000064
     258:	0000006e 	.word	0x0000006e
     25c:	00500001 	.word	0x00500001
     260:	00000000 	.word	0x00000000
     264:	7c000000 	.word	0x7c000000
     268:	7e000000 	.word	0x7e000000
     26c:	01000000 	.word	0x01000000
     270:	007e5d00 	.word	0x007e5d00
     274:	00820000 	.word	0x00820000
     278:	00020000 	.word	0x00020000
     27c:	0082047d 	.word	0x0082047d
     280:	009c0000 	.word	0x009c0000
     284:	00020000 	.word	0x00020000
     288:	0000087d 	.word	0x0000087d
     28c:	00000000 	.word	0x00000000
     290:	007c0000 	.word	0x007c0000
     294:	00800000 	.word	0x00800000
     298:	00010000 	.word	0x00010000
     29c:	00008050 	.word	0x00008050
     2a0:	00008800 	.word	0x00008800
     2a4:	51000100 	.word	0x51000100
	...
     2b0:	0000009c 	.word	0x0000009c
     2b4:	0000009e 	.word	0x0000009e
     2b8:	9e5d0001 	.word	0x9e5d0001
     2bc:	b0000000 	.word	0xb0000000
     2c0:	02000000 	.word	0x02000000
     2c4:	00087d00 	.word	0x00087d00
     2c8:	00000000 	.word	0x00000000
     2cc:	9c000000 	.word	0x9c000000
     2d0:	a2000000 	.word	0xa2000000
     2d4:	01000000 	.word	0x01000000
     2d8:	00a25000 	.word	0x00a25000
     2dc:	00b00000 	.word	0x00b00000
     2e0:	00010000 	.word	0x00010000
     2e4:	00000054 	.word	0x00000054
     2e8:	00000000 	.word	0x00000000
     2ec:	0000b000 	.word	0x0000b000
     2f0:	0000b200 	.word	0x0000b200
     2f4:	5d000100 	.word	0x5d000100
     2f8:	000000b2 	.word	0x000000b2
     2fc:	000000b6 	.word	0x000000b6
     300:	147d0002 	.word	0x147d0002
     304:	000000b6 	.word	0x000000b6
     308:	000000f4 	.word	0x000000f4
     30c:	207d0002 	.word	0x207d0002
	...
     318:	000000b0 	.word	0x000000b0
     31c:	000000c6 	.word	0x000000c6
     320:	c6500001 	.word	0xc6500001
     324:	c8000000 	.word	0xc8000000
     328:	01000000 	.word	0x01000000
     32c:	00c85500 	.word	0x00c85500
     330:	00cc0000 	.word	0x00cc0000
     334:	00010000 	.word	0x00010000
     338:	0000dc50 	.word	0x0000dc50
     33c:	0000f400 	.word	0x0000f400
     340:	55000100 	.word	0x55000100
	...
     34c:	000000b0 	.word	0x000000b0
     350:	000000c6 	.word	0x000000c6
     354:	c6510001 	.word	0xc6510001
     358:	f4000000 	.word	0xf4000000
     35c:	01000000 	.word	0x01000000
     360:	00005700 	.word	0x00005700
     364:	00000000 	.word	0x00000000
     368:	00f40000 	.word	0x00f40000
     36c:	00f60000 	.word	0x00f60000
     370:	00010000 	.word	0x00010000
     374:	0000f65d 	.word	0x0000f65d
     378:	00010c00 	.word	0x00010c00
     37c:	7d000200 	.word	0x7d000200
     380:	00000010 	.word	0x00000010
     384:	00000000 	.word	0x00000000
     388:	0000f400 	.word	0x0000f400
     38c:	0000fe00 	.word	0x0000fe00
     390:	50000100 	.word	0x50000100
     394:	000000fe 	.word	0x000000fe
     398:	0000010c 	.word	0x0000010c
     39c:	00560001 	.word	0x00560001
     3a0:	00000000 	.word	0x00000000
     3a4:	f4000000 	.word	0xf4000000
     3a8:	fe000000 	.word	0xfe000000
     3ac:	01000000 	.word	0x01000000
     3b0:	00fe5100 	.word	0x00fe5100
     3b4:	010c0000 	.word	0x010c0000
     3b8:	00010000 	.word	0x00010000
     3bc:	00000055 	.word	0x00000055
     3c0:	00000000 	.word	0x00000000
     3c4:	00010c00 	.word	0x00010c00
     3c8:	00010e00 	.word	0x00010e00
     3cc:	5d000100 	.word	0x5d000100
     3d0:	0000010e 	.word	0x0000010e
     3d4:	00000112 	.word	0x00000112
     3d8:	0c7d0002 	.word	0x0c7d0002
     3dc:	00000112 	.word	0x00000112
     3e0:	00000126 	.word	0x00000126
     3e4:	107d0002 	.word	0x107d0002
	...
     3f0:	0000010c 	.word	0x0000010c
     3f4:	00000116 	.word	0x00000116
     3f8:	16500001 	.word	0x16500001
     3fc:	26000001 	.word	0x26000001
     400:	01000001 	.word	0x01000001
     404:	00005500 	.word	0x00005500
     408:	00000000 	.word	0x00000000
     40c:	01280000 	.word	0x01280000
     410:	012a0000 	.word	0x012a0000
     414:	00010000 	.word	0x00010000
     418:	00012a5d 	.word	0x00012a5d
     41c:	00012c00 	.word	0x00012c00
     420:	7d000200 	.word	0x7d000200
     424:	00012c10 	.word	0x00012c10
     428:	0001b400 	.word	0x0001b400
     42c:	7d000200 	.word	0x7d000200
     430:	00000020 	.word	0x00000020
     434:	00000000 	.word	0x00000000
     438:	00012800 	.word	0x00012800
     43c:	00013000 	.word	0x00013000
     440:	50000100 	.word	0x50000100
     444:	00000130 	.word	0x00000130
     448:	000001b4 	.word	0x000001b4
     44c:	00550001 	.word	0x00550001
     450:	00000000 	.word	0x00000000
     454:	28000000 	.word	0x28000000
     458:	36000001 	.word	0x36000001
     45c:	01000001 	.word	0x01000001
     460:	01365100 	.word	0x01365100
     464:	01b40000 	.word	0x01b40000
     468:	00010000 	.word	0x00010000
     46c:	00000054 	.word	0x00000054
	...
     478:	00000200 	.word	0x00000200
     47c:	5d000100 	.word	0x5d000100
     480:	00000002 	.word	0x00000002
     484:	00000004 	.word	0x00000004
     488:	0c7d0002 	.word	0x0c7d0002
     48c:	00000004 	.word	0x00000004
     490:	00000060 	.word	0x00000060
     494:	207d0002 	.word	0x207d0002
	...
     4a4:	00000008 	.word	0x00000008
     4a8:	08500001 	.word	0x08500001
     4ac:	10000000 	.word	0x10000000
     4b0:	01000000 	.word	0x01000000
     4b4:	00005400 	.word	0x00005400
     4b8:	00000000 	.word	0x00000000
     4bc:	00600000 	.word	0x00600000
     4c0:	00620000 	.word	0x00620000
     4c4:	00010000 	.word	0x00010000
     4c8:	0000625d 	.word	0x0000625d
     4cc:	00006400 	.word	0x00006400
     4d0:	7d000200 	.word	0x7d000200
     4d4:	00006404 	.word	0x00006404
     4d8:	00006c00 	.word	0x00006c00
     4dc:	7d000200 	.word	0x7d000200
     4e0:	00000008 	.word	0x00000008
     4e4:	00000000 	.word	0x00000000
     4e8:	00006000 	.word	0x00006000
     4ec:	00006800 	.word	0x00006800
     4f0:	50000100 	.word	0x50000100
	...
     4fc:	0000006c 	.word	0x0000006c
     500:	0000006e 	.word	0x0000006e
     504:	6e5d0001 	.word	0x6e5d0001
     508:	72000000 	.word	0x72000000
     50c:	02000000 	.word	0x02000000
     510:	720c7d00 	.word	0x720c7d00
     514:	a4000000 	.word	0xa4000000
     518:	02000000 	.word	0x02000000
     51c:	00107d00 	.word	0x00107d00
     520:	00000000 	.word	0x00000000
     524:	a4000000 	.word	0xa4000000
     528:	a6000000 	.word	0xa6000000
     52c:	01000000 	.word	0x01000000
     530:	00a65d00 	.word	0x00a65d00
     534:	00e80000 	.word	0x00e80000
     538:	00020000 	.word	0x00020000
     53c:	0000087d 	.word	0x0000087d
     540:	00000000 	.word	0x00000000
     544:	00a40000 	.word	0x00a40000
     548:	00ac0000 	.word	0x00ac0000
     54c:	00010000 	.word	0x00010000
     550:	0000ac50 	.word	0x0000ac50
     554:	0000e800 	.word	0x0000e800
     558:	54000100 	.word	0x54000100
	...
     564:	000000e8 	.word	0x000000e8
     568:	000000ee 	.word	0x000000ee
     56c:	ee5d0001 	.word	0xee5d0001
     570:	0a000000 	.word	0x0a000000
     574:	02000001 	.word	0x02000001
     578:	0a0c7d00 	.word	0x0a0c7d00
     57c:	60000001 	.word	0x60000001
     580:	02000001 	.word	0x02000001
     584:	00107d00 	.word	0x00107d00
     588:	00000000 	.word	0x00000000
     58c:	e8000000 	.word	0xe8000000
     590:	14000000 	.word	0x14000000
     594:	01000001 	.word	0x01000001
     598:	00005000 	.word	0x00005000
     59c:	00000000 	.word	0x00000000
     5a0:	00e80000 	.word	0x00e80000
     5a4:	01120000 	.word	0x01120000
     5a8:	00010000 	.word	0x00010000
     5ac:	00000051 	.word	0x00000051
     5b0:	00000000 	.word	0x00000000
     5b4:	00011200 	.word	0x00011200
     5b8:	00014a00 	.word	0x00014a00
     5bc:	51000100 	.word	0x51000100
	...
     5c8:	00000114 	.word	0x00000114
     5cc:	00000144 	.word	0x00000144
     5d0:	00500001 	.word	0x00500001
     5d4:	00000000 	.word	0x00000000
     5d8:	60000000 	.word	0x60000000
     5dc:	62000001 	.word	0x62000001
     5e0:	01000001 	.word	0x01000001
     5e4:	01625d00 	.word	0x01625d00
     5e8:	018a0000 	.word	0x018a0000
     5ec:	00020000 	.word	0x00020000
     5f0:	018a0c7d 	.word	0x018a0c7d
     5f4:	01ec0000 	.word	0x01ec0000
     5f8:	00020000 	.word	0x00020000
     5fc:	0000107d 	.word	0x0000107d
     600:	00000000 	.word	0x00000000
     604:	01600000 	.word	0x01600000
     608:	019c0000 	.word	0x019c0000
     60c:	00010000 	.word	0x00010000
     610:	0001aa50 	.word	0x0001aa50
     614:	0001ae00 	.word	0x0001ae00
     618:	50000100 	.word	0x50000100
	...
     624:	00000160 	.word	0x00000160
     628:	0000019a 	.word	0x0000019a
     62c:	00510001 	.word	0x00510001
     630:	00000000 	.word	0x00000000
     634:	60000000 	.word	0x60000000
     638:	80000001 	.word	0x80000001
     63c:	01000001 	.word	0x01000001
     640:	00005200 	.word	0x00005200
     644:	00000000 	.word	0x00000000
     648:	01980000 	.word	0x01980000
     64c:	01ba0000 	.word	0x01ba0000
     650:	00010000 	.word	0x00010000
     654:	0001d052 	.word	0x0001d052
     658:	0001d800 	.word	0x0001d800
     65c:	53000100 	.word	0x53000100
     660:	000001da 	.word	0x000001da
     664:	000001ec 	.word	0x000001ec
     668:	00530001 	.word	0x00530001
     66c:	00000000 	.word	0x00000000
     670:	9a000000 	.word	0x9a000000
     674:	ca000001 	.word	0xca000001
     678:	01000001 	.word	0x01000001
     67c:	00005100 	.word	0x00005100
     680:	00000000 	.word	0x00000000
     684:	0000      	.short	0x0000
     686:	0004      	.short	0x0004
     688:	00060000 	.word	0x00060000
     68c:	00010000 	.word	0x00010000
     690:	0000065d 	.word	0x0000065d
     694:	00001e00 	.word	0x00001e00
     698:	7d000200 	.word	0x7d000200
     69c:	00000008 	.word	0x00000008
     6a0:	00000000 	.word	0x00000000
     6a4:	00000400 	.word	0x00000400
     6a8:	00000c00 	.word	0x00000c00
     6ac:	50000100 	.word	0x50000100
     6b0:	0000000c 	.word	0x0000000c
     6b4:	0000001e 	.word	0x0000001e
     6b8:	00540001 	.word	0x00540001
     6bc:	00000000 	.word	0x00000000
     6c0:	20000000 	.word	0x20000000
     6c4:	22000000 	.word	0x22000000
     6c8:	01000000 	.word	0x01000000
     6cc:	00225d00 	.word	0x00225d00
     6d0:	003c0000 	.word	0x003c0000
     6d4:	00020000 	.word	0x00020000
     6d8:	0000087d 	.word	0x0000087d
     6dc:	00000000 	.word	0x00000000
     6e0:	00200000 	.word	0x00200000
     6e4:	002a0000 	.word	0x002a0000
     6e8:	00010000 	.word	0x00010000
     6ec:	00000050 	.word	0x00000050
     6f0:	00000000 	.word	0x00000000
     6f4:	00003c00 	.word	0x00003c00
     6f8:	00003e00 	.word	0x00003e00
     6fc:	5d000100 	.word	0x5d000100
     700:	0000003e 	.word	0x0000003e
     704:	00000046 	.word	0x00000046
     708:	047d0002 	.word	0x047d0002
     70c:	00000046 	.word	0x00000046
     710:	00000058 	.word	0x00000058
     714:	087d0002 	.word	0x087d0002
	...
     720:	00000058 	.word	0x00000058
     724:	0000005a 	.word	0x0000005a
     728:	5a5d0001 	.word	0x5a5d0001
     72c:	88000000 	.word	0x88000000
     730:	02000000 	.word	0x02000000
     734:	00087d00 	.word	0x00087d00
     738:	00000000 	.word	0x00000000
     73c:	58000000 	.word	0x58000000
     740:	70000000 	.word	0x70000000
     744:	01000000 	.word	0x01000000
     748:	00005000 	.word	0x00005000
     74c:	00000000 	.word	0x00000000
     750:	00880000 	.word	0x00880000
     754:	008c0000 	.word	0x008c0000
     758:	00010000 	.word	0x00010000
     75c:	00008c5d 	.word	0x00008c5d
     760:	0000a800 	.word	0x0000a800
     764:	7d000200 	.word	0x7d000200
     768:	0000a80c 	.word	0x0000a80c
     76c:	0000c000 	.word	0x0000c000
     770:	7d000200 	.word	0x7d000200
     774:	00000010 	.word	0x00000010
     778:	00000000 	.word	0x00000000
     77c:	00008800 	.word	0x00008800
     780:	00009a00 	.word	0x00009a00
     784:	50000100 	.word	0x50000100
     788:	0000009a 	.word	0x0000009a
     78c:	000000c0 	.word	0x000000c0
     790:	00550001 	.word	0x00550001
     794:	00000000 	.word	0x00000000
     798:	c0000000 	.word	0xc0000000
     79c:	c2000000 	.word	0xc2000000
     7a0:	01000000 	.word	0x01000000
     7a4:	00c25d00 	.word	0x00c25d00
     7a8:	00f80000 	.word	0x00f80000
     7ac:	00020000 	.word	0x00020000
     7b0:	0000087d 	.word	0x0000087d
     7b4:	00000000 	.word	0x00000000
     7b8:	00c00000 	.word	0x00c00000
     7bc:	00d00000 	.word	0x00d00000
     7c0:	00010000 	.word	0x00010000
     7c4:	0000d050 	.word	0x0000d050
     7c8:	0000da00 	.word	0x0000da00
     7cc:	54000100 	.word	0x54000100
	...
     7d8:	000000f8 	.word	0x000000f8
     7dc:	000000fa 	.word	0x000000fa
     7e0:	fa5d0001 	.word	0xfa5d0001
     7e4:	2c000000 	.word	0x2c000000
     7e8:	02000001 	.word	0x02000001
     7ec:	00087d00 	.word	0x00087d00
     7f0:	00000000 	.word	0x00000000
     7f4:	f8000000 	.word	0xf8000000
     7f8:	06000000 	.word	0x06000000
     7fc:	01000001 	.word	0x01000001
     800:	01065000 	.word	0x01065000
     804:	012c0000 	.word	0x012c0000
     808:	00010000 	.word	0x00010000
     80c:	00000054 	.word	0x00000054
     810:	00000000 	.word	0x00000000
     814:	00010e00 	.word	0x00010e00
     818:	00011200 	.word	0x00011200
     81c:	52000100 	.word	0x52000100
	...
     828:	0000012c 	.word	0x0000012c
     82c:	0000012e 	.word	0x0000012e
     830:	2e5d0001 	.word	0x2e5d0001
     834:	36000001 	.word	0x36000001
     838:	02000001 	.word	0x02000001
     83c:	36047d00 	.word	0x36047d00
     840:	48000001 	.word	0x48000001
     844:	02000001 	.word	0x02000001
     848:	00087d00 	.word	0x00087d00
     84c:	00000000 	.word	0x00000000
     850:	2c000000 	.word	0x2c000000
     854:	3e000001 	.word	0x3e000001
     858:	01000001 	.word	0x01000001
     85c:	00005000 	.word	0x00005000
	...
     868:	00060000 	.word	0x00060000
     86c:	00010000 	.word	0x00010000
     870:	00000050 	.word	0x00000050
     874:	00000000 	.word	0x00000000
     878:	00000800 	.word	0x00000800
     87c:	00000a00 	.word	0x00000a00
     880:	5d000100 	.word	0x5d000100
     884:	0000000a 	.word	0x0000000a
     888:	0000000c 	.word	0x0000000c
     88c:	087d0002 	.word	0x087d0002
     890:	0000000c 	.word	0x0000000c
     894:	00000088 	.word	0x00000088
     898:	207d0002 	.word	0x207d0002
	...
     8a4:	00000088 	.word	0x00000088
     8a8:	0000008a 	.word	0x0000008a
     8ac:	8a5d0001 	.word	0x8a5d0001
     8b0:	e4000000 	.word	0xe4000000
     8b4:	02000002 	.word	0x02000002
     8b8:	00087d00 	.word	0x00087d00
     8bc:	00000000 	.word	0x00000000
     8c0:	88000000 	.word	0x88000000
     8c4:	a4000000 	.word	0xa4000000
     8c8:	01000000 	.word	0x01000000
     8cc:	00fe5000 	.word	0x00fe5000
     8d0:	01000000 	.word	0x01000000
     8d4:	00010000 	.word	0x00010000
     8d8:	00015e50 	.word	0x00015e50
     8dc:	00016000 	.word	0x00016000
     8e0:	50000100 	.word	0x50000100
     8e4:	000001ba 	.word	0x000001ba
     8e8:	000001bc 	.word	0x000001bc
     8ec:	1e500001 	.word	0x1e500001
     8f0:	20000002 	.word	0x20000002
     8f4:	01000002 	.word	0x01000002
     8f8:	02825000 	.word	0x02825000
     8fc:	02840000 	.word	0x02840000
     900:	00010000 	.word	0x00010000
     904:	0002ce50 	.word	0x0002ce50
     908:	0002d000 	.word	0x0002d000
     90c:	50000100 	.word	0x50000100
	...
     918:	000000a0 	.word	0x000000a0
     91c:	000000a2 	.word	0x000000a2
     920:	ea540001 	.word	0xea540001
     924:	fe000000 	.word	0xfe000000
     928:	01000000 	.word	0x01000000
     92c:	01465400 	.word	0x01465400
     930:	015e0000 	.word	0x015e0000
     934:	00010000 	.word	0x00010000
     938:	0001a654 	.word	0x0001a654
     93c:	0001ba00 	.word	0x0001ba00
     940:	54000100 	.word	0x54000100
     944:	00000206 	.word	0x00000206
     948:	0000021e 	.word	0x0000021e
     94c:	6a540001 	.word	0x6a540001
     950:	82000002 	.word	0x82000002
     954:	01000002 	.word	0x01000002
     958:	02ce5400 	.word	0x02ce5400
     95c:	02e40000 	.word	0x02e40000
     960:	00010000 	.word	0x00010000
     964:	00000054 	.word	0x00000054
     968:	00000000 	.word	0x00000000
     96c:	00000200 	.word	0x00000200
     970:	00000800 	.word	0x00000800
     974:	53000100 	.word	0x53000100
     978:	00000014 	.word	0x00000014
     97c:	00000018 	.word	0x00000018
     980:	1e530001 	.word	0x1e530001
     984:	2e000000 	.word	0x2e000000
     988:	01000000 	.word	0x01000000
     98c:	002e5c00 	.word	0x002e5c00
     990:	00480000 	.word	0x00480000
     994:	00010000 	.word	0x00010000
     998:	00000052 	.word	0x00000052
     99c:	00000000 	.word	0x00000000
     9a0:	00008400 	.word	0x00008400
     9a4:	00008600 	.word	0x00008600
     9a8:	51000100 	.word	0x51000100
	...
     9b4:	000000a8 	.word	0x000000a8
     9b8:	000000aa 	.word	0x000000aa
     9bc:	00500001 	.word	0x00500001
     9c0:	00000000 	.word	0x00000000
     9c4:	c0000000 	.word	0xc0000000
     9c8:	c2000000 	.word	0xc2000000
     9cc:	01000000 	.word	0x01000000
     9d0:	00005000 	.word	0x00005000
     9d4:	00000000 	.word	0x00000000
     9d8:	00e00000 	.word	0x00e00000
     9dc:	00e20000 	.word	0x00e20000
     9e0:	00010000 	.word	0x00010000
     9e4:	00000050 	.word	0x00000050
     9e8:	00000000 	.word	0x00000000
     9ec:	0000ec00 	.word	0x0000ec00
     9f0:	0000f000 	.word	0x0000f000
     9f4:	51000100 	.word	0x51000100
	...
     a00:	00000110 	.word	0x00000110
     a04:	00000114 	.word	0x00000114
     a08:	145d0001 	.word	0x145d0001
     a0c:	a6000001 	.word	0xa6000001
     a10:	02000001 	.word	0x02000001
     a14:	000c7d00 	.word	0x000c7d00
     a18:	00000000 	.word	0x00000000
     a1c:	10000000 	.word	0x10000000
     a20:	2e000001 	.word	0x2e000001
     a24:	01000001 	.word	0x01000001
     a28:	012e5100 	.word	0x012e5100
     a2c:	01380000 	.word	0x01380000
     a30:	00010000 	.word	0x00010000
     a34:	00013854 	.word	0x00013854
     a38:	00014400 	.word	0x00014400
     a3c:	51000100 	.word	0x51000100
     a40:	00000144 	.word	0x00000144
     a44:	000001a6 	.word	0x000001a6
     a48:	00540001 	.word	0x00540001
     a4c:	00000000 	.word	0x00000000
     a50:	10000000 	.word	0x10000000
     a54:	1e000001 	.word	0x1e000001
     a58:	01000001 	.word	0x01000001
     a5c:	011e5200 	.word	0x011e5200
     a60:	01a60000 	.word	0x01a60000
     a64:	00010000 	.word	0x00010000
     a68:	0000005c 	.word	0x0000005c
     a6c:	00000000 	.word	0x00000000
     a70:	00011000 	.word	0x00011000
     a74:	00012000 	.word	0x00012000
     a78:	53000100 	.word	0x53000100
     a7c:	00000120 	.word	0x00000120
     a80:	000001a6 	.word	0x000001a6
     a84:	00550001 	.word	0x00550001
     a88:	00000000 	.word	0x00000000
     a8c:	2e000000 	.word	0x2e000000
     a90:	38000001 	.word	0x38000001
     a94:	01000001 	.word	0x01000001
     a98:	01445100 	.word	0x01445100
     a9c:	01a60000 	.word	0x01a60000
     aa0:	00010000 	.word	0x00010000
     aa4:	00000051 	.word	0x00000051
     aa8:	00000000 	.word	0x00000000
     aac:	0001bc00 	.word	0x0001bc00
     ab0:	0001be00 	.word	0x0001be00
     ab4:	50000100 	.word	0x50000100
	...
     ac0:	000001f8 	.word	0x000001f8
     ac4:	00000200 	.word	0x00000200
     ac8:	00510001 	.word	0x00510001
     acc:	00000000 	.word	0x00000000
     ad0:	fa000000 	.word	0xfa000000
     ad4:	00000001 	.word	0x00000001
     ad8:	01000002 	.word	0x01000002
     adc:	02005300 	.word	0x02005300
     ae0:	02040000 	.word	0x02040000
     ae4:	00010000 	.word	0x00010000
     ae8:	00000051 	.word	0x00000051
     aec:	00000000 	.word	0x00000000
     af0:	00022c00 	.word	0x00022c00
     af4:	00022e00 	.word	0x00022e00
     af8:	50000100 	.word	0x50000100
	...
     b04:	00000238 	.word	0x00000238
     b08:	0000023c 	.word	0x0000023c
     b0c:	3c5d0001 	.word	0x3c5d0001
     b10:	9a000002 	.word	0x9a000002
     b14:	02000002 	.word	0x02000002
     b18:	000c7d00 	.word	0x000c7d00
     b1c:	00000000 	.word	0x00000000
     b20:	38000000 	.word	0x38000000
     b24:	56000002 	.word	0x56000002
     b28:	01000002 	.word	0x01000002
     b2c:	02565100 	.word	0x02565100
     b30:	02600000 	.word	0x02600000
     b34:	00010000 	.word	0x00010000
     b38:	0002605c 	.word	0x0002605c
     b3c:	00026c00 	.word	0x00026c00
     b40:	51000100 	.word	0x51000100
     b44:	0000026c 	.word	0x0000026c
     b48:	0000029a 	.word	0x0000029a
     b4c:	005c0001 	.word	0x005c0001
     b50:	00000000 	.word	0x00000000
     b54:	38000000 	.word	0x38000000
     b58:	46000002 	.word	0x46000002
     b5c:	01000002 	.word	0x01000002
     b60:	02465200 	.word	0x02465200
     b64:	029a0000 	.word	0x029a0000
     b68:	00010000 	.word	0x00010000
     b6c:	00000055 	.word	0x00000055
     b70:	00000000 	.word	0x00000000
     b74:	00023800 	.word	0x00023800
     b78:	00024800 	.word	0x00024800
     b7c:	53000100 	.word	0x53000100
     b80:	00000248 	.word	0x00000248
     b84:	0000029a 	.word	0x0000029a
     b88:	00540001 	.word	0x00540001
     b8c:	00000000 	.word	0x00000000
     b90:	56000000 	.word	0x56000000
     b94:	60000002 	.word	0x60000002
     b98:	01000002 	.word	0x01000002
     b9c:	026c5100 	.word	0x026c5100
     ba0:	02760000 	.word	0x02760000
     ba4:	00010000 	.word	0x00010000
     ba8:	00027651 	.word	0x00027651
     bac:	00029a00 	.word	0x00029a00
     bb0:	53000100 	.word	0x53000100
	...
     bbc:	0000029c 	.word	0x0000029c
     bc0:	000002a0 	.word	0x000002a0
     bc4:	00510001 	.word	0x00510001
     bc8:	00000000 	.word	0x00000000
     bcc:	ac000000 	.word	0xac000000
     bd0:	ae000002 	.word	0xae000002
     bd4:	01000002 	.word	0x01000002
     bd8:	02ae5d00 	.word	0x02ae5d00
     bdc:	02b40000 	.word	0x02b40000
     be0:	00020000 	.word	0x00020000
     be4:	0000087d 	.word	0x0000087d
     be8:	00000000 	.word	0x00000000
     bec:	02ac0000 	.word	0x02ac0000
     bf0:	02b00000 	.word	0x02b00000
     bf4:	00010000 	.word	0x00010000
     bf8:	00000050 	.word	0x00000050
     bfc:	00000000 	.word	0x00000000
     c00:	0002b400 	.word	0x0002b400
     c04:	0002b600 	.word	0x0002b600
     c08:	5d000100 	.word	0x5d000100
     c0c:	000002b6 	.word	0x000002b6
     c10:	000002c2 	.word	0x000002c2
     c14:	087d0002 	.word	0x087d0002
	...
     c20:	000002b4 	.word	0x000002b4
     c24:	000002b8 	.word	0x000002b8
     c28:	00500001 	.word	0x00500001
     c2c:	00000000 	.word	0x00000000
     c30:	c4000000 	.word	0xc4000000
     c34:	d0000002 	.word	0xd0000002
     c38:	01000002 	.word	0x01000002
     c3c:	00005100 	.word	0x00005100
     c40:	00000000 	.word	0x00000000
     c44:	02c60000 	.word	0x02c60000
     c48:	02d00000 	.word	0x02d00000
     c4c:	00010000 	.word	0x00010000
     c50:	0002d053 	.word	0x0002d053
     c54:	0002d400 	.word	0x0002d400
     c58:	51000100 	.word	0x51000100
	...
     c64:	000002dc 	.word	0x000002dc
     c68:	000002e4 	.word	0x000002e4
     c6c:	00510001 	.word	0x00510001
     c70:	00000000 	.word	0x00000000
     c74:	de000000 	.word	0xde000000
     c78:	e4000002 	.word	0xe4000002
     c7c:	01000002 	.word	0x01000002
     c80:	02e45300 	.word	0x02e45300
     c84:	02e80000 	.word	0x02e80000
     c88:	00010000 	.word	0x00010000
     c8c:	00000051 	.word	0x00000051
     c90:	00000000 	.word	0x00000000
     c94:	00030400 	.word	0x00030400
     c98:	00030e00 	.word	0x00030e00
     c9c:	50000100 	.word	0x50000100
	...
     ca8:	00000310 	.word	0x00000310
     cac:	00000314 	.word	0x00000314
     cb0:	00510001 	.word	0x00510001
     cb4:	00000000 	.word	0x00000000
     cb8:	18000000 	.word	0x18000000
     cbc:	24000003 	.word	0x24000003
     cc0:	01000003 	.word	0x01000003
     cc4:	03265000 	.word	0x03265000
     cc8:	03300000 	.word	0x03300000
     ccc:	00010000 	.word	0x00010000
     cd0:	00000050 	.word	0x00000050
     cd4:	00000000 	.word	0x00000000
     cd8:	00031800 	.word	0x00031800
     cdc:	00032800 	.word	0x00032800
     ce0:	51000100 	.word	0x51000100
     ce4:	00000328 	.word	0x00000328
     ce8:	00000332 	.word	0x00000332
     cec:	00530001 	.word	0x00530001
     cf0:	00000000 	.word	0x00000000
     cf4:	24000000 	.word	0x24000000
     cf8:	26000003 	.word	0x26000003
     cfc:	01000003 	.word	0x01000003
     d00:	03305000 	.word	0x03305000
     d04:	03300000 	.word	0x03300000
     d08:	00010000 	.word	0x00010000
     d0c:	00000050 	.word	0x00000050
     d10:	00000000 	.word	0x00000000
     d14:	00033400 	.word	0x00033400
     d18:	00033800 	.word	0x00033800
     d1c:	51000100 	.word	0x51000100
	...
     d28:	0000033c 	.word	0x0000033c
     d2c:	0000033e 	.word	0x0000033e
     d30:	3e5d0001 	.word	0x3e5d0001
     d34:	42000003 	.word	0x42000003
     d38:	02000003 	.word	0x02000003
     d3c:	42047d00 	.word	0x42047d00
     d40:	94000003 	.word	0x94000003
     d44:	02000003 	.word	0x02000003
     d48:	00107d00 	.word	0x00107d00
     d4c:	00000000 	.word	0x00000000
     d50:	3c000000 	.word	0x3c000000
     d54:	44000003 	.word	0x44000003
     d58:	01000003 	.word	0x01000003
     d5c:	03465000 	.word	0x03465000
     d60:	03940000 	.word	0x03940000
     d64:	00020000 	.word	0x00020000
     d68:	0000047d 	.word	0x0000047d
	...
     d74:	000e0000 	.word	0x000e0000
     d78:	00010000 	.word	0x00010000
     d7c:	00000050 	.word	0x00000050
     d80:	00000000 	.word	0x00000000
     d84:	00001800 	.word	0x00001800
     d88:	00002600 	.word	0x00002600
     d8c:	50000100 	.word	0x50000100
	...
     d98:	00000030 	.word	0x00000030
     d9c:	0000003e 	.word	0x0000003e
     da0:	00500001 	.word	0x00500001
     da4:	00000000 	.word	0x00000000
     da8:	c4000000 	.word	0xc4000000
     dac:	d0000000 	.word	0xd0000000
     db0:	01000000 	.word	0x01000000
     db4:	00d25000 	.word	0x00d25000
     db8:	00de0000 	.word	0x00de0000
     dbc:	00010000 	.word	0x00010000
     dc0:	00000050 	.word	0x00000050
     dc4:	00000000 	.word	0x00000000
     dc8:	0000d000 	.word	0x0000d000
     dcc:	0000d200 	.word	0x0000d200
     dd0:	50000100 	.word	0x50000100
     dd4:	000000de 	.word	0x000000de
     dd8:	000000de 	.word	0x000000de
     ddc:	00500001 	.word	0x00500001
     de0:	00000000 	.word	0x00000000
     de4:	fc000000 	.word	0xfc000000
     de8:	fe000000 	.word	0xfe000000
     dec:	01000000 	.word	0x01000000
     df0:	01085000 	.word	0x01085000
     df4:	010a0000 	.word	0x010a0000
     df8:	00010000 	.word	0x00010000
     dfc:	00011650 	.word	0x00011650
     e00:	00011600 	.word	0x00011600
     e04:	50000100 	.word	0x50000100
	...
     e10:	0000011c 	.word	0x0000011c
     e14:	0000011e 	.word	0x0000011e
     e18:	1e5d0001 	.word	0x1e5d0001
     e1c:	22000001 	.word	0x22000001
     e20:	02000001 	.word	0x02000001
     e24:	22087d00 	.word	0x22087d00
     e28:	b0000001 	.word	0xb0000001
     e2c:	02000001 	.word	0x02000001
     e30:	00107d00 	.word	0x00107d00
     e34:	00000000 	.word	0x00000000
     e38:	1c000000 	.word	0x1c000000
     e3c:	2c000001 	.word	0x2c000001
     e40:	01000001 	.word	0x01000001
     e44:	012c5000 	.word	0x012c5000
     e48:	01b00000 	.word	0x01b00000
     e4c:	00010000 	.word	0x00010000
     e50:	00000051 	.word	0x00000051
     e54:	00000000 	.word	0x00000000
     e58:	00012e00 	.word	0x00012e00
     e5c:	00013000 	.word	0x00013000
     e60:	50000100 	.word	0x50000100
     e64:	0000013a 	.word	0x0000013a
     e68:	0000013c 	.word	0x0000013c
     e6c:	48500001 	.word	0x48500001
     e70:	a8000001 	.word	0xa8000001
     e74:	01000001 	.word	0x01000001
     e78:	00005000 	.word	0x00005000
     e7c:	00000000 	.word	0x00000000
     e80:	014a0000 	.word	0x014a0000
     e84:	014c0000 	.word	0x014c0000
     e88:	00020000 	.word	0x00020000
     e8c:	014c7c91 	.word	0x014c7c91
     e90:	01520000 	.word	0x01520000
     e94:	00020000 	.word	0x00020000
     e98:	0152047d 	.word	0x0152047d
     e9c:	01580000 	.word	0x01580000
     ea0:	00020000 	.word	0x00020000
     ea4:	01587c91 	.word	0x01587c91
     ea8:	015e0000 	.word	0x015e0000
     eac:	00020000 	.word	0x00020000
     eb0:	015e047d 	.word	0x015e047d
     eb4:	01860000 	.word	0x01860000
     eb8:	00020000 	.word	0x00020000
     ebc:	018e7c91 	.word	0x018e7c91
     ec0:	01b00000 	.word	0x01b00000
     ec4:	00020000 	.word	0x00020000
     ec8:	00007c91 	.word	0x00007c91
     ecc:	00000000 	.word	0x00000000
     ed0:	01b00000 	.word	0x01b00000
     ed4:	01b20000 	.word	0x01b20000
     ed8:	00010000 	.word	0x00010000
     edc:	0001b25d 	.word	0x0001b25d
     ee0:	0001b800 	.word	0x0001b800
     ee4:	7d000200 	.word	0x7d000200
     ee8:	0001b814 	.word	0x0001b814
     eec:	00020c00 	.word	0x00020c00
     ef0:	7d000200 	.word	0x7d000200
     ef4:	00000018 	.word	0x00000018
     ef8:	00000000 	.word	0x00000000
     efc:	0001b000 	.word	0x0001b000
     f00:	0001c400 	.word	0x0001c400
     f04:	50000100 	.word	0x50000100
     f08:	000001c4 	.word	0x000001c4
     f0c:	0000020c 	.word	0x0000020c
     f10:	00550001 	.word	0x00550001
     f14:	00000000 	.word	0x00000000
     f18:	b0000000 	.word	0xb0000000
     f1c:	cc000001 	.word	0xcc000001
     f20:	01000001 	.word	0x01000001
     f24:	01cc5100 	.word	0x01cc5100
     f28:	020c0000 	.word	0x020c0000
     f2c:	00010000 	.word	0x00010000
     f30:	00000056 	.word	0x00000056
     f34:	00000000 	.word	0x00000000
     f38:	0001b000 	.word	0x0001b000
     f3c:	0001cc00 	.word	0x0001cc00
     f40:	52000100 	.word	0x52000100
     f44:	000001cc 	.word	0x000001cc
     f48:	0000020c 	.word	0x0000020c
     f4c:	00570001 	.word	0x00570001
     f50:	00000000 	.word	0x00000000
     f54:	ce000000 	.word	0xce000000
     f58:	ea000001 	.word	0xea000001
     f5c:	01000001 	.word	0x01000001
     f60:	01f05000 	.word	0x01f05000
     f64:	01fc0000 	.word	0x01fc0000
     f68:	00010000 	.word	0x00010000
     f6c:	00000050 	.word	0x00000050
     f70:	00000000 	.word	0x00000000
     f74:	00020c00 	.word	0x00020c00
     f78:	00020e00 	.word	0x00020e00
     f7c:	5d000100 	.word	0x5d000100
     f80:	0000020e 	.word	0x0000020e
     f84:	00000212 	.word	0x00000212
     f88:	0c7d0002 	.word	0x0c7d0002
     f8c:	00000212 	.word	0x00000212
     f90:	000002a8 	.word	0x000002a8
     f94:	107d0002 	.word	0x107d0002
	...
     fa0:	0000020c 	.word	0x0000020c
     fa4:	00000216 	.word	0x00000216
     fa8:	16500001 	.word	0x16500001
     fac:	a8000002 	.word	0xa8000002
     fb0:	01000002 	.word	0x01000002
     fb4:	00005500 	.word	0x00005500
     fb8:	00000000 	.word	0x00000000
     fbc:	021c0000 	.word	0x021c0000
     fc0:	02260000 	.word	0x02260000
     fc4:	00010000 	.word	0x00010000
     fc8:	00024650 	.word	0x00024650
     fcc:	00027200 	.word	0x00027200
     fd0:	50000100 	.word	0x50000100
     fd4:	00000278 	.word	0x00000278
     fd8:	00000298 	.word	0x00000298
     fdc:	00500001 	.word	0x00500001
     fe0:	00000000 	.word	0x00000000
     fe4:	a8000000 	.word	0xa8000000
     fe8:	aa000002 	.word	0xaa000002
     fec:	01000002 	.word	0x01000002
     ff0:	02aa5d00 	.word	0x02aa5d00
     ff4:	03680000 	.word	0x03680000
     ff8:	00020000 	.word	0x00020000
     ffc:	0000087d 	.word	0x0000087d
    1000:	00000000 	.word	0x00000000
    1004:	02a80000 	.word	0x02a80000
    1008:	02ae0000 	.word	0x02ae0000
    100c:	00010000 	.word	0x00010000
    1010:	0002ae50 	.word	0x0002ae50
    1014:	00036800 	.word	0x00036800
    1018:	54000100 	.word	0x54000100
	...
    1024:	000002ca 	.word	0x000002ca
    1028:	000002de 	.word	0x000002de
    102c:	de510001 	.word	0xde510001
    1030:	02000002 	.word	0x02000002
    1034:	01000003 	.word	0x01000003
    1038:	03025100 	.word	0x03025100
    103c:	03260000 	.word	0x03260000
    1040:	00010000 	.word	0x00010000
    1044:	00032651 	.word	0x00032651
    1048:	00034600 	.word	0x00034600
    104c:	51000100 	.word	0x51000100
    1050:	00000346 	.word	0x00000346
    1054:	0000034c 	.word	0x0000034c
    1058:	00510001 	.word	0x00510001
    105c:	00000000 	.word	0x00000000
    1060:	e4000000 	.word	0xe4000000
    1064:	02000002 	.word	0x02000002
    1068:	01000003 	.word	0x01000003
    106c:	03025200 	.word	0x03025200
    1070:	03080000 	.word	0x03080000
    1074:	00010000 	.word	0x00010000
    1078:	00000052 	.word	0x00000052
    107c:	00000000 	.word	0x00000000
    1080:	00030800 	.word	0x00030800
    1084:	00032600 	.word	0x00032600
    1088:	52000100 	.word	0x52000100
    108c:	00000326 	.word	0x00000326
    1090:	00000328 	.word	0x00000328
    1094:	00520001 	.word	0x00520001
    1098:	00000000 	.word	0x00000000
    109c:	28000000 	.word	0x28000000
    10a0:	46000003 	.word	0x46000003
    10a4:	01000003 	.word	0x01000003
    10a8:	03465200 	.word	0x03465200
    10ac:	03520000 	.word	0x03520000
    10b0:	00010000 	.word	0x00010000
    10b4:	00000052 	.word	0x00000052
    10b8:	00000000 	.word	0x00000000
    10bc:	0002b400 	.word	0x0002b400
    10c0:	0002d800 	.word	0x0002d800
    10c4:	50000100 	.word	0x50000100
    10c8:	000002de 	.word	0x000002de
    10cc:	000002fc 	.word	0x000002fc
    10d0:	02500001 	.word	0x02500001
    10d4:	20000003 	.word	0x20000003
    10d8:	01000003 	.word	0x01000003
    10dc:	03265000 	.word	0x03265000
    10e0:	03400000 	.word	0x03400000
    10e4:	00010000 	.word	0x00010000
    10e8:	00034650 	.word	0x00034650
    10ec:	00035800 	.word	0x00035800
    10f0:	50000100 	.word	0x50000100
	...
    10fc:	00000368 	.word	0x00000368
    1100:	0000036a 	.word	0x0000036a
    1104:	6a5d0001 	.word	0x6a5d0001
    1108:	ac000003 	.word	0xac000003
    110c:	02000003 	.word	0x02000003
    1110:	00107d00 	.word	0x00107d00
    1114:	00000000 	.word	0x00000000
    1118:	68000000 	.word	0x68000000
    111c:	6e000003 	.word	0x6e000003
    1120:	01000003 	.word	0x01000003
    1124:	036e5000 	.word	0x036e5000
    1128:	03ac0000 	.word	0x03ac0000
    112c:	00010000 	.word	0x00010000
    1130:	00000056 	.word	0x00000056
    1134:	00000000 	.word	0x00000000
    1138:	00036800 	.word	0x00036800
    113c:	00037400 	.word	0x00037400
    1140:	51000100 	.word	0x51000100
    1144:	00000374 	.word	0x00000374
    1148:	000003ac 	.word	0x000003ac
    114c:	00550001 	.word	0x00550001
    1150:	00000000 	.word	0x00000000
    1154:	76000000 	.word	0x76000000
    1158:	7e000003 	.word	0x7e000003
    115c:	01000003 	.word	0x01000003
    1160:	03965000 	.word	0x03965000
    1164:	03a20000 	.word	0x03a20000
    1168:	00010000 	.word	0x00010000
    116c:	00000050 	.word	0x00000050
    1170:	00000000 	.word	0x00000000
    1174:	0003ac00 	.word	0x0003ac00
    1178:	0003ae00 	.word	0x0003ae00
    117c:	5d000100 	.word	0x5d000100
    1180:	000003ae 	.word	0x000003ae
    1184:	000003e4 	.word	0x000003e4
    1188:	107d0002 	.word	0x107d0002
	...
    1194:	000003ac 	.word	0x000003ac
    1198:	000003b2 	.word	0x000003b2
    119c:	b2500001 	.word	0xb2500001
    11a0:	e4000003 	.word	0xe4000003
    11a4:	01000003 	.word	0x01000003
    11a8:	00005600 	.word	0x00005600
    11ac:	00000000 	.word	0x00000000
    11b0:	03ac0000 	.word	0x03ac0000
    11b4:	03b80000 	.word	0x03b80000
    11b8:	00010000 	.word	0x00010000
    11bc:	0003b851 	.word	0x0003b851
    11c0:	0003e400 	.word	0x0003e400
    11c4:	55000100 	.word	0x55000100
	...
    11d0:	000003ba 	.word	0x000003ba
    11d4:	000003c0 	.word	0x000003c0
    11d8:	d0500001 	.word	0xd0500001
    11dc:	dc000003 	.word	0xdc000003
    11e0:	01000003 	.word	0x01000003
    11e4:	00005000 	.word	0x00005000
    11e8:	00000000 	.word	0x00000000
    11ec:	03e40000 	.word	0x03e40000
    11f0:	03e60000 	.word	0x03e60000
    11f4:	00010000 	.word	0x00010000
    11f8:	0003e65d 	.word	0x0003e65d
    11fc:	00042c00 	.word	0x00042c00
    1200:	7d000200 	.word	0x7d000200
    1204:	00000010 	.word	0x00000010
    1208:	00000000 	.word	0x00000000
    120c:	0003e400 	.word	0x0003e400
    1210:	0003ea00 	.word	0x0003ea00
    1214:	50000100 	.word	0x50000100
    1218:	000003ea 	.word	0x000003ea
    121c:	0000042c 	.word	0x0000042c
    1220:	00560001 	.word	0x00560001
    1224:	00000000 	.word	0x00000000
    1228:	e4000000 	.word	0xe4000000
    122c:	f0000003 	.word	0xf0000003
    1230:	01000003 	.word	0x01000003
    1234:	03f05100 	.word	0x03f05100
    1238:	042c0000 	.word	0x042c0000
    123c:	00010000 	.word	0x00010000
    1240:	00000055 	.word	0x00000055
    1244:	00000000 	.word	0x00000000
    1248:	0003f200 	.word	0x0003f200
    124c:	0003f800 	.word	0x0003f800
    1250:	50000100 	.word	0x50000100
    1254:	0000040a 	.word	0x0000040a
    1258:	00000412 	.word	0x00000412
    125c:	16500001 	.word	0x16500001
    1260:	24000004 	.word	0x24000004
    1264:	01000004 	.word	0x01000004
    1268:	00005000 	.word	0x00005000
    126c:	00000000 	.word	0x00000000
    1270:	042c0000 	.word	0x042c0000
    1274:	042e0000 	.word	0x042e0000
    1278:	00010000 	.word	0x00010000
    127c:	00042e5d 	.word	0x00042e5d
    1280:	0004a400 	.word	0x0004a400
    1284:	7d000200 	.word	0x7d000200
    1288:	00000008 	.word	0x00000008
    128c:	00000000 	.word	0x00000000
    1290:	00043800 	.word	0x00043800
    1294:	00044200 	.word	0x00044200
    1298:	50000100 	.word	0x50000100
    129c:	00000462 	.word	0x00000462
    12a0:	00000480 	.word	0x00000480
    12a4:	86500001 	.word	0x86500001
    12a8:	94000004 	.word	0x94000004
    12ac:	01000004 	.word	0x01000004
    12b0:	00005000 	.word	0x00005000
    12b4:	00000000 	.word	0x00000000
    12b8:	04a40000 	.word	0x04a40000
    12bc:	04a60000 	.word	0x04a60000
    12c0:	00010000 	.word	0x00010000
    12c4:	0004a65d 	.word	0x0004a65d
    12c8:	0004e000 	.word	0x0004e000
    12cc:	7d000200 	.word	0x7d000200
    12d0:	00000008 	.word	0x00000008
    12d4:	00000000 	.word	0x00000000
    12d8:	0004b000 	.word	0x0004b000
    12dc:	0004c000 	.word	0x0004c000
    12e0:	50000100 	.word	0x50000100
    12e4:	000004ce 	.word	0x000004ce
    12e8:	000004da 	.word	0x000004da
    12ec:	00500001 	.word	0x00500001
    12f0:	00000000 	.word	0x00000000
    12f4:	e0000000 	.word	0xe0000000
    12f8:	e2000004 	.word	0xe2000004
    12fc:	01000004 	.word	0x01000004
    1300:	04e25d00 	.word	0x04e25d00
    1304:	04e60000 	.word	0x04e60000
    1308:	00020000 	.word	0x00020000
    130c:	04e60c7d 	.word	0x04e60c7d
    1310:	05280000 	.word	0x05280000
    1314:	00020000 	.word	0x00020000
    1318:	0000107d 	.word	0x0000107d
    131c:	00000000 	.word	0x00000000
    1320:	04e00000 	.word	0x04e00000
    1324:	04ea0000 	.word	0x04ea0000
    1328:	00010000 	.word	0x00010000
    132c:	0004ea50 	.word	0x0004ea50
    1330:	00052800 	.word	0x00052800
    1334:	55000100 	.word	0x55000100
	...
    1340:	000004f0 	.word	0x000004f0
    1344:	000004f8 	.word	0x000004f8
    1348:	12500001 	.word	0x12500001
    134c:	1e000005 	.word	0x1e000005
    1350:	01000005 	.word	0x01000005
    1354:	00005000 	.word	0x00005000
	...
    1360:	00020000 	.word	0x00020000
    1364:	00010000 	.word	0x00010000
    1368:	0000025d 	.word	0x0000025d
    136c:	00001c00 	.word	0x00001c00
    1370:	7d000200 	.word	0x7d000200
    1374:	00001c14 	.word	0x00001c14
    1378:	0000a600 	.word	0x0000a600
    137c:	7d000200 	.word	0x7d000200
    1380:	00000020 	.word	0x00000020
	...
    138c:	00002200 	.word	0x00002200
    1390:	51000100 	.word	0x51000100
    1394:	0000005c 	.word	0x0000005c
    1398:	00000064 	.word	0x00000064
    139c:	a2510001 	.word	0xa2510001
    13a0:	a6000000 	.word	0xa6000000
    13a4:	01000000 	.word	0x01000000
    13a8:	00005100 	.word	0x00005100
    13ac:	00000000 	.word	0x00000000
    13b0:	00220000 	.word	0x00220000
    13b4:	00340000 	.word	0x00340000
    13b8:	00010000 	.word	0x00010000
    13bc:	00005453 	.word	0x00005453
    13c0:	00006a00 	.word	0x00006a00
    13c4:	53000100 	.word	0x53000100
    13c8:	0000006e 	.word	0x0000006e
    13cc:	0000007a 	.word	0x0000007a
    13d0:	9a530001 	.word	0x9a530001
    13d4:	a6000000 	.word	0xa6000000
    13d8:	01000000 	.word	0x01000000
    13dc:	00005300 	.word	0x00005300
    13e0:	00000000 	.word	0x00000000
    13e4:	00b80000 	.word	0x00b80000
    13e8:	00c20000 	.word	0x00c20000
    13ec:	00010000 	.word	0x00010000
    13f0:	00000050 	.word	0x00000050
    13f4:	00000000 	.word	0x00000000
    13f8:	0000c400 	.word	0x0000c400
    13fc:	0000c600 	.word	0x0000c600
    1400:	50000100 	.word	0x50000100
	...
    140c:	000000cc 	.word	0x000000cc
    1410:	000000d6 	.word	0x000000d6
    1414:	00500001 	.word	0x00500001
    1418:	00000000 	.word	0x00000000
    141c:	d8000000 	.word	0xd8000000
    1420:	da000000 	.word	0xda000000
    1424:	01000000 	.word	0x01000000
    1428:	00005000 	.word	0x00005000
    142c:	00000000 	.word	0x00000000
    1430:	01080000 	.word	0x01080000
    1434:	01180000 	.word	0x01180000
    1438:	00010000 	.word	0x00010000
    143c:	00000051 	.word	0x00000051
    1440:	00000000 	.word	0x00000000
    1444:	00011000 	.word	0x00011000
    1448:	00011400 	.word	0x00011400
    144c:	53000100 	.word	0x53000100
    1450:	00000114 	.word	0x00000114
    1454:	00000118 	.word	0x00000118
    1458:	18520001 	.word	0x18520001
    145c:	1c000001 	.word	0x1c000001
    1460:	01000001 	.word	0x01000001
    1464:	011c5100 	.word	0x011c5100
    1468:	011e0000 	.word	0x011e0000
    146c:	00010000 	.word	0x00010000
    1470:	00011e53 	.word	0x00011e53
    1474:	00012800 	.word	0x00012800
    1478:	51000100 	.word	0x51000100
	...
    1484:	00000134 	.word	0x00000134
    1488:	00000136 	.word	0x00000136
    148c:	365d0001 	.word	0x365d0001
    1490:	94000001 	.word	0x94000001
    1494:	02000001 	.word	0x02000001
    1498:	000c7d00 	.word	0x000c7d00
    149c:	00000000 	.word	0x00000000
    14a0:	34000000 	.word	0x34000000
    14a4:	40000001 	.word	0x40000001
    14a8:	01000001 	.word	0x01000001
    14ac:	01405100 	.word	0x01405100
    14b0:	01940000 	.word	0x01940000
    14b4:	00010000 	.word	0x00010000
    14b8:	00000055 	.word	0x00000055
    14bc:	00000000 	.word	0x00000000
    14c0:	00014a00 	.word	0x00014a00
    14c4:	00015200 	.word	0x00015200
    14c8:	5c000100 	.word	0x5c000100
    14cc:	00000152 	.word	0x00000152
    14d0:	0000015a 	.word	0x0000015a
    14d4:	5a520001 	.word	0x5a520001
    14d8:	78000001 	.word	0x78000001
    14dc:	01000001 	.word	0x01000001
    14e0:	01785c00 	.word	0x01785c00
    14e4:	017c0000 	.word	0x017c0000
    14e8:	00010000 	.word	0x00010000
    14ec:	00017c53 	.word	0x00017c53
    14f0:	00019400 	.word	0x00019400
    14f4:	52000100 	.word	0x52000100
	...
    1500:	00000194 	.word	0x00000194
    1504:	00000196 	.word	0x00000196
    1508:	965d0001 	.word	0x965d0001
    150c:	c8000001 	.word	0xc8000001
    1510:	02000001 	.word	0x02000001
    1514:	00087d00 	.word	0x00087d00
    1518:	00000000 	.word	0x00000000
    151c:	94000000 	.word	0x94000000
    1520:	a2000001 	.word	0xa2000001
    1524:	01000001 	.word	0x01000001
    1528:	00005000 	.word	0x00005000
    152c:	00000000 	.word	0x00000000
    1530:	01940000 	.word	0x01940000
    1534:	01a80000 	.word	0x01a80000
    1538:	00010000 	.word	0x00010000
    153c:	00000051 	.word	0x00000051
    1540:	00000000 	.word	0x00000000
    1544:	0001c800 	.word	0x0001c800
    1548:	0001ca00 	.word	0x0001ca00
    154c:	5d000100 	.word	0x5d000100
    1550:	000001ca 	.word	0x000001ca
    1554:	000001d0 	.word	0x000001d0
    1558:	047d0002 	.word	0x047d0002
    155c:	000001d0 	.word	0x000001d0
    1560:	000001e0 	.word	0x000001e0
    1564:	087d0002 	.word	0x087d0002
	...
    1570:	000001e0 	.word	0x000001e0
    1574:	000001e2 	.word	0x000001e2
    1578:	e25d0001 	.word	0xe25d0001
    157c:	e6000001 	.word	0xe6000001
    1580:	02000001 	.word	0x02000001
    1584:	e6047d00 	.word	0xe6047d00
    1588:	88000001 	.word	0x88000001
    158c:	02000002 	.word	0x02000002
    1590:	00107d00 	.word	0x00107d00
    1594:	00000000 	.word	0x00000000
    1598:	e0000000 	.word	0xe0000000
    159c:	e8000001 	.word	0xe8000001
    15a0:	01000001 	.word	0x01000001
    15a4:	01ea5000 	.word	0x01ea5000
    15a8:	02880000 	.word	0x02880000
    15ac:	00020000 	.word	0x00020000
    15b0:	0000047d 	.word	0x0000047d
    15b4:	00000000 	.word	0x00000000
    15b8:	0000      	.short	0x0000
    15ba:	0064      	.short	0x0064
    15bc:	00680000 	.word	0x00680000
    15c0:	00010000 	.word	0x00010000
    15c4:	00000050 	.word	0x00000050
    15c8:	00000000 	.word	0x00000000
    15cc:	00007800 	.word	0x00007800
    15d0:	00007a00 	.word	0x00007a00
    15d4:	5d000100 	.word	0x5d000100
    15d8:	0000007a 	.word	0x0000007a
    15dc:	000000f4 	.word	0x000000f4
    15e0:	0c7d0002 	.word	0x0c7d0002
	...
    15ec:	00000078 	.word	0x00000078
    15f0:	000000a2 	.word	0x000000a2
    15f4:	d8500001 	.word	0xd8500001
    15f8:	f4000000 	.word	0xf4000000
    15fc:	01000000 	.word	0x01000000
    1600:	00005000 	.word	0x00005000
    1604:	00000000 	.word	0x00000000
    1608:	00920000 	.word	0x00920000
    160c:	00980000 	.word	0x00980000
    1610:	00010000 	.word	0x00010000
    1614:	00009852 	.word	0x00009852
    1618:	0000a600 	.word	0x0000a600
    161c:	51000100 	.word	0x51000100
    1620:	000000a6 	.word	0x000000a6
    1624:	000000be 	.word	0x000000be
    1628:	00530001 	.word	0x00530001
    162c:	00000000 	.word	0x00000000
    1630:	bc000000 	.word	0xbc000000
    1634:	c4000000 	.word	0xc4000000
    1638:	01000000 	.word	0x01000000
    163c:	00c45100 	.word	0x00c45100
    1640:	00ce0000 	.word	0x00ce0000
    1644:	00010000 	.word	0x00010000
    1648:	00000053 	.word	0x00000053
    164c:	00000000 	.word	0x00000000
    1650:	0000ae00 	.word	0x0000ae00
    1654:	0000cc00 	.word	0x0000cc00
    1658:	52000100 	.word	0x52000100
	...
    1664:	00000118 	.word	0x00000118
    1668:	00000122 	.word	0x00000122
    166c:	00500001 	.word	0x00500001
    1670:	00000000 	.word	0x00000000
    1674:	48000000 	.word	0x48000000
    1678:	50000001 	.word	0x50000001
    167c:	01000001 	.word	0x01000001
    1680:	00005000 	.word	0x00005000
    1684:	00000000 	.word	0x00000000
    1688:	01700000 	.word	0x01700000
    168c:	017a0000 	.word	0x017a0000
    1690:	00010000 	.word	0x00010000
    1694:	00000050 	.word	0x00000050
    1698:	00000000 	.word	0x00000000
    169c:	0001a000 	.word	0x0001a000
    16a0:	0001a400 	.word	0x0001a400
    16a4:	51000100 	.word	0x51000100
	...
    16b0:	000001f0 	.word	0x000001f0
    16b4:	000001f4 	.word	0x000001f4
    16b8:	00500001 	.word	0x00500001
    16bc:	00000000 	.word	0x00000000
    16c0:	18000000 	.word	0x18000000
    16c4:	1a000002 	.word	0x1a000002
    16c8:	01000002 	.word	0x01000002
    16cc:	021a5d00 	.word	0x021a5d00
    16d0:	02700000 	.word	0x02700000
    16d4:	00020000 	.word	0x00020000
    16d8:	0000087d 	.word	0x0000087d
    16dc:	00000000 	.word	0x00000000
    16e0:	02180000 	.word	0x02180000
    16e4:	02420000 	.word	0x02420000
    16e8:	00010000 	.word	0x00010000
    16ec:	00000050 	.word	0x00000050
    16f0:	00000000 	.word	0x00000000
    16f4:	00021800 	.word	0x00021800
    16f8:	00023000 	.word	0x00023000
    16fc:	51000100 	.word	0x51000100
	...
    1708:	00000218 	.word	0x00000218
    170c:	0000023a 	.word	0x0000023a
    1710:	00520001 	.word	0x00520001
    1714:	00000000 	.word	0x00000000
    1718:	40000000 	.word	0x40000000
    171c:	52000002 	.word	0x52000002
    1720:	01000002 	.word	0x01000002
    1724:	00005100 	.word	0x00005100
    1728:	00000000 	.word	0x00000000
    172c:	02280000 	.word	0x02280000
    1730:	02300000 	.word	0x02300000
    1734:	00010000 	.word	0x00010000
    1738:	00023053 	.word	0x00023053
    173c:	00023c00 	.word	0x00023c00
    1740:	51000100 	.word	0x51000100
    1744:	0000023c 	.word	0x0000023c
    1748:	0000024e 	.word	0x0000024e
    174c:	00520001 	.word	0x00520001
    1750:	00000000 	.word	0x00000000
    1754:	70000000 	.word	0x70000000
    1758:	72000002 	.word	0x72000002
    175c:	01000002 	.word	0x01000002
    1760:	00005000 	.word	0x00005000
    1764:	00000000 	.word	0x00000000
    1768:	02720000 	.word	0x02720000
    176c:	02760000 	.word	0x02760000
    1770:	00010000 	.word	0x00010000
    1774:	00027a50 	.word	0x00027a50
    1778:	00029000 	.word	0x00029000
    177c:	53000100 	.word	0x53000100
	...
    1788:	00000290 	.word	0x00000290
    178c:	00000294 	.word	0x00000294
    1790:	00500001 	.word	0x00500001
    1794:	00000000 	.word	0x00000000
    1798:	a8000000 	.word	0xa8000000
    179c:	ac000002 	.word	0xac000002
    17a0:	01000002 	.word	0x01000002
    17a4:	00005000 	.word	0x00005000
    17a8:	00000000 	.word	0x00000000
    17ac:	02c00000 	.word	0x02c00000
    17b0:	02c20000 	.word	0x02c20000
    17b4:	00010000 	.word	0x00010000
    17b8:	00000050 	.word	0x00000050
    17bc:	00000000 	.word	0x00000000
    17c0:	0002e000 	.word	0x0002e000
    17c4:	0002ec00 	.word	0x0002ec00
    17c8:	50000100 	.word	0x50000100
    17cc:	000002ee 	.word	0x000002ee
    17d0:	0000030c 	.word	0x0000030c
    17d4:	1a500001 	.word	0x1a500001
    17d8:	1e000003 	.word	0x1e000003
    17dc:	01000003 	.word	0x01000003
    17e0:	00005000 	.word	0x00005000
    17e4:	00000000 	.word	0x00000000
    17e8:	02ec0000 	.word	0x02ec0000
    17ec:	02ee0000 	.word	0x02ee0000
    17f0:	00010000 	.word	0x00010000
    17f4:	00030c50 	.word	0x00030c50
    17f8:	00031a00 	.word	0x00031a00
    17fc:	50000100 	.word	0x50000100
    1800:	0000031e 	.word	0x0000031e
    1804:	0000031e 	.word	0x0000031e
    1808:	00500001 	.word	0x00500001
    180c:	00000000 	.word	0x00000000
    1810:	e6000000 	.word	0xe6000000
    1814:	ea000002 	.word	0xea000002
    1818:	01000002 	.word	0x01000002
    181c:	02ee5300 	.word	0x02ee5300
    1820:	02f60000 	.word	0x02f60000
    1824:	00010000 	.word	0x00010000
    1828:	00031a53 	.word	0x00031a53
    182c:	00031c00 	.word	0x00031c00
    1830:	53000100 	.word	0x53000100
	...
    183c:	00000304 	.word	0x00000304
    1840:	0000031a 	.word	0x0000031a
    1844:	1e520001 	.word	0x1e520001
    1848:	24000003 	.word	0x24000003
    184c:	01000003 	.word	0x01000003
    1850:	00005200 	.word	0x00005200
    1854:	00000000 	.word	0x00000000
    1858:	03240000 	.word	0x03240000
    185c:	03300000 	.word	0x03300000
    1860:	00010000 	.word	0x00010000
    1864:	00000050 	.word	0x00000050
    1868:	00000000 	.word	0x00000000
    186c:	00033000 	.word	0x00033000
    1870:	00033200 	.word	0x00033200
    1874:	50000100 	.word	0x50000100
	...
    1880:	00000338 	.word	0x00000338
    1884:	0000033a 	.word	0x0000033a
    1888:	3a5d0001 	.word	0x3a5d0001
    188c:	3c000003 	.word	0x3c000003
    1890:	02000003 	.word	0x02000003
    1894:	3c047d00 	.word	0x3c047d00
    1898:	44000003 	.word	0x44000003
    189c:	02000003 	.word	0x02000003
    18a0:	00087d00 	.word	0x00087d00
    18a4:	00000000 	.word	0x00000000
    18a8:	44000000 	.word	0x44000000
    18ac:	46000003 	.word	0x46000003
    18b0:	01000003 	.word	0x01000003
    18b4:	03465d00 	.word	0x03465d00
    18b8:	034a0000 	.word	0x034a0000
    18bc:	00020000 	.word	0x00020000
    18c0:	034a047d 	.word	0x034a047d
    18c4:	03520000 	.word	0x03520000
    18c8:	00020000 	.word	0x00020000
    18cc:	0000087d 	.word	0x0000087d
    18d0:	00000000 	.word	0x00000000
    18d4:	03440000 	.word	0x03440000
    18d8:	03480000 	.word	0x03480000
    18dc:	00010000 	.word	0x00010000
    18e0:	00000050 	.word	0x00000050
    18e4:	00000000 	.word	0x00000000
    18e8:	00035400 	.word	0x00035400
    18ec:	00035600 	.word	0x00035600
    18f0:	5d000100 	.word	0x5d000100
    18f4:	00000356 	.word	0x00000356
    18f8:	00000358 	.word	0x00000358
    18fc:	047d0002 	.word	0x047d0002
    1900:	00000358 	.word	0x00000358
    1904:	00000360 	.word	0x00000360
    1908:	087d0002 	.word	0x087d0002
	...
    1914:	00000360 	.word	0x00000360
    1918:	00000362 	.word	0x00000362
    191c:	625d0001 	.word	0x625d0001
    1920:	64000003 	.word	0x64000003
    1924:	02000003 	.word	0x02000003
    1928:	64047d00 	.word	0x64047d00
    192c:	6c000003 	.word	0x6c000003
    1930:	02000003 	.word	0x02000003
    1934:	00087d00 	.word	0x00087d00
    1938:	00000000 	.word	0x00000000
    193c:	6c000000 	.word	0x6c000000
    1940:	6e000003 	.word	0x6e000003
    1944:	01000003 	.word	0x01000003
    1948:	036e5d00 	.word	0x036e5d00
    194c:	03700000 	.word	0x03700000
    1950:	00020000 	.word	0x00020000
    1954:	0370047d 	.word	0x0370047d
    1958:	03780000 	.word	0x03780000
    195c:	00020000 	.word	0x00020000
    1960:	0000087d 	.word	0x0000087d
    1964:	00000000 	.word	0x00000000
    1968:	03780000 	.word	0x03780000
    196c:	037a0000 	.word	0x037a0000
    1970:	00010000 	.word	0x00010000
    1974:	00037a5d 	.word	0x00037a5d
    1978:	00037c00 	.word	0x00037c00
    197c:	7d000200 	.word	0x7d000200
    1980:	00037c04 	.word	0x00037c04
    1984:	00038400 	.word	0x00038400
    1988:	7d000200 	.word	0x7d000200
    198c:	00000008 	.word	0x00000008
    1990:	00000000 	.word	0x00000000
    1994:	00          	.byte	0x00
    1995:	18          	.byte	0x18
    1996:	0000      	.short	0x0000
    1998:	00002200 	.word	0x00002200
    199c:	50000100 	.word	0x50000100
	...
    19a8:	0000001c 	.word	0x0000001c
    19ac:	00000022 	.word	0x00000022
    19b0:	22530001 	.word	0x22530001
    19b4:	2c000000 	.word	0x2c000000
    19b8:	01000000 	.word	0x01000000
    19bc:	00005000 	.word	0x00005000
    19c0:	00000000 	.word	0x00000000
    19c4:	00380000 	.word	0x00380000
    19c8:	00440000 	.word	0x00440000
    19cc:	00010000 	.word	0x00010000
    19d0:	00000050 	.word	0x00000050
    19d4:	00000000 	.word	0x00000000
    19d8:	00005c00 	.word	0x00005c00
    19dc:	00006000 	.word	0x00006000
    19e0:	5d000100 	.word	0x5d000100
    19e4:	00000060 	.word	0x00000060
    19e8:	00000064 	.word	0x00000064
    19ec:	047d0002 	.word	0x047d0002
    19f0:	00000064 	.word	0x00000064
    19f4:	00000090 	.word	0x00000090
    19f8:	087d0002 	.word	0x087d0002
	...
    1a04:	00000090 	.word	0x00000090
    1a08:	00000094 	.word	0x00000094
    1a0c:	945d0001 	.word	0x945d0001
    1a10:	98000000 	.word	0x98000000
    1a14:	02000000 	.word	0x02000000
    1a18:	98047d00 	.word	0x98047d00
    1a1c:	c8000000 	.word	0xc8000000
    1a20:	02000000 	.word	0x02000000
    1a24:	00087d00 	.word	0x00087d00
    1a28:	00000000 	.word	0x00000000
    1a2c:	90000000 	.word	0x90000000
    1a30:	9e000000 	.word	0x9e000000
    1a34:	01000000 	.word	0x01000000
    1a38:	00005000 	.word	0x00005000
    1a3c:	00000000 	.word	0x00000000
    1a40:	00900000 	.word	0x00900000
    1a44:	00ba0000 	.word	0x00ba0000
    1a48:	00010000 	.word	0x00010000
    1a4c:	0000bc51 	.word	0x0000bc51
    1a50:	0000c000 	.word	0x0000c000
    1a54:	51000100 	.word	0x51000100
	...
    1a60:	00000096 	.word	0x00000096
    1a64:	0000009e 	.word	0x0000009e
    1a68:	9e530001 	.word	0x9e530001
    1a6c:	ba000000 	.word	0xba000000
    1a70:	01000000 	.word	0x01000000
    1a74:	00bc5000 	.word	0x00bc5000
    1a78:	00c00000 	.word	0x00c00000
    1a7c:	00010000 	.word	0x00010000
    1a80:	00000050 	.word	0x00000050
    1a84:	00000000 	.word	0x00000000
    1a88:	0000c800 	.word	0x0000c800
    1a8c:	0000ca00 	.word	0x0000ca00
    1a90:	5d000100 	.word	0x5d000100
    1a94:	000000ca 	.word	0x000000ca
    1a98:	000000e0 	.word	0x000000e0
    1a9c:	087d0002 	.word	0x087d0002
	...
    1aa8:	00000074 	.word	0x00000074
    1aac:	00000076 	.word	0x00000076
    1ab0:	765d0001 	.word	0x765d0001
    1ab4:	a4000000 	.word	0xa4000000
    1ab8:	02000000 	.word	0x02000000
    1abc:	00087d00 	.word	0x00087d00
    1ac0:	00000000 	.word	0x00000000
    1ac4:	7c000000 	.word	0x7c000000
    1ac8:	82000000 	.word	0x82000000
    1acc:	02000000 	.word	0x02000000
    1ad0:	82047d00 	.word	0x82047d00
    1ad4:	8a000000 	.word	0x8a000000
    1ad8:	01000000 	.word	0x01000000
    1adc:	008a5300 	.word	0x008a5300
    1ae0:	00a40000 	.word	0x00a40000
    1ae4:	00020000 	.word	0x00020000
    1ae8:	0000047d 	.word	0x0000047d
    1aec:	00000000 	.word	0x00000000
    1af0:	00960000 	.word	0x00960000
    1af4:	00980000 	.word	0x00980000
    1af8:	00010000 	.word	0x00010000
    1afc:	00000050 	.word	0x00000050
    1b00:	00000000 	.word	0x00000000
    1b04:	0000c400 	.word	0x0000c400
    1b08:	0000ce00 	.word	0x0000ce00
    1b0c:	50000100 	.word	0x50000100
	...
    1b18:	000000c8 	.word	0x000000c8
    1b1c:	000000cc 	.word	0x000000cc
    1b20:	d0530001 	.word	0xd0530001
    1b24:	d8000000 	.word	0xd8000000
    1b28:	01000000 	.word	0x01000000
    1b2c:	00005000 	.word	0x00005000
    1b30:	00000000 	.word	0x00000000
    1b34:	00e40000 	.word	0x00e40000
    1b38:	00ee0000 	.word	0x00ee0000
    1b3c:	00010000 	.word	0x00010000
    1b40:	00000050 	.word	0x00000050
    1b44:	00000000 	.word	0x00000000
    1b48:	0000e800 	.word	0x0000e800
    1b4c:	0000ee00 	.word	0x0000ee00
    1b50:	53000100 	.word	0x53000100
    1b54:	000000ee 	.word	0x000000ee
    1b58:	000000f8 	.word	0x000000f8
    1b5c:	00500001 	.word	0x00500001
    1b60:	00000000 	.word	0x00000000
    1b64:	08000000 	.word	0x08000000
    1b68:	12000001 	.word	0x12000001
    1b6c:	01000001 	.word	0x01000001
    1b70:	00005000 	.word	0x00005000
    1b74:	00000000 	.word	0x00000000
    1b78:	010c0000 	.word	0x010c0000
    1b7c:	01120000 	.word	0x01120000
    1b80:	00010000 	.word	0x00010000
    1b84:	00011253 	.word	0x00011253
    1b88:	00011c00 	.word	0x00011c00
    1b8c:	50000100 	.word	0x50000100
	...
    1b98:	0000011c 	.word	0x0000011c
    1b9c:	00000126 	.word	0x00000126
    1ba0:	00500001 	.word	0x00500001
    1ba4:	00000000 	.word	0x00000000
    1ba8:	20000000 	.word	0x20000000
    1bac:	26000001 	.word	0x26000001
    1bb0:	01000001 	.word	0x01000001
    1bb4:	01265300 	.word	0x01265300
    1bb8:	01300000 	.word	0x01300000
    1bbc:	00010000 	.word	0x00010000
    1bc0:	00000050 	.word	0x00000050
    1bc4:	00000000 	.word	0x00000000
    1bc8:	00016c00 	.word	0x00016c00
    1bcc:	00017600 	.word	0x00017600
    1bd0:	50000100 	.word	0x50000100
	...
    1bdc:	00000170 	.word	0x00000170
    1be0:	00000176 	.word	0x00000176
    1be4:	76530001 	.word	0x76530001
    1be8:	80000001 	.word	0x80000001
    1bec:	01000001 	.word	0x01000001
    1bf0:	00005000 	.word	0x00005000
    1bf4:	00000000 	.word	0x00000000
    1bf8:	01ac0000 	.word	0x01ac0000
    1bfc:	01b20000 	.word	0x01b20000
    1c00:	00010000 	.word	0x00010000
    1c04:	00000050 	.word	0x00000050
    1c08:	00000000 	.word	0x00000000
    1c0c:	0001c800 	.word	0x0001c800
    1c10:	0001d600 	.word	0x0001d600
    1c14:	50000100 	.word	0x50000100
    1c18:	000001d6 	.word	0x000001d6
    1c1c:	00000280 	.word	0x00000280
    1c20:	005c0001 	.word	0x005c0001
    1c24:	00000000 	.word	0x00000000
    1c28:	2a000000 	.word	0x2a000000
    1c2c:	2c000002 	.word	0x2c000002
    1c30:	01000002 	.word	0x01000002
    1c34:	023e5300 	.word	0x023e5300
    1c38:	02400000 	.word	0x02400000
    1c3c:	00010000 	.word	0x00010000
    1c40:	00025053 	.word	0x00025053
    1c44:	00025200 	.word	0x00025200
    1c48:	53000100 	.word	0x53000100
    1c4c:	00000262 	.word	0x00000262
    1c50:	00000264 	.word	0x00000264
    1c54:	00530001 	.word	0x00530001
    1c58:	00000000 	.word	0x00000000
    1c5c:	e4000000 	.word	0xe4000000
    1c60:	1a000001 	.word	0x1a000001
    1c64:	01000002 	.word	0x01000002
    1c68:	021c5200 	.word	0x021c5200
    1c6c:	02260000 	.word	0x02260000
    1c70:	00010000 	.word	0x00010000
    1c74:	00000052 	.word	0x00000052
    1c78:	00000000 	.word	0x00000000
    1c7c:	00033000 	.word	0x00033000
    1c80:	00036600 	.word	0x00036600
    1c84:	50000100 	.word	0x50000100
	...
    1c90:	00000332 	.word	0x00000332
    1c94:	0000033a 	.word	0x0000033a
    1c98:	48530001 	.word	0x48530001
    1c9c:	50000003 	.word	0x50000003
    1ca0:	01000003 	.word	0x01000003
    1ca4:	035e5300 	.word	0x035e5300
    1ca8:	03600000 	.word	0x03600000
    1cac:	00010000 	.word	0x00010000
    1cb0:	00000053 	.word	0x00000053
    1cb4:	00000000 	.word	0x00000000
    1cb8:	00034600 	.word	0x00034600
    1cbc:	00034800 	.word	0x00034800
    1cc0:	53000100 	.word	0x53000100
    1cc4:	0000035c 	.word	0x0000035c
    1cc8:	0000035e 	.word	0x0000035e
    1ccc:	62530001 	.word	0x62530001
    1cd0:	74000003 	.word	0x74000003
    1cd4:	01000003 	.word	0x01000003
    1cd8:	00005300 	.word	0x00005300
    1cdc:	00000000 	.word	0x00000000
    1ce0:	03840000 	.word	0x03840000
    1ce4:	03900000 	.word	0x03900000
    1ce8:	00010000 	.word	0x00010000
    1cec:	00000050 	.word	0x00000050
    1cf0:	00000000 	.word	0x00000000
    1cf4:	00007c00 	.word	0x00007c00
    1cf8:	00008400 	.word	0x00008400
    1cfc:	50000100 	.word	0x50000100
    1d00:	00000084 	.word	0x00000084
    1d04:	000000a4 	.word	0x000000a4
    1d08:	00520001 	.word	0x00520001
    1d0c:	00000000 	.word	0x00000000
    1d10:	90000000 	.word	0x90000000
    1d14:	92000000 	.word	0x92000000
    1d18:	01000000 	.word	0x01000000
    1d1c:	00965000 	.word	0x00965000
    1d20:	00980000 	.word	0x00980000
    1d24:	00010000 	.word	0x00010000
    1d28:	00000050 	.word	0x00000050
	...
    1d34:	00000400 	.word	0x00000400
    1d38:	5d000100 	.word	0x5d000100
    1d3c:	00000004 	.word	0x00000004
    1d40:	00000054 	.word	0x00000054
    1d44:	087d0002 	.word	0x087d0002
	...
    1d54:	00000002 	.word	0x00000002
    1d58:	16500001 	.word	0x16500001
    1d5c:	54000000 	.word	0x54000000
    1d60:	02000000 	.word	0x02000000
    1d64:	00047d00 	.word	0x00047d00
	...
    1d70:	42000000 	.word	0x42000000
    1d74:	01000000 	.word	0x01000000
    1d78:	00425100 	.word	0x00425100
    1d7c:	00540000 	.word	0x00540000
    1d80:	00010000 	.word	0x00010000
    1d84:	0000005c 	.word	0x0000005c
    1d88:	00000000 	.word	0x00000000
    1d8c:	00005400 	.word	0x00005400
    1d90:	00006800 	.word	0x00006800
    1d94:	5d000100 	.word	0x5d000100
    1d98:	00000068 	.word	0x00000068
    1d9c:	0000009e 	.word	0x0000009e
    1da0:	147d0002 	.word	0x147d0002
    1da4:	0000009e 	.word	0x0000009e
    1da8:	00000104 	.word	0x00000104
    1dac:	207d0002 	.word	0x207d0002
	...
    1db8:	00000054 	.word	0x00000054
    1dbc:	00000056 	.word	0x00000056
    1dc0:	a8500001 	.word	0xa8500001
    1dc4:	04000000 	.word	0x04000000
    1dc8:	02000001 	.word	0x02000001
    1dcc:	00047d00 	.word	0x00047d00
    1dd0:	00000000 	.word	0x00000000
    1dd4:	54000000 	.word	0x54000000
    1dd8:	64000000 	.word	0x64000000
    1ddc:	01000000 	.word	0x01000000
    1de0:	00645100 	.word	0x00645100
    1de4:	01040000 	.word	0x01040000
    1de8:	00010000 	.word	0x00010000
    1dec:	0000005c 	.word	0x0000005c
    1df0:	00000000 	.word	0x00000000
    1df4:	00007200 	.word	0x00007200
    1df8:	0000ea00 	.word	0x0000ea00
    1dfc:	56000100 	.word	0x56000100
    1e00:	000000ea 	.word	0x000000ea
    1e04:	00000104 	.word	0x00000104
    1e08:	00530001 	.word	0x00530001
    1e0c:	00000000 	.word	0x00000000
    1e10:	7a000000 	.word	0x7a000000
    1e14:	80000000 	.word	0x80000000
    1e18:	01000000 	.word	0x01000000
    1e1c:	00805100 	.word	0x00805100
    1e20:	00820000 	.word	0x00820000
    1e24:	00010000 	.word	0x00010000
    1e28:	00008253 	.word	0x00008253
    1e2c:	00008600 	.word	0x00008600
    1e30:	51000100 	.word	0x51000100
    1e34:	00000086 	.word	0x00000086
    1e38:	000000ae 	.word	0x000000ae
    1e3c:	ae540001 	.word	0xae540001
    1e40:	c2000000 	.word	0xc2000000
    1e44:	01000000 	.word	0x01000000
    1e48:	00c25200 	.word	0x00c25200
    1e4c:	00d20000 	.word	0x00d20000
    1e50:	00010000 	.word	0x00010000
    1e54:	0000d253 	.word	0x0000d253
    1e58:	00010400 	.word	0x00010400
    1e5c:	54000100 	.word	0x54000100
	...
    1e68:	0000006a 	.word	0x0000006a
    1e6c:	000000ce 	.word	0x000000ce
    1e70:	ce550001 	.word	0xce550001
    1e74:	e2000000 	.word	0xe2000000
    1e78:	01000000 	.word	0x01000000
    1e7c:	00e25100 	.word	0x00e25100
    1e80:	00e60000 	.word	0x00e60000
    1e84:	00010000 	.word	0x00010000
    1e88:	0000e653 	.word	0x0000e653
    1e8c:	00010400 	.word	0x00010400
    1e90:	55000100 	.word	0x55000100
	...
    1e9c:	00000104 	.word	0x00000104
    1ea0:	00000108 	.word	0x00000108
    1ea4:	085d0001 	.word	0x085d0001
    1ea8:	48000001 	.word	0x48000001
    1eac:	02000001 	.word	0x02000001
    1eb0:	48147d00 	.word	0x48147d00
    1eb4:	bc000001 	.word	0xbc000001
    1eb8:	02000001 	.word	0x02000001
    1ebc:	00207d00 	.word	0x00207d00
    1ec0:	00000000 	.word	0x00000000
    1ec4:	04000000 	.word	0x04000000
    1ec8:	06000001 	.word	0x06000001
    1ecc:	01000001 	.word	0x01000001
    1ed0:	01525000 	.word	0x01525000
    1ed4:	01bc0000 	.word	0x01bc0000
    1ed8:	00020000 	.word	0x00020000
    1edc:	0000047d 	.word	0x0000047d
    1ee0:	00000000 	.word	0x00000000
    1ee4:	01040000 	.word	0x01040000
    1ee8:	01560000 	.word	0x01560000
    1eec:	00010000 	.word	0x00010000
    1ef0:	00015651 	.word	0x00015651
    1ef4:	0001bc00 	.word	0x0001bc00
    1ef8:	5c000100 	.word	0x5c000100
	...
    1f04:	00000122 	.word	0x00000122
    1f08:	0000019e 	.word	0x0000019e
    1f0c:	9e560001 	.word	0x9e560001
    1f10:	a6000001 	.word	0xa6000001
    1f14:	01000001 	.word	0x01000001
    1f18:	01a85300 	.word	0x01a85300
    1f1c:	01bc0000 	.word	0x01bc0000
    1f20:	00010000 	.word	0x00010000
    1f24:	00000053 	.word	0x00000053
    1f28:	00000000 	.word	0x00000000
    1f2c:	00011a00 	.word	0x00011a00
    1f30:	00012a00 	.word	0x00012a00
    1f34:	53000100 	.word	0x53000100
    1f38:	0000012e 	.word	0x0000012e
    1f3c:	00000132 	.word	0x00000132
    1f40:	34530001 	.word	0x34530001
    1f44:	5a000001 	.word	0x5a000001
    1f48:	01000001 	.word	0x01000001
    1f4c:	015a5400 	.word	0x015a5400
    1f50:	016c0000 	.word	0x016c0000
    1f54:	00010000 	.word	0x00010000
    1f58:	00017052 	.word	0x00017052
    1f5c:	00017c00 	.word	0x00017c00
    1f60:	53000100 	.word	0x53000100
    1f64:	0000017e 	.word	0x0000017e
    1f68:	000001bc 	.word	0x000001bc
    1f6c:	00540001 	.word	0x00540001
    1f70:	00000000 	.word	0x00000000
    1f74:	1c000000 	.word	0x1c000000
    1f78:	86000001 	.word	0x86000001
    1f7c:	01000001 	.word	0x01000001
    1f80:	01865500 	.word	0x01865500
    1f84:	018e0000 	.word	0x018e0000
    1f88:	00010000 	.word	0x00010000
    1f8c:	00019453 	.word	0x00019453
    1f90:	00019800 	.word	0x00019800
    1f94:	53000100 	.word	0x53000100
    1f98:	0000019a 	.word	0x0000019a
    1f9c:	000001bc 	.word	0x000001bc
    1fa0:	00550001 	.word	0x00550001
    1fa4:	00000000 	.word	0x00000000
    1fa8:	bc000000 	.word	0xbc000000
    1fac:	c0000001 	.word	0xc0000001
    1fb0:	01000001 	.word	0x01000001
    1fb4:	01c05d00 	.word	0x01c05d00
    1fb8:	02000000 	.word	0x02000000
    1fbc:	00020000 	.word	0x00020000
    1fc0:	0200147d 	.word	0x0200147d
    1fc4:	02700000 	.word	0x02700000
    1fc8:	00020000 	.word	0x00020000
    1fcc:	0000207d 	.word	0x0000207d
    1fd0:	00000000 	.word	0x00000000
    1fd4:	01bc0000 	.word	0x01bc0000
    1fd8:	01be0000 	.word	0x01be0000
    1fdc:	00010000 	.word	0x00010000
    1fe0:	00020a50 	.word	0x00020a50
    1fe4:	00027000 	.word	0x00027000
    1fe8:	7d000200 	.word	0x7d000200
    1fec:	00000004 	.word	0x00000004
    1ff0:	00000000 	.word	0x00000000
    1ff4:	0001bc00 	.word	0x0001bc00
    1ff8:	00020e00 	.word	0x00020e00
    1ffc:	51000100 	.word	0x51000100
    2000:	0000020e 	.word	0x0000020e
    2004:	00000270 	.word	0x00000270
    2008:	005c0001 	.word	0x005c0001
    200c:	00000000 	.word	0x00000000
    2010:	da000000 	.word	0xda000000
    2014:	56000001 	.word	0x56000001
    2018:	01000002 	.word	0x01000002
    201c:	02565600 	.word	0x02565600
    2020:	02700000 	.word	0x02700000
    2024:	00010000 	.word	0x00010000
    2028:	00000053 	.word	0x00000053
    202c:	00000000 	.word	0x00000000
    2030:	0001d200 	.word	0x0001d200
    2034:	0001e200 	.word	0x0001e200
    2038:	53000100 	.word	0x53000100
    203c:	000001e6 	.word	0x000001e6
    2040:	000001ea 	.word	0x000001ea
    2044:	ec530001 	.word	0xec530001
    2048:	12000001 	.word	0x12000001
    204c:	01000002 	.word	0x01000002
    2050:	02125400 	.word	0x02125400
    2054:	02240000 	.word	0x02240000
    2058:	00010000 	.word	0x00010000
    205c:	00022852 	.word	0x00022852
    2060:	00023400 	.word	0x00023400
    2064:	53000100 	.word	0x53000100
    2068:	00000236 	.word	0x00000236
    206c:	00000270 	.word	0x00000270
    2070:	00540001 	.word	0x00540001
    2074:	00000000 	.word	0x00000000
    2078:	d4000000 	.word	0xd4000000
    207c:	3e000001 	.word	0x3e000001
    2080:	01000002 	.word	0x01000002
    2084:	023e5500 	.word	0x023e5500
    2088:	02460000 	.word	0x02460000
    208c:	00010000 	.word	0x00010000
    2090:	00024c53 	.word	0x00024c53
    2094:	00025000 	.word	0x00025000
    2098:	53000100 	.word	0x53000100
    209c:	00000252 	.word	0x00000252
    20a0:	00000270 	.word	0x00000270
    20a4:	00550001 	.word	0x00550001
    20a8:	00000000 	.word	0x00000000
    20ac:	70000000 	.word	0x70000000
    20b0:	74000002 	.word	0x74000002
    20b4:	01000002 	.word	0x01000002
    20b8:	02745d00 	.word	0x02745d00
    20bc:	02820000 	.word	0x02820000
    20c0:	00020000 	.word	0x00020000
    20c4:	0282147d 	.word	0x0282147d
    20c8:	03040000 	.word	0x03040000
    20cc:	00020000 	.word	0x00020000
    20d0:	0000287d 	.word	0x0000287d
    20d4:	00000000 	.word	0x00000000
    20d8:	02700000 	.word	0x02700000
    20dc:	02720000 	.word	0x02720000
    20e0:	00010000 	.word	0x00010000
    20e4:	0002b450 	.word	0x0002b450
    20e8:	00030400 	.word	0x00030400
    20ec:	7d000200 	.word	0x7d000200
    20f0:	0000000c 	.word	0x0000000c
    20f4:	00000000 	.word	0x00000000
    20f8:	00027000 	.word	0x00027000
    20fc:	0002b800 	.word	0x0002b800
    2100:	51000100 	.word	0x51000100
    2104:	000002b8 	.word	0x000002b8
    2108:	00000304 	.word	0x00000304
    210c:	00540001 	.word	0x00540001
    2110:	00000000 	.word	0x00000000
    2114:	94000000 	.word	0x94000000
    2118:	cc000002 	.word	0xcc000002
    211c:	01000002 	.word	0x01000002
    2120:	02cc5500 	.word	0x02cc5500
    2124:	02d40000 	.word	0x02d40000
    2128:	00010000 	.word	0x00010000
    212c:	0002d653 	.word	0x0002d653
    2130:	0002e200 	.word	0x0002e200
    2134:	53000100 	.word	0x53000100
	...
    2140:	00000286 	.word	0x00000286
    2144:	000002e2 	.word	0x000002e2
    2148:	087d0002 	.word	0x087d0002
    214c:	000002e2 	.word	0x000002e2
    2150:	000002ea 	.word	0x000002ea
    2154:	ee530001 	.word	0xee530001
    2158:	f2000002 	.word	0xf2000002
    215c:	01000002 	.word	0x01000002
    2160:	02f45300 	.word	0x02f45300
    2164:	03040000 	.word	0x03040000
    2168:	00010000 	.word	0x00010000
    216c:	00000053 	.word	0x00000053
    2170:	00000000 	.word	0x00000000
    2174:	00028e00 	.word	0x00028e00
    2178:	0002bc00 	.word	0x0002bc00
    217c:	5c000100 	.word	0x5c000100
    2180:	000002bc 	.word	0x000002bc
    2184:	000002c4 	.word	0x000002c4
    2188:	c8530001 	.word	0xc8530001
    218c:	04000002 	.word	0x04000002
    2190:	01000003 	.word	0x01000003
    2194:	00005c00 	.word	0x00005c00
    2198:	00000000 	.word	0x00000000
    219c:	03040000 	.word	0x03040000
    21a0:	03080000 	.word	0x03080000
    21a4:	00010000 	.word	0x00010000
    21a8:	0003085d 	.word	0x0003085d
    21ac:	00047000 	.word	0x00047000
    21b0:	7d000200 	.word	0x7d000200
    21b4:	0000000c 	.word	0x0000000c
    21b8:	00000000 	.word	0x00000000
    21bc:	00030400 	.word	0x00030400
    21c0:	00030e00 	.word	0x00030e00
    21c4:	50000100 	.word	0x50000100
    21c8:	0000030e 	.word	0x0000030e
    21cc:	00000470 	.word	0x00000470
    21d0:	00540001 	.word	0x00540001
    21d4:	00000000 	.word	0x00000000
    21d8:	04000000 	.word	0x04000000
    21dc:	0e000003 	.word	0x0e000003
    21e0:	01000003 	.word	0x01000003
    21e4:	030e5100 	.word	0x030e5100
    21e8:	04700000 	.word	0x04700000
    21ec:	00010000 	.word	0x00010000
    21f0:	00000055 	.word	0x00000055
    21f4:	00000000 	.word	0x00000000
    21f8:	00034400 	.word	0x00034400
    21fc:	00034c00 	.word	0x00034c00
    2200:	53000100 	.word	0x53000100
	...
    220c:	00000332 	.word	0x00000332
    2210:	0000034e 	.word	0x0000034e
    2214:	00520001 	.word	0x00520001
    2218:	00000000 	.word	0x00000000
    221c:	80000000 	.word	0x80000000
    2220:	8e000003 	.word	0x8e000003
    2224:	01000003 	.word	0x01000003
    2228:	03925300 	.word	0x03925300
    222c:	039a0000 	.word	0x039a0000
    2230:	00010000 	.word	0x00010000
    2234:	00039e53 	.word	0x00039e53
    2238:	0003a800 	.word	0x0003a800
    223c:	53000100 	.word	0x53000100
	...
    2248:	000003a2 	.word	0x000003a2
    224c:	000003aa 	.word	0x000003aa
    2250:	00520001 	.word	0x00520001
    2254:	00000000 	.word	0x00000000
    2258:	fc000000 	.word	0xfc000000
    225c:	06000003 	.word	0x06000003
    2260:	01000004 	.word	0x01000004
    2264:	00005300 	.word	0x00005300
    2268:	00000000 	.word	0x00000000
    226c:	04000000 	.word	0x04000000
    2270:	04080000 	.word	0x04080000
    2274:	00010000 	.word	0x00010000
    2278:	00000052 	.word	0x00000052
    227c:	00000000 	.word	0x00000000
    2280:	00044c00 	.word	0x00044c00
    2284:	00045600 	.word	0x00045600
    2288:	53000100 	.word	0x53000100
	...
    2294:	00000450 	.word	0x00000450
    2298:	00000458 	.word	0x00000458
    229c:	00520001 	.word	0x00520001
    22a0:	00000000 	.word	0x00000000
    22a4:	70000000 	.word	0x70000000
    22a8:	74000004 	.word	0x74000004
    22ac:	01000004 	.word	0x01000004
    22b0:	04745d00 	.word	0x04745d00
    22b4:	05ca0000 	.word	0x05ca0000
    22b8:	00020000 	.word	0x00020000
    22bc:	0000147d 	.word	0x0000147d
    22c0:	00000000 	.word	0x00000000
    22c4:	04700000 	.word	0x04700000
    22c8:	047c0000 	.word	0x047c0000
    22cc:	00010000 	.word	0x00010000
    22d0:	00047c51 	.word	0x00047c51
    22d4:	0005ca00 	.word	0x0005ca00
    22d8:	5c000100 	.word	0x5c000100
	...
    22e4:	000004ba 	.word	0x000004ba
    22e8:	000004c8 	.word	0x000004c8
    22ec:	00530001 	.word	0x00530001
    22f0:	00000000 	.word	0x00000000
    22f4:	b4000000 	.word	0xb4000000
    22f8:	ee000004 	.word	0xee000004
    22fc:	01000004 	.word	0x01000004
    2300:	00005200 	.word	0x00005200
    2304:	00000000 	.word	0x00000000
    2308:	04f20000 	.word	0x04f20000
    230c:	05000000 	.word	0x05000000
    2310:	00010000 	.word	0x00010000
    2314:	00050453 	.word	0x00050453
    2318:	00051600 	.word	0x00051600
    231c:	53000100 	.word	0x53000100
	...
    2328:	00000510 	.word	0x00000510
    232c:	0000052c 	.word	0x0000052c
    2330:	c6520001 	.word	0xc6520001
    2334:	ca000005 	.word	0xca000005
    2338:	01000005 	.word	0x01000005
    233c:	00005200 	.word	0x00005200
    2340:	00000000 	.word	0x00000000
    2344:	05400000 	.word	0x05400000
    2348:	054e0000 	.word	0x054e0000
    234c:	00010000 	.word	0x00010000
    2350:	00055253 	.word	0x00055253
    2354:	00055a00 	.word	0x00055a00
    2358:	53000100 	.word	0x53000100
    235c:	0000055e 	.word	0x0000055e
    2360:	00000568 	.word	0x00000568
    2364:	00530001 	.word	0x00530001
    2368:	00000000 	.word	0x00000000
    236c:	62000000 	.word	0x62000000
    2370:	92000005 	.word	0x92000005
    2374:	01000005 	.word	0x01000005
    2378:	00005200 	.word	0x00005200
    237c:	00000000 	.word	0x00000000
    2380:	05ae0000 	.word	0x05ae0000
    2384:	05b60000 	.word	0x05b60000
    2388:	00010000 	.word	0x00010000
    238c:	00000053 	.word	0x00000053
    2390:	00000000 	.word	0x00000000
    2394:	0006a000 	.word	0x0006a000
    2398:	0006a200 	.word	0x0006a200
    239c:	52000100 	.word	0x52000100
	...
    23a8:	000006d0 	.word	0x000006d0
    23ac:	000006dc 	.word	0x000006dc
    23b0:	00510001 	.word	0x00510001
    23b4:	00000000 	.word	0x00000000
    23b8:	d6000000 	.word	0xd6000000
    23bc:	dc000006 	.word	0xdc000006
    23c0:	01000006 	.word	0x01000006
    23c4:	06dc5300 	.word	0x06dc5300
    23c8:	06ea0000 	.word	0x06ea0000
    23cc:	00010000 	.word	0x00010000
    23d0:	00000051 	.word	0x00000051
    23d4:	00000000 	.word	0x00000000
    23d8:	0006ec00 	.word	0x0006ec00
    23dc:	0006ee00 	.word	0x0006ee00
    23e0:	5d000100 	.word	0x5d000100
    23e4:	000006ee 	.word	0x000006ee
    23e8:	0000077e 	.word	0x0000077e
    23ec:	087d0002 	.word	0x087d0002
	...
    23f8:	000006ec 	.word	0x000006ec
    23fc:	000006f4 	.word	0x000006f4
    2400:	f4510001 	.word	0xf4510001
    2404:	7e000006 	.word	0x7e000006
    2408:	01000007 	.word	0x01000007
    240c:	00005400 	.word	0x00005400
    2410:	00000000 	.word	0x00000000
    2414:	06ec0000 	.word	0x06ec0000
    2418:	06f80000 	.word	0x06f80000
    241c:	00010000 	.word	0x00010000
    2420:	0006f852 	.word	0x0006f852
    2424:	00077e00 	.word	0x00077e00
    2428:	51000100 	.word	0x51000100
	...
    2434:	000006ec 	.word	0x000006ec
    2438:	000006f8 	.word	0x000006f8
    243c:	f8530001 	.word	0xf8530001
    2440:	7e000006 	.word	0x7e000006
    2444:	01000007 	.word	0x01000007
    2448:	00005c00 	.word	0x00005c00
    244c:	00000000 	.word	0x00000000
    2450:	070c0000 	.word	0x070c0000
    2454:	07240000 	.word	0x07240000
    2458:	00010000 	.word	0x00010000
    245c:	00072a53 	.word	0x00072a53
    2460:	00072e00 	.word	0x00072e00
    2464:	53000100 	.word	0x53000100
    2468:	0000075e 	.word	0x0000075e
    246c:	00000764 	.word	0x00000764
    2470:	00530001 	.word	0x00530001
    2474:	00000000 	.word	0x00000000
    2478:	2c000000 	.word	0x2c000000
    247c:	2e000007 	.word	0x2e000007
    2480:	01000007 	.word	0x01000007
    2484:	075e5200 	.word	0x075e5200
    2488:	077e0000 	.word	0x077e0000
    248c:	00010000 	.word	0x00010000
    2490:	00000052 	.word	0x00000052
    2494:	00000000 	.word	0x00000000
    2498:	00075c00 	.word	0x00075c00
    249c:	00076400 	.word	0x00076400
    24a0:	53000100 	.word	0x53000100
	...
    24ac:	00000768 	.word	0x00000768
    24b0:	00000774 	.word	0x00000774
    24b4:	00530001 	.word	0x00530001
    24b8:	00000000 	.word	0x00000000
    24bc:	80000000 	.word	0x80000000
    24c0:	8c000007 	.word	0x8c000007
    24c4:	01000007 	.word	0x01000007
    24c8:	00005100 	.word	0x00005100
    24cc:	00000000 	.word	0x00000000
    24d0:	07800000 	.word	0x07800000
    24d4:	078e0000 	.word	0x078e0000
    24d8:	00010000 	.word	0x00010000
    24dc:	00000052 	.word	0x00000052
    24e0:	00000000 	.word	0x00000000
    24e4:	00078000 	.word	0x00078000
    24e8:	00079800 	.word	0x00079800
    24ec:	53000100 	.word	0x53000100
	...
    24f8:	000007a8 	.word	0x000007a8
    24fc:	000007b4 	.word	0x000007b4
    2500:	00510001 	.word	0x00510001
    2504:	00000000 	.word	0x00000000
    2508:	a8000000 	.word	0xa8000000
    250c:	b6000007 	.word	0xb6000007
    2510:	01000007 	.word	0x01000007
    2514:	00005200 	.word	0x00005200
    2518:	00000000 	.word	0x00000000
    251c:	07a80000 	.word	0x07a80000
    2520:	07c00000 	.word	0x07c00000
    2524:	00010000 	.word	0x00010000
    2528:	00000053 	.word	0x00000053
    252c:	00000000 	.word	0x00000000
    2530:	0007cc00 	.word	0x0007cc00
    2534:	0007d800 	.word	0x0007d800
    2538:	51000100 	.word	0x51000100
	...
    2544:	000007cc 	.word	0x000007cc
    2548:	000007da 	.word	0x000007da
    254c:	00520001 	.word	0x00520001
    2550:	00000000 	.word	0x00000000
    2554:	ec000000 	.word	0xec000000
    2558:	f8000007 	.word	0xf8000007
    255c:	01000007 	.word	0x01000007
    2560:	00005100 	.word	0x00005100
    2564:	00000000 	.word	0x00000000
    2568:	07f20000 	.word	0x07f20000
    256c:	07f80000 	.word	0x07f80000
    2570:	00010000 	.word	0x00010000
    2574:	0007f853 	.word	0x0007f853
    2578:	0007fc00 	.word	0x0007fc00
    257c:	51000100 	.word	0x51000100
	...
    2588:	000007fc 	.word	0x000007fc
    258c:	00000808 	.word	0x00000808
    2590:	00510001 	.word	0x00510001
    2594:	00000000 	.word	0x00000000
    2598:	02000000 	.word	0x02000000
    259c:	08000008 	.word	0x08000008
    25a0:	01000008 	.word	0x01000008
    25a4:	08085300 	.word	0x08085300
    25a8:	080c0000 	.word	0x080c0000
    25ac:	00010000 	.word	0x00010000
    25b0:	00000051 	.word	0x00000051
    25b4:	00000000 	.word	0x00000000
    25b8:	00080c00 	.word	0x00080c00
    25bc:	00081200 	.word	0x00081200
    25c0:	5d000100 	.word	0x5d000100
    25c4:	00000812 	.word	0x00000812
    25c8:	00000852 	.word	0x00000852
    25cc:	0c7d0002 	.word	0x0c7d0002
	...
    25d8:	0000080c 	.word	0x0000080c
    25dc:	00000844 	.word	0x00000844
    25e0:	00510001 	.word	0x00510001
    25e4:	00000000 	.word	0x00000000
    25e8:	0c000000 	.word	0x0c000000
    25ec:	34000008 	.word	0x34000008
    25f0:	01000008 	.word	0x01000008
    25f4:	00005200 	.word	0x00005200
    25f8:	00000000 	.word	0x00000000
    25fc:	08280000 	.word	0x08280000
    2600:	08440000 	.word	0x08440000
    2604:	00010000 	.word	0x00010000
    2608:	0008445c 	.word	0x0008445c
    260c:	00085200 	.word	0x00085200
    2610:	51000100 	.word	0x51000100
	...
    261c:	00000854 	.word	0x00000854
    2620:	00000860 	.word	0x00000860
    2624:	00510001 	.word	0x00510001
    2628:	00000000 	.word	0x00000000
    262c:	5a000000 	.word	0x5a000000
    2630:	60000008 	.word	0x60000008
    2634:	01000008 	.word	0x01000008
    2638:	08605300 	.word	0x08605300
    263c:	08640000 	.word	0x08640000
    2640:	00010000 	.word	0x00010000
    2644:	00000051 	.word	0x00000051
    2648:	00000000 	.word	0x00000000
    264c:	00086a00 	.word	0x00086a00
    2650:	00087200 	.word	0x00087200
    2654:	53000100 	.word	0x53000100
    2658:	00000874 	.word	0x00000874
    265c:	00000878 	.word	0x00000878
    2660:	00530001 	.word	0x00530001
    2664:	00000000 	.word	0x00000000
    2668:	78000000 	.word	0x78000000
    266c:	84000008 	.word	0x84000008
    2670:	01000008 	.word	0x01000008
    2674:	00005100 	.word	0x00005100
    2678:	00000000 	.word	0x00000000
    267c:	087e0000 	.word	0x087e0000
    2680:	08840000 	.word	0x08840000
    2684:	00010000 	.word	0x00010000
    2688:	00088453 	.word	0x00088453
    268c:	00088800 	.word	0x00088800
    2690:	51000100 	.word	0x51000100
	...
    269c:	0000088e 	.word	0x0000088e
    26a0:	00000896 	.word	0x00000896
    26a4:	98530001 	.word	0x98530001
    26a8:	9c000008 	.word	0x9c000008
    26ac:	01000008 	.word	0x01000008
    26b0:	00005300 	.word	0x00005300
    26b4:	00000000 	.word	0x00000000
    26b8:	090c0000 	.word	0x090c0000
    26bc:	09180000 	.word	0x09180000
    26c0:	00010000 	.word	0x00010000
    26c4:	00000051 	.word	0x00000051
    26c8:	00000000 	.word	0x00000000
    26cc:	00091200 	.word	0x00091200
    26d0:	00091800 	.word	0x00091800
    26d4:	53000100 	.word	0x53000100
    26d8:	00000918 	.word	0x00000918
    26dc:	0000091c 	.word	0x0000091c
    26e0:	00510001 	.word	0x00510001
    26e4:	00000000 	.word	0x00000000
    26e8:	22000000 	.word	0x22000000
    26ec:	2a000009 	.word	0x2a000009
    26f0:	01000009 	.word	0x01000009
    26f4:	092c5300 	.word	0x092c5300
    26f8:	09300000 	.word	0x09300000
    26fc:	00010000 	.word	0x00010000
    2700:	00000053 	.word	0x00000053
    2704:	00000000 	.word	0x00000000
    2708:	00093000 	.word	0x00093000
    270c:	00093c00 	.word	0x00093c00
    2710:	51000100 	.word	0x51000100
	...
    271c:	00000936 	.word	0x00000936
    2720:	0000093c 	.word	0x0000093c
    2724:	3c530001 	.word	0x3c530001
    2728:	40000009 	.word	0x40000009
    272c:	01000009 	.word	0x01000009
    2730:	00005100 	.word	0x00005100
    2734:	00000000 	.word	0x00000000
    2738:	09460000 	.word	0x09460000
    273c:	094e0000 	.word	0x094e0000
    2740:	00010000 	.word	0x00010000
    2744:	00095053 	.word	0x00095053
    2748:	00095400 	.word	0x00095400
    274c:	53000100 	.word	0x53000100
	...
    2758:	00000954 	.word	0x00000954
    275c:	00000960 	.word	0x00000960
    2760:	00510001 	.word	0x00510001
    2764:	00000000 	.word	0x00000000
    2768:	5a000000 	.word	0x5a000000
    276c:	60000009 	.word	0x60000009
    2770:	01000009 	.word	0x01000009
    2774:	09605300 	.word	0x09605300
    2778:	09640000 	.word	0x09640000
    277c:	00010000 	.word	0x00010000
    2780:	00000051 	.word	0x00000051
    2784:	00000000 	.word	0x00000000
    2788:	00096a00 	.word	0x00096a00
    278c:	00097200 	.word	0x00097200
    2790:	53000100 	.word	0x53000100
    2794:	00000974 	.word	0x00000974
    2798:	00000978 	.word	0x00000978
    279c:	00530001 	.word	0x00530001
    27a0:	00000000 	.word	0x00000000
    27a4:	78000000 	.word	0x78000000
    27a8:	84000009 	.word	0x84000009
    27ac:	01000009 	.word	0x01000009
    27b0:	00005100 	.word	0x00005100
    27b4:	00000000 	.word	0x00000000
    27b8:	097e0000 	.word	0x097e0000
    27bc:	09840000 	.word	0x09840000
    27c0:	00010000 	.word	0x00010000
    27c4:	00098453 	.word	0x00098453
    27c8:	00098800 	.word	0x00098800
    27cc:	51000100 	.word	0x51000100
	...
    27d8:	0000098e 	.word	0x0000098e
    27dc:	00000996 	.word	0x00000996
    27e0:	98530001 	.word	0x98530001
    27e4:	9c000009 	.word	0x9c000009
    27e8:	01000009 	.word	0x01000009
    27ec:	00005300 	.word	0x00005300
    27f0:	00000000 	.word	0x00000000
    27f4:	099c0000 	.word	0x099c0000
    27f8:	09a80000 	.word	0x09a80000
    27fc:	00010000 	.word	0x00010000
    2800:	00000051 	.word	0x00000051
    2804:	00000000 	.word	0x00000000
    2808:	0009a200 	.word	0x0009a200
    280c:	0009a800 	.word	0x0009a800
    2810:	53000100 	.word	0x53000100
    2814:	000009a8 	.word	0x000009a8
    2818:	000009ac 	.word	0x000009ac
    281c:	00510001 	.word	0x00510001
    2820:	00000000 	.word	0x00000000
    2824:	b0000000 	.word	0xb0000000
    2828:	b6000009 	.word	0xb6000009
    282c:	01000009 	.word	0x01000009
    2830:	09b85300 	.word	0x09b85300
    2834:	09bc0000 	.word	0x09bc0000
    2838:	00010000 	.word	0x00010000
    283c:	00000053 	.word	0x00000053
    2840:	00000000 	.word	0x00000000
    2844:	0009bc00 	.word	0x0009bc00
    2848:	0009c800 	.word	0x0009c800
    284c:	51000100 	.word	0x51000100
	...
    2858:	000009c2 	.word	0x000009c2
    285c:	000009c8 	.word	0x000009c8
    2860:	c8530001 	.word	0xc8530001
    2864:	cc000009 	.word	0xcc000009
    2868:	01000009 	.word	0x01000009
    286c:	00005100 	.word	0x00005100
    2870:	00000000 	.word	0x00000000
    2874:	09d00000 	.word	0x09d00000
    2878:	09d60000 	.word	0x09d60000
    287c:	00010000 	.word	0x00010000
    2880:	0009d853 	.word	0x0009d853
    2884:	0009dc00 	.word	0x0009dc00
    2888:	53000100 	.word	0x53000100
	...
    2894:	000009dc 	.word	0x000009dc
    2898:	000009e8 	.word	0x000009e8
    289c:	00510001 	.word	0x00510001
    28a0:	00000000 	.word	0x00000000
    28a4:	e2000000 	.word	0xe2000000
    28a8:	e8000009 	.word	0xe8000009
    28ac:	01000009 	.word	0x01000009
    28b0:	09e85300 	.word	0x09e85300
    28b4:	09ec0000 	.word	0x09ec0000
    28b8:	00010000 	.word	0x00010000
    28bc:	00000051 	.word	0x00000051
    28c0:	00000000 	.word	0x00000000
    28c4:	0009ec00 	.word	0x0009ec00
    28c8:	0009f800 	.word	0x0009f800
    28cc:	51000100 	.word	0x51000100
	...
    28d8:	000009f2 	.word	0x000009f2
    28dc:	000009f8 	.word	0x000009f8
    28e0:	f8530001 	.word	0xf8530001
    28e4:	fc000009 	.word	0xfc000009
    28e8:	01000009 	.word	0x01000009
    28ec:	00005100 	.word	0x00005100
    28f0:	00000000 	.word	0x00000000
    28f4:	0a020000 	.word	0x0a020000
    28f8:	0a0a0000 	.word	0x0a0a0000
    28fc:	00010000 	.word	0x00010000
    2900:	000a0c53 	.word	0x000a0c53
    2904:	000a1000 	.word	0x000a1000
    2908:	53000100 	.word	0x53000100
	...
    2914:	00000a16 	.word	0x00000a16
    2918:	00000a1e 	.word	0x00000a1e
    291c:	20530001 	.word	0x20530001
    2920:	2400000a 	.word	0x2400000a
    2924:	0100000a 	.word	0x0100000a
    2928:	00005300 	.word	0x00005300
    292c:	00000000 	.word	0x00000000
    2930:	0a2a0000 	.word	0x0a2a0000
    2934:	0a320000 	.word	0x0a320000
    2938:	00010000 	.word	0x00010000
    293c:	000a3453 	.word	0x000a3453
    2940:	000a3800 	.word	0x000a3800
    2944:	53000100 	.word	0x53000100
	...
    2950:	00000a3e 	.word	0x00000a3e
    2954:	00000a46 	.word	0x00000a46
    2958:	48530001 	.word	0x48530001
    295c:	4c00000a 	.word	0x4c00000a
    2960:	0100000a 	.word	0x0100000a
    2964:	00005300 	.word	0x00005300
    2968:	00000000 	.word	0x00000000
    296c:	0a520000 	.word	0x0a520000
    2970:	0a5a0000 	.word	0x0a5a0000
    2974:	00010000 	.word	0x00010000
    2978:	000a5c53 	.word	0x000a5c53
    297c:	000a6000 	.word	0x000a6000
    2980:	53000100 	.word	0x53000100
	...
    298c:	00000a60 	.word	0x00000a60
    2990:	00000a66 	.word	0x00000a66
    2994:	00520001 	.word	0x00520001
    2998:	00000000 	.word	0x00000000
    299c:	80000000 	.word	0x80000000
    29a0:	8600000a 	.word	0x8600000a
    29a4:	0100000a 	.word	0x0100000a
    29a8:	00005200 	.word	0x00005200
    29ac:	00000000 	.word	0x00000000
    29b0:	0aa00000 	.word	0x0aa00000
    29b4:	0aaa0000 	.word	0x0aaa0000
    29b8:	00010000 	.word	0x00010000
    29bc:	000aaa5d 	.word	0x000aaa5d
    29c0:	000b0800 	.word	0x000b0800
    29c4:	7d000200 	.word	0x7d000200
    29c8:	00000008 	.word	0x00000008
    29cc:	00000000 	.word	0x00000000
    29d0:	000aa000 	.word	0x000aa000
    29d4:	000aa800 	.word	0x000aa800
    29d8:	50000100 	.word	0x50000100
    29dc:	00000ac2 	.word	0x00000ac2
    29e0:	00000b08 	.word	0x00000b08
    29e4:	047d0002 	.word	0x047d0002
	...
    29f0:	00000aa0 	.word	0x00000aa0
    29f4:	00000acc 	.word	0x00000acc
    29f8:	e2510001 	.word	0xe2510001
    29fc:	ee00000a 	.word	0xee00000a
    2a00:	0100000a 	.word	0x0100000a
    2a04:	00005100 	.word	0x00005100
    2a08:	00000000 	.word	0x00000000
    2a0c:	0aa00000 	.word	0x0aa00000
    2a10:	0aa80000 	.word	0x0aa80000
    2a14:	00010000 	.word	0x00010000
    2a18:	000aa852 	.word	0x000aa852
    2a1c:	000b0800 	.word	0x000b0800
    2a20:	5c000100 	.word	0x5c000100
	...
    2a2c:	00000b5c 	.word	0x00000b5c
    2a30:	00000b6e 	.word	0x00000b6e
    2a34:	00510001 	.word	0x00510001
    2a38:	00000000 	.word	0x00000000
    2a3c:	74000000 	.word	0x74000000
    2a40:	8600000b 	.word	0x8600000b
    2a44:	0100000b 	.word	0x0100000b
    2a48:	00005100 	.word	0x00005100
    2a4c:	00000000 	.word	0x00000000
    2a50:	0b8c0000 	.word	0x0b8c0000
    2a54:	0b9e0000 	.word	0x0b9e0000
    2a58:	00010000 	.word	0x00010000
    2a5c:	00000051 	.word	0x00000051
    2a60:	00000000 	.word	0x00000000
    2a64:	000ba400 	.word	0x000ba400
    2a68:	000bb600 	.word	0x000bb600
    2a6c:	51000100 	.word	0x51000100
	...
    2a78:	00000bd8 	.word	0x00000bd8
    2a7c:	00000bea 	.word	0x00000bea
    2a80:	00510001 	.word	0x00510001
    2a84:	00000000 	.word	0x00000000
    2a88:	0c000000 	.word	0x0c000000
    2a8c:	1e00000c 	.word	0x1e00000c
    2a90:	0100000c 	.word	0x0100000c
    2a94:	00005100 	.word	0x00005100
    2a98:	00000000 	.word	0x00000000
    2a9c:	0c400000 	.word	0x0c400000
    2aa0:	0c4c0000 	.word	0x0c4c0000
    2aa4:	00010000 	.word	0x00010000
    2aa8:	00000051 	.word	0x00000051
    2aac:	00000000 	.word	0x00000000
    2ab0:	000c5000 	.word	0x000c5000
    2ab4:	000c5200 	.word	0x000c5200
    2ab8:	50000100 	.word	0x50000100
	...
    2ac4:	00000c58 	.word	0x00000c58
    2ac8:	00000c5a 	.word	0x00000c5a
    2acc:	00500001 	.word	0x00500001
    2ad0:	00000000 	.word	0x00000000
    2ad4:	60000000 	.word	0x60000000
    2ad8:	6200000c 	.word	0x6200000c
    2adc:	0100000c 	.word	0x0100000c
    2ae0:	00005000 	.word	0x00005000
    2ae4:	00000000 	.word	0x00000000
    2ae8:	0c680000 	.word	0x0c680000
    2aec:	0c6c0000 	.word	0x0c6c0000
    2af0:	00010000 	.word	0x00010000
    2af4:	00000050 	.word	0x00000050
    2af8:	00000000 	.word	0x00000000
    2afc:	000c7000 	.word	0x000c7000
    2b00:	000c7200 	.word	0x000c7200
    2b04:	50000100 	.word	0x50000100
	...
    2b10:	00000c78 	.word	0x00000c78
    2b14:	00000c7a 	.word	0x00000c7a
    2b18:	00500001 	.word	0x00500001
    2b1c:	00000000 	.word	0x00000000
    2b20:	80000000 	.word	0x80000000
    2b24:	8a00000c 	.word	0x8a00000c
    2b28:	0100000c 	.word	0x0100000c
    2b2c:	00005000 	.word	0x00005000
    2b30:	00000000 	.word	0x00000000
    2b34:	0c8c0000 	.word	0x0c8c0000
    2b38:	0c900000 	.word	0x0c900000
    2b3c:	00010000 	.word	0x00010000
    2b40:	00000051 	.word	0x00000051
    2b44:	00000000 	.word	0x00000000
    2b48:	000c9800 	.word	0x000c9800
    2b4c:	000ca400 	.word	0x000ca400
    2b50:	50000100 	.word	0x50000100
	...
    2b5c:	00000cb0 	.word	0x00000cb0
    2b60:	00000cb4 	.word	0x00000cb4
    2b64:	00510001 	.word	0x00510001
    2b68:	00000000 	.word	0x00000000
    2b6c:	bc000000 	.word	0xbc000000
    2b70:	be00000c 	.word	0xbe00000c
    2b74:	0100000c 	.word	0x0100000c
    2b78:	0cbe5d00 	.word	0x0cbe5d00
    2b7c:	0cc20000 	.word	0x0cc20000
    2b80:	00020000 	.word	0x00020000
    2b84:	0cc2047d 	.word	0x0cc2047d
    2b88:	0d880000 	.word	0x0d880000
    2b8c:	00020000 	.word	0x00020000
    2b90:	0000107d 	.word	0x0000107d
    2b94:	00000000 	.word	0x00000000
    2b98:	0cbc0000 	.word	0x0cbc0000
    2b9c:	0cc40000 	.word	0x0cc40000
    2ba0:	00010000 	.word	0x00010000
    2ba4:	000cc650 	.word	0x000cc650
    2ba8:	000d8800 	.word	0x000d8800
    2bac:	7d000200 	.word	0x7d000200
    2bb0:	00000004 	.word	0x00000004
    2bb4:	00000000 	.word	0x00000000
    2bb8:	00002000 	.word	0x00002000
    2bbc:	00003200 	.word	0x00003200
    2bc0:	51000100 	.word	0x51000100
	...
    2bcc:	00000074 	.word	0x00000074
    2bd0:	00000082 	.word	0x00000082
    2bd4:	825d0001 	.word	0x825d0001
    2bd8:	b2000000 	.word	0xb2000000
    2bdc:	02000000 	.word	0x02000000
    2be0:	00087d00 	.word	0x00087d00
    2be4:	00000000 	.word	0x00000000
    2be8:	74000000 	.word	0x74000000
    2bec:	8c000000 	.word	0x8c000000
    2bf0:	01000000 	.word	0x01000000
    2bf4:	00005000 	.word	0x00005000
    2bf8:	00000000 	.word	0x00000000
    2bfc:	00740000 	.word	0x00740000
    2c00:	00760000 	.word	0x00760000
    2c04:	00010000 	.word	0x00010000
    2c08:	00007651 	.word	0x00007651
    2c0c:	00008000 	.word	0x00008000
    2c10:	53000100 	.word	0x53000100
	...
    2c1c:	00000090 	.word	0x00000090
    2c20:	00000092 	.word	0x00000092
    2c24:	9a500001 	.word	0x9a500001
    2c28:	9c000000 	.word	0x9c000000
    2c2c:	01000000 	.word	0x01000000
    2c30:	009e5000 	.word	0x009e5000
    2c34:	00b20000 	.word	0x00b20000
    2c38:	00010000 	.word	0x00010000
    2c3c:	00000050 	.word	0x00000050
    2c40:	00000000 	.word	0x00000000
    2c44:	0000e400 	.word	0x0000e400
    2c48:	0000f600 	.word	0x0000f600
    2c4c:	51000100 	.word	0x51000100
	...
    2c58:	00000118 	.word	0x00000118
    2c5c:	0000012a 	.word	0x0000012a
    2c60:	00510001 	.word	0x00510001
    2c64:	00000000 	.word	0x00000000
    2c68:	4c000000 	.word	0x4c000000
    2c6c:	4e000001 	.word	0x4e000001
    2c70:	01000001 	.word	0x01000001
    2c74:	00005100 	.word	0x00005100
    2c78:	00000000 	.word	0x00000000
    2c7c:	01540000 	.word	0x01540000
    2c80:	01560000 	.word	0x01560000
    2c84:	00010000 	.word	0x00010000
    2c88:	00000050 	.word	0x00000050
    2c8c:	00000000 	.word	0x00000000
    2c90:	0001e400 	.word	0x0001e400
    2c94:	0001f600 	.word	0x0001f600
    2c98:	51000100 	.word	0x51000100
	...
    2ca4:	00000218 	.word	0x00000218
    2ca8:	00000222 	.word	0x00000222
    2cac:	00500001 	.word	0x00500001
    2cb0:	00000000 	.word	0x00000000
    2cb4:	24000000 	.word	0x24000000
    2cb8:	28000002 	.word	0x28000002
    2cbc:	01000002 	.word	0x01000002
    2cc0:	00005100 	.word	0x00005100
    2cc4:	00000000 	.word	0x00000000
    2cc8:	02300000 	.word	0x02300000
    2ccc:	026c0000 	.word	0x026c0000
    2cd0:	00010000 	.word	0x00010000
    2cd4:	00000050 	.word	0x00000050
    2cd8:	00000000 	.word	0x00000000
    2cdc:	00023000 	.word	0x00023000
    2ce0:	00023200 	.word	0x00023200
    2ce4:	51000100 	.word	0x51000100
    2ce8:	00000232 	.word	0x00000232
    2cec:	0000023c 	.word	0x0000023c
    2cf0:	3c530001 	.word	0x3c530001
    2cf4:	7a000002 	.word	0x7a000002
    2cf8:	01000002 	.word	0x01000002
    2cfc:	00005100 	.word	0x00005100
    2d00:	00000000 	.word	0x00000000
    2d04:	02400000 	.word	0x02400000
    2d08:	025a0000 	.word	0x025a0000
    2d0c:	00010000 	.word	0x00010000
    2d10:	00025a52 	.word	0x00025a52
    2d14:	00027a00 	.word	0x00027a00
    2d18:	5c000100 	.word	0x5c000100
	...
    2d24:	00000236 	.word	0x00000236
    2d28:	0000025a 	.word	0x0000025a
    2d2c:	005c0001 	.word	0x005c0001
    2d30:	00000000 	.word	0x00000000
    2d34:	7c000000 	.word	0x7c000000
    2d38:	7e000002 	.word	0x7e000002
    2d3c:	01000002 	.word	0x01000002
    2d40:	00005100 	.word	0x00005100
    2d44:	00000000 	.word	0x00000000
    2d48:	028c0000 	.word	0x028c0000
    2d4c:	02a00000 	.word	0x02a00000
    2d50:	00010000 	.word	0x00010000
    2d54:	0002a05d 	.word	0x0002a05d
    2d58:	0002cc00 	.word	0x0002cc00
    2d5c:	7d000200 	.word	0x7d000200
    2d60:	0002cc10 	.word	0x0002cc10
    2d64:	00032800 	.word	0x00032800
    2d68:	7d000200 	.word	0x7d000200
    2d6c:	00000030 	.word	0x00000030
    2d70:	00000000 	.word	0x00000000
    2d74:	00028c00 	.word	0x00028c00
    2d78:	00028e00 	.word	0x00028e00
    2d7c:	50000100 	.word	0x50000100
    2d80:	000002d4 	.word	0x000002d4
    2d84:	00000328 	.word	0x00000328
    2d88:	047d0002 	.word	0x047d0002
	...
    2d94:	0000028c 	.word	0x0000028c
    2d98:	000002a6 	.word	0x000002a6
    2d9c:	a6510001 	.word	0xa6510001
    2da0:	28000002 	.word	0x28000002
    2da4:	01000003 	.word	0x01000003
    2da8:	00005600 	.word	0x00005600
    2dac:	00000000 	.word	0x00000000
    2db0:	02940000 	.word	0x02940000
    2db4:	029a0000 	.word	0x029a0000
    2db8:	00010000 	.word	0x00010000
    2dbc:	0002aa53 	.word	0x0002aa53
    2dc0:	0002c200 	.word	0x0002c200
    2dc4:	52000100 	.word	0x52000100
    2dc8:	000002c6 	.word	0x000002c6
    2dcc:	000002ce 	.word	0x000002ce
    2dd0:	00530001 	.word	0x00530001
    2dd4:	00000000 	.word	0x00000000
    2dd8:	e6000000 	.word	0xe6000000
    2ddc:	ee000002 	.word	0xee000002
    2de0:	01000002 	.word	0x01000002
    2de4:	00005300 	.word	0x00005300
    2de8:	00000000 	.word	0x00000000
    2dec:	03280000 	.word	0x03280000
    2df0:	032a0000 	.word	0x032a0000
    2df4:	00010000 	.word	0x00010000
    2df8:	00032a5d 	.word	0x00032a5d
    2dfc:	00032e00 	.word	0x00032e00
    2e00:	7d000200 	.word	0x7d000200
    2e04:	00032e04 	.word	0x00032e04
    2e08:	0003bc00 	.word	0x0003bc00
    2e0c:	7d000200 	.word	0x7d000200
    2e10:	00000010 	.word	0x00000010
    2e14:	00000000 	.word	0x00000000
    2e18:	00032800 	.word	0x00032800
    2e1c:	00033000 	.word	0x00033000
    2e20:	50000100 	.word	0x50000100
    2e24:	00000332 	.word	0x00000332
    2e28:	000003bc 	.word	0x000003bc
    2e2c:	047d0002 	.word	0x047d0002
	...
    2e3c:	0000000a 	.word	0x0000000a
    2e40:	0a5d0001 	.word	0x0a5d0001
    2e44:	54000000 	.word	0x54000000
    2e48:	02000000 	.word	0x02000000
    2e4c:	00087d00 	.word	0x00087d00
    2e50:	00000000 	.word	0x00000000
    2e54:	26000000 	.word	0x26000000
    2e58:	38000000 	.word	0x38000000
    2e5c:	01000000 	.word	0x01000000
    2e60:	00005300 	.word	0x00005300
	...
    2e6c:	00040000 	.word	0x00040000
    2e70:	00010000 	.word	0x00010000
    2e74:	0000045d 	.word	0x0000045d
    2e78:	00001000 	.word	0x00001000
    2e7c:	7d000200 	.word	0x7d000200
    2e80:	00001004 	.word	0x00001004
    2e84:	00002800 	.word	0x00002800
    2e88:	7d000200 	.word	0x7d000200
    2e8c:	00000008 	.word	0x00000008
	...
    2e98:	00000c00 	.word	0x00000c00
    2e9c:	50000100 	.word	0x50000100
    2ea0:	0000000c 	.word	0x0000000c
    2ea4:	0000001c 	.word	0x0000001c
    2ea8:	00510001 	.word	0x00510001
	...
    2eb4:	0c000000 	.word	0x0c000000
    2eb8:	01000000 	.word	0x01000000
    2ebc:	000c5000 	.word	0x000c5000
    2ec0:	00300000 	.word	0x00300000
    2ec4:	00010000 	.word	0x00010000
    2ec8:	00000054 	.word	0x00000054
	...
    2ed4:	00000400 	.word	0x00000400
    2ed8:	5d000100 	.word	0x5d000100
    2edc:	00000004 	.word	0x00000004
    2ee0:	00000048 	.word	0x00000048
    2ee4:	107d0002 	.word	0x107d0002
	...
    2ef0:	00000048 	.word	0x00000048
    2ef4:	0000004c 	.word	0x0000004c
    2ef8:	4c5d0001 	.word	0x4c5d0001
    2efc:	c8000000 	.word	0xc8000000
    2f00:	02000000 	.word	0x02000000
    2f04:	00107d00 	.word	0x00107d00
	...
    2f10:	08000000 	.word	0x08000000
    2f14:	01000000 	.word	0x01000000
    2f18:	00085d00 	.word	0x00085d00
    2f1c:	00d00000 	.word	0x00d00000
    2f20:	00020000 	.word	0x00020000
    2f24:	0000087d 	.word	0x0000087d
	...
    2f30:	00180000 	.word	0x00180000
    2f34:	00010000 	.word	0x00010000
    2f38:	00001850 	.word	0x00001850
    2f3c:	00002000 	.word	0x00002000
    2f40:	54000100 	.word	0x54000100
    2f44:	00000020 	.word	0x00000020
    2f48:	00000038 	.word	0x00000038
    2f4c:	38500001 	.word	0x38500001
    2f50:	d0000000 	.word	0xd0000000
    2f54:	01000000 	.word	0x01000000
    2f58:	00005400 	.word	0x00005400
	...
    2f64:	002c0000 	.word	0x002c0000
    2f68:	00010000 	.word	0x00010000
    2f6c:	0000a451 	.word	0x0000a451
    2f70:	0000b000 	.word	0x0000b000
    2f74:	51000100 	.word	0x51000100
    2f78:	000000c4 	.word	0x000000c4
    2f7c:	000000d0 	.word	0x000000d0
    2f80:	00510001 	.word	0x00510001
	...
    2f8c:	38000000 	.word	0x38000000
    2f90:	01000000 	.word	0x01000000
    2f94:	00385200 	.word	0x00385200
    2f98:	00600000 	.word	0x00600000
    2f9c:	00010000 	.word	0x00010000
    2fa0:	0000605c 	.word	0x0000605c
    2fa4:	00009000 	.word	0x00009000
    2fa8:	52000100 	.word	0x52000100
    2fac:	000000a0 	.word	0x000000a0
    2fb0:	000000d0 	.word	0x000000d0
    2fb4:	00520001 	.word	0x00520001
    2fb8:	00000000 	.word	0x00000000
    2fbc:	0c000000 	.word	0x0c000000
    2fc0:	30000000 	.word	0x30000000
    2fc4:	01000000 	.word	0x01000000
    2fc8:	00a45c00 	.word	0x00a45c00
    2fcc:	00d00000 	.word	0x00d00000
    2fd0:	00010000 	.word	0x00010000
    2fd4:	0000005c 	.word	0x0000005c
    2fd8:	00000000 	.word	0x00000000
    2fdc:	00002800 	.word	0x00002800
    2fe0:	00002c00 	.word	0x00002c00
    2fe4:	53000100 	.word	0x53000100
    2fe8:	0000002c 	.word	0x0000002c
    2fec:	000000b0 	.word	0x000000b0
    2ff0:	c4510001 	.word	0xc4510001
    2ff4:	d0000000 	.word	0xd0000000
    2ff8:	01000000 	.word	0x01000000
    2ffc:	00005100 	.word	0x00005100
    3000:	00000000 	.word	0x00000000
    3004:	00340000 	.word	0x00340000
    3008:	005c0000 	.word	0x005c0000
    300c:	00010000 	.word	0x00010000
    3010:	00007053 	.word	0x00007053
    3014:	00007400 	.word	0x00007400
    3018:	50000100 	.word	0x50000100
    301c:	00000074 	.word	0x00000074
    3020:	00000084 	.word	0x00000084
    3024:	84530001 	.word	0x84530001
    3028:	c8000000 	.word	0xc8000000
    302c:	01000000 	.word	0x01000000
    3030:	00005000 	.word	0x00005000
	...
    303c:	00080000 	.word	0x00080000
    3040:	00010000 	.word	0x00010000
    3044:	0000085d 	.word	0x0000085d
    3048:	00009c00 	.word	0x00009c00
    304c:	7d000200 	.word	0x7d000200
    3050:	00000014 	.word	0x00000014
	...
    305c:	00002000 	.word	0x00002000
    3060:	50000100 	.word	0x50000100
    3064:	00000020 	.word	0x00000020
    3068:	0000009c 	.word	0x0000009c
    306c:	00550001 	.word	0x00550001
	...
    3078:	3c000000 	.word	0x3c000000
    307c:	01000000 	.word	0x01000000
    3080:	003c5100 	.word	0x003c5100
    3084:	009c0000 	.word	0x009c0000
    3088:	00010000 	.word	0x00010000
    308c:	00000058 	.word	0x00000058
	...
    3098:	00003c00 	.word	0x00003c00
    309c:	52000100 	.word	0x52000100
    30a0:	0000003c 	.word	0x0000003c
    30a4:	0000009c 	.word	0x0000009c
    30a8:	00560001 	.word	0x00560001
	...
    30b4:	3c000000 	.word	0x3c000000
    30b8:	01000000 	.word	0x01000000
    30bc:	003c5300 	.word	0x003c5300
    30c0:	009c0000 	.word	0x009c0000
    30c4:	00010000 	.word	0x00010000
    30c8:	00000057 	.word	0x00000057
	...
    30d4:	00000400 	.word	0x00000400
    30d8:	5d000100 	.word	0x5d000100
    30dc:	00000004 	.word	0x00000004
    30e0:	00000010 	.word	0x00000010
    30e4:	247d0002 	.word	0x247d0002
    30e8:	00000010 	.word	0x00000010
    30ec:	0000010c 	.word	0x0000010c
    30f0:	307d0002 	.word	0x307d0002
	...
    3100:	00000024 	.word	0x00000024
    3104:	24500001 	.word	0x24500001
    3108:	c0000000 	.word	0xc0000000
    310c:	02000000 	.word	0x02000000
    3110:	c0047d00 	.word	0xc0047d00
    3114:	d4000000 	.word	0xd4000000
    3118:	02000000 	.word	0x02000000
    311c:	d4709100 	.word	0xd4709100
    3120:	e8000000 	.word	0xe8000000
    3124:	02000000 	.word	0x02000000
    3128:	e8047d00 	.word	0xe8047d00
    312c:	f4000000 	.word	0xf4000000
    3130:	02000000 	.word	0x02000000
    3134:	f4709100 	.word	0xf4709100
    3138:	0c000000 	.word	0x0c000000
    313c:	02000001 	.word	0x02000001
    3140:	00047d00 	.word	0x00047d00
	...
    314c:	24000000 	.word	0x24000000
    3150:	01000000 	.word	0x01000000
    3154:	00245100 	.word	0x00245100
    3158:	010c0000 	.word	0x010c0000
    315c:	00010000 	.word	0x00010000
    3160:	00000057 	.word	0x00000057
    3164:	00000000 	.word	0x00000000
    3168:	00004400 	.word	0x00004400
    316c:	0000c000 	.word	0x0000c000
    3170:	5c000100 	.word	0x5c000100
    3174:	000000d4 	.word	0x000000d4
    3178:	000000dc 	.word	0x000000dc
    317c:	f85c0001 	.word	0xf85c0001
    3180:	04000000 	.word	0x04000000
    3184:	01000001 	.word	0x01000001
    3188:	00005c00 	.word	0x00005c00
    318c:	00000000 	.word	0x00000000
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000011e 	andeq	r0, r0, lr, lsl r1
  24:	00000120 	andeq	r0, r0, r0, lsr #2
  28:	00000126 	andeq	r0, r0, r6, lsr #2
  2c:	0000014a 	andeq	r0, r0, sl, asr #2
  30:	00000122 	andeq	r0, r0, r2, lsr #2
  34:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  40:	0000011e 	andeq	r0, r0, lr, lsl r1
  44:	00000120 	andeq	r0, r0, r0, lsr #2
  48:	00000130 	andeq	r0, r0, r0, lsr r1
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	00000122 	andeq	r0, r0, r2, lsr #2
  54:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  60:	0000014a 	andeq	r0, r0, sl, asr #2
  64:	0000015e 	andeq	r0, r0, lr, asr r1
  68:	00000188 	andeq	r0, r0, r8, lsl #3
  6c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000015e 	andeq	r0, r0, lr, asr r1
  94:	00000182 	andeq	r0, r0, r2, lsl #3
  98:	00000186 	andeq	r0, r0, r6, lsl #3
  9c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000160 	andeq	r0, r0, r0, ror #2
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
  b8:	0000016a 	andeq	r0, r0, sl, ror #2
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  c8:	00000078 	andeq	r0, r0, r8, ror r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	0000007c 	andeq	r0, r0, ip, ror r0
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	0000030e 	andeq	r0, r0, lr, lsl #6
  fc:	00000310 	andeq	r0, r0, r0, lsl r3
 100:	00000320 	andeq	r0, r0, r0, lsr #6
 104:	0000034a 	andeq	r0, r0, sl, asr #6
 108:	00000312 	andeq	r0, r0, r2, lsl r3
 10c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 118:	0000030e 	andeq	r0, r0, lr, lsl #6
 11c:	00000310 	andeq	r0, r0, r0, lsl r3
 120:	00000320 	andeq	r0, r0, r0, lsr #6
 124:	0000034a 	andeq	r0, r0, sl, asr #6
 128:	00000312 	andeq	r0, r0, r2, lsl r3
 12c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 138:	0000034a 	andeq	r0, r0, sl, asr #6
 13c:	0000034c 	andeq	r0, r0, ip, asr #6
 140:	0000034e 	andeq	r0, r0, lr, asr #6
 144:	00000360 	andeq	r0, r0, r0, ror #6
	...
 150:	00000364 	andeq	r0, r0, r4, ror #6
 154:	00000366 	andeq	r0, r0, r6, ror #6
 158:	00000376 	andeq	r0, r0, r6, ror r3
 15c:	000003a6 	andeq	r0, r0, r6, lsr #7
 160:	0000036a 	andeq	r0, r0, sl, ror #6
 164:	00000372 	andeq	r0, r0, r2, ror r3
	...
 170:	00000364 	andeq	r0, r0, r4, ror #6
 174:	00000366 	andeq	r0, r0, r6, ror #6
 178:	00000376 	andeq	r0, r0, r6, ror r3
 17c:	000003a6 	andeq	r0, r0, r6, lsr #7
 180:	0000036a 	andeq	r0, r0, sl, ror #6
 184:	00000372 	andeq	r0, r0, r2, ror r3
	...
 190:	000003a6 	andeq	r0, r0, r6, lsr #7
 194:	000003a8 	andeq	r0, r0, r8, lsr #7
 198:	000003aa 	andeq	r0, r0, sl, lsr #7
 19c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1a8:	00000404 	andeq	r0, r0, r4, lsl #8
 1ac:	00000406 	andeq	r0, r0, r6, lsl #8
 1b0:	00000408 	andeq	r0, r0, r8, lsl #8
 1b4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1c0:	00000454 	andeq	r0, r0, r4, asr r4
 1c4:	00000456 	andeq	r0, r0, r6, asr r4
 1c8:	00000458 	andeq	r0, r0, r8, asr r4
 1cc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1d8:	000004c6 	andeq	r0, r0, r6, asr #9
 1dc:	000004c8 	andeq	r0, r0, r8, asr #9
 1e0:	000004cc 	andeq	r0, r0, ip, asr #9
 1e4:	000004de 	ldrdeq	r0, [r0], -lr
	...
 1f0:	00000566 	andeq	r0, r0, r6, ror #10
 1f4:	00000568 	andeq	r0, r0, r8, ror #10
 1f8:	0000056c 	andeq	r0, r0, ip, ror #10
 1fc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	00000024 	andeq	r0, r0, r4, lsr #32
 210:	00000070 	andeq	r0, r0, r0, ror r0
 214:	0000010c 	andeq	r0, r0, ip, lsl #2
 218:	00000044 	andeq	r0, r0, r4, asr #32
 21c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 228:	ffffffff 	undefined instruction 0xffffffff
	...
