AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     1


MACRO ASSEMBLER AX51 V3.06a
OBJECT MODULE PLACED IN .\main.obj
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\AX51.exe .\main.src EP DEBUG SYMBOLS OJ(.\main.obj) PR(.\main.ls1) 

LOC    OBJ             LINE     SOURCE

                          1     ; ./main.src generated from: .\main.c
                          2     ; COMPILER INVOKED BY:
                          3     ;        C:\Keil\C51\BIN\C51.exe .\main.c BROWSE DEBUG CODE LISTINCLUDE SYMBOLS PREPRINT
                                INCDIR(../../Include) SRC(./main.src)
                          4     
                          5     $nomod51 
                          6     
                          7     NAME    MAIN
                          8     
 00A0.7                   9     PWR_UP  BIT     0A0H.7
 0080                    10     P0      DATA    080H
 0090                    11     P1      DATA    090H
 00D0.6                  12     AC      BIT     0D0H.6
 0080.5                  13     T0      BIT     080H.5
 00B3                    14     SPI_CTRL        DATA    0B3H
 0080.6                  15     T1      BIT     080H.6
 00A8.7                  16     EA      BIT     0A8H.7
 0090.0                  17     T2      BIT     090H.0
 00A0.6                  18     CE      BIT     0A0H.6
 00BE                    19     DEV_OFFSET      DATA    0BEH
 00A0.1                  20     CLK1    BIT     0A0H.1
 0090.2                  21     DIN0    BIT     090H.2
 00A0.5                  22     CLK2    BIT     0A0H.5
 0090.0                  23     DIO0    BIT     090H.0
 0083                    24     DPH0    DATA    083H
 0090.1                  25     DIO1    BIT     090H.1
 00A8                    26     IE      DATA    0A8H
 0085                    27     DPH1    DATA    085H
 0080.0                  28     DIO2    BIT     080H.0
 0080.1                  29     DIO3    BIT     080H.1
 0080.0                  30     P0_0    BIT     080H.0
 0090.0                  31     P1_0    BIT     090H.0
 0080.2                  32     DIO4    BIT     080H.2
 0080.1                  33     P0_1    BIT     080H.1
 0082                    34     DPL0    DATA    082H
 0090.1                  35     P1_1    BIT     090H.1
 0080.3                  36     DIO5    BIT     080H.3
 0080.2                  37     P0_2    BIT     080H.2
 0084                    38     DPL1    DATA    084H
 0090.2                  39     P1_2    BIT     090H.2
 0080.4                  40     DIO6    BIT     080H.4
 0080.3                  41     P0_3    BIT     080H.3
 0080.5                  42     DIO7    BIT     080H.5
 0080.4                  43     P0_4    BIT     080H.4
 00A4                    44     ADCSTATIC       DATA    0A4H
 0080.6                  45     DIO8    BIT     080H.6
 0080.5                  46     P0_5    BIT     080H.5
 00C8.6                  47     EXF2    BIT     0C8H.6
 00A0.3                  48     CS      BIT     0A0H.3
 0080.7                  49     DIO9    BIT     080H.7
 0080.6                  50     P0_6    BIT     080H.6
 0080.7                  51     P0_7    BIT     080H.7
 00A8.4                  52     ES      BIT     0A8H.4
 00B8                    53     IP      DATA    0B8H
 00A0.0                  54     DATA?   BIT     0A0H.0
 0098.0                  55     RI      BIT     098H.0
 00D0.7                  56     CY      BIT     0D0H.7
 0098.1                  57     TI      BIT     098H.1
AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     2

 00BC                    58     T1_1V2  DATA    0BCH
 008F                    59     SPC_FNC DATA    08FH
 00BD                    60     T2_1V2  DATA    0BDH
 00CB                    61     RCAP2H  DATA    0CBH
 00B8.4                  62     PS      BIT     0B8H.4
 0081                    63     SP      DATA    081H
 00D0.2                  64     OV      BIT     0D0H.2
 00B6                    65     CK_CTRL DATA    0B6H
 00CA                    66     RCAP2L  DATA    0CAH
 00B5                    67     TICK_DV DATA    0B5H
 00B1                    68     RSTREAS DATA    0B1H
 00C8.1                  69     C_T2    BIT     0C8H.1
 00E8.4                  70     EWDI    BIT     0E8H.4
 00A1                    71     ADCCON  DATA    0A1H
 00C8.5                  72     RCLK    BIT     0C8H.5
 00A2                    73     ADCDATAH        DATA    0A2H
 0091                    74     EXIF    DATA    091H
 00C8.4                  75     TCLK    BIT     0C8H.4
 00A0.6                  76     DR2_CE  BIT     0A0H.6
 00A3                    77     ADCDATAL        DATA    0A3H
 0099                    78     SBUF    DATA    099H
 0087                    79     PCON    DATA    087H
 0098                    80     SCON    DATA    098H
 00F8.4                  81     PWDI    BIT     0F8H.4
 0089                    82     TMOD    DATA    089H
 0088                    83     TCON    DATA    088H
 00D8.3                  84     WDTI    BIT     0D8H.3
 00AA                    85     PWMDUTY DATA    0AAH
 0088.1                  86     IE0     BIT     088H.1
 0088.3                  87     IE1     BIT     088H.3
 0094                    88     P0_DIR  DATA    094H
 00F0                    89     B       DATA    0F0H
 0096                    90     P1_DIR  DATA    096H
 0095                    91     P0_ALT  DATA    095H
 0097                    92     P1_ALT  DATA    097H
 00C8.0                  93     CP_RL2  BIT     0C8H.0
 00A0.2                  94     DR1     BIT     0A0H.2
 00E0                    95     ACC     DATA    0E0H
 00A0.6                  96     DR2     BIT     0A0H.6
 00B7                    97     TEST_MODE       DATA    0B7H
 00B4                    98     SPICLK  DATA    0B4H
 00C8.1                  99     CT2     BIT     0C8H.1
 00A8.1                 100     ET0     BIT     0A8H.1
 00A8.3                 101     ET1     BIT     0A8H.3
 0088.5                 102     TF0     BIT     088H.5
 0080.3                 103     INT0_N  BIT     080H.3
 00A8.5                 104     ET2     BIT     0A8H.5
 0088.7                 105     TF1     BIT     088H.7
 0080.4                 106     INT1_N  BIT     080H.4
 00C8.7                 107     TF2     BIT     0C8H.7
 0098.2                 108     RB8     BIT     098H.2
 008C                   109     TH0     DATA    08CH
 00A8.0                 110     EX0     BIT     0A8H.0
 0088.0                 111     IT0     BIT     088H.0
 008D                   112     TH1     DATA    08DH
 00A8.2                 113     EX1     BIT     0A8H.2
 0098.3                 114     TB8     BIT     098H.3
 0088.2                 115     IT1     BIT     088H.2
 00CD                   116     TH2     DATA    0CDH
 00AD                   117     REGX_CTRL       DATA    0ADH
 00E8.0                 118     EX2     BIT     0E8H.0
 00D0.0                 119     P       BIT     0D0H.0
 00E8.1                 120     EX3     BIT     0E8H.1
 0098.7                 121     SM0     BIT     098H.7
 008A                   122     TL0     DATA    08AH
 00E8.2                 123     EX4     BIT     0E8H.2
AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     3

 0098.6                 124     SM1     BIT     098H.6
 008B                   125     TL1     DATA    08BH
 00E8.3                 126     EX5     BIT     0E8H.3
 0098.5                 127     SM2     BIT     098H.5
 00CC                   128     TL2     DATA    0CCH
 00E8                   129     EIE     DATA    0E8H
 00B8.1                 130     PT0     BIT     0B8H.1
 00D0.3                 131     RS0     BIT     0D0H.3
 00B8.3                 132     PT1     BIT     0B8H.3
 00D0.4                 133     RS1     BIT     0D0H.4
 00B8.5                 134     PT2     BIT     0B8H.5
 0088.4                 135     TR0     BIT     088H.4
 00A9                   136     PWMCON  DATA    0A9H
 0088.6                 137     TR1     BIT     088H.6
 00C8.2                 138     TR2     BIT     0C8H.2
 00B8.0                 139     PX0     BIT     0B8H.0
 00B8.2                 140     PX1     BIT     0B8H.2
 00F8.0                 141     PX2     BIT     0F8H.0
 00F8.1                 142     PX3     BIT     0F8H.1
 00F8.2                 143     PX4     BIT     0F8H.2
 0083                   144     DPH     DATA    083H
 00F8.3                 145     PX5     BIT     0F8H.3
 00F8                   146     EIP     DATA    0F8H
 0082                   147     DPL     DATA    082H
 00C8.3                 148     EXEN2   BIT     0C8H.3
 00C8.0                 149     CPRL2   BIT     0C8H.0
 0098.4                 150     REN     BIT     098H.4
 00C8                   151     T2CON   DATA    0C8H
 0086                   152     DPS     DATA    086H
 00B2                   153     SPI_DATA        DATA    0B2H
 0092                   154     MPAGE   DATA    092H
 0080.1                 155     RXD     BIT     080H.1
 00A0.4                 156     DOUT2   BIT     0A0H.4
 00D8                   157     EICON   DATA    0D8H
 008E                   158     CKCON   DATA    08EH
 0080.2                 159     TXD     BIT     080H.2
 00A0                   160     RADIO   DATA    0A0H
 0080.7                 161     PWM     BIT     080H.7
 00D0.5                 162     F0      BIT     0D0H.5
 00D0.1                 163     F1      BIT     0D0H.1
 00AC                   164     REGX_LSB        DATA    0ACH
 00D0                   165     PSW     DATA    0D0H
 00AB                   166     REGX_MSB        DATA    0ABH
------                  167     ?PR?main?MAIN        SEGMENT CODE 
------                  168     ?DT?main?MAIN        SEGMENT DATA OVERLAYABLE 
------                  169     ?CO?MAIN             SEGMENT CODE 
------                  170     ?C_INITSEG           SEGMENT CODE 
------                  171     ?DT?MAIN             SEGMENT DATA 
                        172             EXTRN   CODE (_mdelay)
                        173             EXTRN   CODE (_rf_configure)
                        174             EXTRN   CODE (_serial_init)
                        175             EXTRN   CODE (_putc)
                        176             EXTRN   CODE (_puts)
                        177             EXTRN   CODE (_store_cpu_rate)
                        178             EXTRN   CODE (rf_init)
                        179             EXTRN   DATA (rf_buf)
                        180             EXTRN   CODE (?C_STARTUP)
                        181             PUBLIC  rf_data
                        182             PUBLIC  cfg
                        183             PUBLIC  main
                        184     
------                  185             RSEG  ?DT?main?MAIN
000000                  186     ?main?BYTE:
000000                  187             idx?040:   DS   1
                        188     
------                  189             RSEG  ?DT?MAIN
AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     4

000000                  190                 cfg:   DS   3
000003                  191             rf_data:   DS   15
                        192     
------                  193             RSEG  ?CO?MAIN
000000                  194     ?SC_0:
000000 74657374         195             DB  't' ,'e' ,'s' ,'t' ,' ' ,'s' ,'t' ,'a' ,'r' ,'t' 
000004 20737461                 
000008 7274                     
00000A 0A0D00           196             DB  00AH,00DH,000H
                        197     
                        198     
------                  199             RSEG  ?C_INITSEG
000000 0F               200             DB      00FH
000001 00         F     201             DB      rf_data
000002 00               202             DB      000H
000003 A0               203             DB      0A0H
000004 00               204             DB      000H
000005 00               205             DB      000H
000006 00               206             DB      000H
000007 00               207             DB      000H
000008 00               208             DB      000H
000009 F1               209             DB      0F1H
00000A F1               210             DB      0F1H
00000B F1               211             DB      0F1H
00000C F1               212             DB      0F1H
00000D F1               213             DB      0F1H
00000E 63               214             DB      063H
00000F 6F               215             DB      06FH
000010 ED               216             DB      0EDH
                        217     
000011 03               218             DB      003H
000012 00         F     219             DB      cfg
000013 00               220             DB      000H
000014 0000       F     221             DW      rf_data + 0
                        222     
                        223     ; #include "Eco/reg24e1.h"
                        224     ; #include "Eco/eco_sys.h"
                        225     ; #include "utils/utils.h"
                        226     ; #include "spi/spi.h"
                        227     ; #include "isr/isr_rf.h"
                        228     ; #include "serial/serial.h"
                        229     ; 
                        230     ; struct rf_config rf_data = { {0x00}, /* data2 width */
                        231     ;       {0xA0}, /* data1 width */ 
                        232     ;       {0x00, 0x00, 0x00, 0x00, 0x00}, /* addr2 */
                        233     ;       {0xF1, 0xF1, 0xF1, 0xF1, 0xF1}, /* addr1, host addr */
                        234     ;       {0x63}, /* 24-bit address, 16-bit CRC */
                        235     ;       {0x6f, 0xED} };
                        236     ; struct rf_config *cfg = &rf_data;
                        237     ; 
                        238     ; 
                        239     ; int main()
                        240     
------                  241             RSEG  ?PR?main?MAIN
000000                  242     main:
                        243             USING   0
                        244                             ; SOURCE LINE # 17
                        245     ; {
                        246                             ; SOURCE LINE # 18
                        247     ;       unsigned char  idx;
                        248     ;               
                        249     ;       store_cpu_rate(16);
                        250                             ; SOURCE LINE # 21
000000 7F10             251             MOV     R7,#010H
000002 7E00             252             MOV     R6,#00H
000004 120000     E     253             LCALL   _store_cpu_rate
AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     5

                        254     ;       P0_DIR &= ~0x28;
                        255                             ; SOURCE LINE # 22
000007 5394D7           256             ANL     P0_DIR,#0D7H
                        257     ;       P0_ALT &= ~0x28;
                        258                             ; SOURCE LINE # 23
00000A 5395D7           259             ANL     P0_ALT,#0D7H
                        260     ;       EA = 1;         // Enable interrupts    
                        261                             ; SOURCE LINE # 24
00000D D2AF             262             SETB    EA
                        263     ;       rf_init();
                        264                             ; SOURCE LINE # 25
00000F 120000     E     265             LCALL   rf_init
                        266     ;       rf_configure(cfg);
                        267                             ; SOURCE LINE # 26
000012 AB00       F     268             MOV     R3,cfg
000014 AA00       F     269             MOV     R2,cfg+01H
000016 A900       F     270             MOV     R1,cfg+02H
000018 120000     E     271             LCALL   _rf_configure
                        272     ;       EX4 = 1;        // Enable interrupt 4(RADIO.DR1)
                        273                             ; SOURCE LINE # 27
00001B D2EA             274             SETB    EX4
                        275     ;       CE = 1;         // Enable transmission/receive
                        276                             ; SOURCE LINE # 28
00001D D2A6             277             SETB    CE
                        278     ;       serial_init(19200);             
                        279                             ; SOURCE LINE # 29
00001F 7F00             280             MOV     R7,#00H
000021 7E4B             281             MOV     R6,#04BH
000023 120000     E     282             LCALL   _serial_init
                        283     ;       
                        284     ;       for(idx = 4; idx > 0; idx--)
                        285                             ; SOURCE LINE # 31
000026 750004     F     286             MOV     idx?040,#04H
000029                  287     ?C0001:
                        288     ;       {
                        289                             ; SOURCE LINE # 32
                        290     ;               blink_led();
                        291                             ; SOURCE LINE # 33
000029 638020           292             XRL     P0,#020H
                        293     ;               mdelay(300);
                        294                             ; SOURCE LINE # 34
00002C 7F2C             295             MOV     R7,#02CH
00002E 7E01             296             MOV     R6,#01H
000030 120000     E     297             LCALL   _mdelay
                        298     ;       }       
                        299                             ; SOURCE LINE # 35
000033 1500       F     300             DEC     idx?040
000035 E500       F     301             MOV     A,idx?040
000037 D3               302             SETB    C
000038 9400             303             SUBB    A,#00H
00003A 50ED             304             JNC     ?C0001
00003C                  305     ?C0002:
                        306     ;       
                        307     ;       puts("test start\n\r");
                        308                             ; SOURCE LINE # 37
00003C 7BFF             309             MOV     R3,#0FFH
00003E 7A00       F     310             MOV     R2,#HIGH (?SC_0)
000040 7900       F     311             MOV     R1,#LOW (?SC_0)
000042 120000     E     312             LCALL   _puts
000045                  313     ?C0004:
                        314     ; 
                        315     ;       while(1)
                        316                             ; SOURCE LINE # 39
                        317     ;       {               
                        318                             ; SOURCE LINE # 40
                        319     ;               if(rf_buf.ready)
AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     6

                        320                             ; SOURCE LINE # 41
000045 E500       E     321             MOV     A,rf_buf
000047 60FC             322             JZ      ?C0004
                        323     ;               {
                        324                             ; SOURCE LINE # 42
                        325     ;                       rf_buf.ready = 0;                       
                        326                             ; SOURCE LINE # 43
000049 E4               327             CLR     A
00004A F500       E     328             MOV     rf_buf,A
                        329     ;                       putc('c');
                        330                             ; SOURCE LINE # 44
00004C 7F63             331             MOV     R7,#063H
00004E 120000     E     332             LCALL   _putc
                        333     ;               }                       
                        334                             ; SOURCE LINE # 45
                        335     ;       }
                        336                             ; SOURCE LINE # 46
000051 80F2             337             SJMP    ?C0004
                        338     ; END OF main
                        339     
                        340             END
AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     7

SYMBOL TABLE LISTING
------ ----- -------


N A M E                        T Y P E  V A L U E     ATTRIBUTES

?C0001. . . . . . . . . . . .  C  ADDR  0029H     R   SEG=?PR?MAIN?MAIN
?C0002. . . . . . . . . . . .  C  ADDR  003CH     R   SEG=?PR?MAIN?MAIN
?C0004. . . . . . . . . . . .  C  ADDR  0045H     R   SEG=?PR?MAIN?MAIN
?C_INITSEG. . . . . . . . . .  C  SEG   000016H       REL=UNIT, ALN=BYTE
?C_STARTUP. . . . . . . . . .  C  ADDR  -------       EXT
?CO?MAIN. . . . . . . . . . .  C  SEG   00000DH       REL=UNIT, ALN=BYTE
?DT?MAIN. . . . . . . . . . .  D  SEG   000012H       REL=UNIT, ALN=BYTE
?DT?MAIN?MAIN . . . . . . . .  D  SEG   000001H       REL=UNIT, ALN=BYTE
?MAIN?BYTE. . . . . . . . . .  D  ADDR  0000H     R   SEG=?DT?MAIN?MAIN
?PR?MAIN?MAIN . . . . . . . .  C  SEG   000053H       REL=UNIT, ALN=BYTE
?SC_0 . . . . . . . . . . . .  C  ADDR  0000H     R   SEG=?CO?MAIN
_MDELAY . . . . . . . . . . .  C  ADDR  -------       EXT
_PUTC . . . . . . . . . . . .  C  ADDR  -------       EXT
_PUTS . . . . . . . . . . . .  C  ADDR  -------       EXT
_RF_CONFIGURE . . . . . . . .  C  ADDR  -------       EXT
_SERIAL_INIT. . . . . . . . .  C  ADDR  -------       EXT
_STORE_CPU_RATE . . . . . . .  C  ADDR  -------       EXT
AC. . . . . . . . . . . . . .  B  ADDR  00D0H.6   A   
ACC . . . . . . . . . . . . .  D  ADDR  00E0H     A   
ADCCON. . . . . . . . . . . .  D  ADDR  00A1H     A   
ADCDATAH. . . . . . . . . . .  D  ADDR  00A2H     A   
ADCDATAL. . . . . . . . . . .  D  ADDR  00A3H     A   
ADCSTATIC . . . . . . . . . .  D  ADDR  00A4H     A   
B . . . . . . . . . . . . . .  D  ADDR  00F0H     A   
C_T2. . . . . . . . . . . . .  B  ADDR  00C8H.1   A   
CE. . . . . . . . . . . . . .  B  ADDR  00A0H.6   A   
CFG . . . . . . . . . . . . .  D  ADDR  0000H     R   SEG=?DT?MAIN
CK_CTRL . . . . . . . . . . .  D  ADDR  00B6H     A   
CKCON . . . . . . . . . . . .  D  ADDR  008EH     A   
CLK1. . . . . . . . . . . . .  B  ADDR  00A0H.1   A   
CLK2. . . . . . . . . . . . .  B  ADDR  00A0H.5   A   
CP_RL2. . . . . . . . . . . .  B  ADDR  00C8H.0   A   
CPRL2 . . . . . . . . . . . .  B  ADDR  00C8H.0   A   
CS. . . . . . . . . . . . . .  B  ADDR  00A0H.3   A   
CT2 . . . . . . . . . . . . .  B  ADDR  00C8H.1   A   
CY. . . . . . . . . . . . . .  B  ADDR  00D0H.7   A   
DATA? . . . . . . . . . . . .  B  ADDR  00A0H.0   A   
DEV_OFFSET. . . . . . . . . .  D  ADDR  00BEH     A   
DIN0. . . . . . . . . . . . .  B  ADDR  0090H.2   A   
DIO0. . . . . . . . . . . . .  B  ADDR  0090H.0   A   
DIO1. . . . . . . . . . . . .  B  ADDR  0090H.1   A   
DIO2. . . . . . . . . . . . .  B  ADDR  0080H.0   A   
DIO3. . . . . . . . . . . . .  B  ADDR  0080H.1   A   
DIO4. . . . . . . . . . . . .  B  ADDR  0080H.2   A   
DIO5. . . . . . . . . . . . .  B  ADDR  0080H.3   A   
DIO6. . . . . . . . . . . . .  B  ADDR  0080H.4   A   
DIO7. . . . . . . . . . . . .  B  ADDR  0080H.5   A   
DIO8. . . . . . . . . . . . .  B  ADDR  0080H.6   A   
DIO9. . . . . . . . . . . . .  B  ADDR  0080H.7   A   
DOUT2 . . . . . . . . . . . .  B  ADDR  00A0H.4   A   
DPH . . . . . . . . . . . . .  D  ADDR  0083H     A   
DPH0. . . . . . . . . . . . .  D  ADDR  0083H     A   
DPH1. . . . . . . . . . . . .  D  ADDR  0085H     A   
DPL . . . . . . . . . . . . .  D  ADDR  0082H     A   
DPL0. . . . . . . . . . . . .  D  ADDR  0082H     A   
DPL1. . . . . . . . . . . . .  D  ADDR  0084H     A   
DPS . . . . . . . . . . . . .  D  ADDR  0086H     A   
DR1 . . . . . . . . . . . . .  B  ADDR  00A0H.2   A   
DR2 . . . . . . . . . . . . .  B  ADDR  00A0H.6   A   
DR2_CE. . . . . . . . . . . .  B  ADDR  00A0H.6   A   
AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     8

EA. . . . . . . . . . . . . .  B  ADDR  00A8H.7   A   
EICON . . . . . . . . . . . .  D  ADDR  00D8H     A   
EIE . . . . . . . . . . . . .  D  ADDR  00E8H     A   
EIP . . . . . . . . . . . . .  D  ADDR  00F8H     A   
ES. . . . . . . . . . . . . .  B  ADDR  00A8H.4   A   
ET0 . . . . . . . . . . . . .  B  ADDR  00A8H.1   A   
ET1 . . . . . . . . . . . . .  B  ADDR  00A8H.3   A   
ET2 . . . . . . . . . . . . .  B  ADDR  00A8H.5   A   
EWDI. . . . . . . . . . . . .  B  ADDR  00E8H.4   A   
EX0 . . . . . . . . . . . . .  B  ADDR  00A8H.0   A   
EX1 . . . . . . . . . . . . .  B  ADDR  00A8H.2   A   
EX2 . . . . . . . . . . . . .  B  ADDR  00E8H.0   A   
EX3 . . . . . . . . . . . . .  B  ADDR  00E8H.1   A   
EX4 . . . . . . . . . . . . .  B  ADDR  00E8H.2   A   
EX5 . . . . . . . . . . . . .  B  ADDR  00E8H.3   A   
EXEN2 . . . . . . . . . . . .  B  ADDR  00C8H.3   A   
EXF2. . . . . . . . . . . . .  B  ADDR  00C8H.6   A   
EXIF. . . . . . . . . . . . .  D  ADDR  0091H     A   
F0. . . . . . . . . . . . . .  B  ADDR  00D0H.5   A   
F1. . . . . . . . . . . . . .  B  ADDR  00D0H.1   A   
IDX?040 . . . . . . . . . . .  D  ADDR  0000H     R   SEG=?DT?MAIN?MAIN
IE. . . . . . . . . . . . . .  D  ADDR  00A8H     A   
IE0 . . . . . . . . . . . . .  B  ADDR  0088H.1   A   
IE1 . . . . . . . . . . . . .  B  ADDR  0088H.3   A   
INT0_N. . . . . . . . . . . .  B  ADDR  0080H.3   A   
INT1_N. . . . . . . . . . . .  B  ADDR  0080H.4   A   
IP. . . . . . . . . . . . . .  D  ADDR  00B8H     A   
IT0 . . . . . . . . . . . . .  B  ADDR  0088H.0   A   
IT1 . . . . . . . . . . . . .  B  ADDR  0088H.2   A   
MAIN. . . . . . . . . . . . .  C  ADDR  0000H     R   SEG=?PR?MAIN?MAIN
MPAGE . . . . . . . . . . . .  D  ADDR  0092H     A   
OV. . . . . . . . . . . . . .  B  ADDR  00D0H.2   A   
P . . . . . . . . . . . . . .  B  ADDR  00D0H.0   A   
P0. . . . . . . . . . . . . .  D  ADDR  0080H     A   
P0_0. . . . . . . . . . . . .  B  ADDR  0080H.0   A   
P0_1. . . . . . . . . . . . .  B  ADDR  0080H.1   A   
P0_2. . . . . . . . . . . . .  B  ADDR  0080H.2   A   
P0_3. . . . . . . . . . . . .  B  ADDR  0080H.3   A   
P0_4. . . . . . . . . . . . .  B  ADDR  0080H.4   A   
P0_5. . . . . . . . . . . . .  B  ADDR  0080H.5   A   
P0_6. . . . . . . . . . . . .  B  ADDR  0080H.6   A   
P0_7. . . . . . . . . . . . .  B  ADDR  0080H.7   A   
P0_ALT. . . . . . . . . . . .  D  ADDR  0095H     A   
P0_DIR. . . . . . . . . . . .  D  ADDR  0094H     A   
P1. . . . . . . . . . . . . .  D  ADDR  0090H     A   
P1_0. . . . . . . . . . . . .  B  ADDR  0090H.0   A   
P1_1. . . . . . . . . . . . .  B  ADDR  0090H.1   A   
P1_2. . . . . . . . . . . . .  B  ADDR  0090H.2   A   
P1_ALT. . . . . . . . . . . .  D  ADDR  0097H     A   
P1_DIR. . . . . . . . . . . .  D  ADDR  0096H     A   
PCON. . . . . . . . . . . . .  D  ADDR  0087H     A   
PS. . . . . . . . . . . . . .  B  ADDR  00B8H.4   A   
PSW . . . . . . . . . . . . .  D  ADDR  00D0H     A   
PT0 . . . . . . . . . . . . .  B  ADDR  00B8H.1   A   
PT1 . . . . . . . . . . . . .  B  ADDR  00B8H.3   A   
PT2 . . . . . . . . . . . . .  B  ADDR  00B8H.5   A   
PWDI. . . . . . . . . . . . .  B  ADDR  00F8H.4   A   
PWM . . . . . . . . . . . . .  B  ADDR  0080H.7   A   
PWMCON. . . . . . . . . . . .  D  ADDR  00A9H     A   
PWMDUTY . . . . . . . . . . .  D  ADDR  00AAH     A   
PWR_UP. . . . . . . . . . . .  B  ADDR  00A0H.7   A   
PX0 . . . . . . . . . . . . .  B  ADDR  00B8H.0   A   
PX1 . . . . . . . . . . . . .  B  ADDR  00B8H.2   A   
PX2 . . . . . . . . . . . . .  B  ADDR  00F8H.0   A   
PX3 . . . . . . . . . . . . .  B  ADDR  00F8H.1   A   
PX4 . . . . . . . . . . . . .  B  ADDR  00F8H.2   A   
AX51 MACRO ASSEMBLER  MAIN                                                                  04/30/09 14:53:48 PAGE     9

PX5 . . . . . . . . . . . . .  B  ADDR  00F8H.3   A   
RADIO . . . . . . . . . . . .  D  ADDR  00A0H     A   
RB8 . . . . . . . . . . . . .  B  ADDR  0098H.2   A   
RCAP2H. . . . . . . . . . . .  D  ADDR  00CBH     A   
RCAP2L. . . . . . . . . . . .  D  ADDR  00CAH     A   
RCLK. . . . . . . . . . . . .  B  ADDR  00C8H.5   A   
REGX_CTRL . . . . . . . . . .  D  ADDR  00ADH     A   
REGX_LSB. . . . . . . . . . .  D  ADDR  00ACH     A   
REGX_MSB. . . . . . . . . . .  D  ADDR  00ABH     A   
REN . . . . . . . . . . . . .  B  ADDR  0098H.4   A   
RF_BUF. . . . . . . . . . . .  D  ADDR  -------       EXT
RF_DATA . . . . . . . . . . .  D  ADDR  0003H     R   SEG=?DT?MAIN
RF_INIT . . . . . . . . . . .  C  ADDR  -------       EXT
RI. . . . . . . . . . . . . .  B  ADDR  0098H.0   A   
RS0 . . . . . . . . . . . . .  B  ADDR  00D0H.3   A   
RS1 . . . . . . . . . . . . .  B  ADDR  00D0H.4   A   
RSTREAS . . . . . . . . . . .  D  ADDR  00B1H     A   
RXD . . . . . . . . . . . . .  B  ADDR  0080H.1   A   
SBUF. . . . . . . . . . . . .  D  ADDR  0099H     A   
SCON. . . . . . . . . . . . .  D  ADDR  0098H     A   
SM0 . . . . . . . . . . . . .  B  ADDR  0098H.7   A   
SM1 . . . . . . . . . . . . .  B  ADDR  0098H.6   A   
SM2 . . . . . . . . . . . . .  B  ADDR  0098H.5   A   
SP. . . . . . . . . . . . . .  D  ADDR  0081H     A   
SPC_FNC . . . . . . . . . . .  D  ADDR  008FH     A   
SPI_CTRL. . . . . . . . . . .  D  ADDR  00B3H     A   
SPI_DATA. . . . . . . . . . .  D  ADDR  00B2H     A   
SPICLK. . . . . . . . . . . .  D  ADDR  00B4H     A   
T0. . . . . . . . . . . . . .  B  ADDR  0080H.5   A   
T1. . . . . . . . . . . . . .  B  ADDR  0080H.6   A   
T1_1V2. . . . . . . . . . . .  D  ADDR  00BCH     A   
T2. . . . . . . . . . . . . .  B  ADDR  0090H.0   A   
T2_1V2. . . . . . . . . . . .  D  ADDR  00BDH     A   
T2CON . . . . . . . . . . . .  D  ADDR  00C8H     A   
TB8 . . . . . . . . . . . . .  B  ADDR  0098H.3   A   
TCLK. . . . . . . . . . . . .  B  ADDR  00C8H.4   A   
TCON. . . . . . . . . . . . .  D  ADDR  0088H     A   
TEST_MODE . . . . . . . . . .  D  ADDR  00B7H     A   
TF0 . . . . . . . . . . . . .  B  ADDR  0088H.5   A   
TF1 . . . . . . . . . . . . .  B  ADDR  0088H.7   A   
TF2 . . . . . . . . . . . . .  B  ADDR  00C8H.7   A   
TH0 . . . . . . . . . . . . .  D  ADDR  008CH     A   
TH1 . . . . . . . . . . . . .  D  ADDR  008DH     A   
TH2 . . . . . . . . . . . . .  D  ADDR  00CDH     A   
TI. . . . . . . . . . . . . .  B  ADDR  0098H.1   A   
TICK_DV . . . . . . . . . . .  D  ADDR  00B5H     A   
TL0 . . . . . . . . . . . . .  D  ADDR  008AH     A   
TL1 . . . . . . . . . . . . .  D  ADDR  008BH     A   
TL2 . . . . . . . . . . . . .  D  ADDR  00CCH     A   
TMOD. . . . . . . . . . . . .  D  ADDR  0089H     A   
TR0 . . . . . . . . . . . . .  B  ADDR  0088H.4   A   
TR1 . . . . . . . . . . . . .  B  ADDR  0088H.6   A   
TR2 . . . . . . . . . . . . .  B  ADDR  00C8H.2   A   
TXD . . . . . . . . . . . . .  B  ADDR  0080H.2   A   
WDTI. . . . . . . . . . . . .  B  ADDR  00D8H.3   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S).
