ARM GAS  /tmp/ccitPV8S.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f1xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	SystemCoreClock
  16              		.section	.data.SystemCoreClock,"aw"
  17              		.align	2
  20              	SystemCoreClock:
  21 0000 0024F400 		.word	16000000
  22              		.global	AHBPrescTable
  23              		.section	.rodata.AHBPrescTable,"a"
  24              		.align	2
  27              	AHBPrescTable:
  28 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  28      00000000 
  28      01020304 
  28      06
  29 000d 070809   		.ascii	"\007\010\011"
  30              		.global	APBPrescTable
  31              		.section	.rodata.APBPrescTable,"a"
  32              		.align	2
  35              	APBPrescTable:
  36 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
  36      01020304 
  37              		.section	.text.SystemInit,"ax",%progbits
  38              		.align	1
  39              		.global	SystemInit
  40              		.arch armv7-m
  41              		.syntax unified
  42              		.thumb
  43              		.thumb_func
  44              		.fpu softvfp
  46              	SystemInit:
  47              	.LFB65:
  48              		.file 1 "Src/system_stm32f1xx.c"
   1:Src/system_stm32f1xx.c **** /**
   2:Src/system_stm32f1xx.c ****   ******************************************************************************
   3:Src/system_stm32f1xx.c ****   * @file    system_stm32f1xx.c
   4:Src/system_stm32f1xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f1xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f1xx.c ****   * 
   7:Src/system_stm32f1xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
   8:Src/system_stm32f1xx.c ****   *     user application:
   9:Src/system_stm32f1xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  10:Src/system_stm32f1xx.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  11:Src/system_stm32f1xx.c ****   *                      This function is called at startup just after reset and 
  12:Src/system_stm32f1xx.c ****   *                      before branch to main program. This call is made inside
ARM GAS  /tmp/ccitPV8S.s 			page 2


  13:Src/system_stm32f1xx.c ****   *                      the "startup_stm32f1xx_xx.s" file.
  14:Src/system_stm32f1xx.c ****   *
  15:Src/system_stm32f1xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  16:Src/system_stm32f1xx.c ****   *                                  by the user application to setup the SysTick 
  17:Src/system_stm32f1xx.c ****   *                                  timer or configure other parameters.
  18:Src/system_stm32f1xx.c ****   *                                     
  19:Src/system_stm32f1xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  20:Src/system_stm32f1xx.c ****   *                                 be called whenever the core clock is changed
  21:Src/system_stm32f1xx.c ****   *                                 during program execution.
  22:Src/system_stm32f1xx.c ****   *
  23:Src/system_stm32f1xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  24:Src/system_stm32f1xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
  25:Src/system_stm32f1xx.c ****   *    configure the system clock before to branch to main program.
  26:Src/system_stm32f1xx.c ****   *
  27:Src/system_stm32f1xx.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
  28:Src/system_stm32f1xx.c ****   *    the product used), refer to "HSE_VALUE". 
  29:Src/system_stm32f1xx.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  30:Src/system_stm32f1xx.c ****   *    are using different crystal you have to adapt the HSE value to your own
  31:Src/system_stm32f1xx.c ****   *    configuration.
  32:Src/system_stm32f1xx.c ****   *        
  33:Src/system_stm32f1xx.c ****   ******************************************************************************
  34:Src/system_stm32f1xx.c ****   * @attention
  35:Src/system_stm32f1xx.c ****   *
  36:Src/system_stm32f1xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  37:Src/system_stm32f1xx.c ****   * All rights reserved.</center></h2>
  38:Src/system_stm32f1xx.c ****   *
  39:Src/system_stm32f1xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  40:Src/system_stm32f1xx.c ****   * the "License"; You may not use this file except in compliance with the
  41:Src/system_stm32f1xx.c ****   * License. You may obtain a copy of the License at:
  42:Src/system_stm32f1xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  43:Src/system_stm32f1xx.c ****   *
  44:Src/system_stm32f1xx.c ****   ******************************************************************************
  45:Src/system_stm32f1xx.c ****   */
  46:Src/system_stm32f1xx.c **** 
  47:Src/system_stm32f1xx.c **** /** @addtogroup CMSIS
  48:Src/system_stm32f1xx.c ****   * @{
  49:Src/system_stm32f1xx.c ****   */
  50:Src/system_stm32f1xx.c **** 
  51:Src/system_stm32f1xx.c **** /** @addtogroup stm32f1xx_system
  52:Src/system_stm32f1xx.c ****   * @{
  53:Src/system_stm32f1xx.c ****   */  
  54:Src/system_stm32f1xx.c ****   
  55:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Includes
  56:Src/system_stm32f1xx.c ****   * @{
  57:Src/system_stm32f1xx.c ****   */
  58:Src/system_stm32f1xx.c **** 
  59:Src/system_stm32f1xx.c **** #include "stm32f1xx.h"
  60:Src/system_stm32f1xx.c **** 
  61:Src/system_stm32f1xx.c **** /**
  62:Src/system_stm32f1xx.c ****   * @}
  63:Src/system_stm32f1xx.c ****   */
  64:Src/system_stm32f1xx.c **** 
  65:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_TypesDefinitions
  66:Src/system_stm32f1xx.c ****   * @{
  67:Src/system_stm32f1xx.c ****   */
  68:Src/system_stm32f1xx.c **** 
  69:Src/system_stm32f1xx.c **** /**
ARM GAS  /tmp/ccitPV8S.s 			page 3


  70:Src/system_stm32f1xx.c ****   * @}
  71:Src/system_stm32f1xx.c ****   */
  72:Src/system_stm32f1xx.c **** 
  73:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Defines
  74:Src/system_stm32f1xx.c ****   * @{
  75:Src/system_stm32f1xx.c ****   */
  76:Src/system_stm32f1xx.c **** 
  77:Src/system_stm32f1xx.c **** #if !defined  (HSE_VALUE) 
  78:Src/system_stm32f1xx.c ****   #define HSE_VALUE               8000000U /*!< Default value of the External oscillator in Hz.
  79:Src/system_stm32f1xx.c ****                                                 This value can be provided and adapted by the user 
  80:Src/system_stm32f1xx.c **** #endif /* HSE_VALUE */
  81:Src/system_stm32f1xx.c **** 
  82:Src/system_stm32f1xx.c **** #if !defined  (HSI_VALUE)
  83:Src/system_stm32f1xx.c ****   #define HSI_VALUE               8000000U /*!< Default value of the Internal oscillator in Hz.
  84:Src/system_stm32f1xx.c ****                                                 This value can be provided and adapted by the user 
  85:Src/system_stm32f1xx.c **** #endif /* HSI_VALUE */
  86:Src/system_stm32f1xx.c **** 
  87:Src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to use external SRAM  */ 
  88:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
  89:Src/system_stm32f1xx.c **** /* #define DATA_IN_ExtSRAM */
  90:Src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
  91:Src/system_stm32f1xx.c **** 
  92:Src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  93:Src/system_stm32f1xx.c ****      Internal SRAM. */ 
  94:Src/system_stm32f1xx.c **** /* #define VECT_TAB_SRAM */
  95:Src/system_stm32f1xx.c **** #define VECT_TAB_OFFSET  0x00000000U /*!< Vector Table base offset field. 
  96:Src/system_stm32f1xx.c ****                                   This value must be a multiple of 0x200. */
  97:Src/system_stm32f1xx.c **** 
  98:Src/system_stm32f1xx.c **** 
  99:Src/system_stm32f1xx.c **** /**
 100:Src/system_stm32f1xx.c ****   * @}
 101:Src/system_stm32f1xx.c ****   */
 102:Src/system_stm32f1xx.c **** 
 103:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Macros
 104:Src/system_stm32f1xx.c ****   * @{
 105:Src/system_stm32f1xx.c ****   */
 106:Src/system_stm32f1xx.c **** 
 107:Src/system_stm32f1xx.c **** /**
 108:Src/system_stm32f1xx.c ****   * @}
 109:Src/system_stm32f1xx.c ****   */
 110:Src/system_stm32f1xx.c **** 
 111:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Variables
 112:Src/system_stm32f1xx.c ****   * @{
 113:Src/system_stm32f1xx.c ****   */
 114:Src/system_stm32f1xx.c **** 
 115:Src/system_stm32f1xx.c ****   /* This variable is updated in three ways:
 116:Src/system_stm32f1xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 117:Src/system_stm32f1xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 118:Src/system_stm32f1xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 119:Src/system_stm32f1xx.c ****          Note: If you use this function to configure the system clock; then there
 120:Src/system_stm32f1xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 121:Src/system_stm32f1xx.c ****                variable is updated automatically.
 122:Src/system_stm32f1xx.c ****   */
 123:Src/system_stm32f1xx.c **** uint32_t SystemCoreClock = 16000000;
 124:Src/system_stm32f1xx.c **** const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 125:Src/system_stm32f1xx.c **** const uint8_t APBPrescTable[8U] =  {0, 0, 0, 0, 1, 2, 3, 4};
 126:Src/system_stm32f1xx.c **** 
ARM GAS  /tmp/ccitPV8S.s 			page 4


 127:Src/system_stm32f1xx.c **** /**
 128:Src/system_stm32f1xx.c ****   * @}
 129:Src/system_stm32f1xx.c ****   */
 130:Src/system_stm32f1xx.c **** 
 131:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
 132:Src/system_stm32f1xx.c ****   * @{
 133:Src/system_stm32f1xx.c ****   */
 134:Src/system_stm32f1xx.c **** 
 135:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 136:Src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 137:Src/system_stm32f1xx.c ****   static void SystemInit_ExtMemCtl(void); 
 138:Src/system_stm32f1xx.c **** #endif /* DATA_IN_ExtSRAM */
 139:Src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 140:Src/system_stm32f1xx.c **** 
 141:Src/system_stm32f1xx.c **** /**
 142:Src/system_stm32f1xx.c ****   * @}
 143:Src/system_stm32f1xx.c ****   */
 144:Src/system_stm32f1xx.c **** 
 145:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Functions
 146:Src/system_stm32f1xx.c ****   * @{
 147:Src/system_stm32f1xx.c ****   */
 148:Src/system_stm32f1xx.c **** 
 149:Src/system_stm32f1xx.c **** /**
 150:Src/system_stm32f1xx.c ****   * @brief  Setup the microcontroller system
 151:Src/system_stm32f1xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 152:Src/system_stm32f1xx.c ****   *         SystemCoreClock variable.
 153:Src/system_stm32f1xx.c ****   * @note   This function should be used only after reset.
 154:Src/system_stm32f1xx.c ****   * @param  None
 155:Src/system_stm32f1xx.c ****   * @retval None
 156:Src/system_stm32f1xx.c ****   */
 157:Src/system_stm32f1xx.c **** void SystemInit (void)
 158:Src/system_stm32f1xx.c **** {
  49              		.loc 1 158 1
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 1, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54 0000 80B4     		push	{r7}
  55              	.LCFI0:
  56              		.cfi_def_cfa_offset 4
  57              		.cfi_offset 7, -4
  58 0002 00AF     		add	r7, sp, #0
  59              	.LCFI1:
  60              		.cfi_def_cfa_register 7
 159:Src/system_stm32f1xx.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 160:Src/system_stm32f1xx.c ****   /* Set HSION bit */
 161:Src/system_stm32f1xx.c ****   RCC->CR |= 0x00000001U;
  61              		.loc 1 161 11
  62 0004 154B     		ldr	r3, .L2
  63 0006 1B68     		ldr	r3, [r3]
  64 0008 144A     		ldr	r2, .L2
  65 000a 43F00103 		orr	r3, r3, #1
  66 000e 1360     		str	r3, [r2]
 162:Src/system_stm32f1xx.c **** 
 163:Src/system_stm32f1xx.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 164:Src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 165:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF8FF0000U;
ARM GAS  /tmp/ccitPV8S.s 			page 5


  67              		.loc 1 165 13
  68 0010 124B     		ldr	r3, .L2
  69 0012 5A68     		ldr	r2, [r3, #4]
  70 0014 1149     		ldr	r1, .L2
  71 0016 124B     		ldr	r3, .L2+4
  72 0018 1340     		ands	r3, r3, r2
  73 001a 4B60     		str	r3, [r1, #4]
 166:Src/system_stm32f1xx.c **** #else
 167:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF0FF0000U;
 168:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */   
 169:Src/system_stm32f1xx.c ****   
 170:Src/system_stm32f1xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 171:Src/system_stm32f1xx.c ****   RCC->CR &= 0xFEF6FFFFU;
  74              		.loc 1 171 11
  75 001c 0F4B     		ldr	r3, .L2
  76 001e 1B68     		ldr	r3, [r3]
  77 0020 0E4A     		ldr	r2, .L2
  78 0022 23F08473 		bic	r3, r3, #17301504
  79 0026 23F48033 		bic	r3, r3, #65536
  80 002a 1360     		str	r3, [r2]
 172:Src/system_stm32f1xx.c **** 
 173:Src/system_stm32f1xx.c ****   /* Reset HSEBYP bit */
 174:Src/system_stm32f1xx.c ****   RCC->CR &= 0xFFFBFFFFU;
  81              		.loc 1 174 11
  82 002c 0B4B     		ldr	r3, .L2
  83 002e 1B68     		ldr	r3, [r3]
  84 0030 0A4A     		ldr	r2, .L2
  85 0032 23F48023 		bic	r3, r3, #262144
  86 0036 1360     		str	r3, [r2]
 175:Src/system_stm32f1xx.c **** 
 176:Src/system_stm32f1xx.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 177:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xFF80FFFFU;
  87              		.loc 1 177 13
  88 0038 084B     		ldr	r3, .L2
  89 003a 5B68     		ldr	r3, [r3, #4]
  90 003c 074A     		ldr	r2, .L2
  91 003e 23F4FE03 		bic	r3, r3, #8323072
  92 0042 5360     		str	r3, [r2, #4]
 178:Src/system_stm32f1xx.c **** 
 179:Src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 180:Src/system_stm32f1xx.c ****   /* Reset PLL2ON and PLL3ON bits */
 181:Src/system_stm32f1xx.c ****   RCC->CR &= 0xEBFFFFFFU;
 182:Src/system_stm32f1xx.c **** 
 183:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 184:Src/system_stm32f1xx.c ****   RCC->CIR = 0x00FF0000U;
 185:Src/system_stm32f1xx.c **** 
 186:Src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 187:Src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;
 188:Src/system_stm32f1xx.c **** #elif defined(STM32F100xB) || defined(STM32F100xE)
 189:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 190:Src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
 191:Src/system_stm32f1xx.c **** 
 192:Src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 193:Src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;      
 194:Src/system_stm32f1xx.c **** #else
 195:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 196:Src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
ARM GAS  /tmp/ccitPV8S.s 			page 6


  93              		.loc 1 196 6
  94 0044 054B     		ldr	r3, .L2
  95              		.loc 1 196 12
  96 0046 4FF41F02 		mov	r2, #10420224
  97 004a 9A60     		str	r2, [r3, #8]
 197:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 198:Src/system_stm32f1xx.c ****     
 199:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 200:Src/system_stm32f1xx.c ****   #ifdef DATA_IN_ExtSRAM
 201:Src/system_stm32f1xx.c ****     SystemInit_ExtMemCtl(); 
 202:Src/system_stm32f1xx.c ****   #endif /* DATA_IN_ExtSRAM */
 203:Src/system_stm32f1xx.c **** #endif 
 204:Src/system_stm32f1xx.c **** 
 205:Src/system_stm32f1xx.c **** #ifdef VECT_TAB_SRAM
 206:Src/system_stm32f1xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 207:Src/system_stm32f1xx.c **** #else
 208:Src/system_stm32f1xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  98              		.loc 1 208 6
  99 004c 054B     		ldr	r3, .L2+8
 100              		.loc 1 208 13
 101 004e 4FF00062 		mov	r2, #134217728
 102 0052 9A60     		str	r2, [r3, #8]
 209:Src/system_stm32f1xx.c **** #endif 
 210:Src/system_stm32f1xx.c **** }
 103              		.loc 1 210 1
 104 0054 00BF     		nop
 105 0056 BD46     		mov	sp, r7
 106              	.LCFI2:
 107              		.cfi_def_cfa_register 13
 108              		@ sp needed
 109 0058 80BC     		pop	{r7}
 110              	.LCFI3:
 111              		.cfi_restore 7
 112              		.cfi_def_cfa_offset 0
 113 005a 7047     		bx	lr
 114              	.L3:
 115              		.align	2
 116              	.L2:
 117 005c 00100240 		.word	1073876992
 118 0060 0000FFF8 		.word	-117506048
 119 0064 00ED00E0 		.word	-536810240
 120              		.cfi_endproc
 121              	.LFE65:
 123              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 124              		.align	1
 125              		.global	SystemCoreClockUpdate
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 129              		.fpu softvfp
 131              	SystemCoreClockUpdate:
 132              	.LFB66:
 211:Src/system_stm32f1xx.c **** 
 212:Src/system_stm32f1xx.c **** /**
 213:Src/system_stm32f1xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 214:Src/system_stm32f1xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 215:Src/system_stm32f1xx.c ****   *         be used by the user application to setup the SysTick timer or configure
ARM GAS  /tmp/ccitPV8S.s 			page 7


 216:Src/system_stm32f1xx.c ****   *         other parameters.
 217:Src/system_stm32f1xx.c ****   *           
 218:Src/system_stm32f1xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 219:Src/system_stm32f1xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 220:Src/system_stm32f1xx.c ****   *         based on this variable will be incorrect.         
 221:Src/system_stm32f1xx.c ****   *     
 222:Src/system_stm32f1xx.c ****   * @note   - The system frequency computed by this function is not the real 
 223:Src/system_stm32f1xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 224:Src/system_stm32f1xx.c ****   *           constant and the selected clock source:
 225:Src/system_stm32f1xx.c ****   *             
 226:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 227:Src/system_stm32f1xx.c ****   *                                              
 228:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 229:Src/system_stm32f1xx.c ****   *                          
 230:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 231:Src/system_stm32f1xx.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 232:Src/system_stm32f1xx.c ****   *         
 233:Src/system_stm32f1xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 234:Src/system_stm32f1xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 235:Src/system_stm32f1xx.c ****   *             in voltage and temperature.   
 236:Src/system_stm32f1xx.c ****   *    
 237:Src/system_stm32f1xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 238:Src/system_stm32f1xx.c ****   *              8 MHz or 25 MHz, depending on the product used), user has to ensure
 239:Src/system_stm32f1xx.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 240:Src/system_stm32f1xx.c ****   *              Otherwise, this function may have wrong result.
 241:Src/system_stm32f1xx.c ****   *                
 242:Src/system_stm32f1xx.c ****   *         - The result of this function could be not correct when using fractional
 243:Src/system_stm32f1xx.c ****   *           value for HSE crystal.
 244:Src/system_stm32f1xx.c ****   * @param  None
 245:Src/system_stm32f1xx.c ****   * @retval None
 246:Src/system_stm32f1xx.c ****   */
 247:Src/system_stm32f1xx.c **** void SystemCoreClockUpdate (void)
 248:Src/system_stm32f1xx.c **** {
 133              		.loc 1 248 1
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 16
 136              		@ frame_needed = 1, uses_anonymous_args = 0
 137              		@ link register save eliminated.
 138 0000 80B4     		push	{r7}
 139              	.LCFI4:
 140              		.cfi_def_cfa_offset 4
 141              		.cfi_offset 7, -4
 142 0002 85B0     		sub	sp, sp, #20
 143              	.LCFI5:
 144              		.cfi_def_cfa_offset 24
 145 0004 00AF     		add	r7, sp, #0
 146              	.LCFI6:
 147              		.cfi_def_cfa_register 7
 249:Src/system_stm32f1xx.c ****   uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 148              		.loc 1 249 12
 149 0006 0023     		movs	r3, #0
 150 0008 FB60     		str	r3, [r7, #12]
 151              		.loc 1 249 22
 152 000a 0023     		movs	r3, #0
 153 000c BB60     		str	r3, [r7, #8]
 154              		.loc 1 249 36
 155 000e 0023     		movs	r3, #0
ARM GAS  /tmp/ccitPV8S.s 			page 8


 156 0010 7B60     		str	r3, [r7, #4]
 250:Src/system_stm32f1xx.c **** 
 251:Src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 252:Src/system_stm32f1xx.c ****   uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
 253:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 254:Src/system_stm32f1xx.c **** 
 255:Src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 256:Src/system_stm32f1xx.c ****   uint32_t prediv1factor = 0U;
 257:Src/system_stm32f1xx.c **** #endif /* STM32F100xB or STM32F100xE */
 258:Src/system_stm32f1xx.c ****     
 259:Src/system_stm32f1xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 260:Src/system_stm32f1xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 157              		.loc 1 260 12
 158 0012 2F4B     		ldr	r3, .L13
 159 0014 5B68     		ldr	r3, [r3, #4]
 160              		.loc 1 260 7
 161 0016 03F00C03 		and	r3, r3, #12
 162 001a FB60     		str	r3, [r7, #12]
 261:Src/system_stm32f1xx.c ****   
 262:Src/system_stm32f1xx.c ****   switch (tmp)
 163              		.loc 1 262 3
 164 001c FB68     		ldr	r3, [r7, #12]
 165 001e 082B     		cmp	r3, #8
 166 0020 11D0     		beq	.L5
 167 0022 FB68     		ldr	r3, [r7, #12]
 168 0024 082B     		cmp	r3, #8
 169 0026 3AD8     		bhi	.L6
 170 0028 FB68     		ldr	r3, [r7, #12]
 171 002a 002B     		cmp	r3, #0
 172 002c 03D0     		beq	.L7
 173 002e FB68     		ldr	r3, [r7, #12]
 174 0030 042B     		cmp	r3, #4
 175 0032 04D0     		beq	.L8
 176 0034 33E0     		b	.L6
 177              	.L7:
 263:Src/system_stm32f1xx.c ****   {
 264:Src/system_stm32f1xx.c ****     case 0x00U:  /* HSI used as system clock */
 265:Src/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 178              		.loc 1 265 23
 179 0036 274B     		ldr	r3, .L13+4
 180 0038 274A     		ldr	r2, .L13+8
 181 003a 1A60     		str	r2, [r3]
 266:Src/system_stm32f1xx.c ****       break;
 182              		.loc 1 266 7
 183 003c 33E0     		b	.L9
 184              	.L8:
 267:Src/system_stm32f1xx.c ****     case 0x04U:  /* HSE used as system clock */
 268:Src/system_stm32f1xx.c ****       SystemCoreClock = HSE_VALUE;
 185              		.loc 1 268 23
 186 003e 254B     		ldr	r3, .L13+4
 187 0040 254A     		ldr	r2, .L13+8
 188 0042 1A60     		str	r2, [r3]
 269:Src/system_stm32f1xx.c ****       break;
 189              		.loc 1 269 7
 190 0044 2FE0     		b	.L9
 191              	.L5:
 270:Src/system_stm32f1xx.c ****     case 0x08U:  /* PLL used as system clock */
ARM GAS  /tmp/ccitPV8S.s 			page 9


 271:Src/system_stm32f1xx.c **** 
 272:Src/system_stm32f1xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 273:Src/system_stm32f1xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 192              		.loc 1 273 20
 193 0046 224B     		ldr	r3, .L13
 194 0048 5B68     		ldr	r3, [r3, #4]
 195              		.loc 1 273 15
 196 004a 03F47013 		and	r3, r3, #3932160
 197 004e BB60     		str	r3, [r7, #8]
 274:Src/system_stm32f1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 198              		.loc 1 274 22
 199 0050 1F4B     		ldr	r3, .L13
 200 0052 5B68     		ldr	r3, [r3, #4]
 201              		.loc 1 274 17
 202 0054 03F48033 		and	r3, r3, #65536
 203 0058 7B60     		str	r3, [r7, #4]
 275:Src/system_stm32f1xx.c ****       
 276:Src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)      
 277:Src/system_stm32f1xx.c ****       pllmull = ( pllmull >> 18U) + 2U;
 204              		.loc 1 277 27
 205 005a BB68     		ldr	r3, [r7, #8]
 206 005c 9B0C     		lsrs	r3, r3, #18
 207              		.loc 1 277 15
 208 005e 0233     		adds	r3, r3, #2
 209 0060 BB60     		str	r3, [r7, #8]
 278:Src/system_stm32f1xx.c ****       
 279:Src/system_stm32f1xx.c ****       if (pllsource == 0x00U)
 210              		.loc 1 279 10
 211 0062 7B68     		ldr	r3, [r7, #4]
 212 0064 002B     		cmp	r3, #0
 213 0066 06D1     		bne	.L10
 280:Src/system_stm32f1xx.c ****       {
 281:Src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 282:Src/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 214              		.loc 1 282 45
 215 0068 BB68     		ldr	r3, [r7, #8]
 216 006a 1C4A     		ldr	r2, .L13+12
 217 006c 02FB03F3 		mul	r3, r2, r3
 218              		.loc 1 282 25
 219 0070 184A     		ldr	r2, .L13+4
 220 0072 1360     		str	r3, [r2]
 283:Src/system_stm32f1xx.c ****       }
 284:Src/system_stm32f1xx.c ****       else
 285:Src/system_stm32f1xx.c ****       {
 286:Src/system_stm32f1xx.c ****  #if defined(STM32F100xB) || defined(STM32F100xE)
 287:Src/system_stm32f1xx.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 288:Src/system_stm32f1xx.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 289:Src/system_stm32f1xx.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 290:Src/system_stm32f1xx.c ****  #else
 291:Src/system_stm32f1xx.c ****         /* HSE selected as PLL clock entry */
 292:Src/system_stm32f1xx.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 293:Src/system_stm32f1xx.c ****         {/* HSE oscillator clock divided by 2 */
 294:Src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 295:Src/system_stm32f1xx.c ****         }
 296:Src/system_stm32f1xx.c ****         else
 297:Src/system_stm32f1xx.c ****         {
 298:Src/system_stm32f1xx.c ****           SystemCoreClock = HSE_VALUE * pllmull;
ARM GAS  /tmp/ccitPV8S.s 			page 10


 299:Src/system_stm32f1xx.c ****         }
 300:Src/system_stm32f1xx.c ****  #endif
 301:Src/system_stm32f1xx.c ****       }
 302:Src/system_stm32f1xx.c **** #else
 303:Src/system_stm32f1xx.c ****       pllmull = pllmull >> 18U;
 304:Src/system_stm32f1xx.c ****       
 305:Src/system_stm32f1xx.c ****       if (pllmull != 0x0DU)
 306:Src/system_stm32f1xx.c ****       {
 307:Src/system_stm32f1xx.c ****          pllmull += 2U;
 308:Src/system_stm32f1xx.c ****       }
 309:Src/system_stm32f1xx.c ****       else
 310:Src/system_stm32f1xx.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 311:Src/system_stm32f1xx.c ****         pllmull = 13U / 2U; 
 312:Src/system_stm32f1xx.c ****       }
 313:Src/system_stm32f1xx.c ****             
 314:Src/system_stm32f1xx.c ****       if (pllsource == 0x00U)
 315:Src/system_stm32f1xx.c ****       {
 316:Src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 317:Src/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 318:Src/system_stm32f1xx.c ****       }
 319:Src/system_stm32f1xx.c ****       else
 320:Src/system_stm32f1xx.c ****       {/* PREDIV1 selected as PLL clock entry */
 321:Src/system_stm32f1xx.c ****         
 322:Src/system_stm32f1xx.c ****         /* Get PREDIV1 clock source and division factor */
 323:Src/system_stm32f1xx.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 324:Src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 325:Src/system_stm32f1xx.c ****         
 326:Src/system_stm32f1xx.c ****         if (prediv1source == 0U)
 327:Src/system_stm32f1xx.c ****         { 
 328:Src/system_stm32f1xx.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 329:Src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 330:Src/system_stm32f1xx.c ****         }
 331:Src/system_stm32f1xx.c ****         else
 332:Src/system_stm32f1xx.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 333:Src/system_stm32f1xx.c ****           
 334:Src/system_stm32f1xx.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 335:Src/system_stm32f1xx.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
 336:Src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 337:Src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 338:Src/system_stm32f1xx.c ****         }
 339:Src/system_stm32f1xx.c ****       }
 340:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */ 
 341:Src/system_stm32f1xx.c ****       break;
 221              		.loc 1 341 7
 222 0074 17E0     		b	.L9
 223              	.L10:
 292:Src/system_stm32f1xx.c ****         {/* HSE oscillator clock divided by 2 */
 224              		.loc 1 292 17
 225 0076 164B     		ldr	r3, .L13
 226 0078 5B68     		ldr	r3, [r3, #4]
 292:Src/system_stm32f1xx.c ****         {/* HSE oscillator clock divided by 2 */
 227              		.loc 1 292 24
 228 007a 03F40033 		and	r3, r3, #131072
 292:Src/system_stm32f1xx.c ****         {/* HSE oscillator clock divided by 2 */
 229              		.loc 1 292 12
 230 007e 002B     		cmp	r3, #0
 231 0080 06D0     		beq	.L12
ARM GAS  /tmp/ccitPV8S.s 			page 11


 294:Src/system_stm32f1xx.c ****         }
 232              		.loc 1 294 47
 233 0082 BB68     		ldr	r3, [r7, #8]
 234 0084 154A     		ldr	r2, .L13+12
 235 0086 02FB03F3 		mul	r3, r2, r3
 294:Src/system_stm32f1xx.c ****         }
 236              		.loc 1 294 27
 237 008a 124A     		ldr	r2, .L13+4
 238 008c 1360     		str	r3, [r2]
 239              		.loc 1 341 7
 240 008e 0AE0     		b	.L9
 241              	.L12:
 298:Src/system_stm32f1xx.c ****         }
 242              		.loc 1 298 39
 243 0090 BB68     		ldr	r3, [r7, #8]
 244 0092 114A     		ldr	r2, .L13+8
 245 0094 02FB03F3 		mul	r3, r2, r3
 298:Src/system_stm32f1xx.c ****         }
 246              		.loc 1 298 27
 247 0098 0E4A     		ldr	r2, .L13+4
 248 009a 1360     		str	r3, [r2]
 249              		.loc 1 341 7
 250 009c 03E0     		b	.L9
 251              	.L6:
 342:Src/system_stm32f1xx.c **** 
 343:Src/system_stm32f1xx.c ****     default:
 344:Src/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 252              		.loc 1 344 23
 253 009e 0D4B     		ldr	r3, .L13+4
 254 00a0 0D4A     		ldr	r2, .L13+8
 255 00a2 1A60     		str	r2, [r3]
 345:Src/system_stm32f1xx.c ****       break;
 256              		.loc 1 345 7
 257 00a4 00BF     		nop
 258              	.L9:
 346:Src/system_stm32f1xx.c ****   }
 347:Src/system_stm32f1xx.c ****   
 348:Src/system_stm32f1xx.c ****   /* Compute HCLK clock frequency ----------------*/
 349:Src/system_stm32f1xx.c ****   /* Get HCLK prescaler */
 350:Src/system_stm32f1xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 259              		.loc 1 350 28
 260 00a6 0A4B     		ldr	r3, .L13
 261 00a8 5B68     		ldr	r3, [r3, #4]
 262              		.loc 1 350 52
 263 00aa 1B09     		lsrs	r3, r3, #4
 264 00ac 03F00F03 		and	r3, r3, #15
 265              		.loc 1 350 22
 266 00b0 0B4A     		ldr	r2, .L13+16
 267 00b2 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 268              		.loc 1 350 7
 269 00b4 FB60     		str	r3, [r7, #12]
 351:Src/system_stm32f1xx.c ****   /* HCLK clock frequency */
 352:Src/system_stm32f1xx.c ****   SystemCoreClock >>= tmp;  
 270              		.loc 1 352 19
 271 00b6 074B     		ldr	r3, .L13+4
 272 00b8 1A68     		ldr	r2, [r3]
 273 00ba FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccitPV8S.s 			page 12


 274 00bc 22FA03F3 		lsr	r3, r2, r3
 275 00c0 044A     		ldr	r2, .L13+4
 276 00c2 1360     		str	r3, [r2]
 353:Src/system_stm32f1xx.c **** }
 277              		.loc 1 353 1
 278 00c4 00BF     		nop
 279 00c6 1437     		adds	r7, r7, #20
 280              	.LCFI7:
 281              		.cfi_def_cfa_offset 4
 282 00c8 BD46     		mov	sp, r7
 283              	.LCFI8:
 284              		.cfi_def_cfa_register 13
 285              		@ sp needed
 286 00ca 80BC     		pop	{r7}
 287              	.LCFI9:
 288              		.cfi_restore 7
 289              		.cfi_def_cfa_offset 0
 290 00cc 7047     		bx	lr
 291              	.L14:
 292 00ce 00BF     		.align	2
 293              	.L13:
 294 00d0 00100240 		.word	1073876992
 295 00d4 00000000 		.word	SystemCoreClock
 296 00d8 00127A00 		.word	8000000
 297 00dc 00093D00 		.word	4000000
 298 00e0 00000000 		.word	AHBPrescTable
 299              		.cfi_endproc
 300              	.LFE66:
 302              		.text
 303              	.Letext0:
 304              		.file 2 "/usr/share/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 305              		.file 3 "/usr/share/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 306              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 307              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 308              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 309              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
ARM GAS  /tmp/ccitPV8S.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f1xx.c
     /tmp/ccitPV8S.s:20     .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccitPV8S.s:17     .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccitPV8S.s:27     .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccitPV8S.s:24     .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccitPV8S.s:35     .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccitPV8S.s:32     .rodata.APBPrescTable:0000000000000000 $d
     /tmp/ccitPV8S.s:38     .text.SystemInit:0000000000000000 $t
     /tmp/ccitPV8S.s:46     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccitPV8S.s:117    .text.SystemInit:000000000000005c $d
     /tmp/ccitPV8S.s:124    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccitPV8S.s:131    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccitPV8S.s:294    .text.SystemCoreClockUpdate:00000000000000d0 $d

NO UNDEFINED SYMBOLS
