

================================================================
== Vivado HLS Report for 'dense_layer'
================================================================
* Date:           Thu Apr 13 22:45:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14864|  14864|  14864|  14864|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_242  |soft_max  |  352|  352|  352|  352|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Loop 2              |  14500|  14500|      1450|          -|          -|    10|    no    |
        | + Loop 2.1           |   1440|   1440|         9|          -|          -|   160|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|      80|   1513|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     11|    1556|   3639|    -|
|Memory           |        2|      -|      72|      7|    0|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|     437|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|    2145|   5366|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       2|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_fadd_32ns_32ndEe_U53  |cnn_fadd_32ns_32ndEe  |        0|      2|   227|   403|    0|
    |grp_soft_max_fu_242       |soft_max              |        0|      9|  1329|  3236|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     11|  1556|  3639|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_13ns_jbC_U54  |cnn_mul_mul_13ns_jbC  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_weights_V_U  |dense_layer_denseg8j  |        2|   0|   0|    0|  1600|   10|     1|        16000|
    |dense_biases_V_U   |dense_layer_densehbi  |        0|   8|   2|    0|    10|    8|     1|           80|
    |dense_array_U      |dense_layer_denseibs  |        0|  64|   5|    0|    10|   32|     1|          320|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        2|  72|   7|    0|  1620|   50|     3|        16400|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+----+------------+------------+
    |add_ln1116_1_fu_342_p2    |     +    |      0|   0|  11|          12|          12|
    |add_ln1116_fu_336_p2      |     +    |      0|   0|  11|          12|          12|
    |add_ln13_fu_254_p2        |     +    |      0|   0|  13|           4|           1|
    |add_ln949_1_fu_507_p2     |     +    |      0|   0|  35|           6|          28|
    |add_ln949_fu_782_p2       |     +    |      0|   0|  21|           6|          14|
    |add_ln958_1_fu_824_p2     |     +    |      0|   0|  39|           6|          32|
    |add_ln958_fu_548_p2       |     +    |      0|   0|  39|           6|          32|
    |add_ln964_1_fu_617_p2     |     +    |      0|   0|  11|           8|           8|
    |add_ln964_fu_893_p2       |     +    |      0|   0|  11|           8|           8|
    |d_fu_281_p2               |     +    |      0|   0|  13|           4|           1|
    |f_fu_301_p2               |     +    |      0|   0|  15|           8|           1|
    |lsb_index_1_fu_709_p2     |     +    |      0|   0|  39|           6|          32|
    |lsb_index_fu_440_p2       |     +    |      0|   0|  39|           6|          32|
    |m_11_fu_578_p2            |     +    |      0|   0|  39|          32|          32|
    |m_3_fu_853_p2             |     +    |      0|   0|  39|          32|          32|
    |sub_ln944_1_fu_700_p2     |     -    |      0|   0|  39|           4|          32|
    |sub_ln944_fu_422_p2       |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_1_fu_461_p2     |     -    |      0|   0|  15|           5|           5|
    |sub_ln947_fu_735_p2       |     -    |      0|   0|  13|           3|           4|
    |sub_ln958_1_fu_835_p2     |     -    |      0|   0|  39|           5|          32|
    |sub_ln958_fu_559_p2       |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_1_fu_612_p2     |     -    |      0|   0|  11|           4|           8|
    |sub_ln964_fu_888_p2       |     -    |      0|   0|  11|           3|           8|
    |tmp_V_3_fu_381_p2         |     -    |      0|   0|  30|           1|          23|
    |tmp_V_fu_653_p2           |     -    |      0|   0|  15|           1|           8|
    |a_1_fu_762_p2             |    and   |      0|   0|   2|           1|           1|
    |a_fu_487_p2               |    and   |      0|   0|   2|           1|           1|
    |and_ln949_1_fu_519_p2     |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_795_p2       |    and   |      0|   0|   2|           1|           1|
    |p_Result_11_fu_476_p2     |    and   |      0|   0|  28|          28|          28|
    |p_Result_6_fu_751_p2      |    and   |      0|   0|  14|          14|          14|
    |l_1_fu_688_p3             |   cttz   |      0|  40|  36|          32|           0|
    |l_fu_414_p3               |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln13_fu_265_p2       |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln15_fu_275_p2       |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln19_fu_295_p2       |   icmp   |      0|   0|  11|           8|           8|
    |icmp_ln935_fu_376_p2      |   icmp   |      0|   0|  18|          23|           1|
    |icmp_ln947_1_fu_756_p2    |   icmp   |      0|   0|  13|          14|           1|
    |icmp_ln947_2_fu_481_p2    |   icmp   |      0|   0|  18|          28|           1|
    |icmp_ln947_3_fu_455_p2    |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln947_fu_725_p2      |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_1_fu_815_p2    |   icmp   |      0|   0|  18|          32|           1|
    |icmp_ln958_fu_542_p2      |   icmp   |      0|   0|  18|          32|           1|
    |lshr_ln936_fu_352_p2      |   lshr   |      0|   0|  23|          10|          10|
    |lshr_ln947_1_fu_470_p2    |   lshr   |      0|   0|  72|           2|          28|
    |lshr_ln947_fu_745_p2      |   lshr   |      0|   0|  31|           2|          14|
    |lshr_ln958_1_fu_829_p2    |   lshr   |      0|   0|  85|          32|          32|
    |lshr_ln958_fu_553_p2      |   lshr   |      0|   0|  85|          32|          32|
    |or_ln949_2_fu_525_p2      |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_801_p2        |    or    |      0|   0|   2|           1|           1|
    |m_2_fu_846_p3             |  select  |      0|   0|  32|           1|          32|
    |m_9_fu_570_p3             |  select  |      0|   0|  32|           1|          32|
    |select_ln935_fu_646_p3    |  select  |      0|   0|  32|           1|           1|
    |select_ln964_1_fu_605_p3  |  select  |      0|   0|   7|           1|           7|
    |select_ln964_fu_880_p3    |  select  |      0|   0|   7|           1|           7|
    |tmp_V_5_fu_386_p3         |  select  |      0|   0|  23|           1|          23|
    |tmp_V_7_fu_659_p3         |  select  |      0|   0|   8|           1|           8|
    |shl_ln958_1_fu_840_p2     |    shl   |      0|   0|  85|          32|          32|
    |shl_ln958_fu_564_p2       |    shl   |      0|   0|  85|          32|          32|
    |xor_ln949_1_fu_501_p2     |    xor   |      0|   0|   2|           1|           2|
    |xor_ln949_fu_776_p2       |    xor   |      0|   0|   2|           1|           2|
    +--------------------------+----------+-------+----+----+------------+------------+
    |Total                     |          |      0|  80|1513|         662|         826|
    +--------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  105|         22|    1|         22|
    |d_0_reg_208           |    9|          2|    4|          8|
    |dense_array_address0  |   21|          4|    4|         16|
    |dense_array_ce0       |   15|          3|    1|          3|
    |dense_array_d0        |   15|          3|   32|         96|
    |f_0_reg_231           |    9|          2|    8|         16|
    |grp_fu_249_p1         |   15|          3|   32|         96|
    |phi_ln13_reg_197      |    9|          2|    4|          8|
    |w_sum_0_reg_219       |    9|          2|   32|         64|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  207|         43|  118|        329|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  21|   0|   21|          0|
    |d_0_reg_208                       |   4|   0|    4|          0|
    |d_reg_945                         |   4|   0|    4|          0|
    |f_0_reg_231                       |   8|   0|    8|          0|
    |f_reg_964                         |   8|   0|    8|          0|
    |grp_soft_max_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln935_reg_1003               |   1|   0|    1|          0|
    |icmp_ln958_1_reg_1085             |   1|   0|    1|          0|
    |l_1_reg_1064                      |  32|   0|   32|          0|
    |m_4_reg_1037                      |  31|   0|   31|          0|
    |mul_ln941_reg_990                 |  23|   0|   23|          0|
    |or_ln949_1_reg_1080               |   1|   0|   32|         31|
    |p_Result_14_reg_997               |   1|   0|    1|          0|
    |p_Result_17_reg_984               |   1|   0|    1|          0|
    |p_Result_19_reg_1090              |  32|   0|   32|          0|
    |phi_ln13_reg_197                  |   4|   0|    4|          0|
    |select_ln935_reg_1047             |  32|   0|   32|          0|
    |sext_ln938_1_reg_1008             |  28|   0|   28|          0|
    |sext_ln938_reg_1057               |  14|   0|   14|          0|
    |sub_ln944_1_reg_1074              |  32|   0|   32|          0|
    |sub_ln944_reg_1015                |  32|   0|   32|          0|
    |tmp_18_reg_1042                   |   1|   0|    1|          0|
    |tmp_reg_1100                      |  32|   0|   32|          0|
    |trunc_ln943_1_reg_1032            |   8|   0|    8|          0|
    |trunc_ln943_reg_1069              |   8|   0|    8|          0|
    |trunc_ln944_1_reg_1022            |  28|   0|   28|          0|
    |trunc_ln947_1_reg_1027            |   5|   0|    5|          0|
    |w_sum_0_reg_219                   |  32|   0|   32|          0|
    |zext_ln15_reg_937                 |   4|   0|   10|          6|
    |zext_ln19_reg_956                 |   4|   0|   12|          8|
    |zext_ln936_reg_950                |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 437|   0|  542|        105|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_done                | out |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  dense_layer | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  dense_layer | return value |
|flat_array_V_address0  | out |    8|  ap_memory | flat_array_V |     array    |
|flat_array_V_ce0       | out |    1|  ap_memory | flat_array_V |     array    |
|flat_array_V_q0        |  in |   13|  ap_memory | flat_array_V |     array    |
|prediction_V_address0  | out |    4|  ap_memory | prediction_V |     array    |
|prediction_V_ce0       | out |    1|  ap_memory | prediction_V |     array    |
|prediction_V_we0       | out |    1|  ap_memory | prediction_V |     array    |
|prediction_V_d0        | out |   14|  ap_memory | prediction_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

