INFO:sim:172 - Generating IP...
Resolving generics for 'Ins_ROM'...
Applying external generics to 'Ins_ROM'...
Delivering associated files for 'Ins_ROM'...
Delivering EJava files for 'Ins_ROM'...
Generating implementation netlist for 'Ins_ROM'...
INFO:sim - Pre-processing HDL files for 'Ins_ROM'...
Running synthesis for 'Ins_ROM'
Running ngcbuild...
Writing VEO instantiation template for 'Ins_ROM'...
Writing Verilog behavioral simulation model for 'Ins_ROM'...
WARNING:sim - Overwriting existing file
   G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Ins_ROM'...
Generating metadata file...
Generating ISE project file for 'Ins_ROM'...
Generating ISE project...
XCO file found: Ins_ROM.xco
XMDF file found: Ins_ROM_xmdf.tcl
Adding G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM.asy -view all -origin_type
imported
Adding G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM.ngc -view all -origin_type
created
Checking file "G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM.ngc" for project
device match ...
File "G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM.ngc" device information
matches project device.
Adding G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM.sym -view all -origin_type
imported
Adding G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding G:/isefiles/RCPU/ipcore_dir/tmp/_cg/Ins_ROM.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Ins_ROM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Ins_ROM'.
