#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb  6 10:46:14 2020
# Process ID: 23443
# Current directory: /home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1
# Command line: vivado -log Base_Zynq_MPSoC_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Base_Zynq_MPSoC_wrapper.tcl -notrace
# Log file: /home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/Base_Zynq_MPSoC_wrapper.vdi
# Journal file: /home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Base_Zynq_MPSoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jcoffman/work/cora_z7_10/Cora-Z7-10-base-linux/repo/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/vivado_ip_lib/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/vivado_ip_lib/if'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top Base_Zynq_MPSoC_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0.dcp' for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2498.703 ; gain = 0.000 ; free physical = 1177 ; free virtual = 21498
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[7]'. [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[6]'. [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[5]'. [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[4]'. [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/constrs_1/new/zcu106_example.xdc]
Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/jcoffman/work/zcu106_example/zcu106_example.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.582 ; gain = 0.000 ; free physical = 1016 ; free virtual = 21338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances

18 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2674.582 ; gain = 1165.000 ; free physical = 1016 ; free virtual = 21338
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2674.582 ; gain = 0.000 ; free physical = 1004 ; free virtual = 21328

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e823f47b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.125 ; gain = 231.543 ; free physical = 792 ; free virtual = 21097

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 1438 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 174ac6caf

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3077.969 ; gain = 0.000 ; free physical = 635 ; free virtual = 20940
INFO: [Opt 31-389] Phase Retarget created 169 cells and removed 452 cells
INFO: [Opt 31-1021] In phase Retarget, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dadc2671

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3077.969 ; gain = 0.000 ; free physical = 634 ; free virtual = 20939
INFO: [Opt 31-389] Phase Constant propagation created 349 cells and removed 848 cells
INFO: [Opt 31-1021] In phase Constant propagation, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13687c844

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3077.969 ; gain = 0.000 ; free physical = 637 ; free virtual = 20942
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 313 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 13687c844

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.969 ; gain = 0.000 ; free physical = 637 ; free virtual = 20942
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13687c844

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.969 ; gain = 0.000 ; free physical = 637 ; free virtual = 20942
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e2c57a65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.969 ; gain = 0.000 ; free physical = 637 ; free virtual = 20942
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             169  |             452  |                                             25  |
|  Constant propagation         |             349  |             848  |                                             25  |
|  Sweep                        |               0  |             313  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3077.969 ; gain = 0.000 ; free physical = 637 ; free virtual = 20942
Ending Logic Optimization Task | Checksum: 1e1859eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.969 ; gain = 0.000 ; free physical = 637 ; free virtual = 20942

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.613 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1e1859eb5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 439 ; free virtual = 19947
Ending Power Optimization Task | Checksum: 1e1859eb5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 4705.203 ; gain = 1627.234 ; free physical = 460 ; free virtual = 19968

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e1859eb5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 460 ; free virtual = 19968

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 460 ; free virtual = 19968
Ending Netlist Obfuscation Task | Checksum: 1e1859eb5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 461 ; free virtual = 19969
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 4705.203 ; gain = 2030.621 ; free physical = 461 ; free virtual = 19969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 461 ; free virtual = 19969
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 455 ; free virtual = 19966
INFO: [Common 17-1381] The checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/Base_Zynq_MPSoC_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Base_Zynq_MPSoC_wrapper_drc_opted.rpt -pb Base_Zynq_MPSoC_wrapper_drc_opted.pb -rpx Base_Zynq_MPSoC_wrapper_drc_opted.rpx
Command: report_drc -file Base_Zynq_MPSoC_wrapper_drc_opted.rpt -pb Base_Zynq_MPSoC_wrapper_drc_opted.pb -rpx Base_Zynq_MPSoC_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/Base_Zynq_MPSoC_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 494 ; free virtual = 20003
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1290e7b3c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 494 ; free virtual = 20003
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 494 ; free virtual = 20003

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aba9c855

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 478 ; free virtual = 19991

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20431cc4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 465 ; free virtual = 19979

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20431cc4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 465 ; free virtual = 19979
Phase 1 Placer Initialization | Checksum: 20431cc4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 464 ; free virtual = 19979

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 225ab71e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 391 ; free virtual = 19907

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 393 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 166 nets or cells. Created 0 new cell, deleted 166 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 424 ; free virtual = 19910

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            166  |                   166  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            166  |                   166  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a243996d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 424 ; free virtual = 19910
Phase 2.2 Global Placement Core | Checksum: 2036f5813

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 419 ; free virtual = 19906
Phase 2 Global Placement | Checksum: 2036f5813

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 421 ; free virtual = 19908

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21af4e1e4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 422 ; free virtual = 19909

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d72cac33

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 419 ; free virtual = 19905

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f5b94979

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 419 ; free virtual = 19905

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1ae2b8ecd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 409 ; free virtual = 19895

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: ed0484f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 408 ; free virtual = 19895

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 18a809366

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 390 ; free virtual = 19877

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 24184c073

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 19898
Phase 3.4 Small Shape DP | Checksum: 24184c073

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 19898

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 17b9bd185

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 410 ; free virtual = 19898

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 10a6b883a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 410 ; free virtual = 19898
Phase 3 Detail Placement | Checksum: 10a6b883a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 410 ; free virtual = 19898

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17cb8ff12

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17cb8ff12

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 19898
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.010. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1656fe487

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 19898
Phase 4.1 Post Commit Optimization | Checksum: 1656fe487

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 411 ; free virtual = 19898

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1656fe487

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 422 ; free virtual = 19909
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 456 ; free virtual = 19939

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f4c44a21

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 456 ; free virtual = 19939

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 456 ; free virtual = 19939
Phase 4.4 Final Placement Cleanup | Checksum: 1d7827c16

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 456 ; free virtual = 19939
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d7827c16

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 456 ; free virtual = 19939
Ending Placer Task | Checksum: 110e4aea1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 456 ; free virtual = 19939
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 528 ; free virtual = 20011
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 528 ; free virtual = 20011
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 504 ; free virtual = 19999
INFO: [Common 17-1381] The checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/Base_Zynq_MPSoC_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Base_Zynq_MPSoC_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 494 ; free virtual = 19982
INFO: [runtcl-4] Executing : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_placed.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Base_Zynq_MPSoC_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 521 ; free virtual = 20009
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 498 ; free virtual = 19986
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4705.203 ; gain = 0.000 ; free physical = 478 ; free virtual = 19976
INFO: [Common 17-1381] The checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/Base_Zynq_MPSoC_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e3d7b13 ConstDB: 0 ShapeSum: 7352cdf4 RouteDB: 8f54659a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b86a7753

Time (s): cpu = 00:01:20 ; elapsed = 00:01:12 . Memory (MB): peak = 4729.152 ; gain = 23.949 ; free physical = 397 ; free virtual = 19747
Post Restoration Checksum: NetGraph: 3aea5312 NumContArr: afce5f07 Constraints: d24f31e1 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1bd07e3fa

Time (s): cpu = 00:01:20 ; elapsed = 00:01:12 . Memory (MB): peak = 4729.152 ; gain = 23.949 ; free physical = 398 ; free virtual = 19749

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1bd07e3fa

Time (s): cpu = 00:01:20 ; elapsed = 00:01:12 . Memory (MB): peak = 4744.273 ; gain = 39.070 ; free physical = 338 ; free virtual = 19690

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1bd07e3fa

Time (s): cpu = 00:01:20 ; elapsed = 00:01:12 . Memory (MB): peak = 4744.273 ; gain = 39.070 ; free physical = 338 ; free virtual = 19690

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 201cecbb9

Time (s): cpu = 00:01:21 ; elapsed = 00:01:13 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 326 ; free virtual = 19678

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 25644216a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:13 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 326 ; free virtual = 19678
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.163  | TNS=0.000  | WHS=-0.031 | THS=-2.489 |

Phase 2 Router Initialization | Checksum: 228e1c840

Time (s): cpu = 00:01:24 ; elapsed = 00:01:14 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 326 ; free virtual = 19677

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00136129 %
  Global Horizontal Routing Utilization  = 0.000700937 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5082
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3758
  Number of Partially Routed Nets     = 1324
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25c161045

Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 320 ; free virtual = 19658

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 948
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.213  | TNS=0.000  | WHS=-0.007 | THS=-0.007 |

Phase 4.1 Global Iteration 0 | Checksum: b4807ad9

Time (s): cpu = 00:01:36 ; elapsed = 00:01:18 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 311 ; free virtual = 19652

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 173fbac5b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:18 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 311 ; free virtual = 19652
Phase 4 Rip-up And Reroute | Checksum: 173fbac5b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:18 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 311 ; free virtual = 19652

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ed8008e8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 317 ; free virtual = 19658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.213  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1ed8008e8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 317 ; free virtual = 19658

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ed8008e8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 317 ; free virtual = 19658
Phase 5 Delay and Skew Optimization | Checksum: 1ed8008e8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 317 ; free virtual = 19658

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23995ae9f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 316 ; free virtual = 19657
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.213  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19c14797b

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 316 ; free virtual = 19657
Phase 6 Post Hold Fix | Checksum: 19c14797b

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 313 ; free virtual = 19654

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.692695 %
  Global Horizontal Routing Utilization  = 0.290266 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18fed8c84

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 308 ; free virtual = 19649

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18fed8c84

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 308 ; free virtual = 19649

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18fed8c84

Time (s): cpu = 00:01:39 ; elapsed = 00:01:20 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 309 ; free virtual = 19650

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.213  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18fed8c84

Time (s): cpu = 00:01:39 ; elapsed = 00:01:20 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 312 ; free virtual = 19653
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:39 ; elapsed = 00:01:20 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 385 ; free virtual = 19726

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 4777.891 ; gain = 72.688 ; free physical = 385 ; free virtual = 19726
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.891 ; gain = 0.000 ; free physical = 385 ; free virtual = 19726
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4777.891 ; gain = 0.000 ; free physical = 362 ; free virtual = 19716
INFO: [Common 17-1381] The checkpoint '/home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/Base_Zynq_MPSoC_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Base_Zynq_MPSoC_wrapper_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_drc_routed.rpx
Command: report_drc -file Base_Zynq_MPSoC_wrapper_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/Base_Zynq_MPSoC_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_methodology_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_methodology_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jcoffman/work/zcu106_example/zcu106_example.runs/impl_1/Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
Command: report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4877.609 ; gain = 0.000 ; free physical = 435 ; free virtual = 19717
INFO: [runtcl-4] Executing : report_route_status -file Base_Zynq_MPSoC_wrapper_route_status.rpt -pb Base_Zynq_MPSoC_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpt -pb Base_Zynq_MPSoC_wrapper_timing_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Base_Zynq_MPSoC_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Base_Zynq_MPSoC_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Base_Zynq_MPSoC_wrapper_bus_skew_routed.rpt -pb Base_Zynq_MPSoC_wrapper_bus_skew_routed.pb -rpx Base_Zynq_MPSoC_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:50:02 2020...
