$comment
	File created using the following command:
		vcd file BCD_seven_seg_A.msim.vcd -direction
$end
$date
	Thu Jan  9 11:55:10 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module BCD_seven_seg_A_vlg_vec_tst $end
$var reg 1 ! B0 $end
$var reg 1 " B1 $end
$var reg 1 # B2 $end
$var reg 1 $ B3 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 ) E $end
$var wire 1 * F $end
$var wire 1 + G $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 G~output_o $end
$var wire 1 4 F~output_o $end
$var wire 1 5 E~output_o $end
$var wire 1 6 D~output_o $end
$var wire 1 7 C~output_o $end
$var wire 1 8 B~output_o $end
$var wire 1 9 A~output_o $end
$var wire 1 : B3~input_o $end
$var wire 1 ; B0~input_o $end
$var wire 1 < B2~input_o $end
$var wire 1 = B1~input_o $end
$var wire 1 > inst14~0_combout $end
$var wire 1 ? inst17~combout $end
$var wire 1 @ inst22~0_combout $end
$var wire 1 A inst19~0_combout $end
$var wire 1 B inst2~0_combout $end
$var wire 1 C inst23~0_combout $end
$var wire 1 D inst21~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
x,
0-
1.
x/
10
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
$end
#1000000
1!
1;
0,
1D
1A
1@
1?
19
16
15
14
1%
1(
1)
1*
#2000000
1"
0!
1=
0;
1,
0D
1B
0A
0@
0>
09
17
06
05
03
0%
1'
0(
0)
0+
#3000000
1!
1;
0,
0B
1@
07
15
0'
1)
#4000000
1#
0"
0!
1<
0=
0;
1,
1D
1A
0?
19
16
04
1%
1(
0*
#5000000
1!
1;
0,
0D
1C
0A
09
18
06
0%
1&
0(
#6000000
1"
0!
1=
0;
1,
1D
0@
19
05
1%
0)
#7000000
1!
1;
0,
0D
0C
1A
1@
1?
1>
09
08
16
15
14
13
0%
0&
1(
1)
1*
1+
#8000000
1$
0#
0"
0!
1:
0<
0=
0;
1,
0A
0@
0?
0>
06
05
04
03
0(
0)
0*
0+
#9000000
1!
1;
0,
1A
1@
16
15
1(
1)
#10000000
