==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file '../hlsSources/srcs/packetMask.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:01:45 ; elapsed = 00:01:14 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12420 ; free virtual = 58433
@I [HLS-111] Finished Linking Time (s): cpu = 00:01:46 ; elapsed = 00:01:14 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12420 ; free virtual = 58433
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12419 ; free virtual = 58432
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:01:46 ; elapsed = 00:01:15 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12419 ; free virtual = 58432
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 518.773 ; gain = 204.582 ; free physical = 12386 ; free virtual = 58399
@W [XFORM-561] 'Loop-1' (../hlsSources/srcs/packetMask.cpp:57:2) in function 'packetMask' is an infinite loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 518.773 ; gain = 204.582 ; free physical = 12402 ; free virtual = 58415
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'packetMask' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'packetMask' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 32.26 seconds; current allocated memory: 127.104 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.01 seconds; current allocated memory: 127.216 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'packetMask' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'packetMask/packetIn_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMask/packetIn_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMask/packetIn_V_keep_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMask/packetOut_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMask/packetOut_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMask/packetOut_V_keep_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMask/id_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'packetMask' to 'ap_ctrl_none'.
@W [RTGEN-101] Port 'packetMask/id_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'packetMask'.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 127.727 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:01:47 ; elapsed = 00:01:16 . Memory (MB): peak = 518.773 ; gain = 204.582 ; free physical = 12402 ; free virtual = 58415
@I [SYSC-301] Generating SystemC RTL for packetMask.
@I [VHDL-304] Generating VHDL RTL for packetMask.
@I [VLOG-307] Generating Verilog RTL for packetMask.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 98.06 seconds; peak allocated memory: 127.727 MB.
