{
  "module_name": "panel-simple.c",
  "hash_id": "8afbb6a7974962975f1c91b6c4b7d32ecbfba4d7b0c6ac244b412923e03a701e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/panel/panel-simple.c",
  "human_readable_source": " \n\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/i2c.h>\n#include <linux/media-bus-format.h>\n#include <linux/module.h>\n#include <linux/of_platform.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regulator/consumer.h>\n\n#include <video/display_timing.h>\n#include <video/of_display_timing.h>\n#include <video/videomode.h>\n\n#include <drm/drm_crtc.h>\n#include <drm/drm_device.h>\n#include <drm/drm_edid.h>\n#include <drm/drm_mipi_dsi.h>\n#include <drm/drm_panel.h>\n\n \nstruct panel_desc {\n\t \n\tconst struct drm_display_mode *modes;\n\n\t \n\tunsigned int num_modes;\n\n\t \n\tconst struct display_timing *timings;\n\n\t \n\tunsigned int num_timings;\n\n\t \n\tunsigned int bpc;\n\n\t \n\tstruct {\n\t\t \n\t\tunsigned int width;\n\n\t\t \n\t\tunsigned int height;\n\t} size;\n\n\t \n\tstruct {\n\t\t \n\t\tunsigned int prepare;\n\n\t\t \n\t\tunsigned int enable;\n\n\t\t \n\t\tunsigned int disable;\n\n\t\t \n\t\tunsigned int unprepare;\n\t} delay;\n\n\t \n\tu32 bus_format;\n\n\t \n\tu32 bus_flags;\n\n\t \n\tint connector_type;\n};\n\nstruct panel_simple {\n\tstruct drm_panel base;\n\tbool enabled;\n\n\tbool prepared;\n\n\tktime_t unprepared_time;\n\n\tconst struct panel_desc *desc;\n\n\tstruct regulator *supply;\n\tstruct i2c_adapter *ddc;\n\n\tstruct gpio_desc *enable_gpio;\n\n\tstruct edid *edid;\n\n\tstruct drm_display_mode override_mode;\n\n\tenum drm_panel_orientation orientation;\n};\n\nstatic inline struct panel_simple *to_panel_simple(struct drm_panel *panel)\n{\n\treturn container_of(panel, struct panel_simple, base);\n}\n\nstatic unsigned int panel_simple_get_timings_modes(struct panel_simple *panel,\n\t\t\t\t\t\t   struct drm_connector *connector)\n{\n\tstruct drm_display_mode *mode;\n\tunsigned int i, num = 0;\n\n\tfor (i = 0; i < panel->desc->num_timings; i++) {\n\t\tconst struct display_timing *dt = &panel->desc->timings[i];\n\t\tstruct videomode vm;\n\n\t\tvideomode_from_timing(dt, &vm);\n\t\tmode = drm_mode_create(connector->dev);\n\t\tif (!mode) {\n\t\t\tdev_err(panel->base.dev, \"failed to add mode %ux%u\\n\",\n\t\t\t\tdt->hactive.typ, dt->vactive.typ);\n\t\t\tcontinue;\n\t\t}\n\n\t\tdrm_display_mode_from_videomode(&vm, mode);\n\n\t\tmode->type |= DRM_MODE_TYPE_DRIVER;\n\n\t\tif (panel->desc->num_timings == 1)\n\t\t\tmode->type |= DRM_MODE_TYPE_PREFERRED;\n\n\t\tdrm_mode_probed_add(connector, mode);\n\t\tnum++;\n\t}\n\n\treturn num;\n}\n\nstatic unsigned int panel_simple_get_display_modes(struct panel_simple *panel,\n\t\t\t\t\t\t   struct drm_connector *connector)\n{\n\tstruct drm_display_mode *mode;\n\tunsigned int i, num = 0;\n\n\tfor (i = 0; i < panel->desc->num_modes; i++) {\n\t\tconst struct drm_display_mode *m = &panel->desc->modes[i];\n\n\t\tmode = drm_mode_duplicate(connector->dev, m);\n\t\tif (!mode) {\n\t\t\tdev_err(panel->base.dev, \"failed to add mode %ux%u@%u\\n\",\n\t\t\t\tm->hdisplay, m->vdisplay,\n\t\t\t\tdrm_mode_vrefresh(m));\n\t\t\tcontinue;\n\t\t}\n\n\t\tmode->type |= DRM_MODE_TYPE_DRIVER;\n\n\t\tif (panel->desc->num_modes == 1)\n\t\t\tmode->type |= DRM_MODE_TYPE_PREFERRED;\n\n\t\tdrm_mode_set_name(mode);\n\n\t\tdrm_mode_probed_add(connector, mode);\n\t\tnum++;\n\t}\n\n\treturn num;\n}\n\nstatic int panel_simple_get_non_edid_modes(struct panel_simple *panel,\n\t\t\t\t\t   struct drm_connector *connector)\n{\n\tstruct drm_display_mode *mode;\n\tbool has_override = panel->override_mode.type;\n\tunsigned int num = 0;\n\n\tif (!panel->desc)\n\t\treturn 0;\n\n\tif (has_override) {\n\t\tmode = drm_mode_duplicate(connector->dev,\n\t\t\t\t\t  &panel->override_mode);\n\t\tif (mode) {\n\t\t\tdrm_mode_probed_add(connector, mode);\n\t\t\tnum = 1;\n\t\t} else {\n\t\t\tdev_err(panel->base.dev, \"failed to add override mode\\n\");\n\t\t}\n\t}\n\n\t \n\tif (num == 0 && panel->desc->num_timings)\n\t\tnum = panel_simple_get_timings_modes(panel, connector);\n\n\t \n\tWARN_ON(panel->desc->num_timings && panel->desc->num_modes);\n\tif (num == 0)\n\t\tnum = panel_simple_get_display_modes(panel, connector);\n\n\tconnector->display_info.bpc = panel->desc->bpc;\n\tconnector->display_info.width_mm = panel->desc->size.width;\n\tconnector->display_info.height_mm = panel->desc->size.height;\n\tif (panel->desc->bus_format)\n\t\tdrm_display_info_set_bus_formats(&connector->display_info,\n\t\t\t\t\t\t &panel->desc->bus_format, 1);\n\tconnector->display_info.bus_flags = panel->desc->bus_flags;\n\n\treturn num;\n}\n\nstatic void panel_simple_wait(ktime_t start_ktime, unsigned int min_ms)\n{\n\tktime_t now_ktime, min_ktime;\n\n\tif (!min_ms)\n\t\treturn;\n\n\tmin_ktime = ktime_add(start_ktime, ms_to_ktime(min_ms));\n\tnow_ktime = ktime_get_boottime();\n\n\tif (ktime_before(now_ktime, min_ktime))\n\t\tmsleep(ktime_to_ms(ktime_sub(min_ktime, now_ktime)) + 1);\n}\n\nstatic int panel_simple_disable(struct drm_panel *panel)\n{\n\tstruct panel_simple *p = to_panel_simple(panel);\n\n\tif (!p->enabled)\n\t\treturn 0;\n\n\tif (p->desc->delay.disable)\n\t\tmsleep(p->desc->delay.disable);\n\n\tp->enabled = false;\n\n\treturn 0;\n}\n\nstatic int panel_simple_suspend(struct device *dev)\n{\n\tstruct panel_simple *p = dev_get_drvdata(dev);\n\n\tgpiod_set_value_cansleep(p->enable_gpio, 0);\n\tregulator_disable(p->supply);\n\tp->unprepared_time = ktime_get_boottime();\n\n\tkfree(p->edid);\n\tp->edid = NULL;\n\n\treturn 0;\n}\n\nstatic int panel_simple_unprepare(struct drm_panel *panel)\n{\n\tstruct panel_simple *p = to_panel_simple(panel);\n\tint ret;\n\n\t \n\tif (!p->prepared)\n\t\treturn 0;\n\n\tpm_runtime_mark_last_busy(panel->dev);\n\tret = pm_runtime_put_autosuspend(panel->dev);\n\tif (ret < 0)\n\t\treturn ret;\n\tp->prepared = false;\n\n\treturn 0;\n}\n\nstatic int panel_simple_resume(struct device *dev)\n{\n\tstruct panel_simple *p = dev_get_drvdata(dev);\n\tint err;\n\n\tpanel_simple_wait(p->unprepared_time, p->desc->delay.unprepare);\n\n\terr = regulator_enable(p->supply);\n\tif (err < 0) {\n\t\tdev_err(dev, \"failed to enable supply: %d\\n\", err);\n\t\treturn err;\n\t}\n\n\tgpiod_set_value_cansleep(p->enable_gpio, 1);\n\n\tif (p->desc->delay.prepare)\n\t\tmsleep(p->desc->delay.prepare);\n\n\treturn 0;\n}\n\nstatic int panel_simple_prepare(struct drm_panel *panel)\n{\n\tstruct panel_simple *p = to_panel_simple(panel);\n\tint ret;\n\n\t \n\tif (p->prepared)\n\t\treturn 0;\n\n\tret = pm_runtime_get_sync(panel->dev);\n\tif (ret < 0) {\n\t\tpm_runtime_put_autosuspend(panel->dev);\n\t\treturn ret;\n\t}\n\n\tp->prepared = true;\n\n\treturn 0;\n}\n\nstatic int panel_simple_enable(struct drm_panel *panel)\n{\n\tstruct panel_simple *p = to_panel_simple(panel);\n\n\tif (p->enabled)\n\t\treturn 0;\n\n\tif (p->desc->delay.enable)\n\t\tmsleep(p->desc->delay.enable);\n\n\tp->enabled = true;\n\n\treturn 0;\n}\n\nstatic int panel_simple_get_modes(struct drm_panel *panel,\n\t\t\t\t  struct drm_connector *connector)\n{\n\tstruct panel_simple *p = to_panel_simple(panel);\n\tint num = 0;\n\n\t \n\tif (p->ddc) {\n\t\tpm_runtime_get_sync(panel->dev);\n\n\t\tif (!p->edid)\n\t\t\tp->edid = drm_get_edid(connector, p->ddc);\n\n\t\tif (p->edid)\n\t\t\tnum += drm_add_edid_modes(connector, p->edid);\n\n\t\tpm_runtime_mark_last_busy(panel->dev);\n\t\tpm_runtime_put_autosuspend(panel->dev);\n\t}\n\n\t \n\tnum += panel_simple_get_non_edid_modes(p, connector);\n\n\t \n\tdrm_connector_set_panel_orientation(connector, p->orientation);\n\n\treturn num;\n}\n\nstatic int panel_simple_get_timings(struct drm_panel *panel,\n\t\t\t\t    unsigned int num_timings,\n\t\t\t\t    struct display_timing *timings)\n{\n\tstruct panel_simple *p = to_panel_simple(panel);\n\tunsigned int i;\n\n\tif (p->desc->num_timings < num_timings)\n\t\tnum_timings = p->desc->num_timings;\n\n\tif (timings)\n\t\tfor (i = 0; i < num_timings; i++)\n\t\t\ttimings[i] = p->desc->timings[i];\n\n\treturn p->desc->num_timings;\n}\n\nstatic enum drm_panel_orientation panel_simple_get_orientation(struct drm_panel *panel)\n{\n\tstruct panel_simple *p = to_panel_simple(panel);\n\n\treturn p->orientation;\n}\n\nstatic const struct drm_panel_funcs panel_simple_funcs = {\n\t.disable = panel_simple_disable,\n\t.unprepare = panel_simple_unprepare,\n\t.prepare = panel_simple_prepare,\n\t.enable = panel_simple_enable,\n\t.get_modes = panel_simple_get_modes,\n\t.get_orientation = panel_simple_get_orientation,\n\t.get_timings = panel_simple_get_timings,\n};\n\nstatic struct panel_desc panel_dpi;\n\nstatic int panel_dpi_probe(struct device *dev,\n\t\t\t   struct panel_simple *panel)\n{\n\tstruct display_timing *timing;\n\tconst struct device_node *np;\n\tstruct panel_desc *desc;\n\tunsigned int bus_flags;\n\tstruct videomode vm;\n\tint ret;\n\n\tnp = dev->of_node;\n\tdesc = devm_kzalloc(dev, sizeof(*desc), GFP_KERNEL);\n\tif (!desc)\n\t\treturn -ENOMEM;\n\n\ttiming = devm_kzalloc(dev, sizeof(*timing), GFP_KERNEL);\n\tif (!timing)\n\t\treturn -ENOMEM;\n\n\tret = of_get_display_timing(np, \"panel-timing\", timing);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"%pOF: no panel-timing node found for \\\"panel-dpi\\\" binding\\n\",\n\t\t\tnp);\n\t\treturn ret;\n\t}\n\n\tdesc->timings = timing;\n\tdesc->num_timings = 1;\n\n\tof_property_read_u32(np, \"width-mm\", &desc->size.width);\n\tof_property_read_u32(np, \"height-mm\", &desc->size.height);\n\n\t \n\tbus_flags = 0;\n\tvm.flags = timing->flags;\n\tdrm_bus_flags_from_videomode(&vm, &bus_flags);\n\tdesc->bus_flags = bus_flags;\n\n\t \n\tdesc->connector_type = DRM_MODE_CONNECTOR_DPI;\n\n\tpanel->desc = desc;\n\n\treturn 0;\n}\n\n#define PANEL_SIMPLE_BOUNDS_CHECK(to_check, bounds, field) \\\n\t(to_check->field.typ >= bounds->field.min && \\\n\t to_check->field.typ <= bounds->field.max)\nstatic void panel_simple_parse_panel_timing_node(struct device *dev,\n\t\t\t\t\t\t struct panel_simple *panel,\n\t\t\t\t\t\t const struct display_timing *ot)\n{\n\tconst struct panel_desc *desc = panel->desc;\n\tstruct videomode vm;\n\tunsigned int i;\n\n\tif (WARN_ON(desc->num_modes)) {\n\t\tdev_err(dev, \"Reject override mode: panel has a fixed mode\\n\");\n\t\treturn;\n\t}\n\tif (WARN_ON(!desc->num_timings)) {\n\t\tdev_err(dev, \"Reject override mode: no timings specified\\n\");\n\t\treturn;\n\t}\n\n\tfor (i = 0; i < panel->desc->num_timings; i++) {\n\t\tconst struct display_timing *dt = &panel->desc->timings[i];\n\n\t\tif (!PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, hactive) ||\n\t\t    !PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, hfront_porch) ||\n\t\t    !PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, hback_porch) ||\n\t\t    !PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, hsync_len) ||\n\t\t    !PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, vactive) ||\n\t\t    !PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, vfront_porch) ||\n\t\t    !PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, vback_porch) ||\n\t\t    !PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, vsync_len))\n\t\t\tcontinue;\n\n\t\tif (ot->flags != dt->flags)\n\t\t\tcontinue;\n\n\t\tvideomode_from_timing(ot, &vm);\n\t\tdrm_display_mode_from_videomode(&vm, &panel->override_mode);\n\t\tpanel->override_mode.type |= DRM_MODE_TYPE_DRIVER |\n\t\t\t\t\t     DRM_MODE_TYPE_PREFERRED;\n\t\tbreak;\n\t}\n\n\tif (WARN_ON(!panel->override_mode.type))\n\t\tdev_err(dev, \"Reject override mode: No display_timing found\\n\");\n}\n\nstatic int panel_simple_probe(struct device *dev, const struct panel_desc *desc)\n{\n\tstruct panel_simple *panel;\n\tstruct display_timing dt;\n\tstruct device_node *ddc;\n\tint connector_type;\n\tu32 bus_flags;\n\tint err;\n\n\tpanel = devm_kzalloc(dev, sizeof(*panel), GFP_KERNEL);\n\tif (!panel)\n\t\treturn -ENOMEM;\n\n\tpanel->enabled = false;\n\tpanel->desc = desc;\n\n\tpanel->supply = devm_regulator_get(dev, \"power\");\n\tif (IS_ERR(panel->supply))\n\t\treturn PTR_ERR(panel->supply);\n\n\tpanel->enable_gpio = devm_gpiod_get_optional(dev, \"enable\",\n\t\t\t\t\t\t     GPIOD_OUT_LOW);\n\tif (IS_ERR(panel->enable_gpio))\n\t\treturn dev_err_probe(dev, PTR_ERR(panel->enable_gpio),\n\t\t\t\t     \"failed to request GPIO\\n\");\n\n\terr = of_drm_get_panel_orientation(dev->of_node, &panel->orientation);\n\tif (err) {\n\t\tdev_err(dev, \"%pOF: failed to get orientation %d\\n\", dev->of_node, err);\n\t\treturn err;\n\t}\n\n\tddc = of_parse_phandle(dev->of_node, \"ddc-i2c-bus\", 0);\n\tif (ddc) {\n\t\tpanel->ddc = of_find_i2c_adapter_by_node(ddc);\n\t\tof_node_put(ddc);\n\n\t\tif (!panel->ddc)\n\t\t\treturn -EPROBE_DEFER;\n\t}\n\n\tif (desc == &panel_dpi) {\n\t\t \n\t\terr = panel_dpi_probe(dev, panel);\n\t\tif (err)\n\t\t\tgoto free_ddc;\n\t\tdesc = panel->desc;\n\t} else {\n\t\tif (!of_get_display_timing(dev->of_node, \"panel-timing\", &dt))\n\t\t\tpanel_simple_parse_panel_timing_node(dev, panel, &dt);\n\t}\n\n\tconnector_type = desc->connector_type;\n\t \n\tswitch (connector_type) {\n\tcase 0:\n\t\tdev_warn(dev, \"Specify missing connector_type\\n\");\n\t\tconnector_type = DRM_MODE_CONNECTOR_DPI;\n\t\tbreak;\n\tcase DRM_MODE_CONNECTOR_LVDS:\n\t\tWARN_ON(desc->bus_flags &\n\t\t\t~(DRM_BUS_FLAG_DE_LOW |\n\t\t\t  DRM_BUS_FLAG_DE_HIGH |\n\t\t\t  DRM_BUS_FLAG_DATA_MSB_TO_LSB |\n\t\t\t  DRM_BUS_FLAG_DATA_LSB_TO_MSB));\n\t\tWARN_ON(desc->bus_format != MEDIA_BUS_FMT_RGB666_1X7X3_SPWG &&\n\t\t\tdesc->bus_format != MEDIA_BUS_FMT_RGB888_1X7X4_SPWG &&\n\t\t\tdesc->bus_format != MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA);\n\t\tWARN_ON(desc->bus_format == MEDIA_BUS_FMT_RGB666_1X7X3_SPWG &&\n\t\t\tdesc->bpc != 6);\n\t\tWARN_ON((desc->bus_format == MEDIA_BUS_FMT_RGB888_1X7X4_SPWG ||\n\t\t\t desc->bus_format == MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA) &&\n\t\t\tdesc->bpc != 8);\n\t\tbreak;\n\tcase DRM_MODE_CONNECTOR_eDP:\n\t\tdev_warn(dev, \"eDP panels moved to panel-edp\\n\");\n\t\terr = -EINVAL;\n\t\tgoto free_ddc;\n\tcase DRM_MODE_CONNECTOR_DSI:\n\t\tif (desc->bpc != 6 && desc->bpc != 8)\n\t\t\tdev_warn(dev, \"Expected bpc in {6,8} but got: %u\\n\", desc->bpc);\n\t\tbreak;\n\tcase DRM_MODE_CONNECTOR_DPI:\n\t\tbus_flags = DRM_BUS_FLAG_DE_LOW |\n\t\t\t    DRM_BUS_FLAG_DE_HIGH |\n\t\t\t    DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE |\n\t\t\t    DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t\t    DRM_BUS_FLAG_DATA_MSB_TO_LSB |\n\t\t\t    DRM_BUS_FLAG_DATA_LSB_TO_MSB |\n\t\t\t    DRM_BUS_FLAG_SYNC_SAMPLE_POSEDGE |\n\t\t\t    DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE;\n\t\tif (desc->bus_flags & ~bus_flags)\n\t\t\tdev_warn(dev, \"Unexpected bus_flags(%d)\\n\", desc->bus_flags & ~bus_flags);\n\t\tif (!(desc->bus_flags & bus_flags))\n\t\t\tdev_warn(dev, \"Specify missing bus_flags\\n\");\n\t\tif (desc->bus_format == 0)\n\t\t\tdev_warn(dev, \"Specify missing bus_format\\n\");\n\t\tif (desc->bpc != 6 && desc->bpc != 8)\n\t\t\tdev_warn(dev, \"Expected bpc in {6,8} but got: %u\\n\", desc->bpc);\n\t\tbreak;\n\tdefault:\n\t\tdev_warn(dev, \"Specify a valid connector_type: %d\\n\", desc->connector_type);\n\t\tconnector_type = DRM_MODE_CONNECTOR_DPI;\n\t\tbreak;\n\t}\n\n\tdev_set_drvdata(dev, panel);\n\n\t \n\tpm_runtime_enable(dev);\n\tpm_runtime_set_autosuspend_delay(dev, 1000);\n\tpm_runtime_use_autosuspend(dev);\n\n\tdrm_panel_init(&panel->base, dev, &panel_simple_funcs, connector_type);\n\n\terr = drm_panel_of_backlight(&panel->base);\n\tif (err) {\n\t\tdev_err_probe(dev, err, \"Could not find backlight\\n\");\n\t\tgoto disable_pm_runtime;\n\t}\n\n\tdrm_panel_add(&panel->base);\n\n\treturn 0;\n\ndisable_pm_runtime:\n\tpm_runtime_dont_use_autosuspend(dev);\n\tpm_runtime_disable(dev);\nfree_ddc:\n\tif (panel->ddc)\n\t\tput_device(&panel->ddc->dev);\n\n\treturn err;\n}\n\nstatic void panel_simple_remove(struct device *dev)\n{\n\tstruct panel_simple *panel = dev_get_drvdata(dev);\n\n\tdrm_panel_remove(&panel->base);\n\tdrm_panel_disable(&panel->base);\n\tdrm_panel_unprepare(&panel->base);\n\n\tpm_runtime_dont_use_autosuspend(dev);\n\tpm_runtime_disable(dev);\n\tif (panel->ddc)\n\t\tput_device(&panel->ddc->dev);\n}\n\nstatic void panel_simple_shutdown(struct device *dev)\n{\n\tstruct panel_simple *panel = dev_get_drvdata(dev);\n\n\tdrm_panel_disable(&panel->base);\n\tdrm_panel_unprepare(&panel->base);\n}\n\nstatic const struct drm_display_mode ampire_am_1280800n3tzqw_t00h_mode = {\n\t.clock = 71100,\n\t.hdisplay = 1280,\n\t.hsync_start = 1280 + 40,\n\t.hsync_end = 1280 + 40 + 80,\n\t.htotal = 1280 + 40 + 80 + 40,\n\t.vdisplay = 800,\n\t.vsync_start = 800 + 3,\n\t.vsync_end = 800 + 3 + 10,\n\t.vtotal = 800 + 3 + 10 + 10,\n\t.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,\n};\n\nstatic const struct panel_desc ampire_am_1280800n3tzqw_t00h = {\n\t.modes = &ampire_am_1280800n3tzqw_t00h_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 136,\n\t},\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode ampire_am_480272h3tmqw_t01h_mode = {\n\t.clock = 9000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 2,\n\t.hsync_end = 480 + 2 + 41,\n\t.htotal = 480 + 2 + 41 + 2,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 2,\n\t.vsync_end = 272 + 2 + 10,\n\t.vtotal = 272 + 2 + 10 + 2,\n\t.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,\n};\n\nstatic const struct panel_desc ampire_am_480272h3tmqw_t01h = {\n\t.modes = &ampire_am_480272h3tmqw_t01h_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 99,\n\t\t.height = 58,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\nstatic const struct drm_display_mode ampire_am800480r3tmqwa1h_mode = {\n\t.clock = 33333,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 0,\n\t.hsync_end = 800 + 0 + 255,\n\t.htotal = 800 + 0 + 255 + 0,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 2,\n\t.vsync_end = 480 + 2 + 45,\n\t.vtotal = 480 + 2 + 45 + 0,\n\t.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,\n};\n\nstatic const struct display_timing ampire_am_800480l1tmqw_t00h_timing = {\n\t.pixelclock = { 29930000, 33260000, 36590000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 1, 40, 168 },\n\t.hback_porch = { 88, 88, 88 },\n\t.hsync_len = { 1, 128, 128 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 1, 35, 37 },\n\t.vback_porch = { 8, 8, 8 },\n\t.vsync_len = { 1, 2, 2 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE |\n\t\t DISPLAY_FLAGS_SYNC_POSEDGE,\n};\n\nstatic const struct panel_desc ampire_am_800480l1tmqw_t00h = {\n\t.timings = &ampire_am_800480l1tmqw_t00h_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 111,\n\t\t.height = 67,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH |\n\t\t     DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct panel_desc ampire_am800480r3tmqwa1h = {\n\t.modes = &ampire_am800480r3tmqwa1h_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n};\n\nstatic const struct display_timing ampire_am800600p5tmqw_tb8h_timing = {\n\t.pixelclock = { 34500000, 39600000, 50400000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 12, 112, 312 },\n\t.hback_porch = { 87, 87, 48 },\n\t.hsync_len = { 1, 1, 40 },\n\t.vactive = { 600, 600, 600 },\n\t.vfront_porch = { 1, 21, 61 },\n\t.vback_porch = { 38, 38, 19 },\n\t.vsync_len = { 1, 1, 20 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\tDISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE |\n\t\tDISPLAY_FLAGS_SYNC_POSEDGE,\n};\n\nstatic const struct panel_desc ampire_am800600p5tmqwtb8h = {\n\t.timings = &ampire_am800600p5tmqw_tb8h_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 162,\n\t\t.height = 122,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH |\n\t\tDRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\tDRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing santek_st0700i5y_rbslw_f_timing = {\n\t.pixelclock = { 26400000, 33300000, 46800000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 16, 210, 354 },\n\t.hback_porch = { 45, 36, 6 },\n\t.hsync_len = { 1, 10, 40 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 7, 22, 147 },\n\t.vback_porch = { 22, 13, 3 },\n\t.vsync_len = { 1, 10, 20 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\tDISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE\n};\n\nstatic const struct panel_desc armadeus_st0700_adapt = {\n\t.timings = &santek_st0700i5y_rbslw_f_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n};\n\nstatic const struct drm_display_mode auo_b101aw03_mode = {\n\t.clock = 51450,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 156,\n\t.hsync_end = 1024 + 156 + 8,\n\t.htotal = 1024 + 156 + 8 + 156,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 16,\n\t.vsync_end = 600 + 16 + 6,\n\t.vtotal = 600 + 16 + 6 + 16,\n};\n\nstatic const struct panel_desc auo_b101aw03 = {\n\t.modes = &auo_b101aw03_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 223,\n\t\t.height = 125,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode auo_b101xtn01_mode = {\n\t.clock = 72000,\n\t.hdisplay = 1366,\n\t.hsync_start = 1366 + 20,\n\t.hsync_end = 1366 + 20 + 70,\n\t.htotal = 1366 + 20 + 70,\n\t.vdisplay = 768,\n\t.vsync_start = 768 + 14,\n\t.vsync_end = 768 + 14 + 42,\n\t.vtotal = 768 + 14 + 42,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc auo_b101xtn01 = {\n\t.modes = &auo_b101xtn01_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 223,\n\t\t.height = 125,\n\t},\n};\n\nstatic const struct drm_display_mode auo_b116xw03_mode = {\n\t.clock = 70589,\n\t.hdisplay = 1366,\n\t.hsync_start = 1366 + 40,\n\t.hsync_end = 1366 + 40 + 40,\n\t.htotal = 1366 + 40 + 40 + 32,\n\t.vdisplay = 768,\n\t.vsync_start = 768 + 10,\n\t.vsync_end = 768 + 10 + 12,\n\t.vtotal = 768 + 10 + 12 + 6,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc auo_b116xw03 = {\n\t.modes = &auo_b116xw03_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 256,\n\t\t.height = 144,\n\t},\n\t.delay = {\n\t\t.prepare = 1,\n\t\t.enable = 200,\n\t\t.disable = 200,\n\t\t.unprepare = 500,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing auo_g070vvn01_timings = {\n\t.pixelclock = { 33300000, 34209000, 45000000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 20, 40, 200 },\n\t.hback_porch = { 87, 40, 1 },\n\t.hsync_len = { 1, 48, 87 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 5, 13, 200 },\n\t.vback_porch = { 31, 31, 29 },\n\t.vsync_len = { 1, 1, 3 },\n};\n\nstatic const struct panel_desc auo_g070vvn01 = {\n\t.timings = &auo_g070vvn01_timings,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.delay = {\n\t\t.prepare = 200,\n\t\t.enable = 50,\n\t\t.disable = 50,\n\t\t.unprepare = 1000,\n\t},\n};\n\nstatic const struct drm_display_mode auo_g101evn010_mode = {\n\t.clock = 68930,\n\t.hdisplay = 1280,\n\t.hsync_start = 1280 + 82,\n\t.hsync_end = 1280 + 82 + 2,\n\t.htotal = 1280 + 82 + 2 + 84,\n\t.vdisplay = 800,\n\t.vsync_start = 800 + 8,\n\t.vsync_end = 800 + 8 + 2,\n\t.vtotal = 800 + 8 + 2 + 6,\n};\n\nstatic const struct panel_desc auo_g101evn010 = {\n\t.modes = &auo_g101evn010_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 216,\n\t\t.height = 135,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode auo_g104sn02_mode = {\n\t.clock = 40000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 40,\n\t.hsync_end = 800 + 40 + 216,\n\t.htotal = 800 + 40 + 216 + 128,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 10,\n\t.vsync_end = 600 + 10 + 35,\n\t.vtotal = 600 + 10 + 35 + 2,\n};\n\nstatic const struct panel_desc auo_g104sn02 = {\n\t.modes = &auo_g104sn02_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 211,\n\t\t.height = 158,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing auo_g121ean01_timing = {\n\t.pixelclock = { 60000000, 74400000, 90000000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 20, 50, 100 },\n\t.hback_porch = { 20, 50, 100 },\n\t.hsync_len = { 30, 100, 200 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 2, 10, 25 },\n\t.vback_porch = { 2, 10, 25 },\n\t.vsync_len = { 4, 18, 50 },\n};\n\nstatic const struct panel_desc auo_g121ean01 = {\n\t.timings = &auo_g121ean01_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 261,\n\t\t.height = 163,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing auo_g133han01_timings = {\n\t.pixelclock = { 134000000, 141200000, 149000000 },\n\t.hactive = { 1920, 1920, 1920 },\n\t.hfront_porch = { 39, 58, 77 },\n\t.hback_porch = { 59, 88, 117 },\n\t.hsync_len = { 28, 42, 56 },\n\t.vactive = { 1080, 1080, 1080 },\n\t.vfront_porch = { 3, 8, 11 },\n\t.vback_porch = { 5, 14, 19 },\n\t.vsync_len = { 4, 14, 19 },\n};\n\nstatic const struct panel_desc auo_g133han01 = {\n\t.timings = &auo_g133han01_timings,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 293,\n\t\t.height = 165,\n\t},\n\t.delay = {\n\t\t.prepare = 200,\n\t\t.enable = 50,\n\t\t.disable = 50,\n\t\t.unprepare = 1000,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode auo_g156xtn01_mode = {\n\t.clock = 76000,\n\t.hdisplay = 1366,\n\t.hsync_start = 1366 + 33,\n\t.hsync_end = 1366 + 33 + 67,\n\t.htotal = 1560,\n\t.vdisplay = 768,\n\t.vsync_start = 768 + 4,\n\t.vsync_end = 768 + 4 + 4,\n\t.vtotal = 806,\n};\n\nstatic const struct panel_desc auo_g156xtn01 = {\n\t.modes = &auo_g156xtn01_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 344,\n\t\t.height = 194,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing auo_g185han01_timings = {\n\t.pixelclock = { 120000000, 144000000, 175000000 },\n\t.hactive = { 1920, 1920, 1920 },\n\t.hfront_porch = { 36, 120, 148 },\n\t.hback_porch = { 24, 88, 108 },\n\t.hsync_len = { 20, 48, 64 },\n\t.vactive = { 1080, 1080, 1080 },\n\t.vfront_porch = { 6, 10, 40 },\n\t.vback_porch = { 2, 5, 20 },\n\t.vsync_len = { 2, 5, 20 },\n};\n\nstatic const struct panel_desc auo_g185han01 = {\n\t.timings = &auo_g185han01_timings,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 409,\n\t\t.height = 230,\n\t},\n\t.delay = {\n\t\t.prepare = 50,\n\t\t.enable = 200,\n\t\t.disable = 110,\n\t\t.unprepare = 1000,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing auo_g190ean01_timings = {\n\t.pixelclock = { 90000000, 108000000, 135000000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 126, 184, 1266 },\n\t.hback_porch = { 84, 122, 844 },\n\t.hsync_len = { 70, 102, 704 },\n\t.vactive = { 1024, 1024, 1024 },\n\t.vfront_porch = { 4, 26, 76 },\n\t.vback_porch = { 2, 8, 25 },\n\t.vsync_len = { 2, 8, 25 },\n};\n\nstatic const struct panel_desc auo_g190ean01 = {\n\t.timings = &auo_g190ean01_timings,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 376,\n\t\t.height = 301,\n\t},\n\t.delay = {\n\t\t.prepare = 50,\n\t\t.enable = 200,\n\t\t.disable = 110,\n\t\t.unprepare = 1000,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing auo_p320hvn03_timings = {\n\t.pixelclock = { 106000000, 148500000, 164000000 },\n\t.hactive = { 1920, 1920, 1920 },\n\t.hfront_porch = { 25, 50, 130 },\n\t.hback_porch = { 25, 50, 130 },\n\t.hsync_len = { 20, 40, 105 },\n\t.vactive = { 1080, 1080, 1080 },\n\t.vfront_porch = { 8, 17, 150 },\n\t.vback_porch = { 8, 17, 150 },\n\t.vsync_len = { 4, 11, 100 },\n};\n\nstatic const struct panel_desc auo_p320hvn03 = {\n\t.timings = &auo_p320hvn03_timings,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 698,\n\t\t.height = 393,\n\t},\n\t.delay = {\n\t\t.prepare = 1,\n\t\t.enable = 450,\n\t\t.unprepare = 500,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode auo_t215hvn01_mode = {\n\t.clock = 148800,\n\t.hdisplay = 1920,\n\t.hsync_start = 1920 + 88,\n\t.hsync_end = 1920 + 88 + 44,\n\t.htotal = 1920 + 88 + 44 + 148,\n\t.vdisplay = 1080,\n\t.vsync_start = 1080 + 4,\n\t.vsync_end = 1080 + 4 + 5,\n\t.vtotal = 1080 + 4 + 5 + 36,\n};\n\nstatic const struct panel_desc auo_t215hvn01 = {\n\t.modes = &auo_t215hvn01_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 430,\n\t\t.height = 270,\n\t},\n\t.delay = {\n\t\t.disable = 5,\n\t\t.unprepare = 1000,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode avic_tm070ddh03_mode = {\n\t.clock = 51200,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 160,\n\t.hsync_end = 1024 + 160 + 4,\n\t.htotal = 1024 + 160 + 4 + 156,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 17,\n\t.vsync_end = 600 + 17 + 1,\n\t.vtotal = 600 + 17 + 1 + 17,\n};\n\nstatic const struct panel_desc avic_tm070ddh03 = {\n\t.modes = &avic_tm070ddh03_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 90,\n\t},\n\t.delay = {\n\t\t.prepare = 20,\n\t\t.enable = 200,\n\t\t.disable = 200,\n\t},\n};\n\nstatic const struct drm_display_mode bananapi_s070wv20_ct16_mode = {\n\t.clock = 30000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 40,\n\t.hsync_end = 800 + 40 + 48,\n\t.htotal = 800 + 40 + 48 + 40,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 13,\n\t.vsync_end = 480 + 13 + 3,\n\t.vtotal = 480 + 13 + 3 + 29,\n};\n\nstatic const struct panel_desc bananapi_s070wv20_ct16 = {\n\t.modes = &bananapi_s070wv20_ct16_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n};\n\nstatic const struct display_timing boe_ev121wxm_n10_1850_timing = {\n\t.pixelclock = { 69922000, 71000000, 72293000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 48, 48, 48 },\n\t.hback_porch = { 80, 80, 80 },\n\t.hsync_len = { 32, 32, 32 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 3, 3, 3 },\n\t.vback_porch = { 14, 14, 14 },\n\t.vsync_len = { 6, 6, 6 },\n};\n\nstatic const struct panel_desc boe_ev121wxm_n10_1850 = {\n\t.timings = &boe_ev121wxm_n10_1850_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 261,\n\t\t.height = 163,\n\t},\n\t.delay = {\n\t\t.prepare = 9,\n\t\t.enable = 300,\n\t\t.unprepare = 300,\n\t\t.disable = 560,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode boe_hv070wsa_mode = {\n\t.clock = 42105,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 30,\n\t.hsync_end = 1024 + 30 + 30,\n\t.htotal = 1024 + 30 + 30 + 30,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 10,\n\t.vsync_end = 600 + 10 + 10,\n\t.vtotal = 600 + 10 + 10 + 10,\n};\n\nstatic const struct panel_desc boe_hv070wsa = {\n\t.modes = &boe_hv070wsa_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 90,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode cdtech_s043wq26h_ct7_mode = {\n\t.clock = 9000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 5,\n\t.hsync_end = 480 + 5 + 5,\n\t.htotal = 480 + 5 + 5 + 40,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 8,\n\t.vsync_end = 272 + 8 + 8,\n\t.vtotal = 272 + 8 + 8 + 8,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc cdtech_s043wq26h_ct7 = {\n\t.modes = &cdtech_s043wq26h_ct7_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_flags = DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n};\n\n \nstatic const struct drm_display_mode cdtech_s070pws19hp_fc21_mode = {\n\t.clock = 51200,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 160,\n\t.hsync_end = 1024 + 160 + 20,\n\t.htotal = 1024 + 160 + 20 + 140,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 12,\n\t.vsync_end = 600 + 12 + 3,\n\t.vtotal = 600 + 12 + 3 + 20,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc cdtech_s070pws19hp_fc21 = {\n\t.modes = &cdtech_s070pws19hp_fc21_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\n \nstatic const struct drm_display_mode cdtech_s070swv29hg_dc44_mode = {\n\t.clock = 33300,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 210,\n\t.hsync_end = 800 + 210 + 2,\n\t.htotal = 800 + 210 + 2 + 44,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 22,\n\t.vsync_end = 480 + 22 + 2,\n\t.vtotal = 480 + 22 + 2 + 21,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc cdtech_s070swv29hg_dc44 = {\n\t.modes = &cdtech_s070swv29hg_dc44_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode cdtech_s070wv95_ct16_mode = {\n\t.clock = 35000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 40,\n\t.hsync_end = 800 + 40 + 40,\n\t.htotal = 800 + 40 + 40 + 48,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 29,\n\t.vsync_end = 480 + 29 + 13,\n\t.vtotal = 480 + 29 + 13 + 3,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc cdtech_s070wv95_ct16 = {\n\t.modes = &cdtech_s070wv95_ct16_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 85,\n\t},\n};\n\nstatic const struct display_timing chefree_ch101olhlwh_002_timing = {\n\t.pixelclock = { 68900000, 71100000, 73400000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 65, 80, 95 },\n\t.hback_porch = { 64, 79, 94 },\n\t.hsync_len = { 1, 1, 1 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 7, 11, 14 },\n\t.vback_porch = { 7, 11, 14 },\n\t.vsync_len = { 1, 1, 1 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc chefree_ch101olhlwh_002 = {\n\t.timings = &chefree_ch101olhlwh_002_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 135,\n\t},\n\t.delay = {\n\t\t.enable = 200,\n\t\t.disable = 200,\n\t},\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode chunghwa_claa070wp03xg_mode = {\n\t.clock = 66770,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 49,\n\t.hsync_end = 800 + 49 + 33,\n\t.htotal = 800 + 49 + 33 + 17,\n\t.vdisplay = 1280,\n\t.vsync_start = 1280 + 1,\n\t.vsync_end = 1280 + 1 + 7,\n\t.vtotal = 1280 + 1 + 7 + 15,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc chunghwa_claa070wp03xg = {\n\t.modes = &chunghwa_claa070wp03xg_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 94,\n\t\t.height = 150,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode chunghwa_claa101wa01a_mode = {\n\t.clock = 72070,\n\t.hdisplay = 1366,\n\t.hsync_start = 1366 + 58,\n\t.hsync_end = 1366 + 58 + 58,\n\t.htotal = 1366 + 58 + 58 + 58,\n\t.vdisplay = 768,\n\t.vsync_start = 768 + 4,\n\t.vsync_end = 768 + 4 + 4,\n\t.vtotal = 768 + 4 + 4 + 4,\n};\n\nstatic const struct panel_desc chunghwa_claa101wa01a = {\n\t.modes = &chunghwa_claa101wa01a_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 220,\n\t\t.height = 120,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode chunghwa_claa101wb01_mode = {\n\t.clock = 69300,\n\t.hdisplay = 1366,\n\t.hsync_start = 1366 + 48,\n\t.hsync_end = 1366 + 48 + 32,\n\t.htotal = 1366 + 48 + 32 + 20,\n\t.vdisplay = 768,\n\t.vsync_start = 768 + 16,\n\t.vsync_end = 768 + 16 + 8,\n\t.vtotal = 768 + 16 + 8 + 16,\n};\n\nstatic const struct panel_desc chunghwa_claa101wb01 = {\n\t.modes = &chunghwa_claa101wb01_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 223,\n\t\t.height = 125,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing dataimage_fg040346dsswbg04_timing = {\n\t.pixelclock = { 5000000, 9000000, 12000000 },\n\t.hactive = { 480, 480, 480 },\n\t.hfront_porch = { 12, 12, 12 },\n\t.hback_porch = { 12, 12, 12 },\n\t.hsync_len = { 21, 21, 21 },\n\t.vactive = { 272, 272, 272 },\n\t.vfront_porch = { 4, 4, 4 },\n\t.vback_porch = { 4, 4, 4 },\n\t.vsync_len = { 8, 8, 8 },\n};\n\nstatic const struct panel_desc dataimage_fg040346dsswbg04 = {\n\t.timings = &dataimage_fg040346dsswbg04_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing dataimage_fg1001l0dsswmg01_timing = {\n\t.pixelclock = { 68900000, 71110000, 73400000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.vactive = { 800, 800, 800 },\n\t.hback_porch = { 100, 100, 100 },\n\t.hfront_porch = { 100, 100, 100 },\n\t.vback_porch = { 5, 5, 5 },\n\t.vfront_porch = { 5, 5, 5 },\n\t.hsync_len = { 24, 24, 24 },\n\t.vsync_len = { 3, 3, 3 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE |\n\t\t DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW,\n};\n\nstatic const struct panel_desc dataimage_fg1001l0dsswmg01 = {\n\t.timings = &dataimage_fg1001l0dsswmg01_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 136,\n\t},\n};\n\nstatic const struct drm_display_mode dataimage_scf0700c48ggu18_mode = {\n\t.clock = 33260,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 40,\n\t.hsync_end = 800 + 40 + 128,\n\t.htotal = 800 + 40 + 128 + 88,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 10,\n\t.vsync_end = 480 + 10 + 2,\n\t.vtotal = 480 + 10 + 2 + 33,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc dataimage_scf0700c48ggu18 = {\n\t.modes = &dataimage_scf0700c48ggu18_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n};\n\nstatic const struct display_timing dlc_dlc0700yzg_1_timing = {\n\t.pixelclock = { 45000000, 51200000, 57000000 },\n\t.hactive = { 1024, 1024, 1024 },\n\t.hfront_porch = { 100, 106, 113 },\n\t.hback_porch = { 100, 106, 113 },\n\t.hsync_len = { 100, 108, 114 },\n\t.vactive = { 600, 600, 600 },\n\t.vfront_porch = { 8, 11, 15 },\n\t.vback_porch = { 8, 11, 15 },\n\t.vsync_len = { 9, 13, 15 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc dlc_dlc0700yzg_1 = {\n\t.timings = &dlc_dlc0700yzg_1_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.delay = {\n\t\t.prepare = 30,\n\t\t.enable = 200,\n\t\t.disable = 200,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing dlc_dlc1010gig_timing = {\n\t.pixelclock = { 68900000, 71100000, 73400000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 43, 53, 63 },\n\t.hback_porch = { 43, 53, 63 },\n\t.hsync_len = { 44, 54, 64 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 5, 8, 11 },\n\t.vback_porch = { 5, 8, 11 },\n\t.vsync_len = { 5, 7, 11 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc dlc_dlc1010gig = {\n\t.timings = &dlc_dlc1010gig_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 216,\n\t\t.height = 135,\n\t},\n\t.delay = {\n\t\t.prepare = 60,\n\t\t.enable = 150,\n\t\t.disable = 100,\n\t\t.unprepare = 60,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode edt_et035012dm6_mode = {\n\t.clock = 6500,\n\t.hdisplay = 320,\n\t.hsync_start = 320 + 20,\n\t.hsync_end = 320 + 20 + 30,\n\t.htotal = 320 + 20 + 68,\n\t.vdisplay = 240,\n\t.vsync_start = 240 + 4,\n\t.vsync_end = 240 + 4 + 4,\n\t.vtotal = 240 + 4 + 4 + 14,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc edt_et035012dm6 = {\n\t.modes = &edt_et035012dm6_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 70,\n\t\t.height = 52,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_LOW | DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE,\n};\n\nstatic const struct drm_display_mode edt_etm0350g0dh6_mode = {\n\t.clock = 6520,\n\t.hdisplay = 320,\n\t.hsync_start = 320 + 20,\n\t.hsync_end = 320 + 20 + 68,\n\t.htotal = 320 + 20 + 68,\n\t.vdisplay = 240,\n\t.vsync_start = 240 + 4,\n\t.vsync_end = 240 + 4 + 18,\n\t.vtotal = 240 + 4 + 18,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc edt_etm0350g0dh6 = {\n\t.modes = &edt_etm0350g0dh6_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 70,\n\t\t.height = 53,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode edt_etm043080dh6gp_mode = {\n\t.clock = 10870,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 8,\n\t.hsync_end = 480 + 8 + 4,\n\t.htotal = 480 + 8 + 4 + 41,\n\n\t \n\n\t.vdisplay = 288,\n\t.vsync_start = 288 + 2,\n\t.vsync_end = 288 + 2 + 4,\n\t.vtotal = 288 + 2 + 4 + 10,\n};\n\nstatic const struct panel_desc edt_etm043080dh6gp = {\n\t.modes = &edt_etm043080dh6gp_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 100,\n\t\t.height = 65,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode edt_etm0430g0dh6_mode = {\n\t.clock = 9000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 2,\n\t.hsync_end = 480 + 2 + 41,\n\t.htotal = 480 + 2 + 41 + 2,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 2,\n\t.vsync_end = 272 + 2 + 10,\n\t.vtotal = 272 + 2 + 10 + 2,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc edt_etm0430g0dh6 = {\n\t.modes = &edt_etm0430g0dh6_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode edt_et057090dhu_mode = {\n\t.clock = 25175,\n\t.hdisplay = 640,\n\t.hsync_start = 640 + 16,\n\t.hsync_end = 640 + 16 + 30,\n\t.htotal = 640 + 16 + 30 + 114,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 10,\n\t.vsync_end = 480 + 10 + 3,\n\t.vtotal = 480 + 10 + 3 + 32,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc edt_et057090dhu = {\n\t.modes = &edt_et057090dhu_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 115,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode edt_etm0700g0dh6_mode = {\n\t.clock = 33260,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 40,\n\t.hsync_end = 800 + 40 + 128,\n\t.htotal = 800 + 40 + 128 + 88,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 10,\n\t.vsync_end = 480 + 10 + 2,\n\t.vtotal = 480 + 10 + 2 + 33,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc edt_etm0700g0dh6 = {\n\t.modes = &edt_etm0700g0dh6_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct panel_desc edt_etm0700g0bdh6 = {\n\t.modes = &edt_etm0700g0dh6_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing edt_etml0700y5dha_timing = {\n\t.pixelclock = { 40800000, 51200000, 67200000 },\n\t.hactive = { 1024, 1024, 1024 },\n\t.hfront_porch = { 30, 106, 125 },\n\t.hback_porch = { 30, 106, 125 },\n\t.hsync_len = { 30, 108, 126 },\n\t.vactive = { 600, 600, 600 },\n\t.vfront_porch = { 3, 12, 67},\n\t.vback_porch = { 3, 12, 67 },\n\t.vsync_len = { 4, 11, 66 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc edt_etml0700y5dha = {\n\t.timings = &edt_etml0700y5dha_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 155,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode edt_etmv570g2dhu_mode = {\n\t.clock = 25175,\n\t.hdisplay = 640,\n\t.hsync_start = 640,\n\t.hsync_end = 640 + 16,\n\t.htotal = 640 + 16 + 30 + 114,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 10,\n\t.vsync_end = 480 + 10 + 3,\n\t.vtotal = 480 + 10 + 3 + 35,\n\t.flags = DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_PHSYNC,\n};\n\nstatic const struct panel_desc edt_etmv570g2dhu = {\n\t.modes = &edt_etmv570g2dhu_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 115,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing eink_vb3300_kca_timing = {\n\t.pixelclock = { 40000000, 40000000, 40000000 },\n\t.hactive = { 334, 334, 334 },\n\t.hfront_porch = { 1, 1, 1 },\n\t.hback_porch = { 1, 1, 1 },\n\t.hsync_len = { 1, 1, 1 },\n\t.vactive = { 1405, 1405, 1405 },\n\t.vfront_porch = { 1, 1, 1 },\n\t.vback_porch = { 1, 1, 1 },\n\t.vsync_len = { 1, 1, 1 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE,\n};\n\nstatic const struct panel_desc eink_vb3300_kca = {\n\t.timings = &eink_vb3300_kca_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 157,\n\t\t.height = 209,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing evervision_vgg804821_timing = {\n\t.pixelclock = { 27600000, 33300000, 50000000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 40, 66, 70 },\n\t.hback_porch = { 40, 67, 70 },\n\t.hsync_len = { 40, 67, 70 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 6, 10, 10 },\n\t.vback_porch = { 7, 11, 11 },\n\t.vsync_len = { 7, 11, 11 },\n\t.flags = DISPLAY_FLAGS_HSYNC_HIGH | DISPLAY_FLAGS_VSYNC_HIGH |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_NEGEDGE |\n\t\t DISPLAY_FLAGS_SYNC_NEGEDGE,\n};\n\nstatic const struct panel_desc evervision_vgg804821 = {\n\t.timings = &evervision_vgg804821_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 108,\n\t\t.height = 64,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE,\n};\n\nstatic const struct drm_display_mode foxlink_fl500wvr00_a0t_mode = {\n\t.clock = 32260,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 168,\n\t.hsync_end = 800 + 168 + 64,\n\t.htotal = 800 + 168 + 64 + 88,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 37,\n\t.vsync_end = 480 + 37 + 2,\n\t.vtotal = 480 + 37 + 2 + 8,\n};\n\nstatic const struct panel_desc foxlink_fl500wvr00_a0t = {\n\t.modes = &foxlink_fl500wvr00_a0t_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 108,\n\t\t.height = 65,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\nstatic const struct drm_display_mode frida_frd350h54004_modes[] = {\n\t{  \n\t\t.clock = 6000,\n\t\t.hdisplay = 320,\n\t\t.hsync_start = 320 + 44,\n\t\t.hsync_end = 320 + 44 + 16,\n\t\t.htotal = 320 + 44 + 16 + 20,\n\t\t.vdisplay = 240,\n\t\t.vsync_start = 240 + 2,\n\t\t.vsync_end = 240 + 2 + 6,\n\t\t.vtotal = 240 + 2 + 6 + 2,\n\t\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n\t},\n\t{  \n\t\t.clock = 5400,\n\t\t.hdisplay = 320,\n\t\t.hsync_start = 320 + 56,\n\t\t.hsync_end = 320 + 56 + 16,\n\t\t.htotal = 320 + 56 + 16 + 40,\n\t\t.vdisplay = 240,\n\t\t.vsync_start = 240 + 2,\n\t\t.vsync_end = 240 + 2 + 6,\n\t\t.vtotal = 240 + 2 + 6 + 2,\n\t\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n\t},\n};\n\nstatic const struct panel_desc frida_frd350h54004 = {\n\t.modes = frida_frd350h54004_modes,\n\t.num_modes = ARRAY_SIZE(frida_frd350h54004_modes),\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 77,\n\t\t.height = 64,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode friendlyarm_hd702e_mode = {\n\t.clock\t\t= 67185,\n\t.hdisplay\t= 800,\n\t.hsync_start\t= 800 + 20,\n\t.hsync_end\t= 800 + 20 + 24,\n\t.htotal\t\t= 800 + 20 + 24 + 20,\n\t.vdisplay\t= 1280,\n\t.vsync_start\t= 1280 + 4,\n\t.vsync_end\t= 1280 + 4 + 8,\n\t.vtotal\t\t= 1280 + 4 + 8 + 4,\n\t.flags\t\t= DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc friendlyarm_hd702e = {\n\t.modes = &friendlyarm_hd702e_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width\t= 94,\n\t\t.height\t= 151,\n\t},\n};\n\nstatic const struct drm_display_mode giantplus_gpg482739qs5_mode = {\n\t.clock = 9000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 5,\n\t.hsync_end = 480 + 5 + 1,\n\t.htotal = 480 + 5 + 1 + 40,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 8,\n\t.vsync_end = 272 + 8 + 1,\n\t.vtotal = 272 + 8 + 1 + 8,\n};\n\nstatic const struct panel_desc giantplus_gpg482739qs5 = {\n\t.modes = &giantplus_gpg482739qs5_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\nstatic const struct display_timing giantplus_gpm940b0_timing = {\n\t.pixelclock = { 13500000, 27000000, 27500000 },\n\t.hactive = { 320, 320, 320 },\n\t.hfront_porch = { 14, 686, 718 },\n\t.hback_porch = { 50, 70, 255 },\n\t.hsync_len = { 1, 1, 1 },\n\t.vactive = { 240, 240, 240 },\n\t.vfront_porch = { 1, 1, 179 },\n\t.vback_porch = { 1, 21, 31 },\n\t.vsync_len = { 1, 1, 6 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW,\n};\n\nstatic const struct panel_desc giantplus_gpm940b0 = {\n\t.timings = &giantplus_gpm940b0_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 60,\n\t\t.height = 45,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_3X8,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE,\n};\n\nstatic const struct display_timing hannstar_hsd070pww1_timing = {\n\t.pixelclock = { 64300000, 71100000, 82000000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 1, 1, 10 },\n\t.hback_porch = { 1, 1, 10 },\n\t \n\t.hsync_len = { 58, 158, 661 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 1, 1, 10 },\n\t.vback_porch = { 1, 1, 10 },\n\t.vsync_len = { 1, 21, 203 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc hannstar_hsd070pww1 = {\n\t.timings = &hannstar_hsd070pww1_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 151,\n\t\t.height = 94,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing hannstar_hsd100pxn1_timing = {\n\t.pixelclock = { 55000000, 65000000, 75000000 },\n\t.hactive = { 1024, 1024, 1024 },\n\t.hfront_porch = { 40, 40, 40 },\n\t.hback_porch = { 220, 220, 220 },\n\t.hsync_len = { 20, 60, 100 },\n\t.vactive = { 768, 768, 768 },\n\t.vfront_porch = { 7, 7, 7 },\n\t.vback_porch = { 21, 21, 21 },\n\t.vsync_len = { 10, 10, 10 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc hannstar_hsd100pxn1 = {\n\t.timings = &hannstar_hsd100pxn1_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 203,\n\t\t.height = 152,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing hannstar_hsd101pww2_timing = {\n\t.pixelclock = { 64300000, 71100000, 82000000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 1, 1, 10 },\n\t.hback_porch = { 1, 1, 10 },\n\t.hsync_len = { 58, 158, 661 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 1, 1, 10 },\n\t.vback_porch = { 1, 1, 10 },\n\t.vsync_len = { 1, 21, 203 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc hannstar_hsd101pww2 = {\n\t.timings = &hannstar_hsd101pww2_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 136,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode hitachi_tx23d38vm0caa_mode = {\n\t.clock = 33333,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 85,\n\t.hsync_end = 800 + 85 + 86,\n\t.htotal = 800 + 85 + 86 + 85,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 16,\n\t.vsync_end = 480 + 16 + 13,\n\t.vtotal = 480 + 16 + 13 + 16,\n};\n\nstatic const struct panel_desc hitachi_tx23d38vm0caa = {\n\t.modes = &hitachi_tx23d38vm0caa_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 195,\n\t\t.height = 117,\n\t},\n\t.delay = {\n\t\t.enable = 160,\n\t\t.disable = 160,\n\t},\n};\n\nstatic const struct drm_display_mode innolux_at043tn24_mode = {\n\t.clock = 9000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 2,\n\t.hsync_end = 480 + 2 + 41,\n\t.htotal = 480 + 2 + 41 + 2,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 2,\n\t.vsync_end = 272 + 2 + 10,\n\t.vtotal = 272 + 2 + 10 + 2,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc innolux_at043tn24 = {\n\t.modes = &innolux_at043tn24_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n};\n\nstatic const struct drm_display_mode innolux_at070tn92_mode = {\n\t.clock = 33333,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 210,\n\t.hsync_end = 800 + 210 + 20,\n\t.htotal = 800 + 210 + 20 + 46,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 22,\n\t.vsync_end = 480 + 22 + 10,\n\t.vtotal = 480 + 22 + 23 + 10,\n};\n\nstatic const struct panel_desc innolux_at070tn92 = {\n\t.modes = &innolux_at070tn92_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\nstatic const struct display_timing innolux_g070ace_l01_timing = {\n\t.pixelclock = { 25200000, 35000000, 35700000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 30, 32, 87 },\n\t.hback_porch = { 30, 32, 87 },\n\t.hsync_len = { 1, 1, 1 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 3, 3, 3 },\n\t.vback_porch = { 13, 13, 13 },\n\t.vsync_len = { 1, 1, 4 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc innolux_g070ace_l01 = {\n\t.timings = &innolux_g070ace_l01_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.delay = {\n\t\t.prepare = 10,\n\t\t.enable = 50,\n\t\t.disable = 50,\n\t\t.unprepare = 500,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing innolux_g070y2_l01_timing = {\n\t.pixelclock = { 28000000, 29500000, 32000000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 61, 91, 141 },\n\t.hback_porch = { 60, 90, 140 },\n\t.hsync_len = { 12, 12, 12 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 4, 9, 30 },\n\t.vback_porch = { 4, 8, 28 },\n\t.vsync_len = { 2, 2, 2 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc innolux_g070y2_l01 = {\n\t.timings = &innolux_g070y2_l01_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.delay = {\n\t\t.prepare = 10,\n\t\t.enable = 100,\n\t\t.disable = 100,\n\t\t.unprepare = 800,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode innolux_g070y2_t02_mode = {\n\t.clock = 33333,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 210,\n\t.hsync_end = 800 + 210 + 20,\n\t.htotal = 800 + 210 + 20 + 46,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 22,\n\t.vsync_end = 480 + 22 + 10,\n\t.vtotal = 480 + 22 + 23 + 10,\n};\n\nstatic const struct panel_desc innolux_g070y2_t02 = {\n\t.modes = &innolux_g070y2_t02_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 92,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing innolux_g101ice_l01_timing = {\n\t.pixelclock = { 60400000, 71100000, 74700000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 30, 60, 70 },\n\t.hback_porch = { 30, 60, 70 },\n\t.hsync_len = { 22, 40, 60 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 3, 8, 14 },\n\t.vback_porch = { 3, 8, 14 },\n\t.vsync_len = { 4, 7, 12 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc innolux_g101ice_l01 = {\n\t.timings = &innolux_g101ice_l01_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 135,\n\t},\n\t.delay = {\n\t\t.enable = 200,\n\t\t.disable = 200,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing innolux_g121i1_l01_timing = {\n\t.pixelclock = { 67450000, 71000000, 74550000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 40, 80, 160 },\n\t.hback_porch = { 39, 79, 159 },\n\t.hsync_len = { 1, 1, 1 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 5, 11, 100 },\n\t.vback_porch = { 4, 11, 99 },\n\t.vsync_len = { 1, 1, 1 },\n};\n\nstatic const struct panel_desc innolux_g121i1_l01 = {\n\t.timings = &innolux_g121i1_l01_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 261,\n\t\t.height = 163,\n\t},\n\t.delay = {\n\t\t.enable = 200,\n\t\t.disable = 20,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode innolux_g121x1_l03_mode = {\n\t.clock = 65000,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 0,\n\t.hsync_end = 1024 + 1,\n\t.htotal = 1024 + 0 + 1 + 320,\n\t.vdisplay = 768,\n\t.vsync_start = 768 + 38,\n\t.vsync_end = 768 + 38 + 1,\n\t.vtotal = 768 + 38 + 1 + 0,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc innolux_g121x1_l03 = {\n\t.modes = &innolux_g121x1_l03_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 246,\n\t\t.height = 185,\n\t},\n\t.delay = {\n\t\t.enable = 200,\n\t\t.unprepare = 200,\n\t\t.disable = 400,\n\t},\n};\n\nstatic const struct display_timing innolux_g156hce_l01_timings = {\n\t.pixelclock = { 120000000, 141860000, 150000000 },\n\t.hactive = { 1920, 1920, 1920 },\n\t.hfront_porch = { 80, 90, 100 },\n\t.hback_porch = { 80, 90, 100 },\n\t.hsync_len = { 20, 30, 30 },\n\t.vactive = { 1080, 1080, 1080 },\n\t.vfront_porch = { 3, 10, 20 },\n\t.vback_porch = { 3, 10, 20 },\n\t.vsync_len = { 4, 10, 10 },\n};\n\nstatic const struct panel_desc innolux_g156hce_l01 = {\n\t.timings = &innolux_g156hce_l01_timings,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 344,\n\t\t.height = 194,\n\t},\n\t.delay = {\n\t\t.prepare = 1,\t\t \n\t\t.enable = 450,\t\t \n\t\t.disable = 200,\t\t \n\t\t.unprepare = 10,\t \n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode innolux_n156bge_l21_mode = {\n\t.clock = 69300,\n\t.hdisplay = 1366,\n\t.hsync_start = 1366 + 16,\n\t.hsync_end = 1366 + 16 + 34,\n\t.htotal = 1366 + 16 + 34 + 50,\n\t.vdisplay = 768,\n\t.vsync_start = 768 + 2,\n\t.vsync_end = 768 + 2 + 6,\n\t.vtotal = 768 + 2 + 6 + 12,\n};\n\nstatic const struct panel_desc innolux_n156bge_l21 = {\n\t.modes = &innolux_n156bge_l21_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 344,\n\t\t.height = 193,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode innolux_zj070na_01p_mode = {\n\t.clock = 51501,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 128,\n\t.hsync_end = 1024 + 128 + 64,\n\t.htotal = 1024 + 128 + 64 + 128,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 16,\n\t.vsync_end = 600 + 16 + 4,\n\t.vtotal = 600 + 16 + 4 + 16,\n};\n\nstatic const struct panel_desc innolux_zj070na_01p = {\n\t.modes = &innolux_zj070na_01p_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 90,\n\t},\n};\n\nstatic const struct display_timing koe_tx14d24vm1bpa_timing = {\n\t.pixelclock = { 5580000, 5850000, 6200000 },\n\t.hactive = { 320, 320, 320 },\n\t.hfront_porch = { 30, 30, 30 },\n\t.hback_porch = { 30, 30, 30 },\n\t.hsync_len = { 1, 5, 17 },\n\t.vactive = { 240, 240, 240 },\n\t.vfront_porch = { 6, 6, 6 },\n\t.vback_porch = { 5, 5, 5 },\n\t.vsync_len = { 1, 2, 11 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc koe_tx14d24vm1bpa = {\n\t.timings = &koe_tx14d24vm1bpa_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 115,\n\t\t.height = 86,\n\t},\n};\n\nstatic const struct display_timing koe_tx26d202vm0bwa_timing = {\n\t.pixelclock = { 151820000, 156720000, 159780000 },\n\t.hactive = { 1920, 1920, 1920 },\n\t.hfront_porch = { 105, 130, 142 },\n\t.hback_porch = { 45, 70, 82 },\n\t.hsync_len = { 30, 30, 30 },\n\t.vactive = { 1200, 1200, 1200},\n\t.vfront_porch = { 3, 5, 10 },\n\t.vback_porch = { 2, 5, 10 },\n\t.vsync_len = { 5, 5, 5 },\n};\n\nstatic const struct panel_desc koe_tx26d202vm0bwa = {\n\t.timings = &koe_tx26d202vm0bwa_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 136,\n\t},\n\t.delay = {\n\t\t.prepare = 1000,\n\t\t.enable = 1000,\n\t\t.unprepare = 1000,\n\t\t.disable = 1000,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing koe_tx31d200vm0baa_timing = {\n\t.pixelclock = { 39600000, 43200000, 48000000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 16, 36, 56 },\n\t.hback_porch = { 16, 36, 56 },\n\t.hsync_len = { 8, 8, 8 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 6, 21, 33 },\n\t.vback_porch = { 6, 21, 33 },\n\t.vsync_len = { 8, 8, 8 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc koe_tx31d200vm0baa = {\n\t.timings = &koe_tx31d200vm0baa_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 292,\n\t\t.height = 109,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing kyo_tcg121xglp_timing = {\n\t.pixelclock = { 52000000, 65000000, 71000000 },\n\t.hactive = { 1024, 1024, 1024 },\n\t.hfront_porch = { 2, 2, 2 },\n\t.hback_porch = { 2, 2, 2 },\n\t.hsync_len = { 86, 124, 244 },\n\t.vactive = { 768, 768, 768 },\n\t.vfront_porch = { 2, 2, 2 },\n\t.vback_porch = { 2, 2, 2 },\n\t.vsync_len = { 6, 34, 73 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc kyo_tcg121xglp = {\n\t.timings = &kyo_tcg121xglp_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 246,\n\t\t.height = 184,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode lemaker_bl035_rgb_002_mode = {\n\t.clock = 7000,\n\t.hdisplay = 320,\n\t.hsync_start = 320 + 20,\n\t.hsync_end = 320 + 20 + 30,\n\t.htotal = 320 + 20 + 30 + 38,\n\t.vdisplay = 240,\n\t.vsync_start = 240 + 4,\n\t.vsync_end = 240 + 4 + 3,\n\t.vtotal = 240 + 4 + 3 + 15,\n};\n\nstatic const struct panel_desc lemaker_bl035_rgb_002 = {\n\t.modes = &lemaker_bl035_rgb_002_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 70,\n\t\t.height = 52,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_LOW,\n};\n\nstatic const struct drm_display_mode lg_lb070wv8_mode = {\n\t.clock = 33246,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 88,\n\t.hsync_end = 800 + 88 + 80,\n\t.htotal = 800 + 88 + 80 + 88,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 10,\n\t.vsync_end = 480 + 10 + 25,\n\t.vtotal = 480 + 10 + 25 + 10,\n};\n\nstatic const struct panel_desc lg_lb070wv8 = {\n\t.modes = &lg_lb070wv8_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 151,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing logictechno_lt161010_2nh_timing = {\n\t.pixelclock = { 26400000, 33300000, 46800000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 16, 210, 354 },\n\t.hback_porch = { 46, 46, 46 },\n\t.hsync_len = { 1, 20, 40 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 7, 22, 147 },\n\t.vback_porch = { 23, 23, 23 },\n\t.vsync_len = { 1, 10, 20 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE |\n\t\t DISPLAY_FLAGS_SYNC_POSEDGE,\n};\n\nstatic const struct panel_desc logictechno_lt161010_2nh = {\n\t.timings = &logictechno_lt161010_2nh_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH |\n\t\t     DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing logictechno_lt170410_2whc_timing = {\n\t.pixelclock = { 68900000, 71100000, 73400000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 23, 60, 71 },\n\t.hback_porch = { 23, 60, 71 },\n\t.hsync_len = { 15, 40, 47 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 5, 7, 10 },\n\t.vback_porch = { 5, 7, 10 },\n\t.vsync_len = { 6, 9, 12 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE |\n\t\t DISPLAY_FLAGS_SYNC_POSEDGE,\n};\n\nstatic const struct panel_desc logictechno_lt170410_2whc = {\n\t.timings = &logictechno_lt170410_2whc_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 136,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode logictechno_lttd800480070_l2rt_mode = {\n\t.clock = 33000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 112,\n\t.hsync_end = 800 + 112 + 3,\n\t.htotal = 800 + 112 + 3 + 85,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 38,\n\t.vsync_end = 480 + 38 + 3,\n\t.vtotal = 480 + 38 + 3 + 29,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc logictechno_lttd800480070_l2rt = {\n\t.modes = &logictechno_lttd800480070_l2rt_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.delay = {\n\t\t.prepare = 45,\n\t\t.enable = 100,\n\t\t.disable = 100,\n\t\t.unprepare = 45\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode logictechno_lttd800480070_l6wh_rt_mode = {\n\t.clock = 33000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 154,\n\t.hsync_end = 800 + 154 + 3,\n\t.htotal = 800 + 154 + 3 + 43,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 47,\n\t.vsync_end = 480 + 47 + 3,\n\t.vtotal = 480 + 47 + 3 + 20,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc logictechno_lttd800480070_l6wh_rt = {\n\t.modes = &logictechno_lttd800480070_l6wh_rt_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.delay = {\n\t\t.prepare = 45,\n\t\t.enable = 100,\n\t\t.disable = 100,\n\t\t.unprepare = 45\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode logicpd_type_28_mode = {\n\t.clock = 9107,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 3,\n\t.hsync_end = 480 + 3 + 42,\n\t.htotal = 480 + 3 + 42 + 2,\n\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 2,\n\t.vsync_end = 272 + 2 + 11,\n\t.vtotal = 272 + 2 + 11 + 3,\n\t.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,\n};\n\nstatic const struct panel_desc logicpd_type_28 = {\n\t.modes = &logicpd_type_28_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 105,\n\t\t.height = 67,\n\t},\n\t.delay = {\n\t\t.prepare = 200,\n\t\t.enable = 200,\n\t\t.unprepare = 200,\n\t\t.disable = 200,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_DRIVE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode mitsubishi_aa070mc01_mode = {\n\t.clock = 30400,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 0,\n\t.hsync_end = 800 + 1,\n\t.htotal = 800 + 0 + 1 + 160,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 0,\n\t.vsync_end = 480 + 48 + 1,\n\t.vtotal = 480 + 48 + 1 + 0,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc mitsubishi_aa070mc01 = {\n\t.modes = &mitsubishi_aa070mc01_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\n\t.delay = {\n\t\t.enable = 200,\n\t\t.unprepare = 200,\n\t\t.disable = 400,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n};\n\nstatic const struct display_timing multi_inno_mi0700s4t_6_timing = {\n\t.pixelclock = { 29000000, 33000000, 38000000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 180, 210, 240 },\n\t.hback_porch = { 16, 16, 16 },\n\t.hsync_len = { 30, 30, 30 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 12, 22, 32 },\n\t.vback_porch = { 10, 10, 10 },\n\t.vsync_len = { 13, 13, 13 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE |\n\t\t DISPLAY_FLAGS_SYNC_POSEDGE,\n};\n\nstatic const struct panel_desc multi_inno_mi0700s4t_6 = {\n\t.timings = &multi_inno_mi0700s4t_6_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH |\n\t\t     DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing multi_inno_mi0800ft_9_timing = {\n\t.pixelclock = { 32000000, 40000000, 50000000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 16, 210, 354 },\n\t.hback_porch = { 6, 26, 45 },\n\t.hsync_len = { 1, 20, 40 },\n\t.vactive = { 600, 600, 600 },\n\t.vfront_porch = { 1, 12, 77 },\n\t.vback_porch = { 3, 13, 22 },\n\t.vsync_len = { 1, 10, 20 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE |\n\t\t DISPLAY_FLAGS_SYNC_POSEDGE,\n};\n\nstatic const struct panel_desc multi_inno_mi0800ft_9 = {\n\t.timings = &multi_inno_mi0800ft_9_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 162,\n\t\t.height = 122,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH |\n\t\t     DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing multi_inno_mi1010ait_1cp_timing = {\n\t.pixelclock = { 68900000, 70000000, 73400000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 30, 60, 71 },\n\t.hback_porch = { 30, 60, 71 },\n\t.hsync_len = { 10, 10, 48 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 5, 10, 10 },\n\t.vback_porch = { 5, 10, 10 },\n\t.vsync_len = { 5, 6, 13 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc multi_inno_mi1010ait_1cp = {\n\t.timings = &multi_inno_mi1010ait_1cp_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 136,\n\t},\n\t.delay = {\n\t\t.enable = 50,\n\t\t.disable = 50,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing nec_nl12880bc20_05_timing = {\n\t.pixelclock = { 67000000, 71000000, 75000000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 2, 30, 30 },\n\t.hback_porch = { 6, 100, 100 },\n\t.hsync_len = { 2, 30, 30 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 5, 5, 5 },\n\t.vback_porch = { 11, 11, 11 },\n\t.vsync_len = { 7, 7, 7 },\n};\n\nstatic const struct panel_desc nec_nl12880bc20_05 = {\n\t.timings = &nec_nl12880bc20_05_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 261,\n\t\t.height = 163,\n\t},\n\t.delay = {\n\t\t.enable = 50,\n\t\t.disable = 50,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode nec_nl4827hc19_05b_mode = {\n\t.clock = 10870,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 2,\n\t.hsync_end = 480 + 2 + 41,\n\t.htotal = 480 + 2 + 41 + 2,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 2,\n\t.vsync_end = 272 + 2 + 4,\n\t.vtotal = 272 + 2 + 4 + 2,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc nec_nl4827hc19_05b = {\n\t.modes = &nec_nl4827hc19_05b_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n};\n\nstatic const struct drm_display_mode netron_dy_e231732_mode = {\n\t.clock = 66000,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 160,\n\t.hsync_end = 1024 + 160 + 70,\n\t.htotal = 1024 + 160 + 70 + 90,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 127,\n\t.vsync_end = 600 + 127 + 20,\n\t.vtotal = 600 + 127 + 20 + 3,\n};\n\nstatic const struct panel_desc netron_dy_e231732 = {\n\t.modes = &netron_dy_e231732_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 87,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n};\n\nstatic const struct drm_display_mode newhaven_nhd_43_480272ef_atxl_mode = {\n\t.clock = 9000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 2,\n\t.hsync_end = 480 + 2 + 41,\n\t.htotal = 480 + 2 + 41 + 2,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 2,\n\t.vsync_end = 272 + 2 + 10,\n\t.vtotal = 272 + 2 + 10 + 2,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc newhaven_nhd_43_480272ef_atxl = {\n\t.modes = &newhaven_nhd_43_480272ef_atxl_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_DRIVE_POSEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing nlt_nl192108ac18_02d_timing = {\n\t.pixelclock = { 130000000, 148350000, 163000000 },\n\t.hactive = { 1920, 1920, 1920 },\n\t.hfront_porch = { 80, 100, 100 },\n\t.hback_porch = { 100, 120, 120 },\n\t.hsync_len = { 50, 60, 60 },\n\t.vactive = { 1080, 1080, 1080 },\n\t.vfront_porch = { 12, 30, 30 },\n\t.vback_porch = { 4, 10, 10 },\n\t.vsync_len = { 4, 5, 5 },\n};\n\nstatic const struct panel_desc nlt_nl192108ac18_02d = {\n\t.timings = &nlt_nl192108ac18_02d_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 344,\n\t\t.height = 194,\n\t},\n\t.delay = {\n\t\t.unprepare = 500,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode nvd_9128_mode = {\n\t.clock = 29500,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 130,\n\t.hsync_end = 800 + 130 + 98,\n\t.htotal = 800 + 0 + 130 + 98,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 10,\n\t.vsync_end = 480 + 10 + 50,\n\t.vtotal = 480 + 0 + 10 + 50,\n};\n\nstatic const struct panel_desc nvd_9128 = {\n\t.modes = &nvd_9128_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 156,\n\t\t.height = 88,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing okaya_rs800480t_7x0gp_timing = {\n\t.pixelclock = { 30000000, 30000000, 40000000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 40, 40, 40 },\n\t.hback_porch = { 40, 40, 40 },\n\t.hsync_len = { 1, 48, 48 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 13, 13, 13 },\n\t.vback_porch = { 29, 29, 29 },\n\t.vsync_len = { 3, 3, 3 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc okaya_rs800480t_7x0gp = {\n\t.timings = &okaya_rs800480t_7x0gp_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 87,\n\t},\n\t.delay = {\n\t\t.prepare = 41,\n\t\t.enable = 50,\n\t\t.unprepare = 41,\n\t\t.disable = 50,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n};\n\nstatic const struct drm_display_mode olimex_lcd_olinuxino_43ts_mode = {\n\t.clock = 9000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 5,\n\t.hsync_end = 480 + 5 + 30,\n\t.htotal = 480 + 5 + 30 + 10,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 8,\n\t.vsync_end = 272 + 8 + 5,\n\t.vtotal = 272 + 8 + 5 + 3,\n};\n\nstatic const struct panel_desc olimex_lcd_olinuxino_43ts = {\n\t.modes = &olimex_lcd_olinuxino_43ts_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\n \nstatic const struct drm_display_mode ontat_yx700wv03_mode = {\n\t.clock = 29500,\n\t.hdisplay = 800,\n\t.hsync_start = 824,\n\t.hsync_end = 896,\n\t.htotal = 992,\n\t.vdisplay = 480,\n\t.vsync_start = 483,\n\t.vsync_end = 493,\n\t.vtotal = 500,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\n \nstatic const struct panel_desc ontat_yx700wv03 = {\n\t.modes = &ontat_yx700wv03_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 83,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n};\n\nstatic const struct drm_display_mode ortustech_com37h3m_mode  = {\n\t.clock = 22230,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 40,\n\t.hsync_end = 480 + 40 + 10,\n\t.htotal = 480 + 40 + 10 + 40,\n\t.vdisplay = 640,\n\t.vsync_start = 640 + 4,\n\t.vsync_end = 640 + 4 + 2,\n\t.vtotal = 640 + 4 + 2 + 4,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc ortustech_com37h3m = {\n\t.modes = &ortustech_com37h3m_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 56,\t \n\t\t.height = 75,\t \n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_DRIVE_POSEDGE,\n};\n\nstatic const struct drm_display_mode ortustech_com43h4m85ulc_mode  = {\n\t.clock = 25000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 10,\n\t.hsync_end = 480 + 10 + 10,\n\t.htotal = 480 + 10 + 10 + 15,\n\t.vdisplay = 800,\n\t.vsync_start = 800 + 3,\n\t.vsync_end = 800 + 3 + 3,\n\t.vtotal = 800 + 3 + 3 + 3,\n};\n\nstatic const struct panel_desc ortustech_com43h4m85ulc = {\n\t.modes = &ortustech_com43h4m85ulc_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 56,\n\t\t.height = 93,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode osddisplays_osd070t1718_19ts_mode  = {\n\t.clock = 33000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 210,\n\t.hsync_end = 800 + 210 + 30,\n\t.htotal = 800 + 210 + 30 + 16,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 22,\n\t.vsync_end = 480 + 22 + 13,\n\t.vtotal = 480 + 22 + 13 + 10,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc osddisplays_osd070t1718_19ts = {\n\t.modes = &osddisplays_osd070t1718_19ts_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE |\n\t\tDRM_BUS_FLAG_SYNC_DRIVE_POSEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode pda_91_00156_a0_mode = {\n\t.clock = 33300,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 1,\n\t.hsync_end = 800 + 1 + 64,\n\t.htotal = 800 + 1 + 64 + 64,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 1,\n\t.vsync_end = 480 + 1 + 23,\n\t.vtotal = 480 + 1 + 23 + 22,\n};\n\nstatic const struct panel_desc pda_91_00156_a0  = {\n\t.modes = &pda_91_00156_a0_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\nstatic const struct drm_display_mode powertip_ph800480t013_idf02_mode = {\n\t.clock = 24750,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 54,\n\t.hsync_end = 800 + 54 + 2,\n\t.htotal = 800 + 54 + 2 + 44,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 49,\n\t.vsync_end = 480 + 49 + 2,\n\t.vtotal = 480 + 49 + 2 + 22,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc powertip_ph800480t013_idf02  = {\n\t.modes = &powertip_ph800480t013_idf02_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH |\n\t\t     DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE,\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct drm_display_mode qd43003c0_40_mode = {\n\t.clock = 9000,\n\t.hdisplay = 480,\n\t.hsync_start = 480 + 8,\n\t.hsync_end = 480 + 8 + 4,\n\t.htotal = 480 + 8 + 4 + 39,\n\t.vdisplay = 272,\n\t.vsync_start = 272 + 4,\n\t.vsync_end = 272 + 4 + 10,\n\t.vtotal = 272 + 4 + 10 + 2,\n};\n\nstatic const struct panel_desc qd43003c0_40 = {\n\t.modes = &qd43003c0_40_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 53,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\nstatic const struct drm_display_mode qishenglong_gopher2b_lcd_modes[] = {\n\t{  \n\t\t.clock = 10800,\n\t\t.hdisplay = 480,\n\t\t.hsync_start = 480 + 77,\n\t\t.hsync_end = 480 + 77 + 41,\n\t\t.htotal = 480 + 77 + 41 + 2,\n\t\t.vdisplay = 272,\n\t\t.vsync_start = 272 + 16,\n\t\t.vsync_end = 272 + 16 + 10,\n\t\t.vtotal = 272 + 16 + 10 + 2,\n\t\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n\t},\n\t{  \n\t\t.clock = 10800,\n\t\t.hdisplay = 480,\n\t\t.hsync_start = 480 + 17,\n\t\t.hsync_end = 480 + 17 + 41,\n\t\t.htotal = 480 + 17 + 41 + 2,\n\t\t.vdisplay = 272,\n\t\t.vsync_start = 272 + 116,\n\t\t.vsync_end = 272 + 116 + 10,\n\t\t.vtotal = 272 + 116 + 10 + 2,\n\t\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n\t},\n};\n\nstatic const struct panel_desc qishenglong_gopher2b_lcd = {\n\t.modes = qishenglong_gopher2b_lcd_modes,\n\t.num_modes = ARRAY_SIZE(qishenglong_gopher2b_lcd_modes),\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing rocktech_rk043fn48h_timing = {\n\t.pixelclock = { 6000000, 9000000, 12000000 },\n\t.hactive = { 480, 480, 480 },\n\t.hback_porch = { 8, 43, 43 },\n\t.hfront_porch = { 2, 8, 8 },\n\t.hsync_len = { 1, 1, 1 },\n\t.vactive = { 272, 272, 272 },\n\t.vback_porch = { 2, 12, 12 },\n\t.vfront_porch = { 1, 4, 4 },\n\t.vsync_len = { 1, 10, 10 },\n\t.flags = DISPLAY_FLAGS_VSYNC_LOW | DISPLAY_FLAGS_HSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE,\n};\n\nstatic const struct panel_desc rocktech_rk043fn48h = {\n\t.timings = &rocktech_rk043fn48h_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 95,\n\t\t.height = 54,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing rocktech_rk070er9427_timing = {\n\t.pixelclock = { 26400000, 33300000, 46800000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 16, 210, 354 },\n\t.hback_porch = { 46, 46, 46 },\n\t.hsync_len = { 1, 1, 1 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 7, 22, 147 },\n\t.vback_porch = { 23, 23, 23 },\n\t.vsync_len = { 1, 1, 1 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc rocktech_rk070er9427 = {\n\t.timings = &rocktech_rk070er9427_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.delay = {\n\t\t.prepare = 41,\n\t\t.enable = 50,\n\t\t.unprepare = 41,\n\t\t.disable = 50,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n};\n\nstatic const struct drm_display_mode rocktech_rk101ii01d_ct_mode = {\n\t.clock = 71100,\n\t.hdisplay = 1280,\n\t.hsync_start = 1280 + 48,\n\t.hsync_end = 1280 + 48 + 32,\n\t.htotal = 1280 + 48 + 32 + 80,\n\t.vdisplay = 800,\n\t.vsync_start = 800 + 2,\n\t.vsync_end = 800 + 2 + 5,\n\t.vtotal = 800 + 2 + 5 + 16,\n};\n\nstatic const struct panel_desc rocktech_rk101ii01d_ct = {\n\t.modes = &rocktech_rk101ii01d_ct_mode,\n\t.bpc = 8,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 136,\n\t},\n\t.delay = {\n\t\t.prepare = 50,\n\t\t.disable = 50,\n\t},\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing samsung_ltl101al01_timing = {\n\t.pixelclock = { 66663000, 66663000, 66663000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 18, 18, 18 },\n\t.hback_porch = { 36, 36, 36 },\n\t.hsync_len = { 16, 16, 16 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 4, 4, 4 },\n\t.vback_porch = { 16, 16, 16 },\n\t.vsync_len = { 3, 3, 3 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW,\n};\n\nstatic const struct panel_desc samsung_ltl101al01 = {\n\t.timings = &samsung_ltl101al01_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 135,\n\t},\n\t.delay = {\n\t\t.prepare = 40,\n\t\t.enable = 300,\n\t\t.disable = 200,\n\t\t.unprepare = 600,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode samsung_ltn101nt05_mode = {\n\t.clock = 54030,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 24,\n\t.hsync_end = 1024 + 24 + 136,\n\t.htotal = 1024 + 24 + 136 + 160,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 3,\n\t.vsync_end = 600 + 3 + 6,\n\t.vtotal = 600 + 3 + 6 + 61,\n};\n\nstatic const struct panel_desc samsung_ltn101nt05 = {\n\t.modes = &samsung_ltn101nt05_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 223,\n\t\t.height = 125,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing satoz_sat050at40h12r2_timing = {\n\t.pixelclock = {33300000, 33300000, 50000000},\n\t.hactive = {800, 800, 800},\n\t.hfront_porch = {16, 210, 354},\n\t.hback_porch = {46, 46, 46},\n\t.hsync_len = {1, 1, 40},\n\t.vactive = {480, 480, 480},\n\t.vfront_porch = {7, 22, 147},\n\t.vback_porch = {23, 23, 23},\n\t.vsync_len = {1, 1, 20},\n};\n\nstatic const struct panel_desc satoz_sat050at40h12r2 = {\n\t.timings = &satoz_sat050at40h12r2_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 108,\n\t\t.height = 65,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode sharp_lq070y3dg3b_mode = {\n\t.clock = 33260,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 64,\n\t.hsync_end = 800 + 64 + 128,\n\t.htotal = 800 + 64 + 128 + 64,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 8,\n\t.vsync_end = 480 + 8 + 2,\n\t.vtotal = 480 + 8 + 2 + 35,\n\t.flags = DISPLAY_FLAGS_PIXDATA_POSEDGE,\n};\n\nstatic const struct panel_desc sharp_lq070y3dg3b = {\n\t.modes = &sharp_lq070y3dg3b_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\t \n\t\t.height = 91,\t \n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_DRIVE_POSEDGE,\n};\n\nstatic const struct drm_display_mode sharp_lq035q7db03_mode = {\n\t.clock = 5500,\n\t.hdisplay = 240,\n\t.hsync_start = 240 + 16,\n\t.hsync_end = 240 + 16 + 7,\n\t.htotal = 240 + 16 + 7 + 5,\n\t.vdisplay = 320,\n\t.vsync_start = 320 + 9,\n\t.vsync_end = 320 + 9 + 1,\n\t.vtotal = 320 + 9 + 1 + 7,\n};\n\nstatic const struct panel_desc sharp_lq035q7db03 = {\n\t.modes = &sharp_lq035q7db03_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 54,\n\t\t.height = 72,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n};\n\nstatic const struct display_timing sharp_lq101k1ly04_timing = {\n\t.pixelclock = { 60000000, 65000000, 80000000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 20, 20, 20 },\n\t.hback_porch = { 20, 20, 20 },\n\t.hsync_len = { 10, 10, 10 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 4, 4, 4 },\n\t.vback_porch = { 4, 4, 4 },\n\t.vsync_len = { 4, 4, 4 },\n\t.flags = DISPLAY_FLAGS_PIXDATA_POSEDGE,\n};\n\nstatic const struct panel_desc sharp_lq101k1ly04 = {\n\t.timings = &sharp_lq101k1ly04_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 217,\n\t\t.height = 136,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode sharp_ls020b1dd01d_modes[] = {\n\t{  \n\t\t.clock = 3000,\n\t\t.hdisplay = 240,\n\t\t.hsync_start = 240 + 58,\n\t\t.hsync_end = 240 + 58 + 1,\n\t\t.htotal = 240 + 58 + 1 + 1,\n\t\t.vdisplay = 160,\n\t\t.vsync_start = 160 + 24,\n\t\t.vsync_end = 160 + 24 + 10,\n\t\t.vtotal = 160 + 24 + 10 + 6,\n\t\t.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC,\n\t},\n\t{  \n\t\t.clock = 3000,\n\t\t.hdisplay = 240,\n\t\t.hsync_start = 240 + 8,\n\t\t.hsync_end = 240 + 8 + 1,\n\t\t.htotal = 240 + 8 + 1 + 1,\n\t\t.vdisplay = 160,\n\t\t.vsync_start = 160 + 24,\n\t\t.vsync_end = 160 + 24 + 10,\n\t\t.vtotal = 160 + 24 + 10 + 6,\n\t\t.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC,\n\t},\n};\n\nstatic const struct panel_desc sharp_ls020b1dd01d = {\n\t.modes = sharp_ls020b1dd01d_modes,\n\t.num_modes = ARRAY_SIZE(sharp_ls020b1dd01d_modes),\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 42,\n\t\t.height = 28,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB565_1X16,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH\n\t\t   | DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE\n\t\t   | DRM_BUS_FLAG_SHARP_SIGNALS,\n};\n\nstatic const struct drm_display_mode shelly_sca07010_bfn_lnn_mode = {\n\t.clock = 33300,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 1,\n\t.hsync_end = 800 + 1 + 64,\n\t.htotal = 800 + 1 + 64 + 64,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 1,\n\t.vsync_end = 480 + 1 + 23,\n\t.vtotal = 480 + 1 + 23 + 22,\n};\n\nstatic const struct panel_desc shelly_sca07010_bfn_lnn = {\n\t.modes = &shelly_sca07010_bfn_lnn_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n};\n\nstatic const struct drm_display_mode starry_kr070pe2t_mode = {\n\t.clock = 33000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 209,\n\t.hsync_end = 800 + 209 + 1,\n\t.htotal = 800 + 209 + 1 + 45,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 22,\n\t.vsync_end = 480 + 22 + 1,\n\t.vtotal = 480 + 22 + 1 + 22,\n};\n\nstatic const struct panel_desc starry_kr070pe2t = {\n\t.modes = &starry_kr070pe2t_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n};\n\nstatic const struct display_timing startek_kd070wvfpa_mode = {\n\t.pixelclock = { 25200000, 27200000, 30500000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 19, 44, 115 },\n\t.hback_porch = { 5, 16, 101 },\n\t.hsync_len = { 1, 2, 100 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 5, 43, 67 },\n\t.vback_porch = { 5, 5, 67 },\n\t.vsync_len = { 1, 2, 66 },\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE |\n\t\t DISPLAY_FLAGS_SYNC_POSEDGE,\n};\n\nstatic const struct panel_desc startek_kd070wvfpa = {\n\t.timings = &startek_kd070wvfpa_mode,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.delay = {\n\t\t.prepare = 20,\n\t\t.enable = 200,\n\t\t.disable = 200,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.connector_type = DRM_MODE_CONNECTOR_DPI,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH |\n\t\t     DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE |\n\t\t     DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE,\n};\n\nstatic const struct display_timing tsd_tst043015cmhx_timing = {\n\t.pixelclock = { 5000000, 9000000, 12000000 },\n\t.hactive = { 480, 480, 480 },\n\t.hfront_porch = { 4, 5, 65 },\n\t.hback_porch = { 36, 40, 255 },\n\t.hsync_len = { 1, 1, 1 },\n\t.vactive = { 272, 272, 272 },\n\t.vfront_porch = { 2, 8, 97 },\n\t.vback_porch = { 3, 8, 31 },\n\t.vsync_len = { 1, 1, 1 },\n\n\t.flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |\n\t\t DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE,\n};\n\nstatic const struct panel_desc tsd_tst043015cmhx = {\n\t.timings = &tsd_tst043015cmhx_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 105,\n\t\t.height = 67,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n};\n\nstatic const struct drm_display_mode tfc_s9700rtwv43tr_01b_mode = {\n\t.clock = 30000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 39,\n\t.hsync_end = 800 + 39 + 47,\n\t.htotal = 800 + 39 + 47 + 39,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 13,\n\t.vsync_end = 480 + 13 + 2,\n\t.vtotal = 480 + 13 + 2 + 29,\n};\n\nstatic const struct panel_desc tfc_s9700rtwv43tr_01b = {\n\t.modes = &tfc_s9700rtwv43tr_01b_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 155,\n\t\t.height = 90,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n};\n\nstatic const struct display_timing tianma_tm070jdhg30_timing = {\n\t.pixelclock = { 62600000, 68200000, 78100000 },\n\t.hactive = { 1280, 1280, 1280 },\n\t.hfront_porch = { 15, 64, 159 },\n\t.hback_porch = { 5, 5, 5 },\n\t.hsync_len = { 1, 1, 256 },\n\t.vactive = { 800, 800, 800 },\n\t.vfront_porch = { 3, 40, 99 },\n\t.vback_porch = { 2, 2, 2 },\n\t.vsync_len = { 1, 1, 128 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc tianma_tm070jdhg30 = {\n\t.timings = &tianma_tm070jdhg30_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 151,\n\t\t.height = 95,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct panel_desc tianma_tm070jvhg33 = {\n\t.timings = &tianma_tm070jdhg30_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 150,\n\t\t.height = 94,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct display_timing tianma_tm070rvhg71_timing = {\n\t.pixelclock = { 27700000, 29200000, 39600000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 12, 40, 212 },\n\t.hback_porch = { 88, 88, 88 },\n\t.hsync_len = { 1, 1, 40 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 1, 13, 88 },\n\t.vback_porch = { 32, 32, 32 },\n\t.vsync_len = { 1, 1, 3 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH,\n};\n\nstatic const struct panel_desc tianma_tm070rvhg71 = {\n\t.timings = &tianma_tm070rvhg71_timing,\n\t.num_timings = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 86,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode ti_nspire_cx_lcd_mode[] = {\n\t{\n\t\t.clock = 10000,\n\t\t.hdisplay = 320,\n\t\t.hsync_start = 320 + 50,\n\t\t.hsync_end = 320 + 50 + 6,\n\t\t.htotal = 320 + 50 + 6 + 38,\n\t\t.vdisplay = 240,\n\t\t.vsync_start = 240 + 3,\n\t\t.vsync_end = 240 + 3 + 1,\n\t\t.vtotal = 240 + 3 + 1 + 17,\n\t\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n\t},\n};\n\nstatic const struct panel_desc ti_nspire_cx_lcd_panel = {\n\t.modes = ti_nspire_cx_lcd_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 65,\n\t\t.height = 49,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE,\n};\n\nstatic const struct drm_display_mode ti_nspire_classic_lcd_mode[] = {\n\t{\n\t\t.clock = 10000,\n\t\t.hdisplay = 320,\n\t\t.hsync_start = 320 + 6,\n\t\t.hsync_end = 320 + 6 + 6,\n\t\t.htotal = 320 + 6 + 6 + 6,\n\t\t.vdisplay = 240,\n\t\t.vsync_start = 240 + 0,\n\t\t.vsync_end = 240 + 0 + 1,\n\t\t.vtotal = 240 + 0 + 1 + 0,\n\t\t.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,\n\t},\n};\n\nstatic const struct panel_desc ti_nspire_classic_lcd_panel = {\n\t.modes = ti_nspire_classic_lcd_mode,\n\t.num_modes = 1,\n\t \n\t.bpc = 8,\n\t.size = {\n\t\t.width = 71,\n\t\t.height = 53,\n\t},\n\t \n\t.bus_format = MEDIA_BUS_FMT_Y8_1X8,\n\t.bus_flags = DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n};\n\nstatic const struct drm_display_mode toshiba_lt089ac29000_mode = {\n\t.clock = 79500,\n\t.hdisplay = 1280,\n\t.hsync_start = 1280 + 192,\n\t.hsync_end = 1280 + 192 + 128,\n\t.htotal = 1280 + 192 + 128 + 64,\n\t.vdisplay = 768,\n\t.vsync_start = 768 + 20,\n\t.vsync_end = 768 + 20 + 7,\n\t.vtotal = 768 + 20 + 7 + 3,\n};\n\nstatic const struct panel_desc toshiba_lt089ac29000 = {\n\t.modes = &toshiba_lt089ac29000_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 194,\n\t\t.height = 116,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode tpk_f07a_0102_mode = {\n\t.clock = 33260,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 40,\n\t.hsync_end = 800 + 40 + 128,\n\t.htotal = 800 + 40 + 128 + 88,\n\t.vdisplay = 480,\n\t.vsync_start = 480 + 10,\n\t.vsync_end = 480 + 10 + 2,\n\t.vtotal = 480 + 10 + 2 + 33,\n};\n\nstatic const struct panel_desc tpk_f07a_0102 = {\n\t.modes = &tpk_f07a_0102_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_flags = DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE,\n};\n\nstatic const struct drm_display_mode tpk_f10a_0102_mode = {\n\t.clock = 45000,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 176,\n\t.hsync_end = 1024 + 176 + 5,\n\t.htotal = 1024 + 176 + 5 + 88,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 20,\n\t.vsync_end = 600 + 20 + 5,\n\t.vtotal = 600 + 20 + 5 + 25,\n};\n\nstatic const struct panel_desc tpk_f10a_0102 = {\n\t.modes = &tpk_f10a_0102_mode,\n\t.num_modes = 1,\n\t.size = {\n\t\t.width = 223,\n\t\t.height = 125,\n\t},\n};\n\nstatic const struct display_timing urt_umsh_8596md_timing = {\n\t.pixelclock = { 33260000, 33260000, 33260000 },\n\t.hactive = { 800, 800, 800 },\n\t.hfront_porch = { 41, 41, 41 },\n\t.hback_porch = { 216 - 128, 216 - 128, 216 - 128 },\n\t.hsync_len = { 71, 128, 128 },\n\t.vactive = { 480, 480, 480 },\n\t.vfront_porch = { 10, 10, 10 },\n\t.vback_porch = { 35 - 2, 35 - 2, 35 - 2 },\n\t.vsync_len = { 2, 2, 2 },\n\t.flags = DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_NEGEDGE |\n\t\tDISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW,\n};\n\nstatic const struct panel_desc urt_umsh_8596md_lvds = {\n\t.timings = &urt_umsh_8596md_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct panel_desc urt_umsh_8596md_parallel = {\n\t.timings = &urt_umsh_8596md_timing,\n\t.num_timings = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 152,\n\t\t.height = 91,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X18,\n};\n\nstatic const struct drm_display_mode vivax_tpc9150_panel_mode = {\n\t.clock = 60000,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 160,\n\t.hsync_end = 1024 + 160 + 100,\n\t.htotal = 1024 + 160 + 100 + 60,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 12,\n\t.vsync_end = 600 + 12 + 10,\n\t.vtotal = 600 + 12 + 10 + 13,\n};\n\nstatic const struct panel_desc vivax_tpc9150_panel = {\n\t.modes = &vivax_tpc9150_panel_mode,\n\t.num_modes = 1,\n\t.bpc = 6,\n\t.size = {\n\t\t.width = 200,\n\t\t.height = 115,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode vl050_8048nt_c01_mode = {\n\t.clock = 33333,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 210,\n\t.hsync_end = 800 + 210 + 20,\n\t.htotal = 800 + 210 + 20 + 46,\n\t.vdisplay =  480,\n\t.vsync_start = 480 + 22,\n\t.vsync_end = 480 + 22 + 10,\n\t.vtotal = 480 + 22 + 10 + 23,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc vl050_8048nt_c01 = {\n\t.modes = &vl050_8048nt_c01_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 120,\n\t\t.height = 76,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,\n};\n\nstatic const struct drm_display_mode winstar_wf35ltiacd_mode = {\n\t.clock = 6410,\n\t.hdisplay = 320,\n\t.hsync_start = 320 + 20,\n\t.hsync_end = 320 + 20 + 30,\n\t.htotal = 320 + 20 + 30 + 38,\n\t.vdisplay = 240,\n\t.vsync_start = 240 + 4,\n\t.vsync_end = 240 + 4 + 3,\n\t.vtotal = 240 + 4 + 3 + 15,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc winstar_wf35ltiacd = {\n\t.modes = &winstar_wf35ltiacd_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 70,\n\t\t.height = 53,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\nstatic const struct drm_display_mode yes_optoelectronics_ytc700tlag_05_201c_mode = {\n\t.clock = 51200,\n\t.hdisplay = 1024,\n\t.hsync_start = 1024 + 100,\n\t.hsync_end = 1024 + 100 + 100,\n\t.htotal = 1024 + 100 + 100 + 120,\n\t.vdisplay = 600,\n\t.vsync_start = 600 + 10,\n\t.vsync_end = 600 + 10 + 10,\n\t.vtotal = 600 + 10 + 10 + 15,\n\t.flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,\n};\n\nstatic const struct panel_desc yes_optoelectronics_ytc700tlag_05_201c = {\n\t.modes = &yes_optoelectronics_ytc700tlag_05_201c_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 154,\n\t\t.height = 90,\n\t},\n\t.bus_flags = DRM_BUS_FLAG_DE_HIGH,\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,\n\t.connector_type = DRM_MODE_CONNECTOR_LVDS,\n};\n\nstatic const struct drm_display_mode arm_rtsm_mode[] = {\n\t{\n\t\t.clock = 65000,\n\t\t.hdisplay = 1024,\n\t\t.hsync_start = 1024 + 24,\n\t\t.hsync_end = 1024 + 24 + 136,\n\t\t.htotal = 1024 + 24 + 136 + 160,\n\t\t.vdisplay = 768,\n\t\t.vsync_start = 768 + 3,\n\t\t.vsync_end = 768 + 3 + 6,\n\t\t.vtotal = 768 + 3 + 6 + 29,\n\t\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n\t},\n};\n\nstatic const struct panel_desc arm_rtsm = {\n\t.modes = arm_rtsm_mode,\n\t.num_modes = 1,\n\t.bpc = 8,\n\t.size = {\n\t\t.width = 400,\n\t\t.height = 300,\n\t},\n\t.bus_format = MEDIA_BUS_FMT_RGB888_1X24,\n};\n\nstatic const struct of_device_id platform_of_match[] = {\n\t{\n\t\t.compatible = \"ampire,am-1280800n3tzqw-t00h\",\n\t\t.data = &ampire_am_1280800n3tzqw_t00h,\n\t}, {\n\t\t.compatible = \"ampire,am-480272h3tmqw-t01h\",\n\t\t.data = &ampire_am_480272h3tmqw_t01h,\n\t}, {\n\t\t.compatible = \"ampire,am-800480l1tmqw-t00h\",\n\t\t.data = &ampire_am_800480l1tmqw_t00h,\n\t}, {\n\t\t.compatible = \"ampire,am800480r3tmqwa1h\",\n\t\t.data = &ampire_am800480r3tmqwa1h,\n\t}, {\n\t\t.compatible = \"ampire,am800600p5tmqw-tb8h\",\n\t\t.data = &ampire_am800600p5tmqwtb8h,\n\t}, {\n\t\t.compatible = \"arm,rtsm-display\",\n\t\t.data = &arm_rtsm,\n\t}, {\n\t\t.compatible = \"armadeus,st0700-adapt\",\n\t\t.data = &armadeus_st0700_adapt,\n\t}, {\n\t\t.compatible = \"auo,b101aw03\",\n\t\t.data = &auo_b101aw03,\n\t}, {\n\t\t.compatible = \"auo,b101xtn01\",\n\t\t.data = &auo_b101xtn01,\n\t}, {\n\t\t.compatible = \"auo,b116xw03\",\n\t\t.data = &auo_b116xw03,\n\t}, {\n\t\t.compatible = \"auo,g070vvn01\",\n\t\t.data = &auo_g070vvn01,\n\t}, {\n\t\t.compatible = \"auo,g101evn010\",\n\t\t.data = &auo_g101evn010,\n\t}, {\n\t\t.compatible = \"auo,g104sn02\",\n\t\t.data = &auo_g104sn02,\n\t}, {\n\t\t.compatible = \"auo,g121ean01\",\n\t\t.data = &auo_g121ean01,\n\t}, {\n\t\t.compatible = \"auo,g133han01\",\n\t\t.data = &auo_g133han01,\n\t}, {\n\t\t.compatible = \"auo,g156xtn01\",\n\t\t.data = &auo_g156xtn01,\n\t}, {\n\t\t.compatible = \"auo,g185han01\",\n\t\t.data = &auo_g185han01,\n\t}, {\n\t\t.compatible = \"auo,g190ean01\",\n\t\t.data = &auo_g190ean01,\n\t}, {\n\t\t.compatible = \"auo,p320hvn03\",\n\t\t.data = &auo_p320hvn03,\n\t}, {\n\t\t.compatible = \"auo,t215hvn01\",\n\t\t.data = &auo_t215hvn01,\n\t}, {\n\t\t.compatible = \"avic,tm070ddh03\",\n\t\t.data = &avic_tm070ddh03,\n\t}, {\n\t\t.compatible = \"bananapi,s070wv20-ct16\",\n\t\t.data = &bananapi_s070wv20_ct16,\n\t}, {\n\t\t.compatible = \"boe,ev121wxm-n10-1850\",\n\t\t.data = &boe_ev121wxm_n10_1850,\n\t}, {\n\t\t.compatible = \"boe,hv070wsa-100\",\n\t\t.data = &boe_hv070wsa\n\t}, {\n\t\t.compatible = \"cdtech,s043wq26h-ct7\",\n\t\t.data = &cdtech_s043wq26h_ct7,\n\t}, {\n\t\t.compatible = \"cdtech,s070pws19hp-fc21\",\n\t\t.data = &cdtech_s070pws19hp_fc21,\n\t}, {\n\t\t.compatible = \"cdtech,s070swv29hg-dc44\",\n\t\t.data = &cdtech_s070swv29hg_dc44,\n\t}, {\n\t\t.compatible = \"cdtech,s070wv95-ct16\",\n\t\t.data = &cdtech_s070wv95_ct16,\n\t}, {\n\t\t.compatible = \"chefree,ch101olhlwh-002\",\n\t\t.data = &chefree_ch101olhlwh_002,\n\t}, {\n\t\t.compatible = \"chunghwa,claa070wp03xg\",\n\t\t.data = &chunghwa_claa070wp03xg,\n\t}, {\n\t\t.compatible = \"chunghwa,claa101wa01a\",\n\t\t.data = &chunghwa_claa101wa01a\n\t}, {\n\t\t.compatible = \"chunghwa,claa101wb01\",\n\t\t.data = &chunghwa_claa101wb01\n\t}, {\n\t\t.compatible = \"dataimage,fg040346dsswbg04\",\n\t\t.data = &dataimage_fg040346dsswbg04,\n\t}, {\n\t\t.compatible = \"dataimage,fg1001l0dsswmg01\",\n\t\t.data = &dataimage_fg1001l0dsswmg01,\n\t}, {\n\t\t.compatible = \"dataimage,scf0700c48ggu18\",\n\t\t.data = &dataimage_scf0700c48ggu18,\n\t}, {\n\t\t.compatible = \"dlc,dlc0700yzg-1\",\n\t\t.data = &dlc_dlc0700yzg_1,\n\t}, {\n\t\t.compatible = \"dlc,dlc1010gig\",\n\t\t.data = &dlc_dlc1010gig,\n\t}, {\n\t\t.compatible = \"edt,et035012dm6\",\n\t\t.data = &edt_et035012dm6,\n\t}, {\n\t\t.compatible = \"edt,etm0350g0dh6\",\n\t\t.data = &edt_etm0350g0dh6,\n\t}, {\n\t\t.compatible = \"edt,etm043080dh6gp\",\n\t\t.data = &edt_etm043080dh6gp,\n\t}, {\n\t\t.compatible = \"edt,etm0430g0dh6\",\n\t\t.data = &edt_etm0430g0dh6,\n\t}, {\n\t\t.compatible = \"edt,et057090dhu\",\n\t\t.data = &edt_et057090dhu,\n\t}, {\n\t\t.compatible = \"edt,et070080dh6\",\n\t\t.data = &edt_etm0700g0dh6,\n\t}, {\n\t\t.compatible = \"edt,etm0700g0dh6\",\n\t\t.data = &edt_etm0700g0dh6,\n\t}, {\n\t\t.compatible = \"edt,etm0700g0bdh6\",\n\t\t.data = &edt_etm0700g0bdh6,\n\t}, {\n\t\t.compatible = \"edt,etm0700g0edh6\",\n\t\t.data = &edt_etm0700g0bdh6,\n\t}, {\n\t\t.compatible = \"edt,etml0700y5dha\",\n\t\t.data = &edt_etml0700y5dha,\n\t}, {\n\t\t.compatible = \"edt,etmv570g2dhu\",\n\t\t.data = &edt_etmv570g2dhu,\n\t}, {\n\t\t.compatible = \"eink,vb3300-kca\",\n\t\t.data = &eink_vb3300_kca,\n\t}, {\n\t\t.compatible = \"evervision,vgg804821\",\n\t\t.data = &evervision_vgg804821,\n\t}, {\n\t\t.compatible = \"foxlink,fl500wvr00-a0t\",\n\t\t.data = &foxlink_fl500wvr00_a0t,\n\t}, {\n\t\t.compatible = \"frida,frd350h54004\",\n\t\t.data = &frida_frd350h54004,\n\t}, {\n\t\t.compatible = \"friendlyarm,hd702e\",\n\t\t.data = &friendlyarm_hd702e,\n\t}, {\n\t\t.compatible = \"giantplus,gpg482739qs5\",\n\t\t.data = &giantplus_gpg482739qs5\n\t}, {\n\t\t.compatible = \"giantplus,gpm940b0\",\n\t\t.data = &giantplus_gpm940b0,\n\t}, {\n\t\t.compatible = \"hannstar,hsd070pww1\",\n\t\t.data = &hannstar_hsd070pww1,\n\t}, {\n\t\t.compatible = \"hannstar,hsd100pxn1\",\n\t\t.data = &hannstar_hsd100pxn1,\n\t}, {\n\t\t.compatible = \"hannstar,hsd101pww2\",\n\t\t.data = &hannstar_hsd101pww2,\n\t}, {\n\t\t.compatible = \"hit,tx23d38vm0caa\",\n\t\t.data = &hitachi_tx23d38vm0caa\n\t}, {\n\t\t.compatible = \"innolux,at043tn24\",\n\t\t.data = &innolux_at043tn24,\n\t}, {\n\t\t.compatible = \"innolux,at070tn92\",\n\t\t.data = &innolux_at070tn92,\n\t}, {\n\t\t.compatible = \"innolux,g070ace-l01\",\n\t\t.data = &innolux_g070ace_l01,\n\t}, {\n\t\t.compatible = \"innolux,g070y2-l01\",\n\t\t.data = &innolux_g070y2_l01,\n\t}, {\n\t\t.compatible = \"innolux,g070y2-t02\",\n\t\t.data = &innolux_g070y2_t02,\n\t}, {\n\t\t.compatible = \"innolux,g101ice-l01\",\n\t\t.data = &innolux_g101ice_l01\n\t}, {\n\t\t.compatible = \"innolux,g121i1-l01\",\n\t\t.data = &innolux_g121i1_l01\n\t}, {\n\t\t.compatible = \"innolux,g121x1-l03\",\n\t\t.data = &innolux_g121x1_l03,\n\t}, {\n\t\t.compatible = \"innolux,g156hce-l01\",\n\t\t.data = &innolux_g156hce_l01,\n\t}, {\n\t\t.compatible = \"innolux,n156bge-l21\",\n\t\t.data = &innolux_n156bge_l21,\n\t}, {\n\t\t.compatible = \"innolux,zj070na-01p\",\n\t\t.data = &innolux_zj070na_01p,\n\t}, {\n\t\t.compatible = \"koe,tx14d24vm1bpa\",\n\t\t.data = &koe_tx14d24vm1bpa,\n\t}, {\n\t\t.compatible = \"koe,tx26d202vm0bwa\",\n\t\t.data = &koe_tx26d202vm0bwa,\n\t}, {\n\t\t.compatible = \"koe,tx31d200vm0baa\",\n\t\t.data = &koe_tx31d200vm0baa,\n\t}, {\n\t\t.compatible = \"kyo,tcg121xglp\",\n\t\t.data = &kyo_tcg121xglp,\n\t}, {\n\t\t.compatible = \"lemaker,bl035-rgb-002\",\n\t\t.data = &lemaker_bl035_rgb_002,\n\t}, {\n\t\t.compatible = \"lg,lb070wv8\",\n\t\t.data = &lg_lb070wv8,\n\t}, {\n\t\t.compatible = \"logicpd,type28\",\n\t\t.data = &logicpd_type_28,\n\t}, {\n\t\t.compatible = \"logictechno,lt161010-2nhc\",\n\t\t.data = &logictechno_lt161010_2nh,\n\t}, {\n\t\t.compatible = \"logictechno,lt161010-2nhr\",\n\t\t.data = &logictechno_lt161010_2nh,\n\t}, {\n\t\t.compatible = \"logictechno,lt170410-2whc\",\n\t\t.data = &logictechno_lt170410_2whc,\n\t}, {\n\t\t.compatible = \"logictechno,lttd800480070-l2rt\",\n\t\t.data = &logictechno_lttd800480070_l2rt,\n\t}, {\n\t\t.compatible = \"logictechno,lttd800480070-l6wh-rt\",\n\t\t.data = &logictechno_lttd800480070_l6wh_rt,\n\t}, {\n\t\t.compatible = \"mitsubishi,aa070mc01-ca1\",\n\t\t.data = &mitsubishi_aa070mc01,\n\t}, {\n\t\t.compatible = \"multi-inno,mi0700s4t-6\",\n\t\t.data = &multi_inno_mi0700s4t_6,\n\t}, {\n\t\t.compatible = \"multi-inno,mi0800ft-9\",\n\t\t.data = &multi_inno_mi0800ft_9,\n\t}, {\n\t\t.compatible = \"multi-inno,mi1010ait-1cp\",\n\t\t.data = &multi_inno_mi1010ait_1cp,\n\t}, {\n\t\t.compatible = \"nec,nl12880bc20-05\",\n\t\t.data = &nec_nl12880bc20_05,\n\t}, {\n\t\t.compatible = \"nec,nl4827hc19-05b\",\n\t\t.data = &nec_nl4827hc19_05b,\n\t}, {\n\t\t.compatible = \"netron-dy,e231732\",\n\t\t.data = &netron_dy_e231732,\n\t}, {\n\t\t.compatible = \"newhaven,nhd-4.3-480272ef-atxl\",\n\t\t.data = &newhaven_nhd_43_480272ef_atxl,\n\t}, {\n\t\t.compatible = \"nlt,nl192108ac18-02d\",\n\t\t.data = &nlt_nl192108ac18_02d,\n\t}, {\n\t\t.compatible = \"nvd,9128\",\n\t\t.data = &nvd_9128,\n\t}, {\n\t\t.compatible = \"okaya,rs800480t-7x0gp\",\n\t\t.data = &okaya_rs800480t_7x0gp,\n\t}, {\n\t\t.compatible = \"olimex,lcd-olinuxino-43-ts\",\n\t\t.data = &olimex_lcd_olinuxino_43ts,\n\t}, {\n\t\t.compatible = \"ontat,yx700wv03\",\n\t\t.data = &ontat_yx700wv03,\n\t}, {\n\t\t.compatible = \"ortustech,com37h3m05dtc\",\n\t\t.data = &ortustech_com37h3m,\n\t}, {\n\t\t.compatible = \"ortustech,com37h3m99dtc\",\n\t\t.data = &ortustech_com37h3m,\n\t}, {\n\t\t.compatible = \"ortustech,com43h4m85ulc\",\n\t\t.data = &ortustech_com43h4m85ulc,\n\t}, {\n\t\t.compatible = \"osddisplays,osd070t1718-19ts\",\n\t\t.data = &osddisplays_osd070t1718_19ts,\n\t}, {\n\t\t.compatible = \"pda,91-00156-a0\",\n\t\t.data = &pda_91_00156_a0,\n\t}, {\n\t\t.compatible = \"powertip,ph800480t013-idf02\",\n\t\t.data = &powertip_ph800480t013_idf02,\n\t}, {\n\t\t.compatible = \"qiaodian,qd43003c0-40\",\n\t\t.data = &qd43003c0_40,\n\t}, {\n\t\t.compatible = \"qishenglong,gopher2b-lcd\",\n\t\t.data = &qishenglong_gopher2b_lcd,\n\t}, {\n\t\t.compatible = \"rocktech,rk043fn48h\",\n\t\t.data = &rocktech_rk043fn48h,\n\t}, {\n\t\t.compatible = \"rocktech,rk070er9427\",\n\t\t.data = &rocktech_rk070er9427,\n\t}, {\n\t\t.compatible = \"rocktech,rk101ii01d-ct\",\n\t\t.data = &rocktech_rk101ii01d_ct,\n\t}, {\n\t\t.compatible = \"samsung,ltl101al01\",\n\t\t.data = &samsung_ltl101al01,\n\t}, {\n\t\t.compatible = \"samsung,ltn101nt05\",\n\t\t.data = &samsung_ltn101nt05,\n\t}, {\n\t\t.compatible = \"satoz,sat050at40h12r2\",\n\t\t.data = &satoz_sat050at40h12r2,\n\t}, {\n\t\t.compatible = \"sharp,lq035q7db03\",\n\t\t.data = &sharp_lq035q7db03,\n\t}, {\n\t\t.compatible = \"sharp,lq070y3dg3b\",\n\t\t.data = &sharp_lq070y3dg3b,\n\t}, {\n\t\t.compatible = \"sharp,lq101k1ly04\",\n\t\t.data = &sharp_lq101k1ly04,\n\t}, {\n\t\t.compatible = \"sharp,ls020b1dd01d\",\n\t\t.data = &sharp_ls020b1dd01d,\n\t}, {\n\t\t.compatible = \"shelly,sca07010-bfn-lnn\",\n\t\t.data = &shelly_sca07010_bfn_lnn,\n\t}, {\n\t\t.compatible = \"starry,kr070pe2t\",\n\t\t.data = &starry_kr070pe2t,\n\t}, {\n\t\t.compatible = \"startek,kd070wvfpa\",\n\t\t.data = &startek_kd070wvfpa,\n\t}, {\n\t\t.compatible = \"team-source-display,tst043015cmhx\",\n\t\t.data = &tsd_tst043015cmhx,\n\t}, {\n\t\t.compatible = \"tfc,s9700rtwv43tr-01b\",\n\t\t.data = &tfc_s9700rtwv43tr_01b,\n\t}, {\n\t\t.compatible = \"tianma,tm070jdhg30\",\n\t\t.data = &tianma_tm070jdhg30,\n\t}, {\n\t\t.compatible = \"tianma,tm070jvhg33\",\n\t\t.data = &tianma_tm070jvhg33,\n\t}, {\n\t\t.compatible = \"tianma,tm070rvhg71\",\n\t\t.data = &tianma_tm070rvhg71,\n\t}, {\n\t\t.compatible = \"ti,nspire-cx-lcd-panel\",\n\t\t.data = &ti_nspire_cx_lcd_panel,\n\t}, {\n\t\t.compatible = \"ti,nspire-classic-lcd-panel\",\n\t\t.data = &ti_nspire_classic_lcd_panel,\n\t}, {\n\t\t.compatible = \"toshiba,lt089ac29000\",\n\t\t.data = &toshiba_lt089ac29000,\n\t}, {\n\t\t.compatible = \"tpk,f07a-0102\",\n\t\t.data = &tpk_f07a_0102,\n\t}, {\n\t\t.compatible = \"tpk,f10a-0102\",\n\t\t.data = &tpk_f10a_0102,\n\t}, {\n\t\t.compatible = \"urt,umsh-8596md-t\",\n\t\t.data = &urt_umsh_8596md_parallel,\n\t}, {\n\t\t.compatible = \"urt,umsh-8596md-1t\",\n\t\t.data = &urt_umsh_8596md_parallel,\n\t}, {\n\t\t.compatible = \"urt,umsh-8596md-7t\",\n\t\t.data = &urt_umsh_8596md_parallel,\n\t}, {\n\t\t.compatible = \"urt,umsh-8596md-11t\",\n\t\t.data = &urt_umsh_8596md_lvds,\n\t}, {\n\t\t.compatible = \"urt,umsh-8596md-19t\",\n\t\t.data = &urt_umsh_8596md_lvds,\n\t}, {\n\t\t.compatible = \"urt,umsh-8596md-20t\",\n\t\t.data = &urt_umsh_8596md_parallel,\n\t}, {\n\t\t.compatible = \"vivax,tpc9150-panel\",\n\t\t.data = &vivax_tpc9150_panel,\n\t}, {\n\t\t.compatible = \"vxt,vl050-8048nt-c01\",\n\t\t.data = &vl050_8048nt_c01,\n\t}, {\n\t\t.compatible = \"winstar,wf35ltiacd\",\n\t\t.data = &winstar_wf35ltiacd,\n\t}, {\n\t\t.compatible = \"yes-optoelectronics,ytc700tlag-05-201c\",\n\t\t.data = &yes_optoelectronics_ytc700tlag_05_201c,\n\t}, {\n\t\t \n\t\t.compatible = \"panel-dpi\",\n\t\t.data = &panel_dpi,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, platform_of_match);\n\nstatic int panel_simple_platform_probe(struct platform_device *pdev)\n{\n\tconst struct panel_desc *desc;\n\n\tdesc = of_device_get_match_data(&pdev->dev);\n\tif (!desc)\n\t\treturn -ENODEV;\n\n\treturn panel_simple_probe(&pdev->dev, desc);\n}\n\nstatic void panel_simple_platform_remove(struct platform_device *pdev)\n{\n\tpanel_simple_remove(&pdev->dev);\n}\n\nstatic void panel_simple_platform_shutdown(struct platform_device *pdev)\n{\n\tpanel_simple_shutdown(&pdev->dev);\n}\n\nstatic const struct dev_pm_ops panel_simple_pm_ops = {\n\tSET_RUNTIME_PM_OPS(panel_simple_suspend, panel_simple_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\tpm_runtime_force_resume)\n};\n\nstatic struct platform_driver panel_simple_platform_driver = {\n\t.driver = {\n\t\t.name = \"panel-simple\",\n\t\t.of_match_table = platform_of_match,\n\t\t.pm = &panel_simple_pm_ops,\n\t},\n\t.probe = panel_simple_platform_probe,\n\t.remove_new = panel_simple_platform_remove,\n\t.shutdown = panel_simple_platform_shutdown,\n};\n\nstruct panel_desc_dsi {\n\tstruct panel_desc desc;\n\n\tunsigned long flags;\n\tenum mipi_dsi_pixel_format format;\n\tunsigned int lanes;\n};\n\nstatic const struct drm_display_mode auo_b080uan01_mode = {\n\t.clock = 154500,\n\t.hdisplay = 1200,\n\t.hsync_start = 1200 + 62,\n\t.hsync_end = 1200 + 62 + 4,\n\t.htotal = 1200 + 62 + 4 + 62,\n\t.vdisplay = 1920,\n\t.vsync_start = 1920 + 9,\n\t.vsync_end = 1920 + 9 + 2,\n\t.vtotal = 1920 + 9 + 2 + 8,\n};\n\nstatic const struct panel_desc_dsi auo_b080uan01 = {\n\t.desc = {\n\t\t.modes = &auo_b080uan01_mode,\n\t\t.num_modes = 1,\n\t\t.bpc = 8,\n\t\t.size = {\n\t\t\t.width = 108,\n\t\t\t.height = 272,\n\t\t},\n\t\t.connector_type = DRM_MODE_CONNECTOR_DSI,\n\t},\n\t.flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.lanes = 4,\n};\n\nstatic const struct drm_display_mode boe_tv080wum_nl0_mode = {\n\t.clock = 160000,\n\t.hdisplay = 1200,\n\t.hsync_start = 1200 + 120,\n\t.hsync_end = 1200 + 120 + 20,\n\t.htotal = 1200 + 120 + 20 + 21,\n\t.vdisplay = 1920,\n\t.vsync_start = 1920 + 21,\n\t.vsync_end = 1920 + 21 + 3,\n\t.vtotal = 1920 + 21 + 3 + 18,\n\t.flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic const struct panel_desc_dsi boe_tv080wum_nl0 = {\n\t.desc = {\n\t\t.modes = &boe_tv080wum_nl0_mode,\n\t\t.num_modes = 1,\n\t\t.size = {\n\t\t\t.width = 107,\n\t\t\t.height = 172,\n\t\t},\n\t\t.connector_type = DRM_MODE_CONNECTOR_DSI,\n\t},\n\t.flags = MIPI_DSI_MODE_VIDEO |\n\t\t MIPI_DSI_MODE_VIDEO_BURST |\n\t\t MIPI_DSI_MODE_VIDEO_SYNC_PULSE,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.lanes = 4,\n};\n\nstatic const struct drm_display_mode lg_ld070wx3_sl01_mode = {\n\t.clock = 71000,\n\t.hdisplay = 800,\n\t.hsync_start = 800 + 32,\n\t.hsync_end = 800 + 32 + 1,\n\t.htotal = 800 + 32 + 1 + 57,\n\t.vdisplay = 1280,\n\t.vsync_start = 1280 + 28,\n\t.vsync_end = 1280 + 28 + 1,\n\t.vtotal = 1280 + 28 + 1 + 14,\n};\n\nstatic const struct panel_desc_dsi lg_ld070wx3_sl01 = {\n\t.desc = {\n\t\t.modes = &lg_ld070wx3_sl01_mode,\n\t\t.num_modes = 1,\n\t\t.bpc = 8,\n\t\t.size = {\n\t\t\t.width = 94,\n\t\t\t.height = 151,\n\t\t},\n\t\t.connector_type = DRM_MODE_CONNECTOR_DSI,\n\t},\n\t.flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.lanes = 4,\n};\n\nstatic const struct drm_display_mode lg_lh500wx1_sd03_mode = {\n\t.clock = 67000,\n\t.hdisplay = 720,\n\t.hsync_start = 720 + 12,\n\t.hsync_end = 720 + 12 + 4,\n\t.htotal = 720 + 12 + 4 + 112,\n\t.vdisplay = 1280,\n\t.vsync_start = 1280 + 8,\n\t.vsync_end = 1280 + 8 + 4,\n\t.vtotal = 1280 + 8 + 4 + 12,\n};\n\nstatic const struct panel_desc_dsi lg_lh500wx1_sd03 = {\n\t.desc = {\n\t\t.modes = &lg_lh500wx1_sd03_mode,\n\t\t.num_modes = 1,\n\t\t.bpc = 8,\n\t\t.size = {\n\t\t\t.width = 62,\n\t\t\t.height = 110,\n\t\t},\n\t\t.connector_type = DRM_MODE_CONNECTOR_DSI,\n\t},\n\t.flags = MIPI_DSI_MODE_VIDEO,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.lanes = 4,\n};\n\nstatic const struct drm_display_mode panasonic_vvx10f004b00_mode = {\n\t.clock = 157200,\n\t.hdisplay = 1920,\n\t.hsync_start = 1920 + 154,\n\t.hsync_end = 1920 + 154 + 16,\n\t.htotal = 1920 + 154 + 16 + 32,\n\t.vdisplay = 1200,\n\t.vsync_start = 1200 + 17,\n\t.vsync_end = 1200 + 17 + 2,\n\t.vtotal = 1200 + 17 + 2 + 16,\n};\n\nstatic const struct panel_desc_dsi panasonic_vvx10f004b00 = {\n\t.desc = {\n\t\t.modes = &panasonic_vvx10f004b00_mode,\n\t\t.num_modes = 1,\n\t\t.bpc = 8,\n\t\t.size = {\n\t\t\t.width = 217,\n\t\t\t.height = 136,\n\t\t},\n\t\t.connector_type = DRM_MODE_CONNECTOR_DSI,\n\t},\n\t.flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE |\n\t\t MIPI_DSI_CLOCK_NON_CONTINUOUS,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.lanes = 4,\n};\n\nstatic const struct drm_display_mode lg_acx467akm_7_mode = {\n\t.clock = 150000,\n\t.hdisplay = 1080,\n\t.hsync_start = 1080 + 2,\n\t.hsync_end = 1080 + 2 + 2,\n\t.htotal = 1080 + 2 + 2 + 2,\n\t.vdisplay = 1920,\n\t.vsync_start = 1920 + 2,\n\t.vsync_end = 1920 + 2 + 2,\n\t.vtotal = 1920 + 2 + 2 + 2,\n};\n\nstatic const struct panel_desc_dsi lg_acx467akm_7 = {\n\t.desc = {\n\t\t.modes = &lg_acx467akm_7_mode,\n\t\t.num_modes = 1,\n\t\t.bpc = 8,\n\t\t.size = {\n\t\t\t.width = 62,\n\t\t\t.height = 110,\n\t\t},\n\t\t.connector_type = DRM_MODE_CONNECTOR_DSI,\n\t},\n\t.flags = 0,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.lanes = 4,\n};\n\nstatic const struct drm_display_mode osd101t2045_53ts_mode = {\n\t.clock = 154500,\n\t.hdisplay = 1920,\n\t.hsync_start = 1920 + 112,\n\t.hsync_end = 1920 + 112 + 16,\n\t.htotal = 1920 + 112 + 16 + 32,\n\t.vdisplay = 1200,\n\t.vsync_start = 1200 + 16,\n\t.vsync_end = 1200 + 16 + 2,\n\t.vtotal = 1200 + 16 + 2 + 16,\n\t.flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n};\n\nstatic const struct panel_desc_dsi osd101t2045_53ts = {\n\t.desc = {\n\t\t.modes = &osd101t2045_53ts_mode,\n\t\t.num_modes = 1,\n\t\t.bpc = 8,\n\t\t.size = {\n\t\t\t.width = 217,\n\t\t\t.height = 136,\n\t\t},\n\t\t.connector_type = DRM_MODE_CONNECTOR_DSI,\n\t},\n\t.flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |\n\t\t MIPI_DSI_MODE_VIDEO_SYNC_PULSE |\n\t\t MIPI_DSI_MODE_NO_EOT_PACKET,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.lanes = 4,\n};\n\nstatic const struct of_device_id dsi_of_match[] = {\n\t{\n\t\t.compatible = \"auo,b080uan01\",\n\t\t.data = &auo_b080uan01\n\t}, {\n\t\t.compatible = \"boe,tv080wum-nl0\",\n\t\t.data = &boe_tv080wum_nl0\n\t}, {\n\t\t.compatible = \"lg,ld070wx3-sl01\",\n\t\t.data = &lg_ld070wx3_sl01\n\t}, {\n\t\t.compatible = \"lg,lh500wx1-sd03\",\n\t\t.data = &lg_lh500wx1_sd03\n\t}, {\n\t\t.compatible = \"panasonic,vvx10f004b00\",\n\t\t.data = &panasonic_vvx10f004b00\n\t}, {\n\t\t.compatible = \"lg,acx467akm-7\",\n\t\t.data = &lg_acx467akm_7\n\t}, {\n\t\t.compatible = \"osddisplays,osd101t2045-53ts\",\n\t\t.data = &osd101t2045_53ts\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, dsi_of_match);\n\nstatic int panel_simple_dsi_probe(struct mipi_dsi_device *dsi)\n{\n\tconst struct panel_desc_dsi *desc;\n\tint err;\n\n\tdesc = of_device_get_match_data(&dsi->dev);\n\tif (!desc)\n\t\treturn -ENODEV;\n\n\terr = panel_simple_probe(&dsi->dev, &desc->desc);\n\tif (err < 0)\n\t\treturn err;\n\n\tdsi->mode_flags = desc->flags;\n\tdsi->format = desc->format;\n\tdsi->lanes = desc->lanes;\n\n\terr = mipi_dsi_attach(dsi);\n\tif (err) {\n\t\tstruct panel_simple *panel = mipi_dsi_get_drvdata(dsi);\n\n\t\tdrm_panel_remove(&panel->base);\n\t}\n\n\treturn err;\n}\n\nstatic void panel_simple_dsi_remove(struct mipi_dsi_device *dsi)\n{\n\tint err;\n\n\terr = mipi_dsi_detach(dsi);\n\tif (err < 0)\n\t\tdev_err(&dsi->dev, \"failed to detach from DSI host: %d\\n\", err);\n\n\tpanel_simple_remove(&dsi->dev);\n}\n\nstatic void panel_simple_dsi_shutdown(struct mipi_dsi_device *dsi)\n{\n\tpanel_simple_shutdown(&dsi->dev);\n}\n\nstatic struct mipi_dsi_driver panel_simple_dsi_driver = {\n\t.driver = {\n\t\t.name = \"panel-simple-dsi\",\n\t\t.of_match_table = dsi_of_match,\n\t\t.pm = &panel_simple_pm_ops,\n\t},\n\t.probe = panel_simple_dsi_probe,\n\t.remove = panel_simple_dsi_remove,\n\t.shutdown = panel_simple_dsi_shutdown,\n};\n\nstatic int __init panel_simple_init(void)\n{\n\tint err;\n\n\terr = platform_driver_register(&panel_simple_platform_driver);\n\tif (err < 0)\n\t\treturn err;\n\n\tif (IS_ENABLED(CONFIG_DRM_MIPI_DSI)) {\n\t\terr = mipi_dsi_driver_register(&panel_simple_dsi_driver);\n\t\tif (err < 0)\n\t\t\tgoto err_did_platform_register;\n\t}\n\n\treturn 0;\n\nerr_did_platform_register:\n\tplatform_driver_unregister(&panel_simple_platform_driver);\n\n\treturn err;\n}\nmodule_init(panel_simple_init);\n\nstatic void __exit panel_simple_exit(void)\n{\n\tif (IS_ENABLED(CONFIG_DRM_MIPI_DSI))\n\t\tmipi_dsi_driver_unregister(&panel_simple_dsi_driver);\n\n\tplatform_driver_unregister(&panel_simple_platform_driver);\n}\nmodule_exit(panel_simple_exit);\n\nMODULE_AUTHOR(\"Thierry Reding <treding@nvidia.com>\");\nMODULE_DESCRIPTION(\"DRM Driver for Simple Panels\");\nMODULE_LICENSE(\"GPL and additional rights\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}