**************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id: $
 *
 * Copyright (C) 2011 by Tomasz Moń
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 *************************************************************************** (7-bit) address is 0x18, the LSB is read/write flag  convert tenth of dB volume to master volume register value  0 to -63.0dB in 1dB steps, aic3x can goto -63.5 in 0.5dB steps  handle page switching once we use first page at all  switch to page 0  use autoincrement write  DAC_L1 routed to HPLOUT, mute  DAC_R1 routed to HPROUT, mute  DAC_L1 routed to MONO_LOP/M, mute  DAC_R1 routed to MONO_LOP/M, mute  DAC_L1 routed to HPLOUT, volume analog gain 0xC (-6.0dB)  DAC_R1 routed to HPROUT, volume analog gain 0xC (-6.0 dB)  DAC_L1 routed to MONO_LOP/M, gain 0x2 (-1.0dB)  DAC_R1 routed to MONO_LOP/M, gain 0x2 (-1.0dB)  public functions *
 * Init our tlv with default values
  Do software reset (self-clearing)  driver power-on time 200 ms, ramp-up step time 4 ms  Output common-move voltage 1.35V, disable LINE2[LR] bypass  Output soft-stepping = one step per fs  Audio data interface  GPIO1 used for audio serial data bus ADC word clock  BCLK and WCLK are outputs (master mode)  right-justified mode  data offset = 0 clocks  Left DAC plays left channel, Right DAC plays right channel  power left and right DAC, HPLCOM constant VCM output  HPRCOM as constant VCM output. Enable short-circuit protection
       (limit current)  DAC_L1 routed to HPLOUT  DAC_R1 routed to HPROUT  DAC_L1 routed to MONO_LOP/M  DAC_R1 routed to MONO_LOP/M  DAC_L1 routed to LEFT_LOP/M  DAC_R1 routed to RIGHT_LOP/M  LEFT_LOP/M output level 0dB, not muted  RIGHT_LOP/M output level 0dB, not muted  Enable PLL. Set Q=16, P=1  PLL J = 53  PLL D = 5211  PLL R = 1  ADC fs = fs(ref)/5.5; DAC fs = fs(ref)  HPLOUT output level 0dB, muted, high impedance  HPROUT output level 0dB, muted, high impedance  HPLCOM is high impedance when powered down, not fully powered up  HPLOUT output level 0dB, not muted, fully powered up  HPROUT output level 0dB, not muted, fully powered up  MONO_LOP output level 6dB, not muted  PGA_R is not routed to MONO_LOP/M, analog gain -52.7dB  TODO  Volume already set to this value  preserve mute bit  set gain  preserve mute bit  set gain  Nice shutdown of AIC3X codec  HPLOUT, HPROUT, HPLCOM not fully powered up  MONO_LOP/M, LEFT_LOP/M, RIGHT_LOP/M muted, not fully powered up  Power down left and right DAC  Disable PLL  mute MONO_LOP/M  HPLOUT fully powered up  HPROUT fully powered up  HPLCOM fully powered up  MONO_LOP/M not muted  HPLOUT not fully powered up  HPROUT not fully powered up  HPLCOM not fully powered up **************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id: $
 *
 * Copyright (C) 2011 by Tomasz Moń
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 *************************************************************************** (7-bit) address is 0x18, the LSB is read/write flag  convert tenth of dB volume to master volume register value  0 to -63.0dB in 1dB steps, aic3x can goto -63.5 in 0.5dB steps  handle page switching once we use first page at all  switch to page 0  use autoincrement write  DAC_L1 routed to HPLOUT, mute  DAC_R1 routed to HPROUT, mute  DAC_L1 routed to MONO_LOP/M, mute  DAC_R1 routed to MONO_LOP/M, mute  DAC_L1 routed to HPLOUT, volume analog gain 0xC (-6.0dB)  DAC_R1 routed to HPROUT, volume analog gain 0xC (-6.0 dB)  DAC_L1 routed to MONO_LOP/M, gain 0x2 (-1.0dB)  DAC_R1 routed to MONO_LOP/M, gain 0x2 (-1.0dB)  public functions *
 * Init our tlv with default values
  Do software reset (self-clearing)  driver power-on time 200 ms, ramp-up step time 4 ms  Output common-move voltage 1.35V, disable LINE2[LR] bypass  Output soft-stepping = one step per fs  Audio data interface  GPIO1 used for audio serial data bus ADC word clock  BCLK and WCLK are outputs (master mode)  right-justified mode  data offset = 0 clocks  Left DAC plays left channel, Right DAC plays right channel  power left and right DAC, HPLCOM constant VCM output  HPRCOM as constant VCM output. Enable short-circuit protection
       (limit current)  DAC_L1 routed to HPLOUT  DAC_R1 routed to HPROUT  DAC_L1 routed to MONO_LOP/M  DAC_R1 routed to MONO_LOP/M  DAC_L1 routed to LEFT_LOP/M  DAC_R1 routed to RIGHT_LOP/M  LEFT_LOP/M output level 0dB, not muted  RIGHT_LOP/M output level 0dB, not muted  Enable PLL. Set Q=16, P=1  PLL J = 53  PLL D = 5211  PLL R = 1  ADC fs = fs(ref)/5.5; DAC fs = fs(ref)  HPLOUT output level 0dB, muted, high impedance  HPROUT output level 0dB, muted, high impedance  HPLCOM is high impedance when powered down, not fully powered up  HPLOUT output level 0dB, not muted, fully powered up  HPROUT output level 0dB, not muted, fully powered up  MONO_LOP output level 6dB, not muted  PGA_R is not routed to MONO_LOP/M, analog gain -52.7dB  TODO  Volume already set to this value  preserve mute bit  set gain  preserve mute bit  set gain  Nice shutdown of AIC3X codec  HPLOUT, HPROUT, HPLCOM not fully powered up  MONO_LOP/M, LEFT_LOP/M, RIGHT_LOP/M muted, not fully powered up  Power down left and right DAC  Disable PLL  mute MONO_LOP/M  HPLOUT fully powered up  HPROUT fully powered up  HPLCOM fully powered up  MONO_LOP/M not muted  HPLOUT not fully powered up  HPROUT not fully powered up  HPLCOM not fully powered up **************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id: $
 *
 * Copyright (C) 2011 by Tomasz Moń
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 *************************************************************************** (7-bit) address is 0x18, the LSB is read/write flag  convert tenth of dB volume to master volume register value  0 to -63.0dB in 1dB steps, aic3x can goto -63.5 in 0.5dB steps  handle page switching once we use first page at all  switch to page 0  use autoincrement write  DAC_L1 routed to HPLOUT, mute  DAC_R1 routed to HPROUT, mute  DAC_L1 routed to MONO_LOP/M, mute  DAC_R1 routed to MONO_LOP/M, mute  DAC_L1 routed to HPLOUT, volume analog gain 0xC (-6.0dB)  DAC_R1 routed to HPROUT, volume analog gain 0xC (-6.0 dB)  DAC_L1 routed to MONO_LOP/M, gain 0x2 (-1.0dB)  DAC_R1 routed to MONO_LOP/M, gain 0x2 (-1.0dB)  public functions *
 * Init our tlv with default values
  Do software reset (self-clearing)  driver power-on time 200 ms, ramp-up step time 4 ms  Output common-move voltage 1.35V, disable LINE2[LR] bypass  Output soft-stepping = one step per fs  Audio data interface  GPIO1 used for audio serial data bus ADC word clock  BCLK and WCLK are outputs (master mode)  right-justified mode  data offset = 0 clocks  Left DAC plays left channel, Right DAC plays right channel  power left and right DAC, HPLCOM constant VCM output  HPRCOM as constant VCM output. Enable short-circuit protection
       (limit current)  DAC_L1 routed to HPLOUT  DAC_R1 routed to HPROUT  DAC_L1 routed to MONO_LOP/M  DAC_R1 routed to MONO_LOP/M  DAC_L1 routed to LEFT_LOP/M  DAC_R1 routed to RIGHT_LOP/M  LEFT_LOP/M output level 0dB, not muted  RIGHT_LOP/M output level 0dB, not muted  Enable PLL. Set Q=16, P=1  PLL J = 53  PLL D = 5211  PLL R = 1  ADC fs = fs(ref)/5.5; DAC fs = fs(ref)  HPLOUT output level 0dB, muted, high impedance  HPROUT output level 0dB, muted, high impedance  HPLCOM is high impedance when powered down, not fully powered up  HPLOUT output level 0dB, not muted, fully powered up  HPROUT output level 0dB, not muted, fully powered up  MONO_LOP output level 6dB, not muted  PGA_R is not routed to MONO_LOP/M, analog gain -52.7dB  TODO  Volume already set to this value  preserve mute bit  set gain  preserve mute bit  set gain  Nice shutdown of AIC3X codec  HPLOUT, HPROUT, HPLCOM not fully powered up  MONO_LOP/M, LEFT_LOP/M, RIGHT_LOP/M muted, not fully powered up  Power down left and right DAC  Disable PLL  mute MONO_LOP/M  HPLOUT fully powered up  HPROUT fully powered up  HPLCOM fully powered up  MONO_LOP/M not muted  HPLOUT not fully powered up  HPROUT not fully powered up  HPLCOM not fully powered up 