 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LEDDC
Version: O-2018.06
Date   : Sat Apr 15 16:51:56 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ctrl/inbuf_icnt_reg[0]
              (rising edge-triggered flip-flop clocked by DCK)
  Endpoint: ctrl/inbuf_icnt_reg[9]
            (rising edge-triggered flip-flop clocked by DCK)
  Path Group: DCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LEDDC              tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DCK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  ctrl/inbuf_icnt_reg[0]/CK (DFFRX1)                      0.00       1.00 r
  ctrl/inbuf_icnt_reg[0]/Q (DFFRX1)                       0.71       1.71 r
  ctrl/add_153_S2/A[0] (CTRL_DW01_inc_5)                  0.00       1.71 r
  ctrl/add_153_S2/U1_1_1/CO (ADDHXL)                      0.36       2.07 r
  ctrl/add_153_S2/U1_1_2/CO (ADDHXL)                      0.35       2.42 r
  ctrl/add_153_S2/U1_1_3/CO (ADDHXL)                      0.35       2.78 r
  ctrl/add_153_S2/U1_1_4/CO (ADDHXL)                      0.35       3.13 r
  ctrl/add_153_S2/U1_1_5/CO (ADDHXL)                      0.35       3.48 r
  ctrl/add_153_S2/U1_1_6/CO (ADDHXL)                      0.35       3.84 r
  ctrl/add_153_S2/U1_1_7/CO (ADDHXL)                      0.35       4.19 r
  ctrl/add_153_S2/U1_1_8/CO (ADDHXL)                      0.35       4.54 r
  ctrl/add_153_S2/U2/Y (XOR2X1)                           0.27       4.80 r
  ctrl/add_153_S2/SUM[9] (CTRL_DW01_inc_5)                0.00       4.80 r
  ctrl/U90/Y (OAI2BB2XL)                                  0.33       5.13 r
  ctrl/inbuf_icnt_reg[9]/D (DFFRX1)                       0.00       5.13 r
  data arrival time                                                  5.13

  clock DCK (rise edge)                                1300.00    1300.00
  clock network delay (ideal)                             1.00    1301.00
  clock uncertainty                                      -0.10    1300.90
  ctrl/inbuf_icnt_reg[9]/CK (DFFRX1)                      0.00    1300.90 r
  library setup time                                     -0.29    1300.61
  data required time                                              1300.61
  --------------------------------------------------------------------------
  data required time                                              1300.61
  data arrival time                                                 -5.13
  --------------------------------------------------------------------------
  slack (MET)                                                     1295.48


  Startpoint: ctrl/obcnt_reg[4]
              (rising edge-triggered flip-flop clocked by GCK)
  Endpoint: OUT[12] (output port clocked by GCK)
  Path Group: GCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LEDDC              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock GCK (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  ctrl/obcnt_reg[4]/CK (DFFRX4)            0.00       1.00 r
  ctrl/obcnt_reg[4]/Q (DFFRX4)             0.40       1.40 r
  ctrl/obcnt[4] (CTRL)                     0.00       1.40 r
  ob/obcnt[4] (OUT_BLOCK)                  0.00       1.40 r
  ob/U145/Y (BUFX16)                       0.15       1.55 r
  ob/U742/Y (CLKINVX1)                     0.33       1.88 f
  ob/U1488/Y (NAND2X1)                     0.40       2.29 r
  ob/U178/Y (OAI222X1)                     0.38       2.66 f
  ob/U1489/Y (OAI222XL)                    0.64       3.30 r
  ob/U170/Y (OAI21X1)                      0.27       3.57 f
  ob/U351/Y (AOI221X1)                     0.49       4.06 r
  ob/U320/Y (OAI21X4)                      0.14       4.21 f
  ob/OUT[12] (OUT_BLOCK)                   0.00       4.21 f
  U10/Y (BUFX12)                           0.19       4.40 f
  OUT[12] (out)                            0.00       4.40 f
  data arrival time                                   4.40

  clock GCK (rise edge)                    4.50       4.50
  clock network delay (ideal)              1.00       5.50
  clock uncertainty                       -0.10       5.40
  output external delay                   -1.00       4.40
  data required time                                  4.40
  -----------------------------------------------------------
  data required time                                  4.40
  data arrival time                                  -4.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
