INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/DP_Weight_Memory/ip/DP_Weight_Memory_blk_mem_gen_0_0/sim/DP_Weight_Memory_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_Weight_Memory_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/DP_Weight_Memory/sim/DP_Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/DP_Weight_Memory/hdl/DP_Weight_Memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_Weight_Memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/imports/rtl/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sim_1/imports/tb/image_loader_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_image_loader_module
