var searchData=
[
  ['o_20operation_20functions_0',['I/O operation functions',['../group___d_m_a___exported___functions___group2.html',1,'']]],
  ['o_20pin_20access_1',['CMSIS-DAP Hardware I/O Pin Access',['../group___d_a_p___config___port_i_o__gr.html',1,'']]],
  ['o_20pin_20access_20functions_2',['DAP Hardware I/O Pin Access Functions',['../group___d_a_p___config___port_i_o__gr.html#autotoc_md0',1,'']]],
  ['oar1_3',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef::OAR1'],['../struct_f_m_p_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'FMPI2C_TypeDef::OAR1']]],
  ['oar2_4',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef::OAR2'],['../struct_f_m_p_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'FMPI2C_TypeDef::OAR2']]],
  ['ob_5fbor_5flevel1_5',['OB_BOR_LEVEL1',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#ga3a888b788e75f0bc1f9add85c9ccd9d6',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel2_6',['OB_BOR_LEVEL2',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#gad678e849fcf817f6ed2d837538e8ebc2',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel3_7',['OB_BOR_LEVEL3',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#ga3132b8202c0a345e9dd33d136714b046',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5foff_8',['OB_BOR_OFF',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#gaabc231cb1d05a94fe860f67bb5a37b12',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_9',['OB_IWDG_HW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_10',['OB_IWDG_SW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_11',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5fno_5frst_12',['OB_STDBY_NO_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_13',['OB_STDBY_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst_14',['OB_STOP_NO_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_15',['OB_STOP_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fdisable_16',['OB_WRPSTATE_DISABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_17',['OB_WRPSTATE_ENABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f4xx_hal_flash_ex.h']]],
  ['observation_20registers_18',['Software Test Library Observation Registers',['../group___s_t_l___type.html',1,'']]],
  ['ocfastmode_19',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_20',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_21',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_22',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_23',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocolr_24',['OCOLR',['../struct_d_m_a2_d___type_def.html#a5ec0a83694c97af7786583ef37fb795c',1,'DMA2D_TypeDef']]],
  ['ocpolarity_25',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['odr_26',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['of_20cmsis_20dsp_27',['Revision History of CMSIS-DSP',['../index.html#rev',1,'']]],
  ['of_20stop_20bits_28',['of Stop Bits',['../group___s_m_a_r_t_c_a_r_d___stop___bits.html',1,'SMARTCARD Number of Stop Bits'],['../group___u_a_r_t___stop___bits.html',1,'UART Number of Stop Bits'],['../group___u_s_a_r_t___stop___bits.html',1,'USART Number of Stop Bits']]],
  ['offset_29',['Offset',['../struct_a_d_c___channel_conf_type_def.html#a674f76759cbcc4b3efb7f8db8aed67bb',1,'ADC_ChannelConfTypeDef::Offset'],['../group___basic_offset.html',1,'Vector Offset']]],
  ['offstate_20selection_20for_20idle_20mode_20state_30',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_31',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['offstateidlemode_32',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_33',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['omar_34',['OMAR',['../struct_d_m_a2_d___type_def.html#ab6be353d6107a8bb0641a438ac0eb93d',1,'DMA2D_TypeDef']]],
  ['on_20tamper_20detection_20definitions_35',['RTCEx Tamper TimeStamp On Tamper Detection Definitions',['../group___r_t_c_ex___tamper___time_stamp_on_tamper_detection___definitions.html',1,'']]],
  ['one_20pulse_20functions_36',['One Pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_37',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['onebyfftlen_38',['onebyfftLen',['../structarm__cfft__radix2__instance__f32.html#acf295a7b97b7d48a9cae4d1ab5ed00f6',1,'arm_cfft_radix2_instance_f32::onebyfftLen'],['../structarm__cfft__radix4__instance__f32.html#acf295a7b97b7d48a9cae4d1ab5ed00f6',1,'arm_cfft_radix4_instance_f32::onebyfftLen']]],
  ['oor_39',['OOR',['../struct_d_m_a2_d___type_def.html#afe934616b06edb746effd439206836a5',1,'DMA2D_TypeDef']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_40',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_41',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['operation_20definitions_42',['RTC Store Operation Definitions',['../group___r_t_c___store_operation___definitions.html',1,'']]],
  ['operation_20functions_43',['operation functions',['../group___d_m_a___exported___functions___group2.html',1,'I/O operation functions'],['../group___i2_c___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___s_m_b_u_s___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___e_x_t_i___exported___functions___group2.html',1,'IO operation functions'],['../group___i_w_d_g___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions']]],
  ['opfccr_44',['OPFCCR',['../struct_d_m_a2_d___type_def.html#a79db32535165c766c9de2374a27ed059',1,'DMA2D_TypeDef']]],
  ['optcr_45',['OPTCR',['../struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595',1,'FLASH_TypeDef']]],
  ['optcr1_46',['OPTCR1',['../struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0',1,'FLASH_TypeDef']]],
  ['optcr_5fbyte0_5faddress_47',['OPTCR_BYTE0_ADDRESS',['../group___f_l_a_s_h___private___constants.html#ga8223df020203a97af44e4b14e219d01e',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte1_5faddress_48',['OPTCR_BYTE1_ADDRESS',['../group___f_l_a_s_h___private___constants.html#ga3c08568a9b3a9d213a70eff8e87117ac',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte2_5faddress_49',['OPTCR_BYTE2_ADDRESS',['../group___f_l_a_s_h___private___constants.html#ga600e8029b876676da246a62924a294c7',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte3_5faddress_50',['OPTCR_BYTE3_ADDRESS',['../group___f_l_a_s_h___private___constants.html#gab0cdb1b585010a65ca09ecf67055fb94',1,'stm32f4xx_hal_flash.h']]],
  ['option_20bytes_20iwatchdog_51',['FLASH Option Bytes IWatchdog',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html',1,'']]],
  ['option_20bytes_20nrst_5fstdby_52',['FLASH Option Bytes nRST_STDBY',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html',1,'']]],
  ['option_20bytes_20nrst_5fstop_53',['FLASH Option Bytes nRST_STOP',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20pc_20readwrite_20protection_54',['FLASH Option Bytes PC ReadWrite Protection',['../group___f_l_a_s_h_ex___option___bytes___p_c___read_write___protection.html',1,'']]],
  ['option_20bytes_20read_20protection_55',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html',1,'']]],
  ['option_20bytes_20write_20protection_56',['FLASH Option Bytes Write Protection',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html',1,'']]],
  ['option_20type_57',['Option Type',['../group___f_l_a_s_h_ex___advanced___option___type.html',1,'FLASH Advanced Option Type'],['../group___f_l_a_s_h_ex___option___type.html',1,'FLASH Option Type']]],
  ['optionbyte_5fbor_58',['OPTIONBYTE_BOR',['../group___f_l_a_s_h_ex___option___type.html#gaf4063216c8386467d187663190936c07',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_59',['OPTIONBYTE_RDP',['../group___f_l_a_s_h_ex___option___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_60',['OPTIONBYTE_USER',['../group___f_l_a_s_h_ex___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_61',['OPTIONBYTE_WRP',['../group___f_l_a_s_h_ex___option___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optiontype_62',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_63',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['or_64',['OR',['../struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef::OR'],['../struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'LPTIM_TypeDef::OR'],['../group___xor.html',1,'Vector bitwise exclusive OR'],['../group___or.html',1,'Vector bitwise inclusive OR']]],
  ['os_5fmail_5fqueue_5fs_65',['os_mail_queue_s',['../structos__mail__queue__s.html',1,'']]],
  ['os_5fmailq_5fdef_66',['os_mailQ_def',['../structos__mail_q__def.html',1,'']]],
  ['os_5fmessageq_5fdef_67',['os_messageQ_def',['../structos__message_q__def.html',1,'']]],
  ['os_5fmutex_5fdef_68',['os_mutex_def',['../structos__mutex__def.html',1,'']]],
  ['os_5fpool_5fdef_69',['os_pool_def',['../structos__pool__def.html',1,'']]],
  ['os_5fsemaphore_5fdef_70',['os_semaphore_def',['../structos__semaphore__def.html',1,'']]],
  ['os_5fsystick_2ec_71',['os_systick.c',['../os__systick_8c.html',1,'']]],
  ['os_5fthread_5fdef_72',['os_thread_def',['../structos__thread__def.html',1,'']]],
  ['os_5ftick_2eh_73',['os_tick.h',['../os__tick_8h.html',1,'']]],
  ['os_5ftick_5facknowledgeirq_74',['OS_Tick_AcknowledgeIRQ',['../os__tick_8h.html#a14c430d2b363ebd9f904b0822a9314e7',1,'OS_Tick_AcknowledgeIRQ(void):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#a14c430d2b363ebd9f904b0822a9314e7',1,'OS_Tick_AcknowledgeIRQ(void):&#160;os_tick_gtim.c']]],
  ['os_5ftick_5fdisable_75',['OS_Tick_Disable',['../os__tick_8h.html#a50fc040b66fabd1945d2bd1d0d05661d',1,'OS_Tick_Disable(void):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#a50fc040b66fabd1945d2bd1d0d05661d',1,'OS_Tick_Disable(void):&#160;os_tick_gtim.c']]],
  ['os_5ftick_5fenable_76',['OS_Tick_Enable',['../os__tick_8h.html#aaa0d6ddef6816e8e5650fde3daf191e7',1,'OS_Tick_Enable(void):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#aaa0d6ddef6816e8e5650fde3daf191e7',1,'OS_Tick_Enable(void):&#160;os_tick_gtim.c']]],
  ['os_5ftick_5fgetclock_77',['OS_Tick_GetClock',['../os__tick_8h.html#a936217ea28236fb57648973e0d8f627a',1,'OS_Tick_GetClock(void):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#a936217ea28236fb57648973e0d8f627a',1,'OS_Tick_GetClock(void):&#160;os_tick_gtim.c']]],
  ['os_5ftick_5fgetcount_78',['OS_Tick_GetCount',['../os__tick_8h.html#aa64a145a554f1e5077848938d7f39c92',1,'OS_Tick_GetCount(void):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#aa64a145a554f1e5077848938d7f39c92',1,'OS_Tick_GetCount(void):&#160;os_tick_gtim.c']]],
  ['os_5ftick_5fgetinterval_79',['OS_Tick_GetInterval',['../os__tick_8h.html#a123151dc19d5a94a68f12cdbf61a9bb5',1,'OS_Tick_GetInterval(void):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#a123151dc19d5a94a68f12cdbf61a9bb5',1,'OS_Tick_GetInterval(void):&#160;os_tick_gtim.c']]],
  ['os_5ftick_5fgetirqn_80',['OS_Tick_GetIRQn',['../os__tick_8h.html#aa8b4eca23e3ffe2df403291958cdc905',1,'OS_Tick_GetIRQn(void):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#aa8b4eca23e3ffe2df403291958cdc905',1,'OS_Tick_GetIRQn(void):&#160;os_tick_gtim.c']]],
  ['os_5ftick_5fgetoverflow_81',['OS_Tick_GetOverflow',['../os__tick_8h.html#a8a30df14420fb3372dbce9f91de46a88',1,'OS_Tick_GetOverflow(void):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#a8a30df14420fb3372dbce9f91de46a88',1,'OS_Tick_GetOverflow(void):&#160;os_tick_gtim.c']]],
  ['os_5ftick_5fgtim_2ec_82',['os_tick_gtim.c',['../os__tick__gtim_8c.html',1,'']]],
  ['os_5ftick_5fptim_2ec_83',['os_tick_ptim.c',['../os__tick__ptim_8c.html',1,'']]],
  ['os_5ftick_5fsetup_84',['OS_Tick_Setup',['../os__tick_8h.html#a5eeffb4d9dc6c6802fee8898096d9a59',1,'OS_Tick_Setup(uint32_t freq, IRQHandler_t handler):&#160;os_tick_gtim.c'],['../os__tick__gtim_8c.html#a5eeffb4d9dc6c6802fee8898096d9a59',1,'OS_Tick_Setup(uint32_t freq, IRQHandler_t handler):&#160;os_tick_gtim.c']]],
  ['os_5ftimer_5fdef_85',['os_timer_def',['../structos__timer__def.html',1,'']]],
  ['oscillator_20type_86',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_87',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['osevent_88',['osEvent',['../structos_event.html',1,'']]],
  ['oseventflagsattr_5ft_89',['osEventFlagsAttr_t',['../structos_event_flags_attr__t.html',1,'']]],
  ['osmemorypoolattr_5ft_90',['osMemoryPoolAttr_t',['../structos_memory_pool_attr__t.html',1,'']]],
  ['osmessagequeueattr_5ft_91',['osMessageQueueAttr_t',['../structos_message_queue_attr__t.html',1,'']]],
  ['osmutexattr_5ft_92',['osMutexAttr_t',['../structos_mutex_attr__t.html',1,'']]],
  ['ospeedr_93',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ossemaphoreattr_5ft_94',['osSemaphoreAttr_t',['../structos_semaphore_attr__t.html',1,'']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_95',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_96',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['osthreadattr_5ft_97',['osThreadAttr_t',['../structos_thread_attr__t.html',1,'']]],
  ['ostimerattr_5ft_98',['osTimerAttr_t',['../structos_timer_attr__t.html',1,'']]],
  ['osversion_5ft_99',['osVersion_t',['../structos_version__t.html',1,'']]],
  ['otg_5ffs_5firqhandler_100',['OTG_FS_IRQHandler',['../stm32f4xx__it_8h.html#a75135d7a041e2932e9903e8a345b3fc4',1,'OTG_FS_IRQHandler(void):&#160;stm32f4xx_it.c'],['../stm32f4xx__it_8c.html#a75135d7a041e2932e9903e8a345b3fc4',1,'OTG_FS_IRQHandler(void):&#160;stm32f4xx_it.c']]],
  ['otg_5ffs_5firqn_101',['OTG_FS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f401xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f401xe.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f405xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f407xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f411xe.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f412cx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f412rx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f412vx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f412zx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f413xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f415xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f417xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f423xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f427xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f429xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f437xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f439xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f446xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f469xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'OTG_FS_IRQn:&#160;stm32f479xx.h']]],
  ['otg_5ffs_5fwkup_5firqn_102',['OTG_FS_WKUP_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f401xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f401xe.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f405xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f407xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f411xe.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f412cx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f412rx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f412vx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f412zx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f413xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f415xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f417xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f423xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f427xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f429xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f437xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f439xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f446xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f469xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'OTG_FS_WKUP_IRQn:&#160;stm32f479xx.h']]],
  ['otg_5fhs_5fep1_5fin_5firqn_103',['OTG_HS_EP1_IN_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f405xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f407xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f415xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f417xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f427xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f429xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f437xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f439xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f446xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f469xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'OTG_HS_EP1_IN_IRQn:&#160;stm32f479xx.h']]],
  ['otg_5fhs_5fep1_5fout_5firqn_104',['OTG_HS_EP1_OUT_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f405xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f407xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f415xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f417xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f427xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f429xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f437xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f439xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f446xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f469xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'OTG_HS_EP1_OUT_IRQn:&#160;stm32f479xx.h']]],
  ['otg_5fhs_5firqn_105',['OTG_HS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f405xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f407xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f415xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f417xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f427xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f429xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f437xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f439xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f446xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f469xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'OTG_HS_IRQn:&#160;stm32f479xx.h']]],
  ['otg_5fhs_5fwkup_5firqn_106',['OTG_HS_WKUP_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f405xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f407xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f415xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f417xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f427xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f429xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f437xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f439xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f446xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f469xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'OTG_HS_WKUP_IRQn:&#160;stm32f479xx.h']]],
  ['otyper_107',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['out_108',['RTC Output Type ALARM OUT',['../group___r_t_c___output___type___a_l_a_r_m___o_u_t.html',1,'']]],
  ['output_109',['I2S MCLK Output',['../group___i2_s___m_c_l_k___output.html',1,'']]],
  ['output_110',['OutPut',['../struct_r_t_c___init_type_def.html#a1ac04944c56d427908f5dec0bd80155f',1,'RTC_InitTypeDef']]],
  ['output_20compare_20and_20pwm_20modes_111',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['output_20compare_20functions_112',['Output Compare functions',['../group___t_i_m_ex___exported___functions___group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group___t_i_m___exported___functions___group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_113',['Output Compare Idle State',['../group___t_i_m___output___compare___n___idle___state.html',1,'TIM Complementary Output Compare Idle State'],['../group___t_i_m___output___compare___idle___state.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_114',['Output Compare Polarity',['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_115',['Output Compare State',['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State']]],
  ['output_20enable_116',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['output_20fast_20state_117',['TIM Output Fast State',['../group___t_i_m___output___fast___state.html',1,'']]],
  ['output_20operation_20functions_118',['Output operation functions',['../group___i2_c___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___s_m_b_u_s___exported___functions___group2.html',1,'Input and Output operation functions']]],
  ['output_20polarity_20definitions_119',['RTC Output Polarity Definitions',['../group___r_t_c___output___polarity___definitions.html',1,'']]],
  ['output_20selection_20definitions_120',['Output Selection Definitions',['../group___r_t_c___output__selection___definitions.html',1,'RTC Output Selection Definitions'],['../group___r_t_c_ex___calib___output__selection___definitions.html',1,'RTCEx Calib Output Selection Definitions']]],
  ['output_20type_20alarm_20out_121',['RTC Output Type ALARM OUT',['../group___r_t_c___output___type___a_l_a_r_m___o_u_t.html',1,'']]],
  ['output_5foffset_122',['output_offset',['../structcmsis__nn__conv__params.html#ab1dde269b1116cc98371e23a97740a58',1,'cmsis_nn_conv_params::output_offset'],['../structcmsis__nn__dw__conv__params.html#ab1dde269b1116cc98371e23a97740a58',1,'cmsis_nn_dw_conv_params::output_offset'],['../structcmsis__nn__fc__params.html#ab1dde269b1116cc98371e23a97740a58',1,'cmsis_nn_fc_params::output_offset'],['../structcmsis__nn__svdf__params.html#ab1dde269b1116cc98371e23a97740a58',1,'cmsis_nn_svdf_params::output_offset']]],
  ['outputpolarity_123',['OutPutPolarity',['../struct_r_t_c___init_type_def.html#a1db55b29ddfca7107f6ef6389e13d423',1,'RTC_InitTypeDef']]],
  ['outputtype_124',['OutPutType',['../struct_r_t_c___init_type_def.html#ad01c869fb5e798c037f1d0b04a52d80d',1,'RTC_InitTypeDef']]],
  ['over_20sampling_125',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['oversampling_126',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['ownaddress1_127',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef::OwnAddress1'],['../struct_s_m_b_u_s___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'SMBUS_InitTypeDef::OwnAddress1']]],
  ['ownaddress2_128',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef::OwnAddress2'],['../struct_s_m_b_u_s___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'SMBUS_InitTypeDef::OwnAddress2']]]
];
