<profile>

<section name = "Vitis HLS Report for 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'" level="0">
<item name = "Date">Sat Feb 14 12:50:40 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">cnn_accl</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4065, 4065, 40.650 us, 40.650 us, 4059, 4059, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3">4063, 4063, 11, 3, 1, 1352, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 42, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 11, 1036, 991, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 349, -</column>
<column name="Register">-, -, 470, 32, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U190">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U191">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U192">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U193">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U194">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln73_fu_261_p2">+, 0, 0, 18, 11, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln73_fu_255_p2">icmp, 0, 0, 18, 11, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add9_fu_56">9, 2, 32, 64</column>
<column name="add_110_fu_60">9, 2, 32, 64</column>
<column name="add_211_fu_64">9, 2, 32, 64</column>
<column name="add_312_fu_68">9, 2, 32, 64</column>
<column name="add_413_fu_72">9, 2, 32, 64</column>
<column name="add_514_fu_76">9, 2, 32, 64</column>
<column name="add_615_fu_80">9, 2, 32, 64</column>
<column name="add_716_fu_84">9, 2, 32, 64</column>
<column name="add_817_fu_88">9, 2, 32, 64</column>
<column name="add_918_fu_92">9, 2, 32, 64</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_add9_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_110_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_211_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_312_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_413_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_514_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_615_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_716_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_817_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add_918_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_indvar_flatten30_load">9, 2, 11, 22</column>
<column name="grp_fu_176_p0">20, 4, 32, 128</column>
<column name="grp_fu_180_p0">20, 4, 32, 128</column>
<column name="grp_fu_184_p0">14, 3, 32, 96</column>
<column name="grp_fu_188_p0">14, 3, 32, 96</column>
<column name="indvar_flatten30_fu_96">9, 2, 11, 22</column>
<column name="pool_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add9_fu_56">32, 0, 32, 0</column>
<column name="add_110_fu_60">32, 0, 32, 0</column>
<column name="add_211_fu_64">32, 0, 32, 0</column>
<column name="add_312_fu_68">32, 0, 32, 0</column>
<column name="add_413_fu_72">32, 0, 32, 0</column>
<column name="add_514_fu_76">32, 0, 32, 0</column>
<column name="add_615_fu_80">32, 0, 32, 0</column>
<column name="add_716_fu_84">32, 0, 32, 0</column>
<column name="add_817_fu_88">32, 0, 32, 0</column>
<column name="add_918_fu_92">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln73_reg_493">1, 0, 1, 0</column>
<column name="indvar_flatten30_fu_96">11, 0, 11, 0</column>
<column name="mul_reg_507">32, 0, 32, 0</column>
<column name="pool_stream_read_reg_497">32, 0, 32, 0</column>
<column name="icmp_ln73_reg_493">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="pool_stream_dout">in, 32, ap_fifo, pool_stream, pointer</column>
<column name="pool_stream_num_data_valid">in, 3, ap_fifo, pool_stream, pointer</column>
<column name="pool_stream_fifo_cap">in, 3, ap_fifo, pool_stream, pointer</column>
<column name="pool_stream_empty_n">in, 1, ap_fifo, pool_stream, pointer</column>
<column name="pool_stream_read">out, 1, ap_fifo, pool_stream, pointer</column>
<column name="add_918_out">out, 32, ap_vld, add_918_out, pointer</column>
<column name="add_918_out_ap_vld">out, 1, ap_vld, add_918_out, pointer</column>
<column name="add_817_out">out, 32, ap_vld, add_817_out, pointer</column>
<column name="add_817_out_ap_vld">out, 1, ap_vld, add_817_out, pointer</column>
<column name="add_716_out">out, 32, ap_vld, add_716_out, pointer</column>
<column name="add_716_out_ap_vld">out, 1, ap_vld, add_716_out, pointer</column>
<column name="add_615_out">out, 32, ap_vld, add_615_out, pointer</column>
<column name="add_615_out_ap_vld">out, 1, ap_vld, add_615_out, pointer</column>
<column name="add_514_out">out, 32, ap_vld, add_514_out, pointer</column>
<column name="add_514_out_ap_vld">out, 1, ap_vld, add_514_out, pointer</column>
<column name="add_413_out">out, 32, ap_vld, add_413_out, pointer</column>
<column name="add_413_out_ap_vld">out, 1, ap_vld, add_413_out, pointer</column>
<column name="add_312_out">out, 32, ap_vld, add_312_out, pointer</column>
<column name="add_312_out_ap_vld">out, 1, ap_vld, add_312_out, pointer</column>
<column name="add_211_out">out, 32, ap_vld, add_211_out, pointer</column>
<column name="add_211_out_ap_vld">out, 1, ap_vld, add_211_out, pointer</column>
<column name="add_110_out">out, 32, ap_vld, add_110_out, pointer</column>
<column name="add_110_out_ap_vld">out, 1, ap_vld, add_110_out, pointer</column>
<column name="add9_out">out, 32, ap_vld, add9_out, pointer</column>
<column name="add9_out_ap_vld">out, 1, ap_vld, add9_out, pointer</column>
</table>
</item>
</section>
</profile>
