Block Name,Block Description,Block Coverage,Block Backdoor,Block Component Name,Block Instance Name,Block Instance Type,Block Instance Description,Block Instance Dimension,Block Instance Backdoor,Block Instance No Reg Tests,Block Instance No Reg Access Test,Block Instance No Reg Shared Access Test,Block Instance No Reg Bit Bash Test,Block Instance No Reg HW Reset Test,Block Instance No Mem Tests,Block Instance No Mem Access Test,Block Instance No Mem Shared Access Test,Block Instance No Mem Walk Test,Project Extra Imports
weight_memory_config_block,,,,,,,,,,,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_cfg,cfg,reg,Change settings for virtual memory mode of the weight memory,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_vmm_mram_page_idx,vmm_mram_page_idx,reg,Index of the currently stored page in MRAM.,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_vmm_sram_page_idx,vmm_sram_page_idx,reg,Index of the currently stored page in SRAM.,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_vmm_status,vmm_status,reg,Status of virtual memory mode.,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_clk_div,mram_clk_div,reg,"Change the clock divider settings of the MRAM banks. The MRAMs are
driven with SoC Clock divided by CLK_DIV_CFG*2 (thus even division only).
A value of zero bypasses the divider thus directly driving MRAM with SoC clock.",,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_pwr_0,mram_bank_pwr_0,reg,Change the power state of the individual MRAM banks,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_pwr_1,mram_bank_pwr_1,reg,Change the power state of the individual MRAM banks,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_pwr_2,mram_bank_pwr_2,reg,Change the power state of the individual MRAM banks,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_pwr_3,mram_bank_pwr_3,reg,Change the power state of the individual MRAM banks,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_status_0,mram_bank_status_0,reg,Change the power state of the individual MRAM banks,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_status_1,mram_bank_status_1,reg,Change the power state of the individual MRAM banks,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_status_2,mram_bank_status_2,reg,Change the power state of the individual MRAM banks,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_status_3,mram_bank_status_3,reg,Change the power state of the individual MRAM banks,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_seq_cfga_0,mram_bank_seq_cfga_0,reg,Change the power sequencing durations,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_seq_cfga_1,mram_bank_seq_cfga_1,reg,Change the power sequencing durations,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_seq_cfga_2,mram_bank_seq_cfga_2,reg,Change the power sequencing durations,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_seq_cfga_3,mram_bank_seq_cfga_3,reg,Change the power sequencing durations,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_seq_cfgb_0,mram_bank_seq_cfgb_0,reg,Change the power sequencing durations,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_seq_cfgb_1,mram_bank_seq_cfgb_1,reg,Change the power sequencing durations,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_seq_cfgb_2,mram_bank_seq_cfgb_2,reg,Change the power sequencing durations,,%(FIELDS),,,,,,,,,,
weight_memory_config_block,,,,weight_memory_config_mram_bank_seq_cfgb_3,mram_bank_seq_cfgb_3,reg,Change the power sequencing durations,,%(FIELDS),,,,,,,,,,
