# SPDX-License-Identifier: Apache-2.0
# Copyright (c) 2025 FlyDSL Project Contributors

from typing import List, Tuple

from ...runtime.device import get_rocm_arch, get_warp_size
from ...utils import env
from .base import BaseBackend, GPUTarget

"""
NOTE:
  jit_function.py
      │
      ├── get_backend()
      │     └── RocmBackend(target)
      │
      ├── create_gpu_module(
      │       targets=backend.gpu_module_targets()
      │   )
      │
      └── MlirCompiler.compile()
            ├── backend.lower_compile_hints(module)
            ├── backend.pipeline_fragments()
            └── PassManager.run(...)

"""


class RocmBackend(BaseBackend):
    """ROCm / AMDGPU compile backend (HIP runtime, ROCDL lowering)."""

    @staticmethod
    def supports_target(target: GPUTarget) -> bool:
        return target.backend == "rocm"

    @staticmethod
    def detect_target() -> GPUTarget:
        arch = env.compile.arch or get_rocm_arch()
        return GPUTarget(backend="rocm", arch=arch, warp_size=get_warp_size(arch))

    @classmethod
    def make_target(cls, arch: str) -> GPUTarget:
        return GPUTarget(backend="rocm", arch=arch, warp_size=get_warp_size(arch))

    @classmethod
    def llvm_address_space(cls, address_space) -> int:
        """Map an address space to its AMDGPU LLVM representation."""
        from ..._mlir.dialects.fly import AddressSpace

        mapping = {
            AddressSpace.Generic: 0,
            AddressSpace.Global: 1,
            AddressSpace.Shared: 3,
            AddressSpace.Register: 5,
        }
        try:
            return mapping[address_space]
        except KeyError:
            raise ValueError(f"ROCm address space {address_space} does not lower to a bare LLVM pointer") from None

    # -- compile pipeline ------------------------------------------------

    @staticmethod
    def _format_pass_opts(opts: dict) -> str:
        """Format {key: value, ...} as 'key=value key2=value2' for MLIR pass options."""
        return " ".join(f"{k}={v}" for k, v in opts.items())

    def _pipeline_parts(self, *, compile_hints: dict) -> Tuple[List[str], str]:
        chip = self.target.arch
        waves_per_eu = compile_hints.get("waves_per_eu")
        # NOTE: controls the intended wave occupancy per execution unit
        # a larger number generally asks the compiler to leave enough register resources for more resident waves

        maxnreg = compile_hints.get("maxnreg")
        # NOTE: constraints the number of vector registers allocatred to each kernel
        # lowering it may improve occupancy at the cost of more register spilling and slower code

        # TODO: maybe more hints here?
        bin_cli_opts = []
        if env.debug.enable_debug_info:
            bin_cli_opts.append("-g")
        if waves_per_eu:
            bin_cli_opts.append(f"--amdgpu-waves-per-eu={waves_per_eu}")
        if maxnreg:
            bin_cli_opts.append(f"--amdgpu-num-vgpr={maxnreg}")

        rocdl_opts = {
            # NOTE: optimization level
            "O": 2,
            # NOTE: configured AMDGPU target ABI version
            "abi": 600,
            "chip": chip,
            # NOTE: floating point behavior
            "correct-sqrt": "true",
            "daz": "false",
            # NOTE: fast math mode
            "fast": "true" if compile_hints.get("fast_fp_math") else "false",
            "features": "",
            "finite-only": "false",
            "module": "",
            # NOTE: identifies AMD GCN targeting the AMD HSA environment
            "triple": "amdgcn-amd-amdhsa",
            "unsafe-math": "true" if compile_hints.get("unsafe_fp_math") else "false",
            "wave64": "true" if get_warp_size(chip) == 64 else "false",
        }

        pre_binary_fragments = [
            "fly-rewrite-func-signature",  # NOTE: rewrites high level fly types at function and control-flow boundarries, like fly.layout, fly.memref
            "fly-canonicalize",  # NOTE: performs simplification
            "fly-layout-lowering",  # NOTE: lowers layout algebra into concrete computations
            "fly-int-swizzle-simplify",  # NOTE: recognizes and simplifies specific arithmetic forms produced by FlyDSL swizzle lowering
            "canonicalize",  # NOTE: mlir's standard canonicalization
            "fly-convert-atom-call-to-ssa-form",  # NOTE: copy and mma op can initially operate on register-memory-like fragments. This
            # pass converts them to SSA form, which is required for the next pass
            "fly-promote-regmem-to-vectorssa",  # NOTE: replaces logical register-memory objects with vector SSA values
            "convert-fly-to-rocdl",  # NOTE: target conversion
            "canonicalize",
            f"gpu.module(convert-scf-to-cf,cse,"
            f"convert-rocdl-fastmath-ops,"
            f"convert-gpu-to-rocdl{{chipset={chip} index-bitwidth=0 runtime=HIP use-bare-ptr-memref-call-conv=true}},"
            f"fly-rocdl-cluster-attr)",  # NOTE: FlyDSL support workgroup cluster dimension.
        ]
        binary_prep_fragments = [
            f"rocdl-attach-target{{{self._format_pass_opts(rocdl_opts)}}}",
            "convert-scf-to-cf",  # NOTE: lower for host launcher (the jit wrapper)
            "convert-cf-to-llvm",
            "gpu-to-llvm{use-bare-pointers-for-host=true use-bare-pointers-for-kernels=true}",  # NOTE: lowers gpu.launch_func
            "convert-vector-to-llvm",
            "convert-arith-to-llvm",
            "convert-func-to-llvm",
            "reconcile-unrealized-casts",
            *(
                ["ensure-debug-info-scope-on-llvm-func{emission-kind=LineTablesOnly}"]
                if env.debug.enable_debug_info
                else []
            ),
        ]
        binary_fragment = f'gpu-module-to-binary{{format=fatbin opts="{" ".join(bin_cli_opts)}"}}'
        return [*pre_binary_fragments, *binary_prep_fragments], binary_fragment

    def pipeline_fragments(self, *, compile_hints: dict) -> List[str]:
        pre_binary_fragments, binary_fragment = self._pipeline_parts(compile_hints=compile_hints)
        return [*pre_binary_fragments, binary_fragment]

    def external_binary_pipeline_fragments(self, *, compile_hints: dict) -> Tuple[List[str], str]:
        return self._pipeline_parts(compile_hints=compile_hints)

    def lower_compile_hints(self, module, *, compile_hints: dict) -> None:
        """Materialize a scalar waves-per-EU override on kernel entries."""
        waves_per_eu = compile_hints.get("waves_per_eu")
        if waves_per_eu is None:
            return
        if isinstance(waves_per_eu, bool) or not isinstance(waves_per_eu, int):
            raise TypeError(f"waves_per_eu must be a non-negative int, got {waves_per_eu!r}")
        if waves_per_eu < 0:
            raise ValueError(f"waves_per_eu must be >= 0, got {waves_per_eu}")
        if waves_per_eu == 0:
            return

        with module.context:
            from ..._mlir import ir as _ir

            wpe_attr = _ir.IntegerAttr.get(_ir.IntegerType.get_signless(32), waves_per_eu)
            for func_op in _iter_gpu_kernel_funcs(module):
                func_op.attributes["rocdl.waves_per_eu"] = wpe_attr

    def gpu_module_targets(self) -> List[str]:
        chip = self.target.arch
        return [f'#rocdl.target<chip = "{chip}">']

    # -- cache / fingerprint ---------------------------------------------

    def native_lib_patterns(self) -> List[str]:
        return [
            "_mlirDialectsFly*.so",
            "libFly*.so",
            "libfly_jit_runtime.so",
            "libmlir_rocm_runtime.so",
            "_mlirRegisterEverything*.so",
        ]

    def jit_runtime_lib_basenames(self) -> List[str]:
        return [
            "libfly_jit_runtime.so",
            "libmlir_c_runner_utils.so",
        ]


def _iter_gpu_kernel_funcs(module):
    """Yield entry ``gpu.func`` ops, excluding device helpers."""
    for top in module.body.operations:
        if top.operation.name != "gpu.module":
            continue
        for op in top.regions[0].blocks[0].operations:
            if op.operation.name == "gpu.func" and ("kernel" in op.attributes or "gpu.kernel" in op.attributes):
                yield op


def _set_passthrough(func_op, key: str, value: str) -> None:
    """Replace one LLVM passthrough key while preserving unrelated entries."""
    from ..._mlir import ir

    def _entry_key(entry):
        try:
            pair = ir.ArrayAttr(entry)
            return ir.StringAttr(pair[0]).value if len(pair) else None
        except (TypeError, ValueError):
            return None

    new_entry = ir.ArrayAttr.get([ir.StringAttr.get(key), ir.StringAttr.get(value)])
    existing = func_op.attributes["passthrough"] if "passthrough" in func_op.attributes else None
    kept = [entry for entry in existing if _entry_key(entry) != key] if existing is not None else []
    func_op.attributes["passthrough"] = ir.ArrayAttr.get([*kept, new_entry])
