{
    "nl": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/36-openroad-resizertimingpostcts/tiny_tonegen.nl.v",
    "pnl": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/36-openroad-resizertimingpostcts/tiny_tonegen.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/36-openroad-resizertimingpostcts/tiny_tonegen.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/36-openroad-resizertimingpostcts/tiny_tonegen.odb",
    "sdc": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/36-openroad-resizertimingpostcts/tiny_tonegen.sdc",
    "sdf": {
        "nom_tt_025C_5v00": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/12-openroad-staprepnr/nom_tt_025C_5v00/tiny_tonegen__nom_tt_025C_5v00.sdf",
        "nom_ss_125C_4v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/12-openroad-staprepnr/nom_ss_125C_4v50/tiny_tonegen__nom_ss_125C_4v50.sdf",
        "nom_ff_n40C_5v50": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/12-openroad-staprepnr/nom_ff_n40C_5v50/tiny_tonegen__nom_ff_n40C_5v50.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/05-yosys-jsonheader/tiny_tonegen.h.json",
    "vh": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/28-odb-writeverilogheader/tiny_tonegen.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 22,
        "design__inferred_latch__count": 0,
        "design__instance__count": 666,
        "design__instance__area": 13996.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0,
        "power__internal__total": 0.00173218,
        "power__switching__total": 0.000595833,
        "power__leakage__total": 9.18128e-08,
        "power__total": 0.0023281,
        "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.252245,
        "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.252294,
        "timing__hold__ws__corner:nom_tt_025C_5v00": 0.723974,
        "timing__setup__ws__corner:nom_tt_025C_5v00": 14.8524,
        "timing__hold__tns__corner:nom_tt_025C_5v00": 0,
        "timing__setup__tns__corner:nom_tt_025C_5v00": 0,
        "timing__hold__wns__corner:nom_tt_025C_5v00": 0,
        "timing__setup__wns__corner:nom_tt_025C_5v00": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.723974,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
        "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 175,
        "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6,
        "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 2,
        "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.25,
        "timing__hold__ws__corner:nom_ss_125C_4v50": 1.5385653186967447,
        "timing__setup__ws__corner:nom_ss_125C_4v50": 7.058680950648475,
        "timing__hold__tns__corner:nom_ss_125C_4v50": 0,
        "timing__setup__tns__corner:nom_ss_125C_4v50": 0,
        "timing__hold__wns__corner:nom_ss_125C_4v50": 0,
        "timing__setup__wns__corner:nom_ss_125C_4v50": 0,
        "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.538565,
        "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 12.219325,
        "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 142,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6,
        "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 2,
        "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3329051850636363,
        "timing__setup__ws__corner:nom_ff_n40C_5v50": 12.251464189921862,
        "timing__hold__tns__corner:nom_ff_n40C_5v50": 0,
        "timing__setup__tns__corner:nom_ff_n40C_5v50": 0,
        "timing__hold__wns__corner:nom_ff_n40C_5v50": 0,
        "timing__setup__wns__corner:nom_ff_n40C_5v50": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.332905,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.252245,
        "clock__skew__worst_setup": 0.252294,
        "timing__hold__ws": 0.723974,
        "timing__setup__ws": 14.8524,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.723974,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 140.0",
        "design__core__bbox": "3.36 3.92 196.56 133.28",
        "design__io": 15,
        "design__die__area": 28000,
        "design__core__area": 24992.4,
        "design__instance__count__stdcell": 666,
        "design__instance__area__stdcell": 13996.6,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.560035,
        "design__instance__utilization__stdcell": 0.560035,
        "design__instance__count__class:tie_cell": 3,
        "design__instance__count__class:inverter": 44,
        "design__instance__count__class:sequential_cell": 89,
        "design__instance__count__class:multi_input_combinational_cell": 267,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:endcap_cell": 66,
        "design__instance__count__class:tap_cell": 159,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count__net:VSS": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 13,
        "design__io__hpwl": 2118533,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 10449.1,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 34,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0
    }
}