

================================================================
== Vivado HLS Report for 'int_div7'
================================================================
* Date:           Fri Aug 31 15:02:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vivadoIntDiv
* Solution:       div7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.001|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind"   --->   Operation 11 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %a_read to i65" [test.cpp:13]   --->   Operation 12 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [7/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 4908534053" [test.cpp:13]   --->   Operation 13 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_read, i32 31)" [test.cpp:13]   --->   Operation 14 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 15 [6/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 4908534053" [test.cpp:13]   --->   Operation 15 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 16 [5/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 4908534053" [test.cpp:13]   --->   Operation 16 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 17 [4/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 4908534053" [test.cpp:13]   --->   Operation 17 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 18 [3/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 4908534053" [test.cpp:13]   --->   Operation 18 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 19 [2/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 4908534053" [test.cpp:13]   --->   Operation 19 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 20 [1/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 4908534053" [test.cpp:13]   --->   Operation 20 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul, i32 35, i32 64)" [test.cpp:13]   --->   Operation 21 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 22 [1/1] (2.00ns)   --->   "%neg_mul = sub i65 0, %mul" [test.cpp:13]   --->   Operation 22 'sub' 'neg_mul' <Predicate = (tmp_4)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.74>
ST_9 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %neg_mul, i32 35, i32 64)" [test.cpp:13]   --->   Operation 23 'partselect' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_1 = sext i30 %tmp_5 to i32" [test.cpp:13]   --->   Operation 24 'sext' 'tmp_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = sext i30 %tmp_6 to i32" [test.cpp:13]   --->   Operation 25 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_3 = select i1 %tmp_4, i32 %tmp_1, i32 %tmp_2" [test.cpp:13]   --->   Operation 26 'select' 'tmp_3' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 27 [1/1] (1.74ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %tmp_3" [test.cpp:13]   --->   Operation 27 'sub' 'neg_ti' <Predicate = (tmp_4)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.63>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !10"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !16"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @int_div7_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.63ns)   --->   "%tmp = select i1 %tmp_4, i32 %neg_ti, i32 %tmp_2" [test.cpp:13]   --->   Operation 31 'select' 'tmp' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "ret i32 %tmp" [test.cpp:13]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read      (read         ) [ 00000000000]
sext_cast   (sext         ) [ 00111111000]
tmp_4       (bitselect    ) [ 00111111111]
mul         (mul          ) [ 00000000100]
tmp_6       (partselect   ) [ 00000000110]
neg_mul     (sub          ) [ 00000000010]
tmp_5       (partselect   ) [ 00000000000]
tmp_1       (sext         ) [ 00000000000]
tmp_2       (sext         ) [ 00000000001]
tmp_3       (select       ) [ 00000000000]
neg_ti      (sub          ) [ 00000000001]
StgValue_28 (specbitsmap  ) [ 00000000000]
StgValue_29 (specbitsmap  ) [ 00000000000]
StgValue_30 (spectopmodule) [ 00000000000]
tmp         (select       ) [ 00000000000]
StgValue_32 (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_div7_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="a_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="sext_cast_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="34" slack="0"/>
<pin id="39" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_4_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_6_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="30" slack="0"/>
<pin id="52" dir="0" index="1" bw="65" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="0" index="3" bw="8" slack="0"/>
<pin id="55" dir="1" index="4" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="60" class="1004" name="neg_mul_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="65" slack="1"/>
<pin id="63" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/8 "/>
</bind>
</comp>

<comp id="65" class="1004" name="tmp_5_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="30" slack="0"/>
<pin id="67" dir="0" index="1" bw="65" slack="1"/>
<pin id="68" dir="0" index="2" bw="7" slack="0"/>
<pin id="69" dir="0" index="3" bw="8" slack="0"/>
<pin id="70" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="30" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="30" slack="2"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_3_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="8"/>
<pin id="83" dir="0" index="1" bw="30" slack="0"/>
<pin id="84" dir="0" index="2" bw="30" slack="0"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="88" class="1004" name="neg_ti_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/9 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="9"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="30" slack="1"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="99" class="1005" name="sext_cast_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="65" slack="1"/>
<pin id="101" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="104" class="1005" name="tmp_4_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="7"/>
<pin id="106" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="mul_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="65" slack="1"/>
<pin id="112" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="115" class="1005" name="tmp_6_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="30" slack="2"/>
<pin id="117" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="120" class="1005" name="neg_mul_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="65" slack="1"/>
<pin id="122" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp_2_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="neg_ti_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="35"><net_src comp="26" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="32" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="26" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="36" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="77"><net_src comp="65" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="74" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="78" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="102"><net_src comp="32" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="107"><net_src comp="42" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="113"><net_src comp="36" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="118"><net_src comp="50" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="123"><net_src comp="60" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="128"><net_src comp="78" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="133"><net_src comp="88" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: int_div7 : a | {1 }
  - Chain level:
	State 1
		mul : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_6 : 1
	State 8
	State 9
		tmp_1 : 1
		tmp_3 : 2
		neg_ti : 3
	State 10
		StgValue_32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_36     |    4    |   263   |    19   |
|----------|-------------------|---------|---------|---------|
|    sub   |   neg_mul_fu_60   |    0    |    0    |    72   |
|          |    neg_ti_fu_88   |    0    |    0    |    37   |
|----------|-------------------|---------|---------|---------|
|  select  |    tmp_3_fu_81    |    0    |    0    |    30   |
|          |     tmp_fu_94     |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|   read   | a_read_read_fu_26 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  sext_cast_fu_32  |    0    |    0    |    0    |
|   sext   |    tmp_1_fu_74    |    0    |    0    |    0    |
|          |    tmp_2_fu_78    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|    tmp_4_fu_42    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|    tmp_6_fu_50    |    0    |    0    |    0    |
|          |    tmp_5_fu_65    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    4    |   263   |   190   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   mul_reg_110  |   65   |
| neg_mul_reg_120|   65   |
| neg_ti_reg_130 |   32   |
|sext_cast_reg_99|   65   |
|  tmp_2_reg_125 |   32   |
|  tmp_4_reg_104 |    1   |
|  tmp_6_reg_115 |   30   |
+----------------+--------+
|      Total     |   290  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_36 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.061  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   263  |   190  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   290  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   553  |   199  |
+-----------+--------+--------+--------+--------+
