(PCB Lp_18f4520
 (parser
  (host_cad ARES)
  (host_version 7.8 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -13.58900 -44.22140 60.27420 17.78000))
  (boundary (path signal 0.20320 -13.48740 -44.11980 60.17260 -44.11980 60.17260 17.67840
   -13.48740 17.67840 -13.48740 -44.11980))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
    PS3
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-SIL2_J1" (place J1 0.00000 10.16000 front 180))
  (component "CONN-SIL2_J4" (place J4 7.62000 10.16000 front 180))
  (component "CONN-SIL2_J5" (place J5 15.24000 10.16000 front 180))
  (component "CONN-SIL2_J6" (place J6 22.86000 10.16000 front 180))
  (component "CONN-SIL2_J7" (place J7 30.48000 10.16000 front 180))
  (component "CONN-SIL2_J8" (place J8 38.10000 10.16000 front 180))
  (component "RLY-P&B-T7X_RL1" (place RL1 -3.81000 -6.35000 front 90))
  (component "RLY-P&B-T7X_RL3" (place RL3 16.51000 -6.35000 front 90))
  (component "RLY-P&B-T7X_RL4" (place RL4 36.83000 -6.35000 front 90))
  (component "RLY-P&B-T7X_RL5" (place RL5 16.51000 -19.05000 front 90))
  (component "RLY-P&B-T7X_RL6" (place RL6 36.83000 -19.05000 front 90))
  (component "RLY-P&B-T7X_RL2" (place RL2 -3.81000 -19.05000 front 90))
  (component "CONN-SIL2_J2" (place J2 49.53000 -30.48000 front 0))
  (component "CONN-SIL2_D1" (place D1 52.07000 -24.13000 front 180))
  (component RES40_R1 (place R1 35.56000 -24.13000 front 0))
  (component "CONN-SIL7_J14" (place J14 1.27000 -31.75000 front 0))
 )
 (library
  (image "CONN-SIL2_J1" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J4" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J5" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J6" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J7" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J8" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "RLY-P&B-T7X_RL1" (side front)
   (outline (rect TOP -0.63500 -16.61160 8.25500 1.37160))
   (pin PS1 (rotate -90) 0 0.00000 0.00000)
   (pin PS1 (rotate -90) 1 0.00000 -2.54000)
   (pin PS1 (rotate -90) 2 0.00000 -12.70000)
   (pin PS1 (rotate -90) 3 0.00000 -15.24000)
   (pin PS1 (rotate -90) 4 7.62000 -15.24000)
   (pin PS1 (rotate -90) 5 7.62000 -12.70000)
   (pin PS1 (rotate -90) 6 7.62000 -2.54000)
   (pin PS1 (rotate -90) 7 7.62000 0.00000)
  )
  (image "RLY-P&B-T7X_RL3" (side front)
   (outline (rect TOP -0.63500 -16.61160 8.25500 1.37160))
   (pin PS1 (rotate -90) 0 0.00000 0.00000)
   (pin PS1 (rotate -90) 1 0.00000 -2.54000)
   (pin PS1 (rotate -90) 2 0.00000 -12.70000)
   (pin PS1 (rotate -90) 3 0.00000 -15.24000)
   (pin PS1 (rotate -90) 4 7.62000 -15.24000)
   (pin PS1 (rotate -90) 5 7.62000 -12.70000)
   (pin PS1 (rotate -90) 6 7.62000 -2.54000)
   (pin PS1 (rotate -90) 7 7.62000 0.00000)
  )
  (image "RLY-P&B-T7X_RL4" (side front)
   (outline (rect TOP -0.63500 -16.61160 8.25500 1.37160))
   (pin PS1 (rotate -90) 0 0.00000 0.00000)
   (pin PS1 (rotate -90) 1 0.00000 -2.54000)
   (pin PS1 (rotate -90) 2 0.00000 -12.70000)
   (pin PS1 (rotate -90) 3 0.00000 -15.24000)
   (pin PS1 (rotate -90) 4 7.62000 -15.24000)
   (pin PS1 (rotate -90) 5 7.62000 -12.70000)
   (pin PS1 (rotate -90) 6 7.62000 -2.54000)
   (pin PS1 (rotate -90) 7 7.62000 0.00000)
  )
  (image "RLY-P&B-T7X_RL5" (side front)
   (outline (rect TOP -0.63500 -16.61160 8.25500 1.37160))
   (pin PS1 (rotate -90) 0 0.00000 0.00000)
   (pin PS1 (rotate -90) 1 0.00000 -2.54000)
   (pin PS1 (rotate -90) 2 0.00000 -12.70000)
   (pin PS1 (rotate -90) 3 0.00000 -15.24000)
   (pin PS1 (rotate -90) 4 7.62000 -15.24000)
   (pin PS1 (rotate -90) 5 7.62000 -12.70000)
   (pin PS1 (rotate -90) 6 7.62000 -2.54000)
   (pin PS1 (rotate -90) 7 7.62000 0.00000)
  )
  (image "RLY-P&B-T7X_RL6" (side front)
   (outline (rect TOP -0.63500 -16.61160 8.25500 1.37160))
   (pin PS1 (rotate -90) 0 0.00000 0.00000)
   (pin PS1 (rotate -90) 1 0.00000 -2.54000)
   (pin PS1 (rotate -90) 2 0.00000 -12.70000)
   (pin PS1 (rotate -90) 3 0.00000 -15.24000)
   (pin PS1 (rotate -90) 4 7.62000 -15.24000)
   (pin PS1 (rotate -90) 5 7.62000 -12.70000)
   (pin PS1 (rotate -90) 6 7.62000 -2.54000)
   (pin PS1 (rotate -90) 7 7.62000 0.00000)
  )
  (image "RLY-P&B-T7X_RL2" (side front)
   (outline (rect TOP -0.63500 -16.61160 8.25500 1.37160))
   (pin PS1 (rotate -90) 0 0.00000 0.00000)
   (pin PS1 (rotate -90) 1 0.00000 -2.54000)
   (pin PS1 (rotate -90) 2 0.00000 -12.70000)
   (pin PS1 (rotate -90) 3 0.00000 -15.24000)
   (pin PS1 (rotate -90) 4 7.62000 -15.24000)
   (pin PS1 (rotate -90) 5 7.62000 -12.70000)
   (pin PS1 (rotate -90) 6 7.62000 -2.54000)
   (pin PS1 (rotate -90) 7 7.62000 0.00000)
  )
  (image "CONN-SIL2_J2" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_D1" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image "CONN-SIL7_J14" (side front)
   (outline (rect TOP -1.37160 -1.37160 16.61160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-1 RL1-0 RL1-7)
  )
  (net "#00001"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-0 RL1-3 RL1-4)
  )
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-1 RL3-1 RL2-1 D1-0)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J4-1 RL2-0 RL2-7)
  )
  (net "#00005"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J4-0 RL2-3 RL2-4)
  )
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J5-1 RL3-0 RL3-7)
  )
  (net "#00008"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J5-0 RL3-3 RL3-4)
  )
  (net "#00010"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J6-1 RL4-0 RL4-7)
  )
  (net "#00011"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J6-0 RL4-3 RL4-4)
  )
  (net "#00013"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL4-2 RL5-2 RL6-2)
  )
  (net "#00014"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J7-1 RL5-0 RL5-7)
  )
  (net "#00015"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J7-0 RL5-3 RL5-4)
  )
  (net "#00017"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J8-1 RL6-0 RL6-7)
  )
  (net "#00018"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J8-0 RL6-3 RL6-4)
  )
  (net "#00028"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-1 R1-1)
  )
  (net "A1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL2-2 J14-2)
  )
  (net "A2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL5-1 J14-5)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins J2-1 J14-0)
  )
  (net "V1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL3-2 J14-3)
  )
  (net "V2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL6-1 J14-6)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins J2-0 R1-0)
  )
  (net "VD1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-2 J14-1)
  )
  (net "VD2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL4-1 J14-4)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 1.01600)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00002"
   "#00004"
   "#00005"
   "#00007"
   "#00008"
   "#00010"
   "#00011"
   "#00013"
   "#00014"
   "#00015"
   "#00017"
   "#00018"
   "#00028"
   "A1"
   "A2"
   "V1"
   "V2"
   "VD1"
   "VD2"
   "{NC}"
   "{VOID}"
   (rule
    (width 1.01600)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path TOP 1.01600 55.24500 -16.51000 49.53000 -16.51000 43.18000 -10.16000)
   (net "#00017") (type protect))
   (wire (path BOT 1.01600 11.43000 -6.35000 11.43000 -1.90501 11.43001 -1.90500 11.43001 1.26999
   11.43000 1.27000) (net "#00001"))
  (wire (path BOT 1.01600 -3.81000 -19.05000 -3.81000 -11.43000) (net "#00004"))
   (wire (path BOT 1.01600 11.43000 -19.05000 11.43000 -14.60501 11.43001 -14.60500 11.43001 -11.43001
   11.43000 -11.43000) (net "#00005"))
  (wire (path BOT 1.01600 16.51000 -6.35000 16.51000 1.27000) (net "#00007"))
  (wire (path BOT 1.01600 31.75000 -6.35000 31.75000 1.27000) (net "#00008"))
  (wire (path BOT 1.01600 36.83000 -6.35000 36.83000 1.27000) (net "#00010"))
  (wire (path BOT 1.01600 52.07000 -6.35000 52.07000 1.27000) (net "#00011"))
   (wire (path BOT 1.01600 48.89500 -15.24000 49.53000 -15.87500 49.53000 -19.05000)
   (net "#00013"))
   (wire (path BOT 1.01600 47.62500 -13.97000 49.53000 -13.97000 49.53000 -15.24000 48.89500 -15.24000
  ) (net "#00013"))
  (wire (path BOT 1.01600 16.51000 -19.05000 16.51000 -11.43000) (net "#00014"))
  (wire (path BOT 1.01600 52.07000 -19.05000 52.07000 -11.43000) (net "#00018"))
   (wire (path BOT 1.01600 49.53000 -30.48000 41.91000 -30.48000 35.56000 -24.13000)
   (net "VCC/VDD"))
   (wire (path BOT 1.01600 43.18000 -10.16000 43.18000 -13.97000 36.83000 -13.97000 36.83000 -11.43000
  ) (net "#00017") (type protect))
   (wire (path BOT 1.01600 48.89500 -15.24000 34.29000 -15.24000 33.65500 -15.87500 31.11500 -15.87500
   29.21000 -17.78000 29.21000 -19.05000) (net "#00013") (type protect))
   (wire (path BOT 1.01600 49.53000 -24.13000 49.53000 -23.87600 46.48200 -23.87600 45.72000 -23.74900
   45.72000 -24.13000) (net "#00028") (type protect))
   (wire (path BOT 1.01600 36.83000 -19.05000 36.83000 -16.76400 43.05300 -16.76400 47.62500 -21.33600
    53.59400 -21.33600 55.24500 -19.68500 55.24500 -16.51000) (net "#00017") (type protect)
  )
   (wire (path BOT 1.01600 49.53000 -6.35000 47.62500 -8.25500 47.62500 -13.97000) (net "#00013")
   (type protect))
  (via PS3 43.18000 -10.16000 (net "#00017"))
  (via PS3 55.24500 -16.51000 (net "#00017"))
 )
)
