<brICk>
    <projectName>FG miniasic</projectName>
    <projectShortName>fg_miniasic</projectShortName>
    <tasks>
        <step class="abstract">
            <analib>UMC_18_CMOS</analib>
            <techlib>UMC_18_CMOS_FAR</techlib>
            <cell name="analog_IO" lib="miniasic_esd">
                <cellBaseDir>components/ncf-hicann-fc/units/miniasic_esd/abstract</cellBaseDir>
                <cdsLibFile>components/ncf-hicann-fc/units/miniasic_esd/abstract/cds.lib</cdsLibFile>
                <cdsLibPath>components/ncf-hicann-fc/units/miniasic_esd/cdslib/miniasic_esd</cdsLibPath>
                <subStep name="genLEF">
                    <skillScript>scripts/miniasic_esd.absgen.il</skillScript>
                </subStep>
        <!--
                <subStep name="genDB">
                </subStep>
                -->
                <subStep name="genLIB">
                </subStep>
            </cell>
            <cell name="vdd_esd" lib="miniasic_esd">
                <cellBaseDir>components/ncf-hicann-fc/units/miniasic_esd/abstract</cellBaseDir>
                <cdsLibFile>components/ncf-hicann-fc/units/miniasic_esd/abstract/cds.lib</cdsLibFile>
                <cdsLibPath>components/ncf-hicann-fc/units/miniasic_esd/cdslib/miniasic_esd</cdsLibPath>
                <subStep name="genLEF">
                    <skillScript>scripts/miniasic_esd.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
            </cell>
            <cell name="gnd_pad_2" lib="miniasic_esd">
                <cellBaseDir>components/ncf-hicann-fc/units/miniasic_esd/abstract</cellBaseDir>
                <cdsLibFile>components/ncf-hicann-fc/units/miniasic_esd/abstract/cds.lib</cdsLibFile>
                <cdsLibPath>components/ncf-hicann-fc/units/miniasic_esd/cdslib/miniasic_esd</cdsLibPath>
                <subStep name="genLEF">
                    <skillScript>scripts/miniasic_esd.absgen.il</skillScript>
                </subStep>
                <subStep name="genLIB">
                </subStep>
            </cell>
        </step>
        <step class="rc">
            <stepBaseDir>components/mccfc/units/top/rtl2gds/rtl_compiler</stepBaseDir>
            <subStep name="compile">
                <TCLscript>scripts/Top_pins.rtl.tcl</TCLscript>
                <outputFile>Top_pins.v</outputFile>
                <after>genLIB</after>
            </subStep>
        </step>
        <step class="encounter">
            <stepBaseDir>components/mccfc/units/top/rtl2gds/encounter</stepBaseDir>
            <subStep name="bind">
                <TCLscript>scripts/bind.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_bind.enc</outputFile>
            </subStep>
            <subStep name="floorplan">
                <TCLscript>scripts/floorplan.tcl</TCLscript>
                <outputFile>results/encounter/Top_pins_enc/Top_pins_floorplan.enc</outputFile>
                <after>bind</after>
            </subStep>
        </step>
    </tasks>
</brICk>

