ca65 V2.18 - Ubuntu 2.19-1
Main file   : src/main.asm
Current file: src/main.asm

000000r 1               .setcpu "65816"
000000r 1               .P816
000000r 1               
000000r 1               .code
000000r 1               
000000r 1               .include "included.asm"
000000r 2               Add41:
000000r 2  69 41            ADC #$41
000002r 2  60               RTS
000003r 2               
000003r 1               .include "macros.inc"
000003r 2               .macro inc16 variable
000003r 2                   LDA variable
000003r 2                   CLC
000003r 2                   ADC #$01
000003r 2                   STA variable
000003r 2                   LDA variable+1
000003r 2                   ADC #$00
000003r 2                   STA variable+1
000003r 2               .endmacro
000003r 2               
000003r 1               
000003r 1               ResetVector:
000003r 1  18               clc
000004r 1  FB               xce
000005r 1  18               clc
000006r 1  A9 04            LDA #$04
000008r 1  E9 01            SBC #$01
00000Ar 1  E9 01            SBC #$01
00000Cr 1  38               sec
00000Dr 1  E9 01            SBC #$01
00000Fr 1  E9 01            SBC #$01
000011r 1  E9 01            SBC #$01
000013r 1  C2 20            rep #$20
000015r 1                   .A16
000015r 1  A9 CD AB         LDA #$ABCD
000018r 1  E2 20            sep #$20
00001Ar 1  AD rr rr         LDA Counter
00001Dr 1  18               CLC
00001Er 1  69 01 00         ADC #$01
000021r 1  8D rr rr         STA Counter
000024r 1  AD rr rr         LDA Counter+1
000027r 1  69 00 00         ADC #$00
00002Ar 1  8D rr rr         STA Counter+1
00002Dr 1  20 rr rr         JSR Add41
000030r 1  A9 04 00         LDA #$04
000033r 1  A9 05 00         LDA #$05
000036r 1  AD rr rr 18      inc16 Counter
00003Ar 1  69 01 00 8D  
00003Er 1  rr rr AD rr  
000049r 1  A9 06 00         LDA #$06
00004Cr 1  A9 07 00         LDA #$07
00004Fr 1  AD rr rr 18      inc16 CounterB
000053r 1  69 01 00 8D  
000057r 1  rr rr AD rr  
000062r 1  20 rr rr         JSR PostIncl
000065r 1  A9 08 00         LDA #$08
000068r 1  4C rr rr         jmp ResetVector
00006Br 1               
00006Br 1               .SEGMENT "RAM"
000000r 1  xx xx            Counter: .res 2
000002r 1  xx xx            CounterB: .res 2
000004r 1               
000004r 1               .code
00006Br 1               
00006Br 1               .include "postincl.asm"
00006Br 2               
00006Br 2               
00006Br 2               
00006Br 2               PostIncl:
00006Br 2  69 01 00         ADC #$01
00006Er 2  69 02 00         ADC #$02
000071r 2               
000071r 2  20 rr rr         JSR Add41
000074r 2               
000074r 2  20 rr rr         JSR Add41
000077r 2               ; comment
000077r 2  20 rr rr         JSR Add41
00007Ar 2  60               RTS
00007Br 2               
00007Br 1               
00007Br 1               .SEGMENT "VECTORS"
000000r 1  rr rr            .word ResetVector
000000r 1               
