Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_039.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3451518 heartbeat IPC: 2.89728 cumulative IPC: 2.89728 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6896090 heartbeat IPC: 2.90312 cumulative IPC: 2.90019 (Simulation time: 0 hr 7 min 38 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10342478 heartbeat IPC: 2.90159 cumulative IPC: 2.90066 (Simulation time: 0 hr 11 min 4 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13784280 heartbeat IPC: 2.90546 cumulative IPC: 2.90186 (Simulation time: 0 hr 14 min 27 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17225449 heartbeat IPC: 2.90599 cumulative IPC: 2.90268 (Simulation time: 0 hr 17 min 7 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17225449 (Simulation time: 0 hr 17 min 7 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23008548 heartbeat IPC: 1.72918 cumulative IPC: 1.72918 (Simulation time: 0 hr 19 min 43 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 28789944 heartbeat IPC: 1.72969 cumulative IPC: 1.72943 (Simulation time: 0 hr 22 min 15 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 34568798 heartbeat IPC: 1.73045 cumulative IPC: 1.72977 (Simulation time: 0 hr 24 min 38 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 40352792 heartbeat IPC: 1.72891 cumulative IPC: 1.72955 (Simulation time: 0 hr 26 min 6 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 46144692 heartbeat IPC: 1.72655 cumulative IPC: 1.72895 (Simulation time: 0 hr 26 min 52 sec) 
Finished CPU 0 instructions: 50000001 cycles: 28919243 cumulative IPC: 1.72895 (Simulation time: 0 hr 26 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72895 instructions: 50000001 cycles: 28919243
L1D TOTAL     ACCESS:   19883703  HIT:   19388976  MISS:     494727
L1D LOAD      ACCESS:    6490829  HIT:    6269209  MISS:     221620
L1D RFO       ACCESS:    7089054  HIT:    7022204  MISS:      66850
L1D PREFETCH  ACCESS:    6303820  HIT:    6097563  MISS:     206257
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6506631  ISSUED:    6373995  USEFUL:      50127  USELESS:     156134
L1D AVERAGE MISS LATENCY: 15.0678 cycles
L1I TOTAL     ACCESS:   19673147  HIT:   14462729  MISS:    5210418
L1I LOAD      ACCESS:    9350975  HIT:    9262301  MISS:      88674
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   10322172  HIT:    5200428  MISS:    5121744
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10973527  ISSUED:   10723095  USEFUL:    4168076  USELESS:     953665
L1I AVERAGE MISS LATENCY: 14.4894 cycles
L2C TOTAL     ACCESS:    8078493  HIT:    8078372  MISS:        121
L2C LOAD      ACCESS:     270591  HIT:     270586  MISS:          5
L2C RFO       ACCESS:      66751  HIT:      66751  MISS:          0
L2C PREFETCH  ACCESS:    7561076  HIT:    7560963  MISS:        113
L2C WRITEBACK ACCESS:     180075  HIT:     180072  MISS:          3
L2C PREFETCH  REQUESTED:    4787832  ISSUED:    4787211  USEFUL:          3  USELESS:          5
L2C AVERAGE MISS LATENCY: 39.6446 cycles
LLC TOTAL     ACCESS:     689101  HIT:     688812  MISS:        289
LLC LOAD      ACCESS:          5  HIT:          4  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:     689091  HIT:     688803  MISS:        288
LLC WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          1  USELESS:          0
LLC AVERAGE MISS LATENCY: 171.097 cycles
Major fault: 0 Minor fault: 357
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         25  ROW_BUFFER_MISS:        264
 DBUS_CONGESTED:         20
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.9091% MPKI: 0.1547 Average ROB Occupancy at Mispredict: 300.04

Branch types
NOT_BRANCH: 41494976 82.99%
BRANCH_DIRECT_JUMP: 491308 0.982616%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5595255 11.1905%
BRANCH_DIRECT_CALL: 1028408 2.05682%
BRANCH_INDIRECT_CALL: 180756 0.361512%
BRANCH_RETURN: 1209171 2.41834%
BRANCH_OTHER: 0 0%

