Analysis & Synthesis report for ES_mini_project_TRDB_D5M_LT24
Sun Dec 25 19:04:52 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Dec 25 19:04:52 2022           ;
; Quartus Prime Version       ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name               ; ES_mini_project_TRDB_D5M_LT24               ;
; Top-level Entity Name       ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                          ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+
; Option                                                                          ; Setting                              ; Default Value                 ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+
; Device                                                                          ; 5CSEMA4U23C6                         ;                               ;
; Top-level entity name                                                           ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level ; ES_mini_project_TRDB_D5M_LT24 ;
; Family name                                                                     ; Cyclone V                            ; Cyclone V                     ;
; Use smart compilation                                                           ; Off                                  ; Off                           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                                   ; On                            ;
; Enable compact report table                                                     ; Off                                  ; Off                           ;
; Restructure Multiplexers                                                        ; Auto                                 ; Auto                          ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                  ; Off                           ;
; Create Debugging Nodes for IP Cores                                             ; Off                                  ; Off                           ;
; Preserve fewer node names                                                       ; On                                   ; On                            ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                               ; Enable                        ;
; Verilog Version                                                                 ; Verilog_2001                         ; Verilog_2001                  ;
; VHDL Version                                                                    ; VHDL_1993                            ; VHDL_1993                     ;
; State Machine Processing                                                        ; Auto                                 ; Auto                          ;
; Safe State Machine                                                              ; Off                                  ; Off                           ;
; Extract Verilog State Machines                                                  ; On                                   ; On                            ;
; Extract VHDL State Machines                                                     ; On                                   ; On                            ;
; Ignore Verilog initial constructs                                               ; Off                                  ; Off                           ;
; Iteration limit for constant Verilog loops                                      ; 5000                                 ; 5000                          ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                  ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                   ; On                            ;
; Infer RAMs from Raw Logic                                                       ; On                                   ; On                            ;
; Parallel Synthesis                                                              ; On                                   ; On                            ;
; DSP Block Balancing                                                             ; Auto                                 ; Auto                          ;
; NOT Gate Push-Back                                                              ; On                                   ; On                            ;
; Power-Up Don't Care                                                             ; On                                   ; On                            ;
; Remove Redundant Logic Cells                                                    ; Off                                  ; Off                           ;
; Remove Duplicate Registers                                                      ; On                                   ; On                            ;
; Ignore CARRY Buffers                                                            ; Off                                  ; Off                           ;
; Ignore CASCADE Buffers                                                          ; Off                                  ; Off                           ;
; Ignore GLOBAL Buffers                                                           ; Off                                  ; Off                           ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                  ; Off                           ;
; Ignore LCELL Buffers                                                            ; Off                                  ; Off                           ;
; Ignore SOFT Buffers                                                             ; On                                   ; On                            ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                  ; Off                           ;
; Optimization Technique                                                          ; Balanced                             ; Balanced                      ;
; Carry Chain Length                                                              ; 70                                   ; 70                            ;
; Auto Carry Chains                                                               ; On                                   ; On                            ;
; Auto Open-Drain Pins                                                            ; On                                   ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                  ; Off                           ;
; Auto ROM Replacement                                                            ; On                                   ; On                            ;
; Auto RAM Replacement                                                            ; On                                   ; On                            ;
; Auto DSP Block Replacement                                                      ; On                                   ; On                            ;
; Auto Shift Register Replacement                                                 ; Auto                                 ; Auto                          ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                                 ; Auto                          ;
; Auto Clock Enable Replacement                                                   ; On                                   ; On                            ;
; Strict RAM Replacement                                                          ; Off                                  ; Off                           ;
; Allow Synchronous Control Signals                                               ; On                                   ; On                            ;
; Force Use of Synchronous Clear Signals                                          ; Off                                  ; Off                           ;
; Auto Resource Sharing                                                           ; Off                                  ; Off                           ;
; Allow Any RAM Size For Recognition                                              ; Off                                  ; Off                           ;
; Allow Any ROM Size For Recognition                                              ; Off                                  ; Off                           ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                  ; Off                           ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                   ; On                            ;
; Ignore translate_off and synthesis_off directives                               ; Off                                  ; Off                           ;
; Timing-Driven Synthesis                                                         ; On                                   ; On                            ;
; Report Parameter Settings                                                       ; On                                   ; On                            ;
; Report Source Assignments                                                       ; On                                   ; On                            ;
; Report Connectivity Checks                                                      ; On                                   ; On                            ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                  ; Off                           ;
; Synchronization Register Chain Length                                           ; 3                                    ; 3                             ;
; Power Optimization During Synthesis                                             ; Normal compilation                   ; Normal compilation            ;
; HDL message level                                                               ; Level2                               ; Level2                        ;
; Suppress Register Optimization Related Messages                                 ; Off                                  ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                                 ; 5000                          ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                                 ; 5000                          ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                  ; 100                           ;
; Clock MUX Protection                                                            ; On                                   ; On                            ;
; Auto Gated Clock Conversion                                                     ; Off                                  ; Off                           ;
; Block Design Naming                                                             ; Auto                                 ; Auto                          ;
; SDC constraint protection                                                       ; Off                                  ; Off                           ;
; Synthesis Effort                                                                ; Auto                                 ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                   ; On                            ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                  ; Off                           ;
; Analysis & Synthesis Message Level                                              ; Medium                               ; Medium                        ;
; Disable Register Merging Across Hierarchies                                     ; Auto                                 ; Auto                          ;
; Resource Aware Inference For Block RAM                                          ; On                                   ; On                            ;
; Automatic Parallel Synthesis                                                    ; On                                   ; On                            ;
; Partial Reconfiguration Bitstream ID                                            ; Off                                  ; Off                           ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Dec 25 19:04:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2022.12.25.19:04:23 Progress: Loading quartus/soc_system.qsys
Info (12250): 2022.12.25.19:04:24 Progress: Reading input file
Info (12250): 2022.12.25.19:04:24 Progress: Adding address_span_extender_0 [altera_address_span_extender 21.1]
Info (12250): 2022.12.25.19:04:25 Progress: Parameterizing module address_span_extender_0
Info (12250): 2022.12.25.19:04:25 Progress: Adding clk_0 [clock_source 21.1]
Info (12250): 2022.12.25.19:04:25 Progress: Parameterizing module clk_0
Info (12250): 2022.12.25.19:04:25 Progress: Adding hps_0 [altera_hps 21.1]
Info (12250): 2022.12.25.19:04:26 Progress: Parameterizing module hps_0
Info (12250): 2022.12.25.19:04:26 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Info (12250): 2022.12.25.19:04:26 Progress: Parameterizing module jtag_uart_0
Info (12250): 2022.12.25.19:04:26 Progress: Adding lcd_component_0 [lcd_component 1.0]
Info (12250): 2022.12.25.19:04:26 Progress: Parameterizing module lcd_component_0
Info (12250): 2022.12.25.19:04:26 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Info (12250): 2022.12.25.19:04:26 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.12.25.19:04:26 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Info (12250): 2022.12.25.19:04:26 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.12.25.19:04:26 Progress: Adding pio_leds [altera_avalon_pio 21.1]
Info (12250): 2022.12.25.19:04:26 Progress: Parameterizing module pio_leds
Info (12250): 2022.12.25.19:04:26 Progress: Building connections
Info (12250): 2022.12.25.19:04:26 Progress: Parameterizing connections
Info (12250): 2022.12.25.19:04:26 Progress: Validating
Info (12250): 2022.12.25.19:04:35 Progress: Done reading input file
Warning (12251): Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info (12250): Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning (12251): Soc_system.lcd_component_0.AS: Signal address appears 2 times (only once is allowed)
Warning (12251): Soc_system.lcd_component_0: lcd_component_0.conduit_end must be exported, or connected to a matching conduit.
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning (12251): Translator lcd_component_0_AS_translator failed to match interface lcd_component_0.AS
Info (12250): Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info (12250): Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide.
Info (12250): Com.altera.hdlwriter.EntityWritingException: Connection  is not connected lcd_component_0:AM -> ?
Info (12250):     at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438)
Info (12250):     at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)
Info (12250):     at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)
Info (12250):     at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)
Info (12250):     at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)
Info (12250):     at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981)
Info (12250): Soc_system: Done "soc_system" with 1 modules, 0 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 1 design units, including 0 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_pkg.vhd
    Info (12022): Found design unit 1: lcd_package File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/acquisition.vhd
    Info (12022): Found design unit 1: AcquModule-Comp File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/Acquisition.vhd Line: 53
    Info (12023): Found entity 1: AcquModule File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/Acquisition.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd
    Info (12022): Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 125
    Info (12023): Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_controller.vhd
    Info (12022): Found design unit 1: lcd_controller-arch_lcd_controller File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_controller.vhd Line: 40
    Info (12023): Found entity 1: lcd_controller File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_slave.vhd
    Info (12022): Found design unit 1: lcd_slave-lcd_slave_architecture File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_slave.vhd Line: 35
    Info (12023): Found entity 1: lcd_slave File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_slave.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/top.vhd
    Info (12022): Found design unit 1: top-top_architecture File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/top.vhd Line: 41
    Info (12023): Found entity 1: top File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/top.vhd Line: 7
Info (12127): Elaborating entity "DE0_Nano_SoC_TRDB_D5M_LT24_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23): used implicit default value for signal "ADC_CONVST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24): used implicit default value for signal "ADC_SCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25): used implicit default value for signal "ADC_SDI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48): used implicit default value for signal "GPIO_0_LT24_ADC_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49): used implicit default value for signal "GPIO_0_LT24_ADC_DCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50): used implicit default value for signal "GPIO_0_LT24_ADC_DIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 50
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(53): used implicit default value for signal "GPIO_0_LT24_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(54): used implicit default value for signal "GPIO_0_LT24_D" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55): used implicit default value for signal "GPIO_0_LT24_LCD_ON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(56): used implicit default value for signal "GPIO_0_LT24_RD_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 56
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57): used implicit default value for signal "GPIO_0_LT24_RESET_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(58): used implicit default value for signal "GPIO_0_LT24_RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(59): used implicit default value for signal "GPIO_0_LT24_WR_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 59
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(66): used implicit default value for signal "GPIO_1_D5M_RESET_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 66
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(70): used implicit default value for signal "GPIO_1_D5M_TRIGGER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 70
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(71): used implicit default value for signal "GPIO_1_D5M_XCLKIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 71
Error (12006): Node instance "u0" instantiates undefined entity "soc_system". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 201
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 23 warnings
    Error: Peak virtual memory: 4861 megabytes
    Error: Processing ended: Sun Dec 25 19:04:52 2022
    Error: Elapsed time: 00:00:40
    Error: Total CPU time (on all processors): 00:01:21


