{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708045564528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708045564528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 04:06:04 2024 " "Processing started: Fri Feb 16 04:06:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708045564528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045564528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 6 -c 6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 6 -c 6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045564528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708045564649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708045564649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_comp " "Found entity 1: lpm_comp" {  } { { "lpm_comp.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_comp.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708045570812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045570812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6 " "Found entity 1: 6" {  } { { "6.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/6/6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708045570812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045570812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux_.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux_.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_ " "Found entity 1: lpm_mux_" {  } { { "lpm_mux_.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_mux_.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708045570813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045570813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_countr.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_countr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_countr " "Found entity 1: lpm_countr" {  } { { "lpm_countr.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_countr.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708045570813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045570813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "6 " "Elaborating entity \"6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708045570859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_ lpm_mux_:inst5 " "Elaborating entity \"lpm_mux_\" for hierarchy \"lpm_mux_:inst5\"" {  } { { "6.bdf" "inst5" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/6/6.bdf" { { 328 824 968 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux_:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux_:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux_.v" "LPM_MUX_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_mux_.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux_:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux_:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux_.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_mux_.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux_:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux_:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570879 ""}  } { { "lpm_mux_.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_mux_.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708045570879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i9c " "Found entity 1: mux_i9c" {  } { { "db/mux_i9c.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/db/mux_i9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708045570910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045570910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i9c lpm_mux_:inst5\|lpm_mux:LPM_MUX_component\|mux_i9c:auto_generated " "Elaborating entity \"mux_i9c\" for hierarchy \"lpm_mux_:inst5\|lpm_mux:LPM_MUX_component\|mux_i9c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_comp lpm_comp:inst4 " "Elaborating entity \"lpm_comp\" for hierarchy \"lpm_comp:inst4\"" {  } { { "6.bdf" "inst4" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/6/6.bdf" { { 448 720 848 544 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_comp:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_comp:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_comp.v" "LPM_COMPARE_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_comp.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_comp:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_comp:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_comp.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_comp.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_comp:inst4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_comp:inst4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570928 ""}  } { { "lpm_comp.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_comp.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708045570928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hqi " "Found entity 1: cmpr_hqi" {  } { { "db/cmpr_hqi.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/db/cmpr_hqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708045570958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045570958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hqi lpm_comp:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_hqi:auto_generated " "Elaborating entity \"cmpr_hqi\" for hierarchy \"lpm_comp:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_hqi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_countr lpm_countr:inst7 " "Elaborating entity \"lpm_countr\" for hierarchy \"lpm_countr:inst7\"" {  } { { "6.bdf" "inst7" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/6/6.bdf" { { 352 536 680 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_countr.v" "LPM_COUNTER_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_countr.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_countr.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_countr.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045570976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 20 " "Parameter \"lpm_modulus\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708045570976 ""}  } { { "lpm_countr.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/lpm_countr.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708045570976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ji " "Found entity 1: cntr_2ji" {  } { { "db/cntr_2ji.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/db/cntr_2ji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708045571006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045571006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ji lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_2ji:auto_generated " "Elaborating entity \"cntr_2ji\" for hierarchy \"lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_2ji:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045571007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2vb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2vb " "Found entity 1: cmpr_2vb" {  } { { "db/cmpr_2vb.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/db/cmpr_2vb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708045571037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045571037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2vb lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_2ji:auto_generated\|cmpr_2vb:cmpr1 " "Elaborating entity \"cmpr_2vb\" for hierarchy \"lpm_countr:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_2ji:auto_generated\|cmpr_2vb:cmpr1\"" {  } { { "db/cntr_2ji.tdf" "cmpr1" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/6/db/cntr_2ji.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708045571037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708045571158 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708045571158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708045571158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708045571158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708045571204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 04:06:11 2024 " "Processing ended: Fri Feb 16 04:06:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708045571204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708045571204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708045571204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708045571204 ""}
