Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:20:57
gem5 executing on mnemosyne.ecn.purdue.edu, pid 22547
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/dedup/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487f8eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487fcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48808f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48811f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4881af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487a3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487adf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487b6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487bff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487c7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487d1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb487d9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48763f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4876bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48774f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4877ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48787f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48790f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48799f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48723f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4872bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48735f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4873df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48747f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48750f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48759f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486e2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486eaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486f4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486fdf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48708f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48710f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4871af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486a2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486abf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486b4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486bcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486c6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486cef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486d8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486e0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4866af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48673f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4867df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48686f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4868ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48698f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb486a0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4862cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48634f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4863ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48646f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4864ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48658f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb485e2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb485ebf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb485f4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb485fef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48606f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb4860ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48617f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb48620f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb485a9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ffb485b2f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485bbc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485c46a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485ce128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485ceb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485d65f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485e0080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485e0ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48568550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48568f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48571a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4857a4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4857aef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48582978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4858c400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4858ce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485958d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4859d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4859dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48527828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485302b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48530cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48539780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48543208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48543c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4854b6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48555160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48555ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4855d630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484e60b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484e6b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484f0588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484f0fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484f8a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb485024e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48502f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4850b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48511438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48511e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4851c908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484a4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484a4dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484af860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484b82e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484b8d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484bf7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484c9240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484c9c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484d2710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484da198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484dabe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48464668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4846c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4846cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484755c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4847f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4847fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48487518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48487f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb484919e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4849a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4849aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb48423940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4842c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ffb4842ce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48434780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb484349b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48434be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48434e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48440080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb484402b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb484404e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48440710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48440940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48440b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48440da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48440fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb4844a240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb4844a470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb4844a6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb4844a8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb4844ab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb4844ad30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb4844af60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb484561d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48456400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48456630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48456860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48456a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48456cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb48456ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb483e2160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb483e2390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb483e25c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb483e27f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb483e2a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ffb483e2c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7ffb483c7630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7ffb483c7c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_dedup
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup/cpt.650011112985500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup/cpt.650011112985500
Real time: 195.29s
Total real time: 195.29s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/dedup/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025254972500.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025255585488.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 650025255585488 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  650.025255585488  simulated seconds
Real time: 1.02s
Total real time: 196.31s
Dumping and resetting stats...
Switched CPUS @ tick 650025255585488
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025255586540.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 650025258879826 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  650.025258879826  simulated seconds
Real time: 5.82s
Total real time: 208.60s
Dumping and resetting stats...
Done with simulation! Completely exiting...
