Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0xced8131d

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0xced8131d

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:   114/ 8640     1%
Info: 	                 IOB:     8/  274     2%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:    16/ 4320     0%
Info: 	           MUX2_LUT6:     8/ 2160     0%
Info: 	           MUX2_LUT7:     1/ 1080     0%
Info: 	           MUX2_LUT8:     0/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 60 cells, random placement wirelen = 2876.
Info:     at initial placer iter 0, wirelen = 151
Info:     at initial placer iter 1, wirelen = 161
Info:     at initial placer iter 2, wirelen = 161
Info:     at initial placer iter 3, wirelen = 161
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SLICE: wirelen solved = 166, spread = 398, legal = 401; time = 0.01s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 393, spread = 400, legal = 410; time = 0.00s
Info:     at iteration #1, type MUX2_LUT7: wirelen solved = 403, spread = 403, legal = 403; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 403, spread = 403, legal = 403; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 403, spread = 403, legal = 403; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 403, spread = 403, legal = 403; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 161, spread = 428, legal = 444; time = 0.00s
Info:     at iteration #2, type SLICE: wirelen solved = 155, spread = 392, legal = 396; time = 0.00s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 388, spread = 388, legal = 398; time = 0.00s
Info:     at iteration #2, type MUX2_LUT7: wirelen solved = 398, spread = 398, legal = 398; time = 0.00s
Info:     at iteration #2, type VCC: wirelen solved = 398, spread = 398, legal = 398; time = 0.00s
Info:     at iteration #2, type GND: wirelen solved = 398, spread = 398, legal = 398; time = 0.00s
Info:     at iteration #2, type GSR: wirelen solved = 398, spread = 398, legal = 398; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 120, spread = 388, legal = 407; time = 0.00s
Info:     at iteration #3, type SLICE: wirelen solved = 158, spread = 339, legal = 374; time = 0.01s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 355, spread = 359, legal = 370; time = 0.00s
Info:     at iteration #3, type MUX2_LUT7: wirelen solved = 370, spread = 370, legal = 370; time = 0.00s
Info:     at iteration #3, type VCC: wirelen solved = 370, spread = 370, legal = 370; time = 0.00s
Info:     at iteration #3, type GND: wirelen solved = 370, spread = 370, legal = 370; time = 0.00s
Info:     at iteration #3, type GSR: wirelen solved = 370, spread = 370, legal = 370; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 134, spread = 355, legal = 376; time = 0.01s
Info:     at iteration #4, type SLICE: wirelen solved = 170, spread = 312, legal = 336; time = 0.01s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 319, spread = 323, legal = 336; time = 0.00s
Info:     at iteration #4, type MUX2_LUT7: wirelen solved = 335, spread = 335, legal = 336; time = 0.01s
Info:     at iteration #4, type VCC: wirelen solved = 336, spread = 336, legal = 336; time = 0.00s
Info:     at iteration #4, type GND: wirelen solved = 336, spread = 336, legal = 336; time = 0.00s
Info:     at iteration #4, type GSR: wirelen solved = 336, spread = 336, legal = 336; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 143, spread = 320, legal = 343; time = 0.01s
Info:     at iteration #5, type SLICE: wirelen solved = 158, spread = 342, legal = 368; time = 0.01s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 354, spread = 368, legal = 371; time = 0.00s
Info:     at iteration #5, type MUX2_LUT7: wirelen solved = 371, spread = 371, legal = 371; time = 0.01s
Info:     at iteration #5, type VCC: wirelen solved = 371, spread = 371, legal = 371; time = 0.00s
Info:     at iteration #5, type GND: wirelen solved = 371, spread = 371, legal = 371; time = 0.00s
Info:     at iteration #5, type GSR: wirelen solved = 371, spread = 371, legal = 371; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 141, spread = 333, legal = 368; time = 0.01s
Info:     at iteration #6, type SLICE: wirelen solved = 166, spread = 318, legal = 344; time = 0.01s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 328, spread = 334, legal = 338; time = 0.00s
Info:     at iteration #6, type MUX2_LUT7: wirelen solved = 338, spread = 338, legal = 338; time = 0.00s
Info:     at iteration #6, type VCC: wirelen solved = 338, spread = 338, legal = 338; time = 0.00s
Info:     at iteration #6, type GND: wirelen solved = 338, spread = 338, legal = 338; time = 0.01s
Info:     at iteration #6, type GSR: wirelen solved = 338, spread = 338, legal = 338; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 168, spread = 338, legal = 368; time = 0.01s
Info:     at iteration #7, type SLICE: wirelen solved = 156, spread = 324, legal = 344; time = 0.01s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 332, spread = 342, legal = 348; time = 0.00s
Info:     at iteration #7, type MUX2_LUT7: wirelen solved = 348, spread = 348, legal = 348; time = 0.00s
Info:     at iteration #7, type VCC: wirelen solved = 348, spread = 348, legal = 348; time = 0.00s
Info:     at iteration #7, type GND: wirelen solved = 348, spread = 348, legal = 348; time = 0.01s
Info:     at iteration #7, type GSR: wirelen solved = 348, spread = 348, legal = 348; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 145, spread = 342, legal = 370; time = 0.01s
Info:     at iteration #8, type SLICE: wirelen solved = 181, spread = 378, legal = 396; time = 0.01s
Info:     at iteration #8, type MUX2_LUT6: wirelen solved = 383, spread = 383, legal = 394; time = 0.00s
Info:     at iteration #8, type MUX2_LUT7: wirelen solved = 394, spread = 394, legal = 394; time = 0.00s
Info:     at iteration #8, type VCC: wirelen solved = 394, spread = 394, legal = 394; time = 0.00s
Info:     at iteration #8, type GND: wirelen solved = 394, spread = 394, legal = 394; time = 0.00s
Info:     at iteration #8, type GSR: wirelen solved = 394, spread = 394, legal = 394; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 186, spread = 359, legal = 394; time = 0.01s
Info:     at iteration #9, type SLICE: wirelen solved = 177, spread = 355, legal = 372; time = 0.00s
Info:     at iteration #9, type MUX2_LUT6: wirelen solved = 363, spread = 365, legal = 365; time = 0.01s
Info:     at iteration #9, type MUX2_LUT7: wirelen solved = 365, spread = 365, legal = 365; time = 0.00s
Info:     at iteration #9, type VCC: wirelen solved = 365, spread = 365, legal = 365; time = 0.00s
Info:     at iteration #9, type GND: wirelen solved = 365, spread = 365, legal = 365; time = 0.00s
Info:     at iteration #9, type GSR: wirelen solved = 365, spread = 365, legal = 365; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 179, spread = 348, legal = 357; time = 0.01s
Info: HeAP Placer Time: 0.31s
Info:   of which solving equations: 0.17s
Info:   of which spreading cells: 0.03s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 16, wirelen = 343
Info:   at iteration #5: temp = 0.000000, timing cost = 8, wirelen = 245
Info:   at iteration #10: temp = 0.000000, timing cost = 12, wirelen = 229
Info:   at iteration #15: temp = 0.000000, timing cost = 46, wirelen = 222
Info:   at iteration #17: temp = 0.000000, timing cost = 46, wirelen = 217 
Info: SA placement time 0.17s

Info: Max frequency for clock 'clk_IBUF_I_O': 316.86 MHz (PASS at 27.00 MHz)

Info: Max delay <async>              -> <async>: 6.40 ns
Info: Max delay posedge clk_IBUF_I_O -> <async>: 6.69 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 30348,  30640) |*** 
Info: [ 30640,  30932) | 
Info: [ 30932,  31224) |**** 
Info: [ 31224,  31516) |** 
Info: [ 31516,  31808) |*** 
Info: [ 31808,  32100) |**** 
Info: [ 32100,  32392) |***** 
Info: [ 32392,  32684) |****** 
Info: [ 32684,  32976) |** 
Info: [ 32976,  33268) |****** 
Info: [ 33268,  33560) |**** 
Info: [ 33560,  33852) | 
Info: [ 33852,  34144) |******************************* 
Info: [ 34144,  34436) |* 
Info: [ 34436,  34728) |** 
Info: [ 34728,  35020) |*** 
Info: [ 35020,  35312) | 
Info: [ 35312,  35604) |*** 
Info: [ 35604,  35896) |************************************************** 
Info: [ 35896,  36188) |* 
Info: Checksum: 0x4bfb586a
Info: Find global nets...
Info: Routing globals...
Info:   Route net clk_IBUF_I_O, use clock #0.
Info:   Net clk_IBUF_I_O is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 328 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        569 |      241        328 |  241   328 |         0|       4.41       4.41|
Info: Routing complete.
Info: Router1 time 4.41s
Info: Checksum: 0xe1c4ecae

Info: Critical path report for clock 'clk_IBUF_I_O' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source led_count_r_DFFRE_Q_5_DFFLC.Q
Info:  0.8  1.3    Net led_count_r[0] budget 36.579037 ns (2,17) -> (1,17)
Info:                Sink led_count_r_DFFRE_Q_D_ALU_SUM_5_ALULC.B
Info:                Defined in:
Info:                  ../design/module_counter.sv:11.17-11.28
Info:  1.1  2.4  Source led_count_r_DFFRE_Q_D_ALU_SUM_5_ALULC.F
Info:  0.8  3.2    Net led_count_r_DFFRE_Q_D[0] budget 17.740519 ns (1,17) -> (2,17)
Info:                Sink led_count_r_DFFRE_Q_5_DFFLC.A
Info:                Defined in:
Info:                  ../design/module_counter.sv:20.28-20.46
Info:                  C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  3.2  Setup led_count_r_DFFRE_Q_5_DFFLC.A
Info: 1.6 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source rst_IBUF_I$iob.O
Info:  4.2  4.2    Net rst_IBUF_I_O[6] budget 37.037037 ns (0,4) -> (2,17)
Info:                Sink led_count_r_DFFRE_Q_3_RESET_LUT1_F_LC.A
Info:                Defined in:
Info:                  C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0  4.2  Setup led_count_r_DFFRE_Q_3_RESET_LUT1_F_LC.A
Info: 0.0 ns logic, 4.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_IBUF_I_O' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source clk_counter_DFFR_Q_7_DFFLC.Q
Info:  1.2  1.7    Net clk_counter[16] budget 36.579037 ns (6,16) -> (7,15)
Info:                Sink led_count_r_DFFRE_Q_CE_MUX2_LUT6_O_S0_LUT4_F_3_LC.A
Info:                Defined in:
Info:                  ../design/module_counter.sv:10.32-10.43
Info:  1.0  2.7  Source led_count_r_DFFRE_Q_CE_MUX2_LUT6_O_S0_LUT4_F_3_LC.F
Info:  2.2  4.9    Net led_count_r_DFFRE_Q_CE_MUX2_LUT6_O_S0[2] budget 17.740519 ns (7,15) -> (2,14)
Info:                Sink led_count_r_DFFRE_Q_1_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0  4.9  Setup led_count_r_DFFRE_Q_1_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.C
Info: 1.5 ns logic, 3.5 ns routing

Info: Max frequency for clock 'clk_IBUF_I_O': 315.86 MHz (PASS at 27.00 MHz)

Info: Max delay <async>              -> <async>: 4.16 ns
Info: Max delay posedge clk_IBUF_I_O -> <async>: 4.95 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 32089,  32293) |**** 
Info: [ 32293,  32497) | 
Info: [ 32497,  32701) |**** 
Info: [ 32701,  32905) |*** 
Info: [ 32905,  33109) |* 
Info: [ 33109,  33313) |******* 
Info: [ 33313,  33517) |******** 
Info: [ 33517,  33721) |**** 
Info: [ 33721,  33925) |******* 
Info: [ 33925,  34129) | 
Info: [ 34129,  34333) |*************** 
Info: [ 34333,  34537) | 
Info: [ 34537,  34741) |***************** 
Info: [ 34741,  34945) |** 
Info: [ 34945,  35149) | 
Info: [ 35149,  35353) |**** 
Info: [ 35353,  35557) |*** 
Info: [ 35557,  35761) |****** 
Info: [ 35761,  35965) |************ 
Info: [ 35965,  36169) |********************************* 

Info: Program finished normally.
