
wifi-stm32nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f90  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08004050  08004050  00005050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004168  08004168  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004168  08004168  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004168  08004168  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004168  08004168  00005168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800416c  0800416c  0000516c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004170  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  2000000c  0800417c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  0800417c  000061cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013595  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002884  00000000  00000000  000195c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  0001be50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d43  00000000  00000000  0001cf10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014fbe  00000000  00000000  0001dc53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014825  00000000  00000000  00032c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082e21  00000000  00000000  00047436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca257  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d58  00000000  00000000  000ca29c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000cdff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004038 	.word	0x08004038

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004038 	.word	0x08004038

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <get_day_of_week>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char* get_day_of_week(uint8_t i)
{
 80003f4:	b5b0      	push	{r4, r5, r7, lr}
 80003f6:	b08a      	sub	sp, #40	@ 0x28
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	0002      	movs	r2, r0
 80003fc:	1dfb      	adds	r3, r7, #7
 80003fe:	701a      	strb	r2, [r3, #0]
	char* days[] = {"Sun", "Mon", "Tue", "Wed", "Thu", "Fri", "Sat"};
 8000400:	250c      	movs	r5, #12
 8000402:	197b      	adds	r3, r7, r5
 8000404:	4a08      	ldr	r2, [pc, #32]	@ (8000428 <get_day_of_week+0x34>)
 8000406:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000408:	c313      	stmia	r3!, {r0, r1, r4}
 800040a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800040c:	c313      	stmia	r3!, {r0, r1, r4}
 800040e:	6812      	ldr	r2, [r2, #0]
 8000410:	601a      	str	r2, [r3, #0]
	return days[i-1];
 8000412:	1dfb      	adds	r3, r7, #7
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	1e5a      	subs	r2, r3, #1
 8000418:	197b      	adds	r3, r7, r5
 800041a:	0092      	lsls	r2, r2, #2
 800041c:	58d3      	ldr	r3, [r2, r3]
}
 800041e:	0018      	movs	r0, r3
 8000420:	46bd      	mov	sp, r7
 8000422:	b00a      	add	sp, #40	@ 0x28
 8000424:	bdb0      	pop	{r4, r5, r7, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	0800406c 	.word	0x0800406c

0800042c <number_to_string>:


void number_to_string(uint8_t num, char* buf)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	0002      	movs	r2, r0
 8000434:	6039      	str	r1, [r7, #0]
 8000436:	1dfb      	adds	r3, r7, #7
 8000438:	701a      	strb	r2, [r3, #0]
	if(num < 10)
 800043a:	1dfb      	adds	r3, r7, #7
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	2b09      	cmp	r3, #9
 8000440:	d80a      	bhi.n	8000458 <number_to_string+0x2c>
	{
		buf[0] = '0';
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	2230      	movs	r2, #48	@ 0x30
 8000446:	701a      	strb	r2, [r3, #0]
		buf[1] = num + 48;
 8000448:	683b      	ldr	r3, [r7, #0]
 800044a:	3301      	adds	r3, #1
 800044c:	1dfa      	adds	r2, r7, #7
 800044e:	7812      	ldrb	r2, [r2, #0]
 8000450:	3230      	adds	r2, #48	@ 0x30
 8000452:	b2d2      	uxtb	r2, r2
 8000454:	701a      	strb	r2, [r3, #0]
	else if (num >= 10 && num < 99)
	{
		buf[0] = (num/10) + 48;
		buf[1] = (num%10) + 48;
	}
}
 8000456:	e020      	b.n	800049a <number_to_string+0x6e>
	else if (num >= 10 && num < 99)
 8000458:	1dfb      	adds	r3, r7, #7
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	2b09      	cmp	r3, #9
 800045e:	d91c      	bls.n	800049a <number_to_string+0x6e>
 8000460:	1dfb      	adds	r3, r7, #7
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	2b62      	cmp	r3, #98	@ 0x62
 8000466:	d818      	bhi.n	800049a <number_to_string+0x6e>
		buf[0] = (num/10) + 48;
 8000468:	1dfb      	adds	r3, r7, #7
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	210a      	movs	r1, #10
 800046e:	0018      	movs	r0, r3
 8000470:	f7ff fe4a 	bl	8000108 <__udivsi3>
 8000474:	0003      	movs	r3, r0
 8000476:	b2db      	uxtb	r3, r3
 8000478:	3330      	adds	r3, #48	@ 0x30
 800047a:	b2da      	uxtb	r2, r3
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	701a      	strb	r2, [r3, #0]
		buf[1] = (num%10) + 48;
 8000480:	1dfb      	adds	r3, r7, #7
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	210a      	movs	r1, #10
 8000486:	0018      	movs	r0, r3
 8000488:	f7ff fec4 	bl	8000214 <__aeabi_uidivmod>
 800048c:	000b      	movs	r3, r1
 800048e:	b2da      	uxtb	r2, r3
 8000490:	683b      	ldr	r3, [r7, #0]
 8000492:	3301      	adds	r3, #1
 8000494:	3230      	adds	r2, #48	@ 0x30
 8000496:	b2d2      	uxtb	r2, r2
 8000498:	701a      	strb	r2, [r3, #0]
}
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	46bd      	mov	sp, r7
 800049e:	b002      	add	sp, #8
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <time_to_string>:


char* time_to_string(RTC_Time_t *rtc_time)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
	static char buf[9]; // Static because of dangling pointer; once function pops out of stack the value is lost
	buf[2] = ':';
 80004ac:	4b11      	ldr	r3, [pc, #68]	@ (80004f4 <time_to_string+0x50>)
 80004ae:	223a      	movs	r2, #58	@ 0x3a
 80004b0:	709a      	strb	r2, [r3, #2]
	buf[5] = ':';
 80004b2:	4b10      	ldr	r3, [pc, #64]	@ (80004f4 <time_to_string+0x50>)
 80004b4:	223a      	movs	r2, #58	@ 0x3a
 80004b6:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_time->hours, buf);
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	789b      	ldrb	r3, [r3, #2]
 80004bc:	4a0d      	ldr	r2, [pc, #52]	@ (80004f4 <time_to_string+0x50>)
 80004be:	0011      	movs	r1, r2
 80004c0:	0018      	movs	r0, r3
 80004c2:	f7ff ffb3 	bl	800042c <number_to_string>
	number_to_string(rtc_time->minutes, &buf[3]);
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	785b      	ldrb	r3, [r3, #1]
 80004ca:	4a0b      	ldr	r2, [pc, #44]	@ (80004f8 <time_to_string+0x54>)
 80004cc:	0011      	movs	r1, r2
 80004ce:	0018      	movs	r0, r3
 80004d0:	f7ff ffac 	bl	800042c <number_to_string>
	number_to_string(rtc_time->seconds, &buf[6]);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	4a08      	ldr	r2, [pc, #32]	@ (80004fc <time_to_string+0x58>)
 80004da:	0011      	movs	r1, r2
 80004dc:	0018      	movs	r0, r3
 80004de:	f7ff ffa5 	bl	800042c <number_to_string>

	buf[8] = '\0';
 80004e2:	4b04      	ldr	r3, [pc, #16]	@ (80004f4 <time_to_string+0x50>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	721a      	strb	r2, [r3, #8]

	return buf;
 80004e8:	4b02      	ldr	r3, [pc, #8]	@ (80004f4 <time_to_string+0x50>)

}
 80004ea:	0018      	movs	r0, r3
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b002      	add	sp, #8
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	200001b0 	.word	0x200001b0
 80004f8:	200001b3 	.word	0x200001b3
 80004fc:	200001b6 	.word	0x200001b6

08000500 <date_to_string>:

char* date_to_string(RTC_Date_t *rtc_date)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
	static char buf[9]; // Static because of dangling pointer; once function pops out of stack the value is lost
	buf[2] = '/';
 8000508:	4b0f      	ldr	r3, [pc, #60]	@ (8000548 <date_to_string+0x48>)
 800050a:	222f      	movs	r2, #47	@ 0x2f
 800050c:	709a      	strb	r2, [r3, #2]
	buf[5] = '/';
 800050e:	4b0e      	ldr	r3, [pc, #56]	@ (8000548 <date_to_string+0x48>)
 8000510:	222f      	movs	r2, #47	@ 0x2f
 8000512:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_date->month, buf);
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	785b      	ldrb	r3, [r3, #1]
 8000518:	4a0b      	ldr	r2, [pc, #44]	@ (8000548 <date_to_string+0x48>)
 800051a:	0011      	movs	r1, r2
 800051c:	0018      	movs	r0, r3
 800051e:	f7ff ff85 	bl	800042c <number_to_string>
	number_to_string(rtc_date->date, &buf[3]);
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	78db      	ldrb	r3, [r3, #3]
 8000526:	4a09      	ldr	r2, [pc, #36]	@ (800054c <date_to_string+0x4c>)
 8000528:	0011      	movs	r1, r2
 800052a:	0018      	movs	r0, r3
 800052c:	f7ff ff7e 	bl	800042c <number_to_string>
	number_to_string(rtc_date->year, &buf[6]);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	789b      	ldrb	r3, [r3, #2]
 8000534:	4a06      	ldr	r2, [pc, #24]	@ (8000550 <date_to_string+0x50>)
 8000536:	0011      	movs	r1, r2
 8000538:	0018      	movs	r0, r3
 800053a:	f7ff ff77 	bl	800042c <number_to_string>

	return buf;
 800053e:	4b02      	ldr	r3, [pc, #8]	@ (8000548 <date_to_string+0x48>)
}
 8000540:	0018      	movs	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	b002      	add	sp, #8
 8000546:	bd80      	pop	{r7, pc}
 8000548:	200001bc 	.word	0x200001bc
 800054c:	200001bf 	.word	0x200001bf
 8000550:	200001c2 	.word	0x200001c2

08000554 <delay_us>:


void delay_us(uint32_t us)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800055c:	4b0b      	ldr	r3, [pc, #44]	@ (800058c <delay_us+0x38>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2200      	movs	r2, #0
 8000562:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim3);
 8000564:	4b09      	ldr	r3, [pc, #36]	@ (800058c <delay_us+0x38>)
 8000566:	0018      	movs	r0, r3
 8000568:	f002 f95c 	bl	8002824 <HAL_TIM_Base_Start>

	while (htim3.Instance->CNT < us);
 800056c:	46c0      	nop			@ (mov r8, r8)
 800056e:	4b07      	ldr	r3, [pc, #28]	@ (800058c <delay_us+0x38>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000574:	687a      	ldr	r2, [r7, #4]
 8000576:	429a      	cmp	r2, r3
 8000578:	d8f9      	bhi.n	800056e <delay_us+0x1a>

	HAL_TIM_Base_Stop(&htim3);
 800057a:	4b04      	ldr	r3, [pc, #16]	@ (800058c <delay_us+0x38>)
 800057c:	0018      	movs	r0, r3
 800057e:	f002 f997 	bl	80028b0 <HAL_TIM_Base_Stop>
}
 8000582:	46c0      	nop			@ (mov r8, r8)
 8000584:	46bd      	mov	sp, r7
 8000586:	b002      	add	sp, #8
 8000588:	bd80      	pop	{r7, pc}
 800058a:	46c0      	nop			@ (mov r8, r8)
 800058c:	2000007c 	.word	0x2000007c

08000590 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000596:	f000 fc50 	bl	8000e3a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800059a:	f000 f877 	bl	800068c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800059e:	f000 f9c9 	bl	8000934 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 80005a2:	f000 f979 	bl	8000898 <MX_USART1_UART_Init>
	MX_I2C1_Init();
 80005a6:	f000 f8b9 	bl	800071c <MX_I2C1_Init>
	MX_TIM3_Init();
 80005aa:	f000 f8f7 	bl	800079c <MX_TIM3_Init>
	MX_TIM14_Init();
 80005ae:	f000 f94d 	bl	800084c <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */
	//  initialise_monitor_handles();

	lcd_init();
 80005b2:	f003 fc05 	bl	8003dc0 <lcd_init>
	lcd_display_clear();
 80005b6:	f003 fbc5 	bl	8003d44 <lcd_display_clear>
	lcd_set_cursor(1,1);
 80005ba:	2101      	movs	r1, #1
 80005bc:	2001      	movs	r0, #1
 80005be:	f003 fbcc 	bl	8003d5a <lcd_set_cursor>
	ds1307_set_current_date(&current_date);
	ds1307_set_current_time(&current_time);
#endif


	HAL_Delay(2000);
 80005c2:	23fa      	movs	r3, #250	@ 0xfa
 80005c4:	00db      	lsls	r3, r3, #3
 80005c6:	0018      	movs	r0, r3
 80005c8:	f000 fcb4 	bl	8000f34 <HAL_Delay>

	ds1307_get_current_time(&current_time);
 80005cc:	4b2a      	ldr	r3, [pc, #168]	@ (8000678 <main+0xe8>)
 80005ce:	0018      	movs	r0, r3
 80005d0:	f003 fa92 	bl	8003af8 <ds1307_get_current_time>
	ds1307_get_current_date(&current_date);
 80005d4:	4b29      	ldr	r3, [pc, #164]	@ (800067c <main+0xec>)
 80005d6:	0018      	movs	r0, r3
 80005d8:	f003 fae3 	bl	8003ba2 <ds1307_get_current_date>

	char *am_pm;
	lcd_display_clear();
 80005dc:	f003 fbb2 	bl	8003d44 <lcd_display_clear>
	lcd_set_cursor(1,1);
 80005e0:	2101      	movs	r1, #1
 80005e2:	2001      	movs	r0, #1
 80005e4:	f003 fbb9 	bl	8003d5a <lcd_set_cursor>
	if(current_time.time_format != TIME_FORMAT_24HRS)
 80005e8:	4b23      	ldr	r3, [pc, #140]	@ (8000678 <main+0xe8>)
 80005ea:	78db      	ldrb	r3, [r3, #3]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	d014      	beq.n	800061a <main+0x8a>
	{
		am_pm = (current_time.time_format) ? "PM" : "AM";
 80005f0:	4b21      	ldr	r3, [pc, #132]	@ (8000678 <main+0xe8>)
 80005f2:	78db      	ldrb	r3, [r3, #3]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <main+0x6c>
 80005f8:	4b21      	ldr	r3, [pc, #132]	@ (8000680 <main+0xf0>)
 80005fa:	e000      	b.n	80005fe <main+0x6e>
 80005fc:	4b21      	ldr	r3, [pc, #132]	@ (8000684 <main+0xf4>)
 80005fe:	607b      	str	r3, [r7, #4]
		//	  printf("Current time = %s %s\n", time_to_string(&current_time), am_pm);
		lcd_print_string(time_to_string(&current_time));
 8000600:	4b1d      	ldr	r3, [pc, #116]	@ (8000678 <main+0xe8>)
 8000602:	0018      	movs	r0, r3
 8000604:	f7ff ff4e 	bl	80004a4 <time_to_string>
 8000608:	0003      	movs	r3, r0
 800060a:	0018      	movs	r0, r3
 800060c:	f003 fb86 	bl	8003d1c <lcd_print_string>
		lcd_print_string(am_pm);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	0018      	movs	r0, r3
 8000614:	f003 fb82 	bl	8003d1c <lcd_print_string>
 8000618:	e007      	b.n	800062a <main+0x9a>
	}
	else
	{
		//	  printf("Current time = %s\n", time_to_string(&current_time));
		lcd_print_string(time_to_string(&current_time));
 800061a:	4b17      	ldr	r3, [pc, #92]	@ (8000678 <main+0xe8>)
 800061c:	0018      	movs	r0, r3
 800061e:	f7ff ff41 	bl	80004a4 <time_to_string>
 8000622:	0003      	movs	r3, r0
 8000624:	0018      	movs	r0, r3
 8000626:	f003 fb79 	bl	8003d1c <lcd_print_string>

	}

	lcd_set_cursor(2, 1);
 800062a:	2101      	movs	r1, #1
 800062c:	2002      	movs	r0, #2
 800062e:	f003 fb94 	bl	8003d5a <lcd_set_cursor>
	lcd_print_string(date_to_string(&current_date));
 8000632:	4b12      	ldr	r3, [pc, #72]	@ (800067c <main+0xec>)
 8000634:	0018      	movs	r0, r3
 8000636:	f7ff ff63 	bl	8000500 <date_to_string>
 800063a:	0003      	movs	r3, r0
 800063c:	0018      	movs	r0, r3
 800063e:	f003 fb6d 	bl	8003d1c <lcd_print_string>
	lcd_print_char('<');
 8000642:	203c      	movs	r0, #60	@ 0x3c
 8000644:	f003 fb42 	bl	8003ccc <lcd_print_char>
	lcd_print_string(get_day_of_week(current_date.day));
 8000648:	4b0c      	ldr	r3, [pc, #48]	@ (800067c <main+0xec>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	0018      	movs	r0, r3
 800064e:	f7ff fed1 	bl	80003f4 <get_day_of_week>
 8000652:	0003      	movs	r3, r0
 8000654:	0018      	movs	r0, r3
 8000656:	f003 fb61 	bl	8003d1c <lcd_print_string>
	lcd_print_char('>');
 800065a:	203e      	movs	r0, #62	@ 0x3e
 800065c:	f003 fb36 	bl	8003ccc <lcd_print_char>

	if (HAL_TIM_Base_Start_IT(&htim14) != HAL_OK)
 8000660:	4b09      	ldr	r3, [pc, #36]	@ (8000688 <main+0xf8>)
 8000662:	0018      	movs	r0, r3
 8000664:	f002 f94a 	bl	80028fc <HAL_TIM_Base_Start_IT>
 8000668:	1e03      	subs	r3, r0, #0
 800066a:	d002      	beq.n	8000672 <main+0xe2>
	{
		/* Starting Error */
		Error_Handler();
 800066c:	f000 f9f0 	bl	8000a50 <Error_Handler>
	}
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000670:	46c0      	nop			@ (mov r8, r8)
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	e7fd      	b.n	8000672 <main+0xe2>
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	200001a8 	.word	0x200001a8
 800067c:	200001ac 	.word	0x200001ac
 8000680:	080040d0 	.word	0x080040d0
 8000684:	080040d4 	.word	0x080040d4
 8000688:	200000c8 	.word	0x200000c8

0800068c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800068c:	b590      	push	{r4, r7, lr}
 800068e:	b08d      	sub	sp, #52	@ 0x34
 8000690:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	2414      	movs	r4, #20
 8000694:	193b      	adds	r3, r7, r4
 8000696:	0018      	movs	r0, r3
 8000698:	231c      	movs	r3, #28
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f003 fc9f 	bl	8003fe0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a2:	003b      	movs	r3, r7
 80006a4:	0018      	movs	r0, r3
 80006a6:	2314      	movs	r3, #20
 80006a8:	001a      	movs	r2, r3
 80006aa:	2100      	movs	r1, #0
 80006ac:	f003 fc98 	bl	8003fe0 <memset>

	__HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80006b0:	4b19      	ldr	r3, [pc, #100]	@ (8000718 <SystemClock_Config+0x8c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	2207      	movs	r2, #7
 80006b6:	4393      	bics	r3, r2
 80006b8:	001a      	movs	r2, r3
 80006ba:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <SystemClock_Config+0x8c>)
 80006bc:	2101      	movs	r1, #1
 80006be:	430a      	orrs	r2, r1
 80006c0:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	2201      	movs	r2, #1
 80006c6:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	2280      	movs	r2, #128	@ 0x80
 80006cc:	0252      	lsls	r2, r2, #9
 80006ce:	605a      	str	r2, [r3, #4]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	0018      	movs	r0, r3
 80006d4:	f001 fc08 	bl	8001ee8 <HAL_RCC_OscConfig>
 80006d8:	1e03      	subs	r3, r0, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x54>
	{
		Error_Handler();
 80006dc:	f000 f9b8 	bl	8000a50 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e0:	003b      	movs	r3, r7
 80006e2:	2207      	movs	r2, #7
 80006e4:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80006e6:	003b      	movs	r3, r7
 80006e8:	2201      	movs	r2, #1
 80006ea:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	003b      	movs	r3, r7
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006f2:	003b      	movs	r3, r7
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006f8:	003b      	movs	r3, r7
 80006fa:	2200      	movs	r2, #0
 80006fc:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006fe:	003b      	movs	r3, r7
 8000700:	2101      	movs	r1, #1
 8000702:	0018      	movs	r0, r3
 8000704:	f001 fdd4 	bl	80022b0 <HAL_RCC_ClockConfig>
 8000708:	1e03      	subs	r3, r0, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x84>
	{
		Error_Handler();
 800070c:	f000 f9a0 	bl	8000a50 <Error_Handler>
	}
}
 8000710:	46c0      	nop			@ (mov r8, r8)
 8000712:	46bd      	mov	sp, r7
 8000714:	b00d      	add	sp, #52	@ 0x34
 8000716:	bd90      	pop	{r4, r7, pc}
 8000718:	40022000 	.word	0x40022000

0800071c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <MX_I2C1_Init+0x74>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <MX_I2C1_Init+0x78>)
 8000724:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x10805D88;
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <MX_I2C1_Init+0x74>)
 8000728:	4a1b      	ldr	r2, [pc, #108]	@ (8000798 <MX_I2C1_Init+0x7c>)
 800072a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800072c:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <MX_I2C1_Init+0x74>)
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_I2C1_Init+0x74>)
 8000734:	2201      	movs	r2, #1
 8000736:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000738:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <MX_I2C1_Init+0x74>)
 800073a:	2200      	movs	r2, #0
 800073c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_I2C1_Init+0x74>)
 8000740:	2200      	movs	r2, #0
 8000742:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <MX_I2C1_Init+0x74>)
 8000746:	2200      	movs	r2, #0
 8000748:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_I2C1_Init+0x74>)
 800074c:	2200      	movs	r2, #0
 800074e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_I2C1_Init+0x74>)
 8000752:	2200      	movs	r2, #0
 8000754:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_I2C1_Init+0x74>)
 8000758:	0018      	movs	r0, r3
 800075a:	f000 febb 	bl	80014d4 <HAL_I2C_Init>
 800075e:	1e03      	subs	r3, r0, #0
 8000760:	d001      	beq.n	8000766 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 8000762:	f000 f975 	bl	8000a50 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000766:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <MX_I2C1_Init+0x74>)
 8000768:	2100      	movs	r1, #0
 800076a:	0018      	movs	r0, r3
 800076c:	f001 fb24 	bl	8001db8 <HAL_I2CEx_ConfigAnalogFilter>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d001      	beq.n	8000778 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 8000774:	f000 f96c 	bl	8000a50 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000778:	4b05      	ldr	r3, [pc, #20]	@ (8000790 <MX_I2C1_Init+0x74>)
 800077a:	2100      	movs	r1, #0
 800077c:	0018      	movs	r0, r3
 800077e:	f001 fb67 	bl	8001e50 <HAL_I2CEx_ConfigDigitalFilter>
 8000782:	1e03      	subs	r3, r0, #0
 8000784:	d001      	beq.n	800078a <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 8000786:	f000 f963 	bl	8000a50 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000028 	.word	0x20000028
 8000794:	40005400 	.word	0x40005400
 8000798:	10805d88 	.word	0x10805d88

0800079c <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b088      	sub	sp, #32
 80007a0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007a2:	2310      	movs	r3, #16
 80007a4:	18fb      	adds	r3, r7, r3
 80007a6:	0018      	movs	r0, r3
 80007a8:	2310      	movs	r3, #16
 80007aa:	001a      	movs	r2, r3
 80007ac:	2100      	movs	r1, #0
 80007ae:	f003 fc17 	bl	8003fe0 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	0018      	movs	r0, r3
 80007b6:	230c      	movs	r3, #12
 80007b8:	001a      	movs	r2, r3
 80007ba:	2100      	movs	r1, #0
 80007bc:	f003 fc10 	bl	8003fe0 <memset>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80007c0:	4b1e      	ldr	r3, [pc, #120]	@ (800083c <MX_TIM3_Init+0xa0>)
 80007c2:	4a1f      	ldr	r2, [pc, #124]	@ (8000840 <MX_TIM3_Init+0xa4>)
 80007c4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 4799;
 80007c6:	4b1d      	ldr	r3, [pc, #116]	@ (800083c <MX_TIM3_Init+0xa0>)
 80007c8:	4a1e      	ldr	r2, [pc, #120]	@ (8000844 <MX_TIM3_Init+0xa8>)
 80007ca:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007cc:	4b1b      	ldr	r3, [pc, #108]	@ (800083c <MX_TIM3_Init+0xa0>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 10000;
 80007d2:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <MX_TIM3_Init+0xa0>)
 80007d4:	4a1c      	ldr	r2, [pc, #112]	@ (8000848 <MX_TIM3_Init+0xac>)
 80007d6:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d8:	4b18      	ldr	r3, [pc, #96]	@ (800083c <MX_TIM3_Init+0xa0>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007de:	4b17      	ldr	r3, [pc, #92]	@ (800083c <MX_TIM3_Init+0xa0>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007e4:	4b15      	ldr	r3, [pc, #84]	@ (800083c <MX_TIM3_Init+0xa0>)
 80007e6:	0018      	movs	r0, r3
 80007e8:	f001 ffc4 	bl	8002774 <HAL_TIM_Base_Init>
 80007ec:	1e03      	subs	r3, r0, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM3_Init+0x58>
	{
		Error_Handler();
 80007f0:	f000 f92e 	bl	8000a50 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007f4:	2110      	movs	r1, #16
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2280      	movs	r2, #128	@ 0x80
 80007fa:	0152      	lsls	r2, r2, #5
 80007fc:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007fe:	187a      	adds	r2, r7, r1
 8000800:	4b0e      	ldr	r3, [pc, #56]	@ (800083c <MX_TIM3_Init+0xa0>)
 8000802:	0011      	movs	r1, r2
 8000804:	0018      	movs	r0, r3
 8000806:	f002 f9cf 	bl	8002ba8 <HAL_TIM_ConfigClockSource>
 800080a:	1e03      	subs	r3, r0, #0
 800080c:	d001      	beq.n	8000812 <MX_TIM3_Init+0x76>
	{
		Error_Handler();
 800080e:	f000 f91f 	bl	8000a50 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000818:	1d3b      	adds	r3, r7, #4
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800081e:	1d3a      	adds	r2, r7, #4
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_TIM3_Init+0xa0>)
 8000822:	0011      	movs	r1, r2
 8000824:	0018      	movs	r0, r3
 8000826:	f002 fbcb 	bl	8002fc0 <HAL_TIMEx_MasterConfigSynchronization>
 800082a:	1e03      	subs	r3, r0, #0
 800082c:	d001      	beq.n	8000832 <MX_TIM3_Init+0x96>
	{
		Error_Handler();
 800082e:	f000 f90f 	bl	8000a50 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b008      	add	sp, #32
 8000838:	bd80      	pop	{r7, pc}
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	2000007c 	.word	0x2000007c
 8000840:	40000400 	.word	0x40000400
 8000844:	000012bf 	.word	0x000012bf
 8000848:	00002710 	.word	0x00002710

0800084c <MX_TIM14_Init>:
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
	/* USER CODE END TIM14_Init 0 */

	/* USER CODE BEGIN TIM14_Init 1 */

	/* USER CODE END TIM14_Init 1 */
	htim14.Instance = TIM14;
 8000850:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_TIM14_Init+0x40>)
 8000852:	4a0f      	ldr	r2, [pc, #60]	@ (8000890 <MX_TIM14_Init+0x44>)
 8000854:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = 0;
 8000856:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <MX_TIM14_Init+0x40>)
 8000858:	2200      	movs	r2, #0
 800085a:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800085c:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <MX_TIM14_Init+0x40>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 10000;
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <MX_TIM14_Init+0x40>)
 8000864:	4a0b      	ldr	r2, [pc, #44]	@ (8000894 <MX_TIM14_Init+0x48>)
 8000866:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000868:	4b08      	ldr	r3, [pc, #32]	@ (800088c <MX_TIM14_Init+0x40>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800086e:	4b07      	ldr	r3, [pc, #28]	@ (800088c <MX_TIM14_Init+0x40>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000874:	4b05      	ldr	r3, [pc, #20]	@ (800088c <MX_TIM14_Init+0x40>)
 8000876:	0018      	movs	r0, r3
 8000878:	f001 ff7c 	bl	8002774 <HAL_TIM_Base_Init>
 800087c:	1e03      	subs	r3, r0, #0
 800087e:	d001      	beq.n	8000884 <MX_TIM14_Init+0x38>
	{
		Error_Handler();
 8000880:	f000 f8e6 	bl	8000a50 <Error_Handler>
	}
	/* USER CODE BEGIN TIM14_Init 2 */

	/* USER CODE END TIM14_Init 2 */

}
 8000884:	46c0      	nop			@ (mov r8, r8)
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	200000c8 	.word	0x200000c8
 8000890:	40002000 	.word	0x40002000
 8000894:	00002710 	.word	0x00002710

08000898 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800089c:	4b23      	ldr	r3, [pc, #140]	@ (800092c <MX_USART1_UART_Init+0x94>)
 800089e:	4a24      	ldr	r2, [pc, #144]	@ (8000930 <MX_USART1_UART_Init+0x98>)
 80008a0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80008a2:	4b22      	ldr	r3, [pc, #136]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008a4:	22e1      	movs	r2, #225	@ 0xe1
 80008a6:	0252      	lsls	r2, r2, #9
 80008a8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008aa:	4b20      	ldr	r3, [pc, #128]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80008b0:	4b1e      	ldr	r3, [pc, #120]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80008b6:	4b1d      	ldr	r3, [pc, #116]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80008bc:	4b1b      	ldr	r3, [pc, #108]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008be:	220c      	movs	r2, #12
 80008c0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c2:	4b1a      	ldr	r3, [pc, #104]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c8:	4b18      	ldr	r3, [pc, #96]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ce:	4b17      	ldr	r3, [pc, #92]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008d4:	4b15      	ldr	r3, [pc, #84]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008da:	4b14      	ldr	r3, [pc, #80]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008dc:	2200      	movs	r2, #0
 80008de:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80008e0:	4b12      	ldr	r3, [pc, #72]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008e2:	0018      	movs	r0, r3
 80008e4:	f002 fbe6 	bl	80030b4 <HAL_UART_Init>
 80008e8:	1e03      	subs	r3, r0, #0
 80008ea:	d001      	beq.n	80008f0 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 80008ec:	f000 f8b0 	bl	8000a50 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008f0:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <MX_USART1_UART_Init+0x94>)
 80008f2:	2100      	movs	r1, #0
 80008f4:	0018      	movs	r0, r3
 80008f6:	f003 f81f 	bl	8003938 <HAL_UARTEx_SetTxFifoThreshold>
 80008fa:	1e03      	subs	r3, r0, #0
 80008fc:	d001      	beq.n	8000902 <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 80008fe:	f000 f8a7 	bl	8000a50 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000902:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <MX_USART1_UART_Init+0x94>)
 8000904:	2100      	movs	r1, #0
 8000906:	0018      	movs	r0, r3
 8000908:	f003 f856 	bl	80039b8 <HAL_UARTEx_SetRxFifoThreshold>
 800090c:	1e03      	subs	r3, r0, #0
 800090e:	d001      	beq.n	8000914 <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 8000910:	f000 f89e 	bl	8000a50 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000914:	4b05      	ldr	r3, [pc, #20]	@ (800092c <MX_USART1_UART_Init+0x94>)
 8000916:	0018      	movs	r0, r3
 8000918:	f002 ffd4 	bl	80038c4 <HAL_UARTEx_DisableFifoMode>
 800091c:	1e03      	subs	r3, r0, #0
 800091e:	d001      	beq.n	8000924 <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 8000920:	f000 f896 	bl	8000a50 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	46c0      	nop			@ (mov r8, r8)
 800092c:	20000114 	.word	0x20000114
 8000930:	40013800 	.word	0x40013800

08000934 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000934:	b590      	push	{r4, r7, lr}
 8000936:	b08b      	sub	sp, #44	@ 0x2c
 8000938:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093a:	2414      	movs	r4, #20
 800093c:	193b      	adds	r3, r7, r4
 800093e:	0018      	movs	r0, r3
 8000940:	2314      	movs	r3, #20
 8000942:	001a      	movs	r2, r3
 8000944:	2100      	movs	r1, #0
 8000946:	f003 fb4b 	bl	8003fe0 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800094a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a44 <MX_GPIO_Init+0x110>)
 800094c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800094e:	4b3d      	ldr	r3, [pc, #244]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000950:	2104      	movs	r1, #4
 8000952:	430a      	orrs	r2, r1
 8000954:	635a      	str	r2, [r3, #52]	@ 0x34
 8000956:	4b3b      	ldr	r3, [pc, #236]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800095a:	2204      	movs	r2, #4
 800095c:	4013      	ands	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
 8000960:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000962:	4b38      	ldr	r3, [pc, #224]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000966:	4b37      	ldr	r3, [pc, #220]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000968:	2120      	movs	r1, #32
 800096a:	430a      	orrs	r2, r1
 800096c:	635a      	str	r2, [r3, #52]	@ 0x34
 800096e:	4b35      	ldr	r3, [pc, #212]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000972:	2220      	movs	r2, #32
 8000974:	4013      	ands	r3, r2
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800097a:	4b32      	ldr	r3, [pc, #200]	@ (8000a44 <MX_GPIO_Init+0x110>)
 800097c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800097e:	4b31      	ldr	r3, [pc, #196]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000980:	2101      	movs	r1, #1
 8000982:	430a      	orrs	r2, r1
 8000984:	635a      	str	r2, [r3, #52]	@ 0x34
 8000986:	4b2f      	ldr	r3, [pc, #188]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800098a:	2201      	movs	r2, #1
 800098c:	4013      	ands	r3, r2
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000992:	4b2c      	ldr	r3, [pc, #176]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000994:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000996:	4b2b      	ldr	r3, [pc, #172]	@ (8000a44 <MX_GPIO_Init+0x110>)
 8000998:	2102      	movs	r1, #2
 800099a:	430a      	orrs	r2, r1
 800099c:	635a      	str	r2, [r3, #52]	@ 0x34
 800099e:	4b29      	ldr	r3, [pc, #164]	@ (8000a44 <MX_GPIO_Init+0x110>)
 80009a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009a2:	2202      	movs	r2, #2
 80009a4:	4013      	ands	r3, r2
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 80009aa:	23a0      	movs	r3, #160	@ 0xa0
 80009ac:	05db      	lsls	r3, r3, #23
 80009ae:	2201      	movs	r2, #1
 80009b0:	2120      	movs	r1, #32
 80009b2:	0018      	movs	r0, r3
 80009b4:	f000 fd32 	bl	800141c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : User_Button_Pin */
	GPIO_InitStruct.Pin = User_Button_Pin;
 80009b8:	193b      	adds	r3, r7, r4
 80009ba:	2280      	movs	r2, #128	@ 0x80
 80009bc:	0192      	lsls	r2, r2, #6
 80009be:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	4a21      	ldr	r2, [pc, #132]	@ (8000a48 <MX_GPIO_Init+0x114>)
 80009c4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	193b      	adds	r3, r7, r4
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 80009cc:	193b      	adds	r3, r7, r4
 80009ce:	4a1f      	ldr	r2, [pc, #124]	@ (8000a4c <MX_GPIO_Init+0x118>)
 80009d0:	0019      	movs	r1, r3
 80009d2:	0010      	movs	r0, r2
 80009d4:	f000 fbb0 	bl	8001138 <HAL_GPIO_Init>

	/*Configure GPIO pins : VCP_USART2_TX_Pin VCP_USART2_RX_Pin */
	GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 80009d8:	193b      	adds	r3, r7, r4
 80009da:	220c      	movs	r2, #12
 80009dc:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009de:	193b      	adds	r3, r7, r4
 80009e0:	2202      	movs	r2, #2
 80009e2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	193b      	adds	r3, r7, r4
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	2200      	movs	r2, #0
 80009ee:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80009f0:	193b      	adds	r3, r7, r4
 80009f2:	2201      	movs	r2, #1
 80009f4:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f6:	193a      	adds	r2, r7, r4
 80009f8:	23a0      	movs	r3, #160	@ 0xa0
 80009fa:	05db      	lsls	r3, r3, #23
 80009fc:	0011      	movs	r1, r2
 80009fe:	0018      	movs	r0, r3
 8000a00:	f000 fb9a 	bl	8001138 <HAL_GPIO_Init>

	/*Configure GPIO pin : Led_Pin */
	GPIO_InitStruct.Pin = Led_Pin;
 8000a04:	0021      	movs	r1, r4
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2220      	movs	r2, #32
 8000a0a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2201      	movs	r2, #1
 8000a10:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2203      	movs	r2, #3
 8000a1c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8000a1e:	187a      	adds	r2, r7, r1
 8000a20:	23a0      	movs	r3, #160	@ 0xa0
 8000a22:	05db      	lsls	r3, r3, #23
 8000a24:	0011      	movs	r1, r2
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 fb86 	bl	8001138 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2100      	movs	r1, #0
 8000a30:	2007      	movs	r0, #7
 8000a32:	f000 fb4f 	bl	80010d4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000a36:	2007      	movs	r0, #7
 8000a38:	f000 fb61 	bl	80010fe <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000a3c:	46c0      	nop			@ (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	b00b      	add	sp, #44	@ 0x2c
 8000a42:	bd90      	pop	{r4, r7, pc}
 8000a44:	40021000 	.word	0x40021000
 8000a48:	10110000 	.word	0x10110000
 8000a4c:	50000800 	.word	0x50000800

08000a50 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a54:	b672      	cpsid	i
}
 8000a56:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000a58:	46c0      	nop			@ (mov r8, r8)
 8000a5a:	e7fd      	b.n	8000a58 <Error_Handler+0x8>

08000a5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a62:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a66:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a68:	2101      	movs	r1, #1
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a72:	2201      	movs	r2, #1
 8000a74:	4013      	ands	r3, r2
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7a:	4b09      	ldr	r3, [pc, #36]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a7e:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a80:	2180      	movs	r1, #128	@ 0x80
 8000a82:	0549      	lsls	r1, r1, #21
 8000a84:	430a      	orrs	r2, r1
 8000a86:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a88:	4b05      	ldr	r3, [pc, #20]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a8c:	2380      	movs	r3, #128	@ 0x80
 8000a8e:	055b      	lsls	r3, r3, #21
 8000a90:	4013      	ands	r3, r2
 8000a92:	603b      	str	r3, [r7, #0]
 8000a94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a96:	46c0      	nop			@ (mov r8, r8)
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b002      	add	sp, #8
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			@ (mov r8, r8)
 8000aa0:	40021000 	.word	0x40021000

08000aa4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b091      	sub	sp, #68	@ 0x44
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	232c      	movs	r3, #44	@ 0x2c
 8000aae:	18fb      	adds	r3, r7, r3
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	2314      	movs	r3, #20
 8000ab4:	001a      	movs	r2, r3
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	f003 fa92 	bl	8003fe0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000abc:	2410      	movs	r4, #16
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	231c      	movs	r3, #28
 8000ac4:	001a      	movs	r2, r3
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	f003 fa8a 	bl	8003fe0 <memset>
  if(hi2c->Instance==I2C1)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a23      	ldr	r2, [pc, #140]	@ (8000b60 <HAL_I2C_MspInit+0xbc>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d13f      	bne.n	8000b56 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ad6:	193b      	adds	r3, r7, r4
 8000ad8:	2202      	movs	r2, #2
 8000ada:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000adc:	193b      	adds	r3, r7, r4
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ae2:	193b      	adds	r3, r7, r4
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	f001 fd59 	bl	800259c <HAL_RCCEx_PeriphCLKConfig>
 8000aea:	1e03      	subs	r3, r0, #0
 8000aec:	d001      	beq.n	8000af2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000aee:	f7ff ffaf 	bl	8000a50 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b64 <HAL_I2C_MspInit+0xc0>)
 8000af4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000af6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b64 <HAL_I2C_MspInit+0xc0>)
 8000af8:	2101      	movs	r1, #1
 8000afa:	430a      	orrs	r2, r1
 8000afc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000afe:	4b19      	ldr	r3, [pc, #100]	@ (8000b64 <HAL_I2C_MspInit+0xc0>)
 8000b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b02:	2201      	movs	r2, #1
 8000b04:	4013      	ands	r3, r2
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b0a:	212c      	movs	r1, #44	@ 0x2c
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	22c0      	movs	r2, #192	@ 0xc0
 8000b10:	00d2      	lsls	r2, r2, #3
 8000b12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2212      	movs	r2, #18
 8000b18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000b26:	187b      	adds	r3, r7, r1
 8000b28:	2206      	movs	r2, #6
 8000b2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	187a      	adds	r2, r7, r1
 8000b2e:	23a0      	movs	r3, #160	@ 0xa0
 8000b30:	05db      	lsls	r3, r3, #23
 8000b32:	0011      	movs	r1, r2
 8000b34:	0018      	movs	r0, r3
 8000b36:	f000 faff 	bl	8001138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b64 <HAL_I2C_MspInit+0xc0>)
 8000b3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b3e:	4b09      	ldr	r3, [pc, #36]	@ (8000b64 <HAL_I2C_MspInit+0xc0>)
 8000b40:	2180      	movs	r1, #128	@ 0x80
 8000b42:	0389      	lsls	r1, r1, #14
 8000b44:	430a      	orrs	r2, r1
 8000b46:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b48:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <HAL_I2C_MspInit+0xc0>)
 8000b4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b4c:	2380      	movs	r3, #128	@ 0x80
 8000b4e:	039b      	lsls	r3, r3, #14
 8000b50:	4013      	ands	r3, r2
 8000b52:	60bb      	str	r3, [r7, #8]
 8000b54:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b56:	46c0      	nop			@ (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	b011      	add	sp, #68	@ 0x44
 8000b5c:	bd90      	pop	{r4, r7, pc}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	40005400 	.word	0x40005400
 8000b64:	40021000 	.word	0x40021000

08000b68 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a1b      	ldr	r2, [pc, #108]	@ (8000be4 <HAL_TIM_Base_MspInit+0x7c>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d114      	bne.n	8000ba4 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000be8 <HAL_TIM_Base_MspInit+0x80>)
 8000b7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000be8 <HAL_TIM_Base_MspInit+0x80>)
 8000b80:	2102      	movs	r1, #2
 8000b82:	430a      	orrs	r2, r1
 8000b84:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b86:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <HAL_TIM_Base_MspInit+0x80>)
 8000b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2100      	movs	r1, #0
 8000b96:	2010      	movs	r0, #16
 8000b98:	f000 fa9c 	bl	80010d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000b9c:	2010      	movs	r0, #16
 8000b9e:	f000 faae 	bl	80010fe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000ba2:	e01a      	b.n	8000bda <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM14)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a10      	ldr	r2, [pc, #64]	@ (8000bec <HAL_TIM_Base_MspInit+0x84>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d115      	bne.n	8000bda <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000bae:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <HAL_TIM_Base_MspInit+0x80>)
 8000bb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000be8 <HAL_TIM_Base_MspInit+0x80>)
 8000bb4:	2180      	movs	r1, #128	@ 0x80
 8000bb6:	0209      	lsls	r1, r1, #8
 8000bb8:	430a      	orrs	r2, r1
 8000bba:	641a      	str	r2, [r3, #64]	@ 0x40
 8000bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000be8 <HAL_TIM_Base_MspInit+0x80>)
 8000bbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bc0:	2380      	movs	r3, #128	@ 0x80
 8000bc2:	021b      	lsls	r3, r3, #8
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	60bb      	str	r3, [r7, #8]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2100      	movs	r1, #0
 8000bce:	2013      	movs	r0, #19
 8000bd0:	f000 fa80 	bl	80010d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000bd4:	2013      	movs	r0, #19
 8000bd6:	f000 fa92 	bl	80010fe <HAL_NVIC_EnableIRQ>
}
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	b004      	add	sp, #16
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	46c0      	nop			@ (mov r8, r8)
 8000be4:	40000400 	.word	0x40000400
 8000be8:	40021000 	.word	0x40021000
 8000bec:	40002000 	.word	0x40002000

08000bf0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b091      	sub	sp, #68	@ 0x44
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	232c      	movs	r3, #44	@ 0x2c
 8000bfa:	18fb      	adds	r3, r7, r3
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	2314      	movs	r3, #20
 8000c00:	001a      	movs	r2, r3
 8000c02:	2100      	movs	r1, #0
 8000c04:	f003 f9ec 	bl	8003fe0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c08:	2410      	movs	r4, #16
 8000c0a:	193b      	adds	r3, r7, r4
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	231c      	movs	r3, #28
 8000c10:	001a      	movs	r2, r3
 8000c12:	2100      	movs	r1, #0
 8000c14:	f003 f9e4 	bl	8003fe0 <memset>
  if(huart->Instance==USART1)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a22      	ldr	r2, [pc, #136]	@ (8000ca8 <HAL_UART_MspInit+0xb8>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d13d      	bne.n	8000c9e <HAL_UART_MspInit+0xae>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c22:	193b      	adds	r3, r7, r4
 8000c24:	2201      	movs	r2, #1
 8000c26:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000c28:	193b      	adds	r3, r7, r4
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c2e:	193b      	adds	r3, r7, r4
 8000c30:	0018      	movs	r0, r3
 8000c32:	f001 fcb3 	bl	800259c <HAL_RCCEx_PeriphCLKConfig>
 8000c36:	1e03      	subs	r3, r0, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c3a:	f7ff ff09 	bl	8000a50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cac <HAL_UART_MspInit+0xbc>)
 8000c40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c42:	4b1a      	ldr	r3, [pc, #104]	@ (8000cac <HAL_UART_MspInit+0xbc>)
 8000c44:	2180      	movs	r1, #128	@ 0x80
 8000c46:	01c9      	lsls	r1, r1, #7
 8000c48:	430a      	orrs	r2, r1
 8000c4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c4c:	4b17      	ldr	r3, [pc, #92]	@ (8000cac <HAL_UART_MspInit+0xbc>)
 8000c4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c50:	2380      	movs	r3, #128	@ 0x80
 8000c52:	01db      	lsls	r3, r3, #7
 8000c54:	4013      	ands	r3, r2
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5a:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <HAL_UART_MspInit+0xbc>)
 8000c5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c5e:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <HAL_UART_MspInit+0xbc>)
 8000c60:	2102      	movs	r1, #2
 8000c62:	430a      	orrs	r2, r1
 8000c64:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <HAL_UART_MspInit+0xbc>)
 8000c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c6a:	2202      	movs	r2, #2
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c72:	212c      	movs	r1, #44	@ 0x2c
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	22c0      	movs	r2, #192	@ 0xc0
 8000c78:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2202      	movs	r2, #2
 8000c7e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2201      	movs	r2, #1
 8000c84:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c86:	187b      	adds	r3, r7, r1
 8000c88:	2200      	movs	r2, #0
 8000c8a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c92:	187b      	adds	r3, r7, r1
 8000c94:	4a06      	ldr	r2, [pc, #24]	@ (8000cb0 <HAL_UART_MspInit+0xc0>)
 8000c96:	0019      	movs	r1, r3
 8000c98:	0010      	movs	r0, r2
 8000c9a:	f000 fa4d 	bl	8001138 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c9e:	46c0      	nop			@ (mov r8, r8)
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	b011      	add	sp, #68	@ 0x44
 8000ca4:	bd90      	pop	{r4, r7, pc}
 8000ca6:	46c0      	nop			@ (mov r8, r8)
 8000ca8:	40013800 	.word	0x40013800
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	50000400 	.word	0x50000400

08000cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb8:	46c0      	nop			@ (mov r8, r8)
 8000cba:	e7fd      	b.n	8000cb8 <NMI_Handler+0x4>

08000cbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc0:	46c0      	nop			@ (mov r8, r8)
 8000cc2:	e7fd      	b.n	8000cc0 <HardFault_Handler+0x4>

08000cc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cc8:	46c0      	nop			@ (mov r8, r8)
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cdc:	f000 f90e 	bl	8000efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ce0:	46c0      	nop			@ (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 8000cea:	2380      	movs	r3, #128	@ 0x80
 8000cec:	019b      	lsls	r3, r3, #6
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f000 fbb2 	bl	8001458 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000cf4:	46c0      	nop			@ (mov r8, r8)
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d00:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <TIM3_IRQHandler+0x14>)
 8000d02:	0018      	movs	r0, r3
 8000d04:	f001 fe48 	bl	8002998 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */


  /* USER CODE END TIM3_IRQn 1 */
}
 8000d08:	46c0      	nop			@ (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	2000007c 	.word	0x2000007c

08000d14 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000d14:	b590      	push	{r4, r7, lr}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc4 <TIM14_IRQHandler+0xb0>)
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f001 fe3b 	bl	8002998 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */
	RTC_Time_t current_time;
	RTC_Date_t current_date;

	ds1307_get_current_time(&current_time);
 8000d22:	2408      	movs	r4, #8
 8000d24:	193b      	adds	r3, r7, r4
 8000d26:	0018      	movs	r0, r3
 8000d28:	f002 fee6 	bl	8003af8 <ds1307_get_current_time>
	ds1307_get_current_date(&current_date);
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f002 ff37 	bl	8003ba2 <ds1307_get_current_date>

	lcd_set_cursor(1,1);
 8000d34:	2101      	movs	r1, #1
 8000d36:	2001      	movs	r0, #1
 8000d38:	f003 f80f 	bl	8003d5a <lcd_set_cursor>
	char *am_pm;
	if(current_time.time_format != TIME_FORMAT_24HRS)
 8000d3c:	0022      	movs	r2, r4
 8000d3e:	18bb      	adds	r3, r7, r2
 8000d40:	78db      	ldrb	r3, [r3, #3]
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d015      	beq.n	8000d72 <TIM14_IRQHandler+0x5e>
	{
		am_pm = (current_time.time_format) ? "PM" : "AM";
 8000d46:	18bb      	adds	r3, r7, r2
 8000d48:	78db      	ldrb	r3, [r3, #3]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <TIM14_IRQHandler+0x3e>
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc8 <TIM14_IRQHandler+0xb4>)
 8000d50:	e000      	b.n	8000d54 <TIM14_IRQHandler+0x40>
 8000d52:	4b1e      	ldr	r3, [pc, #120]	@ (8000dcc <TIM14_IRQHandler+0xb8>)
 8000d54:	60fb      	str	r3, [r7, #12]
//		printf("Current time = %s %s\n", time_to_string(&current_time), am_pm);
		lcd_print_string(time_to_string(&current_time));
 8000d56:	2308      	movs	r3, #8
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f7ff fba2 	bl	80004a4 <time_to_string>
 8000d60:	0003      	movs	r3, r0
 8000d62:	0018      	movs	r0, r3
 8000d64:	f002 ffda 	bl	8003d1c <lcd_print_string>
		lcd_print_string(am_pm);
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f002 ffd6 	bl	8003d1c <lcd_print_string>
 8000d70:	e008      	b.n	8000d84 <TIM14_IRQHandler+0x70>
	}
	else
	{
//		printf("Current time = %s\n", time_to_string(&current_time));
		lcd_print_string(time_to_string(&current_time));
 8000d72:	2308      	movs	r3, #8
 8000d74:	18fb      	adds	r3, r7, r3
 8000d76:	0018      	movs	r0, r3
 8000d78:	f7ff fb94 	bl	80004a4 <time_to_string>
 8000d7c:	0003      	movs	r3, r0
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f002 ffcc 	bl	8003d1c <lcd_print_string>
	}


//	printf("Current Date = %s <%s>\n", date_to_string(&current_date), get_day_of_week(current_date.day));
	lcd_set_cursor(2, 1);
 8000d84:	2101      	movs	r1, #1
 8000d86:	2002      	movs	r0, #2
 8000d88:	f002 ffe7 	bl	8003d5a <lcd_set_cursor>
	lcd_print_string(date_to_string(&current_date));
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	0018      	movs	r0, r3
 8000d90:	f7ff fbb6 	bl	8000500 <date_to_string>
 8000d94:	0003      	movs	r3, r0
 8000d96:	0018      	movs	r0, r3
 8000d98:	f002 ffc0 	bl	8003d1c <lcd_print_string>
	lcd_print_char('<');
 8000d9c:	203c      	movs	r0, #60	@ 0x3c
 8000d9e:	f002 ff95 	bl	8003ccc <lcd_print_char>
	lcd_print_string(get_day_of_week(current_date.day));
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	0018      	movs	r0, r3
 8000da8:	f7ff fb24 	bl	80003f4 <get_day_of_week>
 8000dac:	0003      	movs	r3, r0
 8000dae:	0018      	movs	r0, r3
 8000db0:	f002 ffb4 	bl	8003d1c <lcd_print_string>
	lcd_print_char('>');
 8000db4:	203e      	movs	r0, #62	@ 0x3e
 8000db6:	f002 ff89 	bl	8003ccc <lcd_print_char>
  /* USER CODE END TIM14_IRQn 1 */
}
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	b005      	add	sp, #20
 8000dc0:	bd90      	pop	{r4, r7, pc}
 8000dc2:	46c0      	nop			@ (mov r8, r8)
 8000dc4:	200000c8 	.word	0x200000c8
 8000dc8:	080040d8 	.word	0x080040d8
 8000dcc:	080040dc 	.word	0x080040dc

08000dd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000dd4:	4b03      	ldr	r3, [pc, #12]	@ (8000de4 <SystemInit+0x14>)
 8000dd6:	2280      	movs	r2, #128	@ 0x80
 8000dd8:	0512      	lsls	r2, r2, #20
 8000dda:	609a      	str	r2, [r3, #8]
#endif
}
 8000ddc:	46c0      	nop			@ (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000de8:	480d      	ldr	r0, [pc, #52]	@ (8000e20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dec:	f7ff fff0 	bl	8000dd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000df0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000df2:	e003      	b.n	8000dfc <LoopCopyDataInit>

08000df4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000df4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e24 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000df6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000df8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000dfa:	3104      	adds	r1, #4

08000dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000dfc:	480a      	ldr	r0, [pc, #40]	@ (8000e28 <LoopForever+0xa>)
  ldr r3, =_edata
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <LoopForever+0xe>)
  adds r2, r0, r1
 8000e00:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000e02:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000e04:	d3f6      	bcc.n	8000df4 <CopyDataInit>
  ldr r2, =_sbss
 8000e06:	4a0a      	ldr	r2, [pc, #40]	@ (8000e30 <LoopForever+0x12>)
  b LoopFillZerobss
 8000e08:	e002      	b.n	8000e10 <LoopFillZerobss>

08000e0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000e0a:	2300      	movs	r3, #0
  str  r3, [r2]
 8000e0c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e0e:	3204      	adds	r2, #4

08000e10 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000e10:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <LoopForever+0x16>)
  cmp r2, r3
 8000e12:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000e14:	d3f9      	bcc.n	8000e0a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000e16:	f003 f8eb 	bl	8003ff0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e1a:	f7ff fbb9 	bl	8000590 <main>

08000e1e <LoopForever>:

LoopForever:
    b LoopForever
 8000e1e:	e7fe      	b.n	8000e1e <LoopForever>
  ldr   r0, =_estack
 8000e20:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000e24:	08004170 	.word	0x08004170
  ldr r0, =_sdata
 8000e28:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000e2c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000e30:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000e34:	200001cc 	.word	0x200001cc

08000e38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e38:	e7fe      	b.n	8000e38 <ADC1_IRQHandler>

08000e3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b082      	sub	sp, #8
 8000e3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e40:	1dfb      	adds	r3, r7, #7
 8000e42:	2200      	movs	r2, #0
 8000e44:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e46:	2003      	movs	r0, #3
 8000e48:	f000 f80e 	bl	8000e68 <HAL_InitTick>
 8000e4c:	1e03      	subs	r3, r0, #0
 8000e4e:	d003      	beq.n	8000e58 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000e50:	1dfb      	adds	r3, r7, #7
 8000e52:	2201      	movs	r2, #1
 8000e54:	701a      	strb	r2, [r3, #0]
 8000e56:	e001      	b.n	8000e5c <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e58:	f7ff fe00 	bl	8000a5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e5c:	1dfb      	adds	r3, r7, #7
 8000e5e:	781b      	ldrb	r3, [r3, #0]
}
 8000e60:	0018      	movs	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	b002      	add	sp, #8
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e70:	230f      	movs	r3, #15
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000e78:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef0 <HAL_InitTick+0x88>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d02b      	beq.n	8000ed8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000e80:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef4 <HAL_InitTick+0x8c>)
 8000e82:	681c      	ldr	r4, [r3, #0]
 8000e84:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <HAL_InitTick+0x88>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	0019      	movs	r1, r3
 8000e8a:	23fa      	movs	r3, #250	@ 0xfa
 8000e8c:	0098      	lsls	r0, r3, #2
 8000e8e:	f7ff f93b 	bl	8000108 <__udivsi3>
 8000e92:	0003      	movs	r3, r0
 8000e94:	0019      	movs	r1, r3
 8000e96:	0020      	movs	r0, r4
 8000e98:	f7ff f936 	bl	8000108 <__udivsi3>
 8000e9c:	0003      	movs	r3, r0
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f000 f93d 	bl	800111e <HAL_SYSTICK_Config>
 8000ea4:	1e03      	subs	r3, r0, #0
 8000ea6:	d112      	bne.n	8000ece <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b03      	cmp	r3, #3
 8000eac:	d80a      	bhi.n	8000ec4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 f90c 	bl	80010d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef8 <HAL_InitTick+0x90>)
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	e00d      	b.n	8000ee0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ec4:	230f      	movs	r3, #15
 8000ec6:	18fb      	adds	r3, r7, r3
 8000ec8:	2201      	movs	r2, #1
 8000eca:	701a      	strb	r2, [r3, #0]
 8000ecc:	e008      	b.n	8000ee0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ece:	230f      	movs	r3, #15
 8000ed0:	18fb      	adds	r3, r7, r3
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
 8000ed6:	e003      	b.n	8000ee0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ed8:	230f      	movs	r3, #15
 8000eda:	18fb      	adds	r3, r7, r3
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ee0:	230f      	movs	r3, #15
 8000ee2:	18fb      	adds	r3, r7, r3
 8000ee4:	781b      	ldrb	r3, [r3, #0]
}
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	b005      	add	sp, #20
 8000eec:	bd90      	pop	{r4, r7, pc}
 8000eee:	46c0      	nop			@ (mov r8, r8)
 8000ef0:	20000008 	.word	0x20000008
 8000ef4:	20000000 	.word	0x20000000
 8000ef8:	20000004 	.word	0x20000004

08000efc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f00:	4b05      	ldr	r3, [pc, #20]	@ (8000f18 <HAL_IncTick+0x1c>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	001a      	movs	r2, r3
 8000f06:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <HAL_IncTick+0x20>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	18d2      	adds	r2, r2, r3
 8000f0c:	4b03      	ldr	r3, [pc, #12]	@ (8000f1c <HAL_IncTick+0x20>)
 8000f0e:	601a      	str	r2, [r3, #0]
}
 8000f10:	46c0      	nop			@ (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	200001c8 	.word	0x200001c8

08000f20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  return uwTick;
 8000f24:	4b02      	ldr	r3, [pc, #8]	@ (8000f30 <HAL_GetTick+0x10>)
 8000f26:	681b      	ldr	r3, [r3, #0]
}
 8000f28:	0018      	movs	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	46c0      	nop			@ (mov r8, r8)
 8000f30:	200001c8 	.word	0x200001c8

08000f34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f3c:	f7ff fff0 	bl	8000f20 <HAL_GetTick>
 8000f40:	0003      	movs	r3, r0
 8000f42:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	d005      	beq.n	8000f5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f78 <HAL_Delay+0x44>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	001a      	movs	r2, r3
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	189b      	adds	r3, r3, r2
 8000f58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f5a:	46c0      	nop			@ (mov r8, r8)
 8000f5c:	f7ff ffe0 	bl	8000f20 <HAL_GetTick>
 8000f60:	0002      	movs	r2, r0
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d8f7      	bhi.n	8000f5c <HAL_Delay+0x28>
  {
  }
}
 8000f6c:	46c0      	nop			@ (mov r8, r8)
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b004      	add	sp, #16
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	46c0      	nop			@ (mov r8, r8)
 8000f78:	20000008 	.word	0x20000008

08000f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	0002      	movs	r2, r0
 8000f84:	1dfb      	adds	r3, r7, #7
 8000f86:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f88:	1dfb      	adds	r3, r7, #7
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f8e:	d809      	bhi.n	8000fa4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f90:	1dfb      	adds	r3, r7, #7
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	001a      	movs	r2, r3
 8000f96:	231f      	movs	r3, #31
 8000f98:	401a      	ands	r2, r3
 8000f9a:	4b04      	ldr	r3, [pc, #16]	@ (8000fac <__NVIC_EnableIRQ+0x30>)
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	4091      	lsls	r1, r2
 8000fa0:	000a      	movs	r2, r1
 8000fa2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000fa4:	46c0      	nop			@ (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b002      	add	sp, #8
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	e000e100 	.word	0xe000e100

08000fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	0002      	movs	r2, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	1dfb      	adds	r3, r7, #7
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fc4:	d828      	bhi.n	8001018 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fc6:	4a2f      	ldr	r2, [pc, #188]	@ (8001084 <__NVIC_SetPriority+0xd4>)
 8000fc8:	1dfb      	adds	r3, r7, #7
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	b25b      	sxtb	r3, r3
 8000fce:	089b      	lsrs	r3, r3, #2
 8000fd0:	33c0      	adds	r3, #192	@ 0xc0
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	589b      	ldr	r3, [r3, r2]
 8000fd6:	1dfa      	adds	r2, r7, #7
 8000fd8:	7812      	ldrb	r2, [r2, #0]
 8000fda:	0011      	movs	r1, r2
 8000fdc:	2203      	movs	r2, #3
 8000fde:	400a      	ands	r2, r1
 8000fe0:	00d2      	lsls	r2, r2, #3
 8000fe2:	21ff      	movs	r1, #255	@ 0xff
 8000fe4:	4091      	lsls	r1, r2
 8000fe6:	000a      	movs	r2, r1
 8000fe8:	43d2      	mvns	r2, r2
 8000fea:	401a      	ands	r2, r3
 8000fec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	019b      	lsls	r3, r3, #6
 8000ff2:	22ff      	movs	r2, #255	@ 0xff
 8000ff4:	401a      	ands	r2, r3
 8000ff6:	1dfb      	adds	r3, r7, #7
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	4003      	ands	r3, r0
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001004:	481f      	ldr	r0, [pc, #124]	@ (8001084 <__NVIC_SetPriority+0xd4>)
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	b25b      	sxtb	r3, r3
 800100c:	089b      	lsrs	r3, r3, #2
 800100e:	430a      	orrs	r2, r1
 8001010:	33c0      	adds	r3, #192	@ 0xc0
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001016:	e031      	b.n	800107c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001018:	4a1b      	ldr	r2, [pc, #108]	@ (8001088 <__NVIC_SetPriority+0xd8>)
 800101a:	1dfb      	adds	r3, r7, #7
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	0019      	movs	r1, r3
 8001020:	230f      	movs	r3, #15
 8001022:	400b      	ands	r3, r1
 8001024:	3b08      	subs	r3, #8
 8001026:	089b      	lsrs	r3, r3, #2
 8001028:	3306      	adds	r3, #6
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	18d3      	adds	r3, r2, r3
 800102e:	3304      	adds	r3, #4
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	1dfa      	adds	r2, r7, #7
 8001034:	7812      	ldrb	r2, [r2, #0]
 8001036:	0011      	movs	r1, r2
 8001038:	2203      	movs	r2, #3
 800103a:	400a      	ands	r2, r1
 800103c:	00d2      	lsls	r2, r2, #3
 800103e:	21ff      	movs	r1, #255	@ 0xff
 8001040:	4091      	lsls	r1, r2
 8001042:	000a      	movs	r2, r1
 8001044:	43d2      	mvns	r2, r2
 8001046:	401a      	ands	r2, r3
 8001048:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	019b      	lsls	r3, r3, #6
 800104e:	22ff      	movs	r2, #255	@ 0xff
 8001050:	401a      	ands	r2, r3
 8001052:	1dfb      	adds	r3, r7, #7
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	0018      	movs	r0, r3
 8001058:	2303      	movs	r3, #3
 800105a:	4003      	ands	r3, r0
 800105c:	00db      	lsls	r3, r3, #3
 800105e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001060:	4809      	ldr	r0, [pc, #36]	@ (8001088 <__NVIC_SetPriority+0xd8>)
 8001062:	1dfb      	adds	r3, r7, #7
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	001c      	movs	r4, r3
 8001068:	230f      	movs	r3, #15
 800106a:	4023      	ands	r3, r4
 800106c:	3b08      	subs	r3, #8
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	430a      	orrs	r2, r1
 8001072:	3306      	adds	r3, #6
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	18c3      	adds	r3, r0, r3
 8001078:	3304      	adds	r3, #4
 800107a:	601a      	str	r2, [r3, #0]
}
 800107c:	46c0      	nop			@ (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b003      	add	sp, #12
 8001082:	bd90      	pop	{r4, r7, pc}
 8001084:	e000e100 	.word	0xe000e100
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	1e5a      	subs	r2, r3, #1
 8001098:	2380      	movs	r3, #128	@ 0x80
 800109a:	045b      	lsls	r3, r3, #17
 800109c:	429a      	cmp	r2, r3
 800109e:	d301      	bcc.n	80010a4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010a0:	2301      	movs	r3, #1
 80010a2:	e010      	b.n	80010c6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a4:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <SysTick_Config+0x44>)
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	3a01      	subs	r2, #1
 80010aa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ac:	2301      	movs	r3, #1
 80010ae:	425b      	negs	r3, r3
 80010b0:	2103      	movs	r1, #3
 80010b2:	0018      	movs	r0, r3
 80010b4:	f7ff ff7c 	bl	8000fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b8:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <SysTick_Config+0x44>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010be:	4b04      	ldr	r3, [pc, #16]	@ (80010d0 <SysTick_Config+0x44>)
 80010c0:	2207      	movs	r2, #7
 80010c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	0018      	movs	r0, r3
 80010c8:	46bd      	mov	sp, r7
 80010ca:	b002      	add	sp, #8
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	e000e010 	.word	0xe000e010

080010d4 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60b9      	str	r1, [r7, #8]
 80010dc:	607a      	str	r2, [r7, #4]
 80010de:	210f      	movs	r1, #15
 80010e0:	187b      	adds	r3, r7, r1
 80010e2:	1c02      	adds	r2, r0, #0
 80010e4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	187b      	adds	r3, r7, r1
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	0011      	movs	r1, r2
 80010f0:	0018      	movs	r0, r3
 80010f2:	f7ff ff5d 	bl	8000fb0 <__NVIC_SetPriority>
}
 80010f6:	46c0      	nop			@ (mov r8, r8)
 80010f8:	46bd      	mov	sp, r7
 80010fa:	b004      	add	sp, #16
 80010fc:	bd80      	pop	{r7, pc}

080010fe <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fe:	b580      	push	{r7, lr}
 8001100:	b082      	sub	sp, #8
 8001102:	af00      	add	r7, sp, #0
 8001104:	0002      	movs	r2, r0
 8001106:	1dfb      	adds	r3, r7, #7
 8001108:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800110a:	1dfb      	adds	r3, r7, #7
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	b25b      	sxtb	r3, r3
 8001110:	0018      	movs	r0, r3
 8001112:	f7ff ff33 	bl	8000f7c <__NVIC_EnableIRQ>
}
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	46bd      	mov	sp, r7
 800111a:	b002      	add	sp, #8
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	0018      	movs	r0, r3
 800112a:	f7ff ffaf 	bl	800108c <SysTick_Config>
 800112e:	0003      	movs	r3, r0
}
 8001130:	0018      	movs	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	b002      	add	sp, #8
 8001136:	bd80      	pop	{r7, pc}

08001138 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001146:	e153      	b.n	80013f0 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2101      	movs	r1, #1
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4091      	lsls	r1, r2
 8001152:	000a      	movs	r2, r1
 8001154:	4013      	ands	r3, r2
 8001156:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d100      	bne.n	8001160 <HAL_GPIO_Init+0x28>
 800115e:	e144      	b.n	80013ea <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	2b02      	cmp	r3, #2
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_Init+0x38>
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	2b12      	cmp	r3, #18
 800116e:	d125      	bne.n	80011bc <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	08da      	lsrs	r2, r3, #3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3208      	adds	r2, #8
 8001178:	0092      	lsls	r2, r2, #2
 800117a:	58d3      	ldr	r3, [r2, r3]
 800117c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	2207      	movs	r2, #7
 8001182:	4013      	ands	r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	220f      	movs	r2, #15
 8001188:	409a      	lsls	r2, r3
 800118a:	0013      	movs	r3, r2
 800118c:	43da      	mvns	r2, r3
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	4013      	ands	r3, r2
 8001192:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	691b      	ldr	r3, [r3, #16]
 8001198:	220f      	movs	r2, #15
 800119a:	401a      	ands	r2, r3
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	2107      	movs	r1, #7
 80011a0:	400b      	ands	r3, r1
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	409a      	lsls	r2, r3
 80011a6:	0013      	movs	r3, r2
 80011a8:	697a      	ldr	r2, [r7, #20]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	08da      	lsrs	r2, r3, #3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	3208      	adds	r2, #8
 80011b6:	0092      	lsls	r2, r2, #2
 80011b8:	6979      	ldr	r1, [r7, #20]
 80011ba:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	2203      	movs	r2, #3
 80011c8:	409a      	lsls	r2, r3
 80011ca:	0013      	movs	r3, r2
 80011cc:	43da      	mvns	r2, r3
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	4013      	ands	r3, r2
 80011d2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	2203      	movs	r2, #3
 80011da:	401a      	ands	r2, r3
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	409a      	lsls	r2, r3
 80011e2:	0013      	movs	r3, r2
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	697a      	ldr	r2, [r7, #20]
 80011ee:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d00b      	beq.n	8001210 <HAL_GPIO_Init+0xd8>
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d007      	beq.n	8001210 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001204:	2b11      	cmp	r3, #17
 8001206:	d003      	beq.n	8001210 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	2b12      	cmp	r3, #18
 800120e:	d130      	bne.n	8001272 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	2203      	movs	r2, #3
 800121c:	409a      	lsls	r2, r3
 800121e:	0013      	movs	r3, r2
 8001220:	43da      	mvns	r2, r3
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	4013      	ands	r3, r2
 8001226:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	68da      	ldr	r2, [r3, #12]
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	409a      	lsls	r2, r3
 8001232:	0013      	movs	r3, r2
 8001234:	697a      	ldr	r2, [r7, #20]
 8001236:	4313      	orrs	r3, r2
 8001238:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001246:	2201      	movs	r2, #1
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	409a      	lsls	r2, r3
 800124c:	0013      	movs	r3, r2
 800124e:	43da      	mvns	r2, r3
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	4013      	ands	r3, r2
 8001254:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	091b      	lsrs	r3, r3, #4
 800125c:	2201      	movs	r2, #1
 800125e:	401a      	ands	r2, r3
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	409a      	lsls	r2, r3
 8001264:	0013      	movs	r3, r2
 8001266:	697a      	ldr	r2, [r7, #20]
 8001268:	4313      	orrs	r3, r2
 800126a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	697a      	ldr	r2, [r7, #20]
 8001270:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2b03      	cmp	r3, #3
 8001278:	d017      	beq.n	80012aa <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	68db      	ldr	r3, [r3, #12]
 800127e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	2203      	movs	r2, #3
 8001286:	409a      	lsls	r2, r3
 8001288:	0013      	movs	r3, r2
 800128a:	43da      	mvns	r2, r3
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	4013      	ands	r3, r2
 8001290:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	689a      	ldr	r2, [r3, #8]
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	409a      	lsls	r2, r3
 800129c:	0013      	movs	r3, r2
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	697a      	ldr	r2, [r7, #20]
 80012a8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	2380      	movs	r3, #128	@ 0x80
 80012b0:	055b      	lsls	r3, r3, #21
 80012b2:	4013      	ands	r3, r2
 80012b4:	d100      	bne.n	80012b8 <HAL_GPIO_Init+0x180>
 80012b6:	e098      	b.n	80013ea <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80012b8:	4a53      	ldr	r2, [pc, #332]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	089b      	lsrs	r3, r3, #2
 80012be:	3318      	adds	r3, #24
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	589b      	ldr	r3, [r3, r2]
 80012c4:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	2203      	movs	r2, #3
 80012ca:	4013      	ands	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	220f      	movs	r2, #15
 80012d0:	409a      	lsls	r2, r3
 80012d2:	0013      	movs	r3, r2
 80012d4:	43da      	mvns	r2, r3
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	4013      	ands	r3, r2
 80012da:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	23a0      	movs	r3, #160	@ 0xa0
 80012e0:	05db      	lsls	r3, r3, #23
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d019      	beq.n	800131a <HAL_GPIO_Init+0x1e2>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a48      	ldr	r2, [pc, #288]	@ (800140c <HAL_GPIO_Init+0x2d4>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d013      	beq.n	8001316 <HAL_GPIO_Init+0x1de>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a47      	ldr	r2, [pc, #284]	@ (8001410 <HAL_GPIO_Init+0x2d8>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d00d      	beq.n	8001312 <HAL_GPIO_Init+0x1da>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a46      	ldr	r2, [pc, #280]	@ (8001414 <HAL_GPIO_Init+0x2dc>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d007      	beq.n	800130e <HAL_GPIO_Init+0x1d6>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a45      	ldr	r2, [pc, #276]	@ (8001418 <HAL_GPIO_Init+0x2e0>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d101      	bne.n	800130a <HAL_GPIO_Init+0x1d2>
 8001306:	2305      	movs	r3, #5
 8001308:	e008      	b.n	800131c <HAL_GPIO_Init+0x1e4>
 800130a:	2306      	movs	r3, #6
 800130c:	e006      	b.n	800131c <HAL_GPIO_Init+0x1e4>
 800130e:	2303      	movs	r3, #3
 8001310:	e004      	b.n	800131c <HAL_GPIO_Init+0x1e4>
 8001312:	2302      	movs	r3, #2
 8001314:	e002      	b.n	800131c <HAL_GPIO_Init+0x1e4>
 8001316:	2301      	movs	r3, #1
 8001318:	e000      	b.n	800131c <HAL_GPIO_Init+0x1e4>
 800131a:	2300      	movs	r3, #0
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	2103      	movs	r1, #3
 8001320:	400a      	ands	r2, r1
 8001322:	00d2      	lsls	r2, r2, #3
 8001324:	4093      	lsls	r3, r2
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	4313      	orrs	r3, r2
 800132a:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800132c:	4936      	ldr	r1, [pc, #216]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	089b      	lsrs	r3, r3, #2
 8001332:	3318      	adds	r3, #24
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	697a      	ldr	r2, [r7, #20]
 8001338:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 800133a:	4a33      	ldr	r2, [pc, #204]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 800133c:	2380      	movs	r3, #128	@ 0x80
 800133e:	58d3      	ldr	r3, [r2, r3]
 8001340:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43da      	mvns	r2, r3
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	4013      	ands	r3, r2
 800134a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685a      	ldr	r2, [r3, #4]
 8001350:	2380      	movs	r3, #128	@ 0x80
 8001352:	025b      	lsls	r3, r3, #9
 8001354:	4013      	ands	r3, r2
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8001358:	697a      	ldr	r2, [r7, #20]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4313      	orrs	r3, r2
 800135e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001360:	4929      	ldr	r1, [pc, #164]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 8001362:	2280      	movs	r2, #128	@ 0x80
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001368:	4a27      	ldr	r2, [pc, #156]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 800136a:	2384      	movs	r3, #132	@ 0x84
 800136c:	58d3      	ldr	r3, [r2, r3]
 800136e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	43da      	mvns	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	4013      	ands	r3, r2
 8001378:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685a      	ldr	r2, [r3, #4]
 800137e:	2380      	movs	r3, #128	@ 0x80
 8001380:	029b      	lsls	r3, r3, #10
 8001382:	4013      	ands	r3, r2
 8001384:	d003      	beq.n	800138e <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8001386:	697a      	ldr	r2, [r7, #20]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4313      	orrs	r3, r2
 800138c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800138e:	491e      	ldr	r1, [pc, #120]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 8001390:	2284      	movs	r2, #132	@ 0x84
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001396:	4b1c      	ldr	r3, [pc, #112]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	43da      	mvns	r2, r3
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	4013      	ands	r3, r2
 80013a4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	2380      	movs	r3, #128	@ 0x80
 80013ac:	035b      	lsls	r3, r3, #13
 80013ae:	4013      	ands	r3, r2
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80013ba:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 80013bc:	697a      	ldr	r2, [r7, #20]
 80013be:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	43da      	mvns	r2, r3
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	4013      	ands	r3, r2
 80013ce:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	2380      	movs	r3, #128	@ 0x80
 80013d6:	039b      	lsls	r3, r3, #14
 80013d8:	4013      	ands	r3, r2
 80013da:	d003      	beq.n	80013e4 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80013e4:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <HAL_GPIO_Init+0x2d0>)
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	3301      	adds	r3, #1
 80013ee:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	40da      	lsrs	r2, r3
 80013f8:	1e13      	subs	r3, r2, #0
 80013fa:	d000      	beq.n	80013fe <HAL_GPIO_Init+0x2c6>
 80013fc:	e6a4      	b.n	8001148 <HAL_GPIO_Init+0x10>
  }
}
 80013fe:	46c0      	nop			@ (mov r8, r8)
 8001400:	46c0      	nop			@ (mov r8, r8)
 8001402:	46bd      	mov	sp, r7
 8001404:	b006      	add	sp, #24
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40021800 	.word	0x40021800
 800140c:	50000400 	.word	0x50000400
 8001410:	50000800 	.word	0x50000800
 8001414:	50000c00 	.word	0x50000c00
 8001418:	50001400 	.word	0x50001400

0800141c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	0008      	movs	r0, r1
 8001426:	0011      	movs	r1, r2
 8001428:	1cbb      	adds	r3, r7, #2
 800142a:	1c02      	adds	r2, r0, #0
 800142c:	801a      	strh	r2, [r3, #0]
 800142e:	1c7b      	adds	r3, r7, #1
 8001430:	1c0a      	adds	r2, r1, #0
 8001432:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001434:	1c7b      	adds	r3, r7, #1
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d004      	beq.n	8001446 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800143c:	1cbb      	adds	r3, r7, #2
 800143e:	881a      	ldrh	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001444:	e003      	b.n	800144e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001446:	1cbb      	adds	r3, r7, #2
 8001448:	881a      	ldrh	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800144e:	46c0      	nop			@ (mov r8, r8)
 8001450:	46bd      	mov	sp, r7
 8001452:	b002      	add	sp, #8
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	0002      	movs	r2, r0
 8001460:	1dbb      	adds	r3, r7, #6
 8001462:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001464:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	1dba      	adds	r2, r7, #6
 800146a:	8812      	ldrh	r2, [r2, #0]
 800146c:	4013      	ands	r3, r2
 800146e:	d008      	beq.n	8001482 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001470:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001472:	1dba      	adds	r2, r7, #6
 8001474:	8812      	ldrh	r2, [r2, #0]
 8001476:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001478:	1dbb      	adds	r3, r7, #6
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	0018      	movs	r0, r3
 800147e:	f000 f815 	bl	80014ac <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8001482:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	1dba      	adds	r2, r7, #6
 8001488:	8812      	ldrh	r2, [r2, #0]
 800148a:	4013      	ands	r3, r2
 800148c:	d008      	beq.n	80014a0 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001490:	1dba      	adds	r2, r7, #6
 8001492:	8812      	ldrh	r2, [r2, #0]
 8001494:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001496:	1dbb      	adds	r3, r7, #6
 8001498:	881b      	ldrh	r3, [r3, #0]
 800149a:	0018      	movs	r0, r3
 800149c:	f000 f810 	bl	80014c0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80014a0:	46c0      	nop			@ (mov r8, r8)
 80014a2:	46bd      	mov	sp, r7
 80014a4:	b002      	add	sp, #8
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021800 	.word	0x40021800

080014ac <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	0002      	movs	r2, r0
 80014b4:	1dbb      	adds	r3, r7, #6
 80014b6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80014b8:	46c0      	nop			@ (mov r8, r8)
 80014ba:	46bd      	mov	sp, r7
 80014bc:	b002      	add	sp, #8
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	0002      	movs	r2, r0
 80014c8:	1dbb      	adds	r3, r7, #6
 80014ca:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80014cc:	46c0      	nop			@ (mov r8, r8)
 80014ce:	46bd      	mov	sp, r7
 80014d0:	b002      	add	sp, #8
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e08f      	b.n	8001606 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2241      	movs	r2, #65	@ 0x41
 80014ea:	5c9b      	ldrb	r3, [r3, r2]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d107      	bne.n	8001502 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2240      	movs	r2, #64	@ 0x40
 80014f6:	2100      	movs	r1, #0
 80014f8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	0018      	movs	r0, r3
 80014fe:	f7ff fad1 	bl	8000aa4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2241      	movs	r2, #65	@ 0x41
 8001506:	2124      	movs	r1, #36	@ 0x24
 8001508:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2101      	movs	r1, #1
 8001516:	438a      	bics	r2, r1
 8001518:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	493b      	ldr	r1, [pc, #236]	@ (8001610 <HAL_I2C_Init+0x13c>)
 8001524:	400a      	ands	r2, r1
 8001526:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4938      	ldr	r1, [pc, #224]	@ (8001614 <HAL_I2C_Init+0x140>)
 8001534:	400a      	ands	r2, r1
 8001536:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d108      	bne.n	8001552 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2180      	movs	r1, #128	@ 0x80
 800154a:	0209      	lsls	r1, r1, #8
 800154c:	430a      	orrs	r2, r1
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	e007      	b.n	8001562 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	689a      	ldr	r2, [r3, #8]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2184      	movs	r1, #132	@ 0x84
 800155c:	0209      	lsls	r1, r1, #8
 800155e:	430a      	orrs	r2, r1
 8001560:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	2b02      	cmp	r3, #2
 8001568:	d109      	bne.n	800157e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2180      	movs	r1, #128	@ 0x80
 8001576:	0109      	lsls	r1, r1, #4
 8001578:	430a      	orrs	r2, r1
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	e007      	b.n	800158e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4923      	ldr	r1, [pc, #140]	@ (8001618 <HAL_I2C_Init+0x144>)
 800158a:	400a      	ands	r2, r1
 800158c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	685a      	ldr	r2, [r3, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4920      	ldr	r1, [pc, #128]	@ (800161c <HAL_I2C_Init+0x148>)
 800159a:	430a      	orrs	r2, r1
 800159c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	68da      	ldr	r2, [r3, #12]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	491a      	ldr	r1, [pc, #104]	@ (8001614 <HAL_I2C_Init+0x140>)
 80015aa:	400a      	ands	r2, r1
 80015ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	691a      	ldr	r2, [r3, #16]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	431a      	orrs	r2, r3
 80015b8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	69d9      	ldr	r1, [r3, #28]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a1a      	ldr	r2, [r3, #32]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	430a      	orrs	r2, r1
 80015d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2101      	movs	r1, #1
 80015e4:	430a      	orrs	r2, r1
 80015e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2241      	movs	r2, #65	@ 0x41
 80015f2:	2120      	movs	r1, #32
 80015f4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2242      	movs	r2, #66	@ 0x42
 8001600:	2100      	movs	r1, #0
 8001602:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001604:	2300      	movs	r3, #0
}
 8001606:	0018      	movs	r0, r3
 8001608:	46bd      	mov	sp, r7
 800160a:	b002      	add	sp, #8
 800160c:	bd80      	pop	{r7, pc}
 800160e:	46c0      	nop			@ (mov r8, r8)
 8001610:	f0ffffff 	.word	0xf0ffffff
 8001614:	ffff7fff 	.word	0xffff7fff
 8001618:	fffff7ff 	.word	0xfffff7ff
 800161c:	02008000 	.word	0x02008000

08001620 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001620:	b590      	push	{r4, r7, lr}
 8001622:	b089      	sub	sp, #36	@ 0x24
 8001624:	af02      	add	r7, sp, #8
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	000c      	movs	r4, r1
 800162a:	0010      	movs	r0, r2
 800162c:	0019      	movs	r1, r3
 800162e:	230a      	movs	r3, #10
 8001630:	18fb      	adds	r3, r7, r3
 8001632:	1c22      	adds	r2, r4, #0
 8001634:	801a      	strh	r2, [r3, #0]
 8001636:	2308      	movs	r3, #8
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	1c02      	adds	r2, r0, #0
 800163c:	801a      	strh	r2, [r3, #0]
 800163e:	1dbb      	adds	r3, r7, #6
 8001640:	1c0a      	adds	r2, r1, #0
 8001642:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2241      	movs	r2, #65	@ 0x41
 8001648:	5c9b      	ldrb	r3, [r3, r2]
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b20      	cmp	r3, #32
 800164e:	d000      	beq.n	8001652 <HAL_I2C_Mem_Read+0x32>
 8001650:	e110      	b.n	8001874 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001654:	2b00      	cmp	r3, #0
 8001656:	d004      	beq.n	8001662 <HAL_I2C_Mem_Read+0x42>
 8001658:	232c      	movs	r3, #44	@ 0x2c
 800165a:	18fb      	adds	r3, r7, r3
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d105      	bne.n	800166e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2280      	movs	r2, #128	@ 0x80
 8001666:	0092      	lsls	r2, r2, #2
 8001668:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e103      	b.n	8001876 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2240      	movs	r2, #64	@ 0x40
 8001672:	5c9b      	ldrb	r3, [r3, r2]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d101      	bne.n	800167c <HAL_I2C_Mem_Read+0x5c>
 8001678:	2302      	movs	r3, #2
 800167a:	e0fc      	b.n	8001876 <HAL_I2C_Mem_Read+0x256>
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2240      	movs	r2, #64	@ 0x40
 8001680:	2101      	movs	r1, #1
 8001682:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001684:	f7ff fc4c 	bl	8000f20 <HAL_GetTick>
 8001688:	0003      	movs	r3, r0
 800168a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	0219      	lsls	r1, r3, #8
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	2319      	movs	r3, #25
 8001698:	2201      	movs	r2, #1
 800169a:	f000 f979 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 800169e:	1e03      	subs	r3, r0, #0
 80016a0:	d001      	beq.n	80016a6 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e0e7      	b.n	8001876 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2241      	movs	r2, #65	@ 0x41
 80016aa:	2122      	movs	r1, #34	@ 0x22
 80016ac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2242      	movs	r2, #66	@ 0x42
 80016b2:	2140      	movs	r1, #64	@ 0x40
 80016b4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	2200      	movs	r2, #0
 80016ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80016c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	222c      	movs	r2, #44	@ 0x2c
 80016c6:	18ba      	adds	r2, r7, r2
 80016c8:	8812      	ldrh	r2, [r2, #0]
 80016ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2200      	movs	r2, #0
 80016d0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80016d2:	1dbb      	adds	r3, r7, #6
 80016d4:	881c      	ldrh	r4, [r3, #0]
 80016d6:	2308      	movs	r3, #8
 80016d8:	18fb      	adds	r3, r7, r3
 80016da:	881a      	ldrh	r2, [r3, #0]
 80016dc:	230a      	movs	r3, #10
 80016de:	18fb      	adds	r3, r7, r3
 80016e0:	8819      	ldrh	r1, [r3, #0]
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	0023      	movs	r3, r4
 80016ee:	f000 f8cb 	bl	8001888 <I2C_RequestMemoryRead>
 80016f2:	1e03      	subs	r3, r0, #0
 80016f4:	d005      	beq.n	8001702 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2240      	movs	r2, #64	@ 0x40
 80016fa:	2100      	movs	r1, #0
 80016fc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e0b9      	b.n	8001876 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001706:	b29b      	uxth	r3, r3
 8001708:	2bff      	cmp	r3, #255	@ 0xff
 800170a:	d911      	bls.n	8001730 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	22ff      	movs	r2, #255	@ 0xff
 8001710:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001716:	b2da      	uxtb	r2, r3
 8001718:	2380      	movs	r3, #128	@ 0x80
 800171a:	045c      	lsls	r4, r3, #17
 800171c:	230a      	movs	r3, #10
 800171e:	18fb      	adds	r3, r7, r3
 8001720:	8819      	ldrh	r1, [r3, #0]
 8001722:	68f8      	ldr	r0, [r7, #12]
 8001724:	4b56      	ldr	r3, [pc, #344]	@ (8001880 <HAL_I2C_Mem_Read+0x260>)
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	0023      	movs	r3, r4
 800172a:	f000 fb0b 	bl	8001d44 <I2C_TransferConfig>
 800172e:	e012      	b.n	8001756 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001734:	b29a      	uxth	r2, r3
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800173e:	b2da      	uxtb	r2, r3
 8001740:	2380      	movs	r3, #128	@ 0x80
 8001742:	049c      	lsls	r4, r3, #18
 8001744:	230a      	movs	r3, #10
 8001746:	18fb      	adds	r3, r7, r3
 8001748:	8819      	ldrh	r1, [r3, #0]
 800174a:	68f8      	ldr	r0, [r7, #12]
 800174c:	4b4c      	ldr	r3, [pc, #304]	@ (8001880 <HAL_I2C_Mem_Read+0x260>)
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	0023      	movs	r3, r4
 8001752:	f000 faf7 	bl	8001d44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001756:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001758:	68f8      	ldr	r0, [r7, #12]
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	0013      	movs	r3, r2
 8001760:	2200      	movs	r2, #0
 8001762:	2104      	movs	r1, #4
 8001764:	f000 f914 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 8001768:	1e03      	subs	r3, r0, #0
 800176a:	d001      	beq.n	8001770 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e082      	b.n	8001876 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001782:	1c5a      	adds	r2, r3, #1
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800178c:	3b01      	subs	r3, #1
 800178e:	b29a      	uxth	r2, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001798:	b29b      	uxth	r3, r3
 800179a:	3b01      	subs	r3, #1
 800179c:	b29a      	uxth	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d03a      	beq.n	8001822 <HAL_I2C_Mem_Read+0x202>
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d136      	bne.n	8001822 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80017b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	0013      	movs	r3, r2
 80017be:	2200      	movs	r2, #0
 80017c0:	2180      	movs	r1, #128	@ 0x80
 80017c2:	f000 f8e5 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 80017c6:	1e03      	subs	r3, r0, #0
 80017c8:	d001      	beq.n	80017ce <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e053      	b.n	8001876 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	2bff      	cmp	r3, #255	@ 0xff
 80017d6:	d911      	bls.n	80017fc <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	22ff      	movs	r2, #255	@ 0xff
 80017dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	2380      	movs	r3, #128	@ 0x80
 80017e6:	045c      	lsls	r4, r3, #17
 80017e8:	230a      	movs	r3, #10
 80017ea:	18fb      	adds	r3, r7, r3
 80017ec:	8819      	ldrh	r1, [r3, #0]
 80017ee:	68f8      	ldr	r0, [r7, #12]
 80017f0:	2300      	movs	r3, #0
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	0023      	movs	r3, r4
 80017f6:	f000 faa5 	bl	8001d44 <I2C_TransferConfig>
 80017fa:	e012      	b.n	8001822 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001800:	b29a      	uxth	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800180a:	b2da      	uxtb	r2, r3
 800180c:	2380      	movs	r3, #128	@ 0x80
 800180e:	049c      	lsls	r4, r3, #18
 8001810:	230a      	movs	r3, #10
 8001812:	18fb      	adds	r3, r7, r3
 8001814:	8819      	ldrh	r1, [r3, #0]
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	2300      	movs	r3, #0
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	0023      	movs	r3, r4
 800181e:	f000 fa91 	bl	8001d44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001826:	b29b      	uxth	r3, r3
 8001828:	2b00      	cmp	r3, #0
 800182a:	d194      	bne.n	8001756 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800182c:	697a      	ldr	r2, [r7, #20]
 800182e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	0018      	movs	r0, r3
 8001834:	f000 f94a 	bl	8001acc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001838:	1e03      	subs	r3, r0, #0
 800183a:	d001      	beq.n	8001840 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e01a      	b.n	8001876 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2220      	movs	r2, #32
 8001846:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	685a      	ldr	r2, [r3, #4]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	490c      	ldr	r1, [pc, #48]	@ (8001884 <HAL_I2C_Mem_Read+0x264>)
 8001854:	400a      	ands	r2, r1
 8001856:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2241      	movs	r2, #65	@ 0x41
 800185c:	2120      	movs	r1, #32
 800185e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2242      	movs	r2, #66	@ 0x42
 8001864:	2100      	movs	r1, #0
 8001866:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2240      	movs	r2, #64	@ 0x40
 800186c:	2100      	movs	r1, #0
 800186e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001870:	2300      	movs	r3, #0
 8001872:	e000      	b.n	8001876 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001874:	2302      	movs	r3, #2
  }
}
 8001876:	0018      	movs	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	b007      	add	sp, #28
 800187c:	bd90      	pop	{r4, r7, pc}
 800187e:	46c0      	nop			@ (mov r8, r8)
 8001880:	80002400 	.word	0x80002400
 8001884:	fe00e800 	.word	0xfe00e800

08001888 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001888:	b5b0      	push	{r4, r5, r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af02      	add	r7, sp, #8
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	000c      	movs	r4, r1
 8001892:	0010      	movs	r0, r2
 8001894:	0019      	movs	r1, r3
 8001896:	250a      	movs	r5, #10
 8001898:	197b      	adds	r3, r7, r5
 800189a:	1c22      	adds	r2, r4, #0
 800189c:	801a      	strh	r2, [r3, #0]
 800189e:	2308      	movs	r3, #8
 80018a0:	18fb      	adds	r3, r7, r3
 80018a2:	1c02      	adds	r2, r0, #0
 80018a4:	801a      	strh	r2, [r3, #0]
 80018a6:	1dbb      	adds	r3, r7, #6
 80018a8:	1c0a      	adds	r2, r1, #0
 80018aa:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80018ac:	1dbb      	adds	r3, r7, #6
 80018ae:	881b      	ldrh	r3, [r3, #0]
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	197b      	adds	r3, r7, r5
 80018b4:	8819      	ldrh	r1, [r3, #0]
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	4b23      	ldr	r3, [pc, #140]	@ (8001948 <I2C_RequestMemoryRead+0xc0>)
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2300      	movs	r3, #0
 80018be:	f000 fa41 	bl	8001d44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018c4:	6a39      	ldr	r1, [r7, #32]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	0018      	movs	r0, r3
 80018ca:	f000 f8b9 	bl	8001a40 <I2C_WaitOnTXISFlagUntilTimeout>
 80018ce:	1e03      	subs	r3, r0, #0
 80018d0:	d001      	beq.n	80018d6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e033      	b.n	800193e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80018d6:	1dbb      	adds	r3, r7, #6
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d107      	bne.n	80018ee <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80018de:	2308      	movs	r3, #8
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80018ec:	e019      	b.n	8001922 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80018ee:	2308      	movs	r3, #8
 80018f0:	18fb      	adds	r3, r7, r3
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	0a1b      	lsrs	r3, r3, #8
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001902:	6a39      	ldr	r1, [r7, #32]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	0018      	movs	r0, r3
 8001908:	f000 f89a 	bl	8001a40 <I2C_WaitOnTXISFlagUntilTimeout>
 800190c:	1e03      	subs	r3, r0, #0
 800190e:	d001      	beq.n	8001914 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e014      	b.n	800193e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001914:	2308      	movs	r3, #8
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	b2da      	uxtb	r2, r3
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001922:	6a3a      	ldr	r2, [r7, #32]
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	0013      	movs	r3, r2
 800192c:	2200      	movs	r2, #0
 800192e:	2140      	movs	r1, #64	@ 0x40
 8001930:	f000 f82e 	bl	8001990 <I2C_WaitOnFlagUntilTimeout>
 8001934:	1e03      	subs	r3, r0, #0
 8001936:	d001      	beq.n	800193c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	0018      	movs	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	b004      	add	sp, #16
 8001944:	bdb0      	pop	{r4, r5, r7, pc}
 8001946:	46c0      	nop			@ (mov r8, r8)
 8001948:	80002000 	.word	0x80002000

0800194c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	2202      	movs	r2, #2
 800195c:	4013      	ands	r3, r2
 800195e:	2b02      	cmp	r3, #2
 8001960:	d103      	bne.n	800196a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2200      	movs	r2, #0
 8001968:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	2201      	movs	r2, #1
 8001972:	4013      	ands	r3, r2
 8001974:	2b01      	cmp	r3, #1
 8001976:	d007      	beq.n	8001988 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	699a      	ldr	r2, [r3, #24]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2101      	movs	r1, #1
 8001984:	430a      	orrs	r2, r1
 8001986:	619a      	str	r2, [r3, #24]
  }
}
 8001988:	46c0      	nop			@ (mov r8, r8)
 800198a:	46bd      	mov	sp, r7
 800198c:	b002      	add	sp, #8
 800198e:	bd80      	pop	{r7, pc}

08001990 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	1dfb      	adds	r3, r7, #7
 800199e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019a0:	e03a      	b.n	8001a18 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	6839      	ldr	r1, [r7, #0]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	0018      	movs	r0, r3
 80019aa:	f000 f8d3 	bl	8001b54 <I2C_IsErrorOccurred>
 80019ae:	1e03      	subs	r3, r0, #0
 80019b0:	d001      	beq.n	80019b6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e040      	b.n	8001a38 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	3301      	adds	r3, #1
 80019ba:	d02d      	beq.n	8001a18 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019bc:	f7ff fab0 	bl	8000f20 <HAL_GetTick>
 80019c0:	0002      	movs	r2, r0
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d302      	bcc.n	80019d2 <I2C_WaitOnFlagUntilTimeout+0x42>
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d122      	bne.n	8001a18 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	68ba      	ldr	r2, [r7, #8]
 80019da:	4013      	ands	r3, r2
 80019dc:	68ba      	ldr	r2, [r7, #8]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	425a      	negs	r2, r3
 80019e2:	4153      	adcs	r3, r2
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	001a      	movs	r2, r3
 80019e8:	1dfb      	adds	r3, r7, #7
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d113      	bne.n	8001a18 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f4:	2220      	movs	r2, #32
 80019f6:	431a      	orrs	r2, r3
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2241      	movs	r2, #65	@ 0x41
 8001a00:	2120      	movs	r1, #32
 8001a02:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2242      	movs	r2, #66	@ 0x42
 8001a08:	2100      	movs	r1, #0
 8001a0a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2240      	movs	r2, #64	@ 0x40
 8001a10:	2100      	movs	r1, #0
 8001a12:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e00f      	b.n	8001a38 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	4013      	ands	r3, r2
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	425a      	negs	r2, r3
 8001a28:	4153      	adcs	r3, r2
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	001a      	movs	r2, r3
 8001a2e:	1dfb      	adds	r3, r7, #7
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d0b5      	beq.n	80019a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b004      	add	sp, #16
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a4c:	e032      	b.n	8001ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	68b9      	ldr	r1, [r7, #8]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	0018      	movs	r0, r3
 8001a56:	f000 f87d 	bl	8001b54 <I2C_IsErrorOccurred>
 8001a5a:	1e03      	subs	r3, r0, #0
 8001a5c:	d001      	beq.n	8001a62 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e030      	b.n	8001ac4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	3301      	adds	r3, #1
 8001a66:	d025      	beq.n	8001ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a68:	f7ff fa5a 	bl	8000f20 <HAL_GetTick>
 8001a6c:	0002      	movs	r2, r0
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	68ba      	ldr	r2, [r7, #8]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d302      	bcc.n	8001a7e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d11a      	bne.n	8001ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	2202      	movs	r2, #2
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d013      	beq.n	8001ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a90:	2220      	movs	r2, #32
 8001a92:	431a      	orrs	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2241      	movs	r2, #65	@ 0x41
 8001a9c:	2120      	movs	r1, #32
 8001a9e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2242      	movs	r2, #66	@ 0x42
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2240      	movs	r2, #64	@ 0x40
 8001aac:	2100      	movs	r1, #0
 8001aae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e007      	b.n	8001ac4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	2202      	movs	r2, #2
 8001abc:	4013      	ands	r3, r2
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d1c5      	bne.n	8001a4e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	b004      	add	sp, #16
 8001aca:	bd80      	pop	{r7, pc}

08001acc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ad8:	e02f      	b.n	8001b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	68b9      	ldr	r1, [r7, #8]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	f000 f837 	bl	8001b54 <I2C_IsErrorOccurred>
 8001ae6:	1e03      	subs	r3, r0, #0
 8001ae8:	d001      	beq.n	8001aee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e02d      	b.n	8001b4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001aee:	f7ff fa17 	bl	8000f20 <HAL_GetTick>
 8001af2:	0002      	movs	r2, r0
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	68ba      	ldr	r2, [r7, #8]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d302      	bcc.n	8001b04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d11a      	bne.n	8001b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	2b20      	cmp	r3, #32
 8001b10:	d013      	beq.n	8001b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b16:	2220      	movs	r2, #32
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2241      	movs	r2, #65	@ 0x41
 8001b22:	2120      	movs	r1, #32
 8001b24:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2242      	movs	r2, #66	@ 0x42
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2240      	movs	r2, #64	@ 0x40
 8001b32:	2100      	movs	r1, #0
 8001b34:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e007      	b.n	8001b4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	2220      	movs	r2, #32
 8001b42:	4013      	ands	r3, r2
 8001b44:	2b20      	cmp	r3, #32
 8001b46:	d1c8      	bne.n	8001ada <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	b004      	add	sp, #16
 8001b50:	bd80      	pop	{r7, pc}
	...

08001b54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	@ 0x28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b60:	2327      	movs	r3, #39	@ 0x27
 8001b62:	18fb      	adds	r3, r7, r3
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	2210      	movs	r2, #16
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d100      	bne.n	8001b82 <I2C_IsErrorOccurred+0x2e>
 8001b80:	e079      	b.n	8001c76 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2210      	movs	r2, #16
 8001b88:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001b8a:	e057      	b.n	8001c3c <I2C_IsErrorOccurred+0xe8>
 8001b8c:	2227      	movs	r2, #39	@ 0x27
 8001b8e:	18bb      	adds	r3, r7, r2
 8001b90:	18ba      	adds	r2, r7, r2
 8001b92:	7812      	ldrb	r2, [r2, #0]
 8001b94:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	d04f      	beq.n	8001c3c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001b9c:	f7ff f9c0 	bl	8000f20 <HAL_GetTick>
 8001ba0:	0002      	movs	r2, r0
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	68ba      	ldr	r2, [r7, #8]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d302      	bcc.n	8001bb2 <I2C_IsErrorOccurred+0x5e>
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d144      	bne.n	8001c3c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	2380      	movs	r3, #128	@ 0x80
 8001bba:	01db      	lsls	r3, r3, #7
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001bc0:	2013      	movs	r0, #19
 8001bc2:	183b      	adds	r3, r7, r0
 8001bc4:	68fa      	ldr	r2, [r7, #12]
 8001bc6:	2142      	movs	r1, #66	@ 0x42
 8001bc8:	5c52      	ldrb	r2, [r2, r1]
 8001bca:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	699a      	ldr	r2, [r3, #24]
 8001bd2:	2380      	movs	r3, #128	@ 0x80
 8001bd4:	021b      	lsls	r3, r3, #8
 8001bd6:	401a      	ands	r2, r3
 8001bd8:	2380      	movs	r3, #128	@ 0x80
 8001bda:	021b      	lsls	r3, r3, #8
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d126      	bne.n	8001c2e <I2C_IsErrorOccurred+0xda>
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	2380      	movs	r3, #128	@ 0x80
 8001be4:	01db      	lsls	r3, r3, #7
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d021      	beq.n	8001c2e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001bea:	183b      	adds	r3, r7, r0
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b20      	cmp	r3, #32
 8001bf0:	d01d      	beq.n	8001c2e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2180      	movs	r1, #128	@ 0x80
 8001bfe:	01c9      	lsls	r1, r1, #7
 8001c00:	430a      	orrs	r2, r1
 8001c02:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001c04:	f7ff f98c 	bl	8000f20 <HAL_GetTick>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c0c:	e00f      	b.n	8001c2e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001c0e:	f7ff f987 	bl	8000f20 <HAL_GetTick>
 8001c12:	0002      	movs	r2, r0
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b19      	cmp	r3, #25
 8001c1a:	d908      	bls.n	8001c2e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001c1c:	6a3b      	ldr	r3, [r7, #32]
 8001c1e:	2220      	movs	r2, #32
 8001c20:	4313      	orrs	r3, r2
 8001c22:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001c24:	2327      	movs	r3, #39	@ 0x27
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	2201      	movs	r2, #1
 8001c2a:	701a      	strb	r2, [r3, #0]

              break;
 8001c2c:	e006      	b.n	8001c3c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	2220      	movs	r2, #32
 8001c36:	4013      	ands	r3, r2
 8001c38:	2b20      	cmp	r3, #32
 8001c3a:	d1e8      	bne.n	8001c0e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	2220      	movs	r2, #32
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b20      	cmp	r3, #32
 8001c48:	d004      	beq.n	8001c54 <I2C_IsErrorOccurred+0x100>
 8001c4a:	2327      	movs	r3, #39	@ 0x27
 8001c4c:	18fb      	adds	r3, r7, r3
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d09b      	beq.n	8001b8c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001c54:	2327      	movs	r3, #39	@ 0x27
 8001c56:	18fb      	adds	r3, r7, r3
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d103      	bne.n	8001c66 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2220      	movs	r2, #32
 8001c64:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001c66:	6a3b      	ldr	r3, [r7, #32]
 8001c68:	2204      	movs	r2, #4
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001c6e:	2327      	movs	r3, #39	@ 0x27
 8001c70:	18fb      	adds	r3, r7, r3
 8001c72:	2201      	movs	r2, #1
 8001c74:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	2380      	movs	r3, #128	@ 0x80
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	4013      	ands	r3, r2
 8001c86:	d00c      	beq.n	8001ca2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2280      	movs	r2, #128	@ 0x80
 8001c96:	0052      	lsls	r2, r2, #1
 8001c98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001c9a:	2327      	movs	r3, #39	@ 0x27
 8001c9c:	18fb      	adds	r3, r7, r3
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	2380      	movs	r3, #128	@ 0x80
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d00c      	beq.n	8001cc6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001cac:	6a3b      	ldr	r3, [r7, #32]
 8001cae:	2208      	movs	r2, #8
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2280      	movs	r2, #128	@ 0x80
 8001cba:	00d2      	lsls	r2, r2, #3
 8001cbc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001cbe:	2327      	movs	r3, #39	@ 0x27
 8001cc0:	18fb      	adds	r3, r7, r3
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	2380      	movs	r3, #128	@ 0x80
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d00c      	beq.n	8001cea <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001cd0:	6a3b      	ldr	r3, [r7, #32]
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2280      	movs	r2, #128	@ 0x80
 8001cde:	0092      	lsls	r2, r2, #2
 8001ce0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ce2:	2327      	movs	r3, #39	@ 0x27
 8001ce4:	18fb      	adds	r3, r7, r3
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001cea:	2327      	movs	r3, #39	@ 0x27
 8001cec:	18fb      	adds	r3, r7, r3
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d01d      	beq.n	8001d30 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f7ff fe28 	bl	800194c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	490e      	ldr	r1, [pc, #56]	@ (8001d40 <I2C_IsErrorOccurred+0x1ec>)
 8001d08:	400a      	ands	r2, r1
 8001d0a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d10:	6a3b      	ldr	r3, [r7, #32]
 8001d12:	431a      	orrs	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2241      	movs	r2, #65	@ 0x41
 8001d1c:	2120      	movs	r1, #32
 8001d1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2242      	movs	r2, #66	@ 0x42
 8001d24:	2100      	movs	r1, #0
 8001d26:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2240      	movs	r2, #64	@ 0x40
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001d30:	2327      	movs	r3, #39	@ 0x27
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	781b      	ldrb	r3, [r3, #0]
}
 8001d36:	0018      	movs	r0, r3
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b00a      	add	sp, #40	@ 0x28
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	fe00e800 	.word	0xfe00e800

08001d44 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	b087      	sub	sp, #28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	0008      	movs	r0, r1
 8001d4e:	0011      	movs	r1, r2
 8001d50:	607b      	str	r3, [r7, #4]
 8001d52:	240a      	movs	r4, #10
 8001d54:	193b      	adds	r3, r7, r4
 8001d56:	1c02      	adds	r2, r0, #0
 8001d58:	801a      	strh	r2, [r3, #0]
 8001d5a:	2009      	movs	r0, #9
 8001d5c:	183b      	adds	r3, r7, r0
 8001d5e:	1c0a      	adds	r2, r1, #0
 8001d60:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d62:	193b      	adds	r3, r7, r4
 8001d64:	881b      	ldrh	r3, [r3, #0]
 8001d66:	059b      	lsls	r3, r3, #22
 8001d68:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001d6a:	183b      	adds	r3, r7, r0
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	0419      	lsls	r1, r3, #16
 8001d70:	23ff      	movs	r3, #255	@ 0xff
 8001d72:	041b      	lsls	r3, r3, #16
 8001d74:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d76:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	085b      	lsrs	r3, r3, #1
 8001d84:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d8e:	0d51      	lsrs	r1, r2, #21
 8001d90:	2280      	movs	r2, #128	@ 0x80
 8001d92:	00d2      	lsls	r2, r2, #3
 8001d94:	400a      	ands	r2, r1
 8001d96:	4907      	ldr	r1, [pc, #28]	@ (8001db4 <I2C_TransferConfig+0x70>)
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	43d2      	mvns	r2, r2
 8001d9c:	401a      	ands	r2, r3
 8001d9e:	0011      	movs	r1, r2
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001daa:	46c0      	nop			@ (mov r8, r8)
 8001dac:	46bd      	mov	sp, r7
 8001dae:	b007      	add	sp, #28
 8001db0:	bd90      	pop	{r4, r7, pc}
 8001db2:	46c0      	nop			@ (mov r8, r8)
 8001db4:	03ff63ff 	.word	0x03ff63ff

08001db8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2241      	movs	r2, #65	@ 0x41
 8001dc6:	5c9b      	ldrb	r3, [r3, r2]
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b20      	cmp	r3, #32
 8001dcc:	d138      	bne.n	8001e40 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2240      	movs	r2, #64	@ 0x40
 8001dd2:	5c9b      	ldrb	r3, [r3, r2]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d101      	bne.n	8001ddc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dd8:	2302      	movs	r3, #2
 8001dda:	e032      	b.n	8001e42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2240      	movs	r2, #64	@ 0x40
 8001de0:	2101      	movs	r1, #1
 8001de2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2241      	movs	r2, #65	@ 0x41
 8001de8:	2124      	movs	r1, #36	@ 0x24
 8001dea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2101      	movs	r1, #1
 8001df8:	438a      	bics	r2, r1
 8001dfa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4911      	ldr	r1, [pc, #68]	@ (8001e4c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001e08:	400a      	ands	r2, r1
 8001e0a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6819      	ldr	r1, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2101      	movs	r1, #1
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2241      	movs	r2, #65	@ 0x41
 8001e30:	2120      	movs	r1, #32
 8001e32:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2240      	movs	r2, #64	@ 0x40
 8001e38:	2100      	movs	r1, #0
 8001e3a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	e000      	b.n	8001e42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e40:	2302      	movs	r3, #2
  }
}
 8001e42:	0018      	movs	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	b002      	add	sp, #8
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	46c0      	nop			@ (mov r8, r8)
 8001e4c:	ffffefff 	.word	0xffffefff

08001e50 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2241      	movs	r2, #65	@ 0x41
 8001e5e:	5c9b      	ldrb	r3, [r3, r2]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b20      	cmp	r3, #32
 8001e64:	d139      	bne.n	8001eda <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2240      	movs	r2, #64	@ 0x40
 8001e6a:	5c9b      	ldrb	r3, [r3, r2]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d101      	bne.n	8001e74 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e70:	2302      	movs	r3, #2
 8001e72:	e033      	b.n	8001edc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2240      	movs	r2, #64	@ 0x40
 8001e78:	2101      	movs	r1, #1
 8001e7a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2241      	movs	r2, #65	@ 0x41
 8001e80:	2124      	movs	r1, #36	@ 0x24
 8001e82:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2101      	movs	r1, #1
 8001e90:	438a      	bics	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	4a11      	ldr	r2, [pc, #68]	@ (8001ee4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2241      	movs	r2, #65	@ 0x41
 8001eca:	2120      	movs	r1, #32
 8001ecc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2240      	movs	r2, #64	@ 0x40
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	e000      	b.n	8001edc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001eda:	2302      	movs	r3, #2
  }
}
 8001edc:	0018      	movs	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	b004      	add	sp, #16
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	fffff0ff 	.word	0xfffff0ff

08001ee8 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e1d0      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2201      	movs	r2, #1
 8001f00:	4013      	ands	r3, r2
 8001f02:	d100      	bne.n	8001f06 <HAL_RCC_OscConfig+0x1e>
 8001f04:	e069      	b.n	8001fda <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f06:	4bc8      	ldr	r3, [pc, #800]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	2238      	movs	r2, #56	@ 0x38
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	2b08      	cmp	r3, #8
 8001f14:	d105      	bne.n	8001f22 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d15d      	bne.n	8001fda <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e1bc      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	2380      	movs	r3, #128	@ 0x80
 8001f28:	025b      	lsls	r3, r3, #9
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d107      	bne.n	8001f3e <HAL_RCC_OscConfig+0x56>
 8001f2e:	4bbe      	ldr	r3, [pc, #760]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	4bbd      	ldr	r3, [pc, #756]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f34:	2180      	movs	r1, #128	@ 0x80
 8001f36:	0249      	lsls	r1, r1, #9
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	e020      	b.n	8001f80 <HAL_RCC_OscConfig+0x98>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	23a0      	movs	r3, #160	@ 0xa0
 8001f44:	02db      	lsls	r3, r3, #11
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d10e      	bne.n	8001f68 <HAL_RCC_OscConfig+0x80>
 8001f4a:	4bb7      	ldr	r3, [pc, #732]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	4bb6      	ldr	r3, [pc, #728]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f50:	2180      	movs	r1, #128	@ 0x80
 8001f52:	02c9      	lsls	r1, r1, #11
 8001f54:	430a      	orrs	r2, r1
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	4bb3      	ldr	r3, [pc, #716]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4bb2      	ldr	r3, [pc, #712]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f5e:	2180      	movs	r1, #128	@ 0x80
 8001f60:	0249      	lsls	r1, r1, #9
 8001f62:	430a      	orrs	r2, r1
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	e00b      	b.n	8001f80 <HAL_RCC_OscConfig+0x98>
 8001f68:	4baf      	ldr	r3, [pc, #700]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4bae      	ldr	r3, [pc, #696]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f6e:	49af      	ldr	r1, [pc, #700]	@ (800222c <HAL_RCC_OscConfig+0x344>)
 8001f70:	400a      	ands	r2, r1
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	4bac      	ldr	r3, [pc, #688]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	4bab      	ldr	r3, [pc, #684]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001f7a:	49ad      	ldr	r1, [pc, #692]	@ (8002230 <HAL_RCC_OscConfig+0x348>)
 8001f7c:	400a      	ands	r2, r1
 8001f7e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d014      	beq.n	8001fb2 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f88:	f7fe ffca 	bl	8000f20 <HAL_GetTick>
 8001f8c:	0003      	movs	r3, r0
 8001f8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001f92:	f7fe ffc5 	bl	8000f20 <HAL_GetTick>
 8001f96:	0002      	movs	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b64      	cmp	r3, #100	@ 0x64
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e17b      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fa4:	4ba0      	ldr	r3, [pc, #640]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	2380      	movs	r3, #128	@ 0x80
 8001faa:	029b      	lsls	r3, r3, #10
 8001fac:	4013      	ands	r3, r2
 8001fae:	d0f0      	beq.n	8001f92 <HAL_RCC_OscConfig+0xaa>
 8001fb0:	e013      	b.n	8001fda <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb2:	f7fe ffb5 	bl	8000f20 <HAL_GetTick>
 8001fb6:	0003      	movs	r3, r0
 8001fb8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001fbc:	f7fe ffb0 	bl	8000f20 <HAL_GetTick>
 8001fc0:	0002      	movs	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b64      	cmp	r3, #100	@ 0x64
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e166      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fce:	4b96      	ldr	r3, [pc, #600]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	2380      	movs	r3, #128	@ 0x80
 8001fd4:	029b      	lsls	r3, r3, #10
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	d1f0      	bne.n	8001fbc <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2202      	movs	r2, #2
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d100      	bne.n	8001fe6 <HAL_RCC_OscConfig+0xfe>
 8001fe4:	e086      	b.n	80020f4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fe6:	4b90      	ldr	r3, [pc, #576]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2238      	movs	r2, #56	@ 0x38
 8001fec:	4013      	ands	r3, r2
 8001fee:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d12f      	bne.n	8002056 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e14c      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002002:	4b89      	ldr	r3, [pc, #548]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	4a8b      	ldr	r2, [pc, #556]	@ (8002234 <HAL_RCC_OscConfig+0x34c>)
 8002008:	4013      	ands	r3, r2
 800200a:	0019      	movs	r1, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	021a      	lsls	r2, r3, #8
 8002012:	4b85      	ldr	r3, [pc, #532]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002014:	430a      	orrs	r2, r1
 8002016:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d112      	bne.n	8002044 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800201e:	4b82      	ldr	r3, [pc, #520]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a85      	ldr	r2, [pc, #532]	@ (8002238 <HAL_RCC_OscConfig+0x350>)
 8002024:	4013      	ands	r3, r2
 8002026:	0019      	movs	r1, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691a      	ldr	r2, [r3, #16]
 800202c:	4b7e      	ldr	r3, [pc, #504]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 800202e:	430a      	orrs	r2, r1
 8002030:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002032:	4b7d      	ldr	r3, [pc, #500]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	0adb      	lsrs	r3, r3, #11
 8002038:	2207      	movs	r2, #7
 800203a:	4013      	ands	r3, r2
 800203c:	4a7f      	ldr	r2, [pc, #508]	@ (800223c <HAL_RCC_OscConfig+0x354>)
 800203e:	40da      	lsrs	r2, r3
 8002040:	4b7f      	ldr	r3, [pc, #508]	@ (8002240 <HAL_RCC_OscConfig+0x358>)
 8002042:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002044:	4b7f      	ldr	r3, [pc, #508]	@ (8002244 <HAL_RCC_OscConfig+0x35c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	0018      	movs	r0, r3
 800204a:	f7fe ff0d 	bl	8000e68 <HAL_InitTick>
 800204e:	1e03      	subs	r3, r0, #0
 8002050:	d050      	beq.n	80020f4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e122      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d030      	beq.n	80020c0 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800205e:	4b72      	ldr	r3, [pc, #456]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a75      	ldr	r2, [pc, #468]	@ (8002238 <HAL_RCC_OscConfig+0x350>)
 8002064:	4013      	ands	r3, r2
 8002066:	0019      	movs	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691a      	ldr	r2, [r3, #16]
 800206c:	4b6e      	ldr	r3, [pc, #440]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 800206e:	430a      	orrs	r2, r1
 8002070:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002072:	4b6d      	ldr	r3, [pc, #436]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4b6c      	ldr	r3, [pc, #432]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002078:	2180      	movs	r1, #128	@ 0x80
 800207a:	0049      	lsls	r1, r1, #1
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002080:	f7fe ff4e 	bl	8000f20 <HAL_GetTick>
 8002084:	0003      	movs	r3, r0
 8002086:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002088:	e008      	b.n	800209c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800208a:	f7fe ff49 	bl	8000f20 <HAL_GetTick>
 800208e:	0002      	movs	r2, r0
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e0ff      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800209c:	4b62      	ldr	r3, [pc, #392]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	2380      	movs	r3, #128	@ 0x80
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4013      	ands	r3, r2
 80020a6:	d0f0      	beq.n	800208a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a8:	4b5f      	ldr	r3, [pc, #380]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4a61      	ldr	r2, [pc, #388]	@ (8002234 <HAL_RCC_OscConfig+0x34c>)
 80020ae:	4013      	ands	r3, r2
 80020b0:	0019      	movs	r1, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	021a      	lsls	r2, r3, #8
 80020b8:	4b5b      	ldr	r3, [pc, #364]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80020ba:	430a      	orrs	r2, r1
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	e019      	b.n	80020f4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80020c0:	4b59      	ldr	r3, [pc, #356]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	4b58      	ldr	r3, [pc, #352]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80020c6:	4960      	ldr	r1, [pc, #384]	@ (8002248 <HAL_RCC_OscConfig+0x360>)
 80020c8:	400a      	ands	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020cc:	f7fe ff28 	bl	8000f20 <HAL_GetTick>
 80020d0:	0003      	movs	r3, r0
 80020d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020d4:	e008      	b.n	80020e8 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80020d6:	f7fe ff23 	bl	8000f20 <HAL_GetTick>
 80020da:	0002      	movs	r2, r0
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d901      	bls.n	80020e8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e0d9      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020e8:	4b4f      	ldr	r3, [pc, #316]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	2380      	movs	r3, #128	@ 0x80
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4013      	ands	r3, r2
 80020f2:	d1f0      	bne.n	80020d6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2208      	movs	r2, #8
 80020fa:	4013      	ands	r3, r2
 80020fc:	d042      	beq.n	8002184 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80020fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2238      	movs	r2, #56	@ 0x38
 8002104:	4013      	ands	r3, r2
 8002106:	2b18      	cmp	r3, #24
 8002108:	d105      	bne.n	8002116 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d138      	bne.n	8002184 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e0c2      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d019      	beq.n	8002152 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800211e:	4b42      	ldr	r3, [pc, #264]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002120:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002122:	4b41      	ldr	r3, [pc, #260]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002124:	2101      	movs	r1, #1
 8002126:	430a      	orrs	r2, r1
 8002128:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800212a:	f7fe fef9 	bl	8000f20 <HAL_GetTick>
 800212e:	0003      	movs	r3, r0
 8002130:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002134:	f7fe fef4 	bl	8000f20 <HAL_GetTick>
 8002138:	0002      	movs	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e0aa      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002146:	4b38      	ldr	r3, [pc, #224]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800214a:	2202      	movs	r2, #2
 800214c:	4013      	ands	r3, r2
 800214e:	d0f1      	beq.n	8002134 <HAL_RCC_OscConfig+0x24c>
 8002150:	e018      	b.n	8002184 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002152:	4b35      	ldr	r3, [pc, #212]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002154:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002156:	4b34      	ldr	r3, [pc, #208]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 8002158:	2101      	movs	r1, #1
 800215a:	438a      	bics	r2, r1
 800215c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215e:	f7fe fedf 	bl	8000f20 <HAL_GetTick>
 8002162:	0003      	movs	r3, r0
 8002164:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002166:	e008      	b.n	800217a <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002168:	f7fe feda 	bl	8000f20 <HAL_GetTick>
 800216c:	0002      	movs	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b02      	cmp	r3, #2
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e090      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800217a:	4b2b      	ldr	r3, [pc, #172]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 800217c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800217e:	2202      	movs	r2, #2
 8002180:	4013      	ands	r3, r2
 8002182:	d1f1      	bne.n	8002168 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2204      	movs	r2, #4
 800218a:	4013      	ands	r3, r2
 800218c:	d100      	bne.n	8002190 <HAL_RCC_OscConfig+0x2a8>
 800218e:	e084      	b.n	800229a <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002190:	230f      	movs	r3, #15
 8002192:	18fb      	adds	r3, r7, r3
 8002194:	2200      	movs	r2, #0
 8002196:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002198:	4b23      	ldr	r3, [pc, #140]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	2238      	movs	r2, #56	@ 0x38
 800219e:	4013      	ands	r3, r2
 80021a0:	2b20      	cmp	r3, #32
 80021a2:	d106      	bne.n	80021b2 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d000      	beq.n	80021ae <HAL_RCC_OscConfig+0x2c6>
 80021ac:	e075      	b.n	800229a <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e074      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d106      	bne.n	80021c8 <HAL_RCC_OscConfig+0x2e0>
 80021ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021be:	4b1a      	ldr	r3, [pc, #104]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021c0:	2101      	movs	r1, #1
 80021c2:	430a      	orrs	r2, r1
 80021c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021c6:	e01c      	b.n	8002202 <HAL_RCC_OscConfig+0x31a>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	2b05      	cmp	r3, #5
 80021ce:	d10c      	bne.n	80021ea <HAL_RCC_OscConfig+0x302>
 80021d0:	4b15      	ldr	r3, [pc, #84]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021d4:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021d6:	2104      	movs	r1, #4
 80021d8:	430a      	orrs	r2, r1
 80021da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021dc:	4b12      	ldr	r3, [pc, #72]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021e0:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021e2:	2101      	movs	r1, #1
 80021e4:	430a      	orrs	r2, r1
 80021e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021e8:	e00b      	b.n	8002202 <HAL_RCC_OscConfig+0x31a>
 80021ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021f0:	2101      	movs	r1, #1
 80021f2:	438a      	bics	r2, r1
 80021f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002228 <HAL_RCC_OscConfig+0x340>)
 80021fc:	2104      	movs	r1, #4
 80021fe:	438a      	bics	r2, r1
 8002200:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d028      	beq.n	800225c <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220a:	f7fe fe89 	bl	8000f20 <HAL_GetTick>
 800220e:	0003      	movs	r3, r0
 8002210:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002212:	e01d      	b.n	8002250 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002214:	f7fe fe84 	bl	8000f20 <HAL_GetTick>
 8002218:	0002      	movs	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	4a0b      	ldr	r2, [pc, #44]	@ (800224c <HAL_RCC_OscConfig+0x364>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d915      	bls.n	8002250 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	e039      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
 8002228:	40021000 	.word	0x40021000
 800222c:	fffeffff 	.word	0xfffeffff
 8002230:	fffbffff 	.word	0xfffbffff
 8002234:	ffff80ff 	.word	0xffff80ff
 8002238:	ffffc7ff 	.word	0xffffc7ff
 800223c:	02dc6c00 	.word	0x02dc6c00
 8002240:	20000000 	.word	0x20000000
 8002244:	20000004 	.word	0x20000004
 8002248:	fffffeff 	.word	0xfffffeff
 800224c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002250:	4b14      	ldr	r3, [pc, #80]	@ (80022a4 <HAL_RCC_OscConfig+0x3bc>)
 8002252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002254:	2202      	movs	r2, #2
 8002256:	4013      	ands	r3, r2
 8002258:	d0dc      	beq.n	8002214 <HAL_RCC_OscConfig+0x32c>
 800225a:	e013      	b.n	8002284 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7fe fe60 	bl	8000f20 <HAL_GetTick>
 8002260:	0003      	movs	r3, r0
 8002262:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002264:	e009      	b.n	800227a <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002266:	f7fe fe5b 	bl	8000f20 <HAL_GetTick>
 800226a:	0002      	movs	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	4a0d      	ldr	r2, [pc, #52]	@ (80022a8 <HAL_RCC_OscConfig+0x3c0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e010      	b.n	800229c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800227a:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <HAL_RCC_OscConfig+0x3bc>)
 800227c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227e:	2202      	movs	r2, #2
 8002280:	4013      	ands	r3, r2
 8002282:	d1f0      	bne.n	8002266 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002284:	230f      	movs	r3, #15
 8002286:	18fb      	adds	r3, r7, r3
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d105      	bne.n	800229a <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800228e:	4b05      	ldr	r3, [pc, #20]	@ (80022a4 <HAL_RCC_OscConfig+0x3bc>)
 8002290:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002292:	4b04      	ldr	r3, [pc, #16]	@ (80022a4 <HAL_RCC_OscConfig+0x3bc>)
 8002294:	4905      	ldr	r1, [pc, #20]	@ (80022ac <HAL_RCC_OscConfig+0x3c4>)
 8002296:	400a      	ands	r2, r1
 8002298:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	0018      	movs	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	b006      	add	sp, #24
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40021000 	.word	0x40021000
 80022a8:	00001388 	.word	0x00001388
 80022ac:	efffffff 	.word	0xefffffff

080022b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d101      	bne.n	80022c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e0df      	b.n	8002484 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022c4:	4b71      	ldr	r3, [pc, #452]	@ (800248c <HAL_RCC_ClockConfig+0x1dc>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2207      	movs	r2, #7
 80022ca:	4013      	ands	r3, r2
 80022cc:	683a      	ldr	r2, [r7, #0]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d91e      	bls.n	8002310 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d2:	4b6e      	ldr	r3, [pc, #440]	@ (800248c <HAL_RCC_ClockConfig+0x1dc>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2207      	movs	r2, #7
 80022d8:	4393      	bics	r3, r2
 80022da:	0019      	movs	r1, r3
 80022dc:	4b6b      	ldr	r3, [pc, #428]	@ (800248c <HAL_RCC_ClockConfig+0x1dc>)
 80022de:	683a      	ldr	r2, [r7, #0]
 80022e0:	430a      	orrs	r2, r1
 80022e2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022e4:	f7fe fe1c 	bl	8000f20 <HAL_GetTick>
 80022e8:	0003      	movs	r3, r0
 80022ea:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022ec:	e009      	b.n	8002302 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80022ee:	f7fe fe17 	bl	8000f20 <HAL_GetTick>
 80022f2:	0002      	movs	r2, r0
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	4a65      	ldr	r2, [pc, #404]	@ (8002490 <HAL_RCC_ClockConfig+0x1e0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e0c0      	b.n	8002484 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002302:	4b62      	ldr	r3, [pc, #392]	@ (800248c <HAL_RCC_ClockConfig+0x1dc>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2207      	movs	r2, #7
 8002308:	4013      	ands	r3, r2
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d1ee      	bne.n	80022ee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2202      	movs	r2, #2
 8002316:	4013      	ands	r3, r2
 8002318:	d017      	beq.n	800234a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2204      	movs	r2, #4
 8002320:	4013      	ands	r3, r2
 8002322:	d008      	beq.n	8002336 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002324:	4b5b      	ldr	r3, [pc, #364]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	4a5b      	ldr	r2, [pc, #364]	@ (8002498 <HAL_RCC_ClockConfig+0x1e8>)
 800232a:	401a      	ands	r2, r3
 800232c:	4b59      	ldr	r3, [pc, #356]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 800232e:	21b0      	movs	r1, #176	@ 0xb0
 8002330:	0109      	lsls	r1, r1, #4
 8002332:	430a      	orrs	r2, r1
 8002334:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002336:	4b57      	ldr	r3, [pc, #348]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	4a58      	ldr	r2, [pc, #352]	@ (800249c <HAL_RCC_ClockConfig+0x1ec>)
 800233c:	4013      	ands	r3, r2
 800233e:	0019      	movs	r1, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68da      	ldr	r2, [r3, #12]
 8002344:	4b53      	ldr	r3, [pc, #332]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 8002346:	430a      	orrs	r2, r1
 8002348:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2201      	movs	r2, #1
 8002350:	4013      	ands	r3, r2
 8002352:	d04b      	beq.n	80023ec <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d107      	bne.n	800236c <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800235c:	4b4d      	ldr	r3, [pc, #308]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	2380      	movs	r3, #128	@ 0x80
 8002362:	029b      	lsls	r3, r3, #10
 8002364:	4013      	ands	r3, r2
 8002366:	d11f      	bne.n	80023a8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e08b      	b.n	8002484 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d107      	bne.n	8002384 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002374:	4b47      	ldr	r3, [pc, #284]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	2380      	movs	r3, #128	@ 0x80
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	4013      	ands	r3, r2
 800237e:	d113      	bne.n	80023a8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e07f      	b.n	8002484 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b03      	cmp	r3, #3
 800238a:	d106      	bne.n	800239a <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800238c:	4b41      	ldr	r3, [pc, #260]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 800238e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002390:	2202      	movs	r2, #2
 8002392:	4013      	ands	r3, r2
 8002394:	d108      	bne.n	80023a8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e074      	b.n	8002484 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800239a:	4b3e      	ldr	r3, [pc, #248]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 800239c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800239e:	2202      	movs	r2, #2
 80023a0:	4013      	ands	r3, r2
 80023a2:	d101      	bne.n	80023a8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e06d      	b.n	8002484 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023a8:	4b3a      	ldr	r3, [pc, #232]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	2207      	movs	r2, #7
 80023ae:	4393      	bics	r3, r2
 80023b0:	0019      	movs	r1, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	4b37      	ldr	r3, [pc, #220]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 80023b8:	430a      	orrs	r2, r1
 80023ba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023bc:	f7fe fdb0 	bl	8000f20 <HAL_GetTick>
 80023c0:	0003      	movs	r3, r0
 80023c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c4:	e009      	b.n	80023da <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80023c6:	f7fe fdab 	bl	8000f20 <HAL_GetTick>
 80023ca:	0002      	movs	r2, r0
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	4a2f      	ldr	r2, [pc, #188]	@ (8002490 <HAL_RCC_ClockConfig+0x1e0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e054      	b.n	8002484 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023da:	4b2e      	ldr	r3, [pc, #184]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2238      	movs	r2, #56	@ 0x38
 80023e0:	401a      	ands	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d1ec      	bne.n	80023c6 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023ec:	4b27      	ldr	r3, [pc, #156]	@ (800248c <HAL_RCC_ClockConfig+0x1dc>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2207      	movs	r2, #7
 80023f2:	4013      	ands	r3, r2
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d21e      	bcs.n	8002438 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fa:	4b24      	ldr	r3, [pc, #144]	@ (800248c <HAL_RCC_ClockConfig+0x1dc>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2207      	movs	r2, #7
 8002400:	4393      	bics	r3, r2
 8002402:	0019      	movs	r1, r3
 8002404:	4b21      	ldr	r3, [pc, #132]	@ (800248c <HAL_RCC_ClockConfig+0x1dc>)
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800240c:	f7fe fd88 	bl	8000f20 <HAL_GetTick>
 8002410:	0003      	movs	r3, r0
 8002412:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002414:	e009      	b.n	800242a <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002416:	f7fe fd83 	bl	8000f20 <HAL_GetTick>
 800241a:	0002      	movs	r2, r0
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	4a1b      	ldr	r2, [pc, #108]	@ (8002490 <HAL_RCC_ClockConfig+0x1e0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e02c      	b.n	8002484 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800242a:	4b18      	ldr	r3, [pc, #96]	@ (800248c <HAL_RCC_ClockConfig+0x1dc>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2207      	movs	r2, #7
 8002430:	4013      	ands	r3, r2
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	d1ee      	bne.n	8002416 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2204      	movs	r2, #4
 800243e:	4013      	ands	r3, r2
 8002440:	d009      	beq.n	8002456 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002442:	4b14      	ldr	r3, [pc, #80]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	4a16      	ldr	r2, [pc, #88]	@ (80024a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002448:	4013      	ands	r3, r2
 800244a:	0019      	movs	r1, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	691a      	ldr	r2, [r3, #16]
 8002450:	4b10      	ldr	r3, [pc, #64]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 8002452:	430a      	orrs	r2, r1
 8002454:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002456:	f000 f82b 	bl	80024b0 <HAL_RCC_GetSysClockFreq>
 800245a:	0001      	movs	r1, r0
 800245c:	4b0d      	ldr	r3, [pc, #52]	@ (8002494 <HAL_RCC_ClockConfig+0x1e4>)
 800245e:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	220f      	movs	r2, #15
 8002464:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002466:	4b0f      	ldr	r3, [pc, #60]	@ (80024a4 <HAL_RCC_ClockConfig+0x1f4>)
 8002468:	0092      	lsls	r2, r2, #2
 800246a:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800246c:	221f      	movs	r2, #31
 800246e:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002470:	000a      	movs	r2, r1
 8002472:	40da      	lsrs	r2, r3
 8002474:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002476:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002478:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <HAL_RCC_ClockConfig+0x1fc>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	0018      	movs	r0, r3
 800247e:	f7fe fcf3 	bl	8000e68 <HAL_InitTick>
 8002482:	0003      	movs	r3, r0
}
 8002484:	0018      	movs	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	b004      	add	sp, #16
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40022000 	.word	0x40022000
 8002490:	00001388 	.word	0x00001388
 8002494:	40021000 	.word	0x40021000
 8002498:	ffff84ff 	.word	0xffff84ff
 800249c:	fffff0ff 	.word	0xfffff0ff
 80024a0:	ffff8fff 	.word	0xffff8fff
 80024a4:	080040e0 	.word	0x080040e0
 80024a8:	20000000 	.word	0x20000000
 80024ac:	20000004 	.word	0x20000004

080024b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80024b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002528 <HAL_RCC_GetSysClockFreq+0x78>)
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	2238      	movs	r2, #56	@ 0x38
 80024bc:	4013      	ands	r3, r2
 80024be:	d10f      	bne.n	80024e0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80024c0:	4b19      	ldr	r3, [pc, #100]	@ (8002528 <HAL_RCC_GetSysClockFreq+0x78>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	0adb      	lsrs	r3, r3, #11
 80024c6:	2207      	movs	r2, #7
 80024c8:	4013      	ands	r3, r2
 80024ca:	2201      	movs	r2, #1
 80024cc:	409a      	lsls	r2, r3
 80024ce:	0013      	movs	r3, r2
 80024d0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80024d2:	6839      	ldr	r1, [r7, #0]
 80024d4:	4815      	ldr	r0, [pc, #84]	@ (800252c <HAL_RCC_GetSysClockFreq+0x7c>)
 80024d6:	f7fd fe17 	bl	8000108 <__udivsi3>
 80024da:	0003      	movs	r3, r0
 80024dc:	607b      	str	r3, [r7, #4]
 80024de:	e01e      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80024e0:	4b11      	ldr	r3, [pc, #68]	@ (8002528 <HAL_RCC_GetSysClockFreq+0x78>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	2238      	movs	r2, #56	@ 0x38
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d102      	bne.n	80024f2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024ec:	4b0f      	ldr	r3, [pc, #60]	@ (800252c <HAL_RCC_GetSysClockFreq+0x7c>)
 80024ee:	607b      	str	r3, [r7, #4]
 80024f0:	e015      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80024f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002528 <HAL_RCC_GetSysClockFreq+0x78>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2238      	movs	r2, #56	@ 0x38
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b20      	cmp	r3, #32
 80024fc:	d103      	bne.n	8002506 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80024fe:	2380      	movs	r3, #128	@ 0x80
 8002500:	021b      	lsls	r3, r3, #8
 8002502:	607b      	str	r3, [r7, #4]
 8002504:	e00b      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002506:	4b08      	ldr	r3, [pc, #32]	@ (8002528 <HAL_RCC_GetSysClockFreq+0x78>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	2238      	movs	r2, #56	@ 0x38
 800250c:	4013      	ands	r3, r2
 800250e:	2b18      	cmp	r3, #24
 8002510:	d103      	bne.n	800251a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002512:	23fa      	movs	r3, #250	@ 0xfa
 8002514:	01db      	lsls	r3, r3, #7
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	e001      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 800251a:	2300      	movs	r3, #0
 800251c:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 800251e:	687b      	ldr	r3, [r7, #4]
}
 8002520:	0018      	movs	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	b002      	add	sp, #8
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40021000 	.word	0x40021000
 800252c:	02dc6c00 	.word	0x02dc6c00

08002530 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002534:	f7ff ffbc 	bl	80024b0 <HAL_RCC_GetSysClockFreq>
 8002538:	0001      	movs	r1, r0
 800253a:	4b09      	ldr	r3, [pc, #36]	@ (8002560 <HAL_RCC_GetHCLKFreq+0x30>)
 800253c:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800253e:	0a1b      	lsrs	r3, r3, #8
 8002540:	220f      	movs	r2, #15
 8002542:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002544:	4b07      	ldr	r3, [pc, #28]	@ (8002564 <HAL_RCC_GetHCLKFreq+0x34>)
 8002546:	0092      	lsls	r2, r2, #2
 8002548:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800254a:	221f      	movs	r2, #31
 800254c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800254e:	000a      	movs	r2, r1
 8002550:	40da      	lsrs	r2, r3
 8002552:	4b05      	ldr	r3, [pc, #20]	@ (8002568 <HAL_RCC_GetHCLKFreq+0x38>)
 8002554:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8002556:	4b04      	ldr	r3, [pc, #16]	@ (8002568 <HAL_RCC_GetHCLKFreq+0x38>)
 8002558:	681b      	ldr	r3, [r3, #0]
}
 800255a:	0018      	movs	r0, r3
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40021000 	.word	0x40021000
 8002564:	080040e0 	.word	0x080040e0
 8002568:	20000000 	.word	0x20000000

0800256c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002570:	f7ff ffde 	bl	8002530 <HAL_RCC_GetHCLKFreq>
 8002574:	0001      	movs	r1, r0
 8002576:	4b07      	ldr	r3, [pc, #28]	@ (8002594 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	0b1b      	lsrs	r3, r3, #12
 800257c:	2207      	movs	r2, #7
 800257e:	401a      	ands	r2, r3
 8002580:	4b05      	ldr	r3, [pc, #20]	@ (8002598 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002582:	0092      	lsls	r2, r2, #2
 8002584:	58d3      	ldr	r3, [r2, r3]
 8002586:	221f      	movs	r2, #31
 8002588:	4013      	ands	r3, r2
 800258a:	40d9      	lsrs	r1, r3
 800258c:	000b      	movs	r3, r1
}
 800258e:	0018      	movs	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40021000 	.word	0x40021000
 8002598:	08004120 	.word	0x08004120

0800259c <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80025a4:	2313      	movs	r3, #19
 80025a6:	18fb      	adds	r3, r7, r3
 80025a8:	2200      	movs	r2, #0
 80025aa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025ac:	2312      	movs	r3, #18
 80025ae:	18fb      	adds	r3, r7, r3
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2240      	movs	r2, #64	@ 0x40
 80025ba:	4013      	ands	r3, r2
 80025bc:	d100      	bne.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x24>
 80025be:	e079      	b.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025c0:	2011      	movs	r0, #17
 80025c2:	183b      	adds	r3, r7, r0
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025c8:	4b63      	ldr	r3, [pc, #396]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80025ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025cc:	2380      	movs	r3, #128	@ 0x80
 80025ce:	055b      	lsls	r3, r3, #21
 80025d0:	4013      	ands	r3, r2
 80025d2:	d110      	bne.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025d4:	4b60      	ldr	r3, [pc, #384]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80025d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025d8:	4b5f      	ldr	r3, [pc, #380]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80025da:	2180      	movs	r1, #128	@ 0x80
 80025dc:	0549      	lsls	r1, r1, #21
 80025de:	430a      	orrs	r2, r1
 80025e0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80025e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025e6:	2380      	movs	r3, #128	@ 0x80
 80025e8:	055b      	lsls	r3, r3, #21
 80025ea:	4013      	ands	r3, r2
 80025ec:	60bb      	str	r3, [r7, #8]
 80025ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025f0:	183b      	adds	r3, r7, r0
 80025f2:	2201      	movs	r2, #1
 80025f4:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80025f6:	4b58      	ldr	r3, [pc, #352]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80025f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80025fa:	23c0      	movs	r3, #192	@ 0xc0
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4013      	ands	r3, r2
 8002600:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d019      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	429a      	cmp	r2, r3
 8002610:	d014      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002612:	4b51      	ldr	r3, [pc, #324]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002616:	4a51      	ldr	r2, [pc, #324]	@ (800275c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002618:	4013      	ands	r3, r2
 800261a:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800261c:	4b4e      	ldr	r3, [pc, #312]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800261e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002620:	4b4d      	ldr	r3, [pc, #308]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002622:	2180      	movs	r1, #128	@ 0x80
 8002624:	0249      	lsls	r1, r1, #9
 8002626:	430a      	orrs	r2, r1
 8002628:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800262a:	4b4b      	ldr	r3, [pc, #300]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800262c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800262e:	4b4a      	ldr	r3, [pc, #296]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002630:	494b      	ldr	r1, [pc, #300]	@ (8002760 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002632:	400a      	ands	r2, r1
 8002634:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002636:	4b48      	ldr	r3, [pc, #288]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	2201      	movs	r2, #1
 8002640:	4013      	ands	r3, r2
 8002642:	d016      	beq.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002644:	f7fe fc6c 	bl	8000f20 <HAL_GetTick>
 8002648:	0003      	movs	r3, r0
 800264a:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800264c:	e00c      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800264e:	f7fe fc67 	bl	8000f20 <HAL_GetTick>
 8002652:	0002      	movs	r2, r0
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	4a42      	ldr	r2, [pc, #264]	@ (8002764 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d904      	bls.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 800265e:	2313      	movs	r3, #19
 8002660:	18fb      	adds	r3, r7, r3
 8002662:	2203      	movs	r2, #3
 8002664:	701a      	strb	r2, [r3, #0]
          break;
 8002666:	e004      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002668:	4b3b      	ldr	r3, [pc, #236]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800266a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800266c:	2202      	movs	r2, #2
 800266e:	4013      	ands	r3, r2
 8002670:	d0ed      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002672:	2313      	movs	r3, #19
 8002674:	18fb      	adds	r3, r7, r3
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10a      	bne.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800267c:	4b36      	ldr	r3, [pc, #216]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800267e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002680:	4a36      	ldr	r2, [pc, #216]	@ (800275c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002682:	4013      	ands	r3, r2
 8002684:	0019      	movs	r1, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	699a      	ldr	r2, [r3, #24]
 800268a:	4b33      	ldr	r3, [pc, #204]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800268c:	430a      	orrs	r2, r1
 800268e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002690:	e005      	b.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002692:	2312      	movs	r3, #18
 8002694:	18fb      	adds	r3, r7, r3
 8002696:	2213      	movs	r2, #19
 8002698:	18ba      	adds	r2, r7, r2
 800269a:	7812      	ldrb	r2, [r2, #0]
 800269c:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800269e:	2311      	movs	r3, #17
 80026a0:	18fb      	adds	r3, r7, r3
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d105      	bne.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026ae:	492e      	ldr	r1, [pc, #184]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80026b0:	400a      	ands	r2, r1
 80026b2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2201      	movs	r2, #1
 80026ba:	4013      	ands	r3, r2
 80026bc:	d009      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026be:	4b26      	ldr	r3, [pc, #152]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026c2:	2203      	movs	r2, #3
 80026c4:	4393      	bics	r3, r2
 80026c6:	0019      	movs	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	4b22      	ldr	r3, [pc, #136]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026ce:	430a      	orrs	r2, r1
 80026d0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2202      	movs	r2, #2
 80026d8:	4013      	ands	r3, r2
 80026da:	d009      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e0:	4a22      	ldr	r2, [pc, #136]	@ (800276c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	0019      	movs	r1, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026ec:	430a      	orrs	r2, r1
 80026ee:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2220      	movs	r2, #32
 80026f6:	4013      	ands	r3, r2
 80026f8:	d008      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80026fa:	4b17      	ldr	r3, [pc, #92]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	0899      	lsrs	r1, r3, #2
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	695a      	ldr	r2, [r3, #20]
 8002706:	4b14      	ldr	r3, [pc, #80]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002708:	430a      	orrs	r2, r1
 800270a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2204      	movs	r2, #4
 8002712:	4013      	ands	r3, r2
 8002714:	d009      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002716:	4b10      	ldr	r3, [pc, #64]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800271a:	4a15      	ldr	r2, [pc, #84]	@ (8002770 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800271c:	4013      	ands	r3, r2
 800271e:	0019      	movs	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691a      	ldr	r2, [r3, #16]
 8002724:	4b0c      	ldr	r3, [pc, #48]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002726:	430a      	orrs	r2, r1
 8002728:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2280      	movs	r2, #128	@ 0x80
 8002730:	4013      	ands	r3, r2
 8002732:	d009      	beq.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002734:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	22e0      	movs	r2, #224	@ 0xe0
 800273a:	4393      	bics	r3, r2
 800273c:	0019      	movs	r1, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	4b05      	ldr	r3, [pc, #20]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002744:	430a      	orrs	r2, r1
 8002746:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002748:	2312      	movs	r3, #18
 800274a:	18fb      	adds	r3, r7, r3
 800274c:	781b      	ldrb	r3, [r3, #0]
}
 800274e:	0018      	movs	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	b006      	add	sp, #24
 8002754:	bd80      	pop	{r7, pc}
 8002756:	46c0      	nop			@ (mov r8, r8)
 8002758:	40021000 	.word	0x40021000
 800275c:	fffffcff 	.word	0xfffffcff
 8002760:	fffeffff 	.word	0xfffeffff
 8002764:	00001388 	.word	0x00001388
 8002768:	efffffff 	.word	0xefffffff
 800276c:	ffffcfff 	.word	0xffffcfff
 8002770:	ffff3fff 	.word	0xffff3fff

08002774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e04a      	b.n	800281c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	223d      	movs	r2, #61	@ 0x3d
 800278a:	5c9b      	ldrb	r3, [r3, r2]
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d107      	bne.n	80027a2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	223c      	movs	r2, #60	@ 0x3c
 8002796:	2100      	movs	r1, #0
 8002798:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	0018      	movs	r0, r3
 800279e:	f7fe f9e3 	bl	8000b68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	223d      	movs	r2, #61	@ 0x3d
 80027a6:	2102      	movs	r1, #2
 80027a8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	3304      	adds	r3, #4
 80027b2:	0019      	movs	r1, r3
 80027b4:	0010      	movs	r0, r2
 80027b6:	f000 faf5 	bl	8002da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2248      	movs	r2, #72	@ 0x48
 80027be:	2101      	movs	r1, #1
 80027c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	223e      	movs	r2, #62	@ 0x3e
 80027c6:	2101      	movs	r1, #1
 80027c8:	5499      	strb	r1, [r3, r2]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	223f      	movs	r2, #63	@ 0x3f
 80027ce:	2101      	movs	r1, #1
 80027d0:	5499      	strb	r1, [r3, r2]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2240      	movs	r2, #64	@ 0x40
 80027d6:	2101      	movs	r1, #1
 80027d8:	5499      	strb	r1, [r3, r2]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2241      	movs	r2, #65	@ 0x41
 80027de:	2101      	movs	r1, #1
 80027e0:	5499      	strb	r1, [r3, r2]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2242      	movs	r2, #66	@ 0x42
 80027e6:	2101      	movs	r1, #1
 80027e8:	5499      	strb	r1, [r3, r2]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2243      	movs	r2, #67	@ 0x43
 80027ee:	2101      	movs	r1, #1
 80027f0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2244      	movs	r2, #68	@ 0x44
 80027f6:	2101      	movs	r1, #1
 80027f8:	5499      	strb	r1, [r3, r2]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2245      	movs	r2, #69	@ 0x45
 80027fe:	2101      	movs	r1, #1
 8002800:	5499      	strb	r1, [r3, r2]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2246      	movs	r2, #70	@ 0x46
 8002806:	2101      	movs	r1, #1
 8002808:	5499      	strb	r1, [r3, r2]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2247      	movs	r2, #71	@ 0x47
 800280e:	2101      	movs	r1, #1
 8002810:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	223d      	movs	r2, #61	@ 0x3d
 8002816:	2101      	movs	r1, #1
 8002818:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	0018      	movs	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	b002      	add	sp, #8
 8002822:	bd80      	pop	{r7, pc}

08002824 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	223d      	movs	r2, #61	@ 0x3d
 8002830:	5c9b      	ldrb	r3, [r3, r2]
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b01      	cmp	r3, #1
 8002836:	d001      	beq.n	800283c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e02f      	b.n	800289c <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	223d      	movs	r2, #61	@ 0x3d
 8002840:	2102      	movs	r1, #2
 8002842:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a16      	ldr	r2, [pc, #88]	@ (80028a4 <HAL_TIM_Base_Start+0x80>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d004      	beq.n	8002858 <HAL_TIM_Base_Start+0x34>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a15      	ldr	r2, [pc, #84]	@ (80028a8 <HAL_TIM_Base_Start+0x84>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d116      	bne.n	8002886 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	4a13      	ldr	r2, [pc, #76]	@ (80028ac <HAL_TIM_Base_Start+0x88>)
 8002860:	4013      	ands	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2b06      	cmp	r3, #6
 8002868:	d016      	beq.n	8002898 <HAL_TIM_Base_Start+0x74>
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	2380      	movs	r3, #128	@ 0x80
 800286e:	025b      	lsls	r3, r3, #9
 8002870:	429a      	cmp	r2, r3
 8002872:	d011      	beq.n	8002898 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2101      	movs	r1, #1
 8002880:	430a      	orrs	r2, r1
 8002882:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002884:	e008      	b.n	8002898 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2101      	movs	r1, #1
 8002892:	430a      	orrs	r2, r1
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	e000      	b.n	800289a <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002898:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	0018      	movs	r0, r3
 800289e:	46bd      	mov	sp, r7
 80028a0:	b004      	add	sp, #16
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40012c00 	.word	0x40012c00
 80028a8:	40000400 	.word	0x40000400
 80028ac:	00010007 	.word	0x00010007

080028b0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	4a0d      	ldr	r2, [pc, #52]	@ (80028f4 <HAL_TIM_Base_Stop+0x44>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	d10d      	bne.n	80028e0 <HAL_TIM_Base_Stop+0x30>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	4a0b      	ldr	r2, [pc, #44]	@ (80028f8 <HAL_TIM_Base_Stop+0x48>)
 80028cc:	4013      	ands	r3, r2
 80028ce:	d107      	bne.n	80028e0 <HAL_TIM_Base_Stop+0x30>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2101      	movs	r1, #1
 80028dc:	438a      	bics	r2, r1
 80028de:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	223d      	movs	r2, #61	@ 0x3d
 80028e4:	2101      	movs	r1, #1
 80028e6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	0018      	movs	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	b002      	add	sp, #8
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	46c0      	nop			@ (mov r8, r8)
 80028f4:	00001111 	.word	0x00001111
 80028f8:	00000444 	.word	0x00000444

080028fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	223d      	movs	r2, #61	@ 0x3d
 8002908:	5c9b      	ldrb	r3, [r3, r2]
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b01      	cmp	r3, #1
 800290e:	d001      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e037      	b.n	8002984 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	223d      	movs	r2, #61	@ 0x3d
 8002918:	2102      	movs	r1, #2
 800291a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68da      	ldr	r2, [r3, #12]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2101      	movs	r1, #1
 8002928:	430a      	orrs	r2, r1
 800292a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a16      	ldr	r2, [pc, #88]	@ (800298c <HAL_TIM_Base_Start_IT+0x90>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d004      	beq.n	8002940 <HAL_TIM_Base_Start_IT+0x44>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a15      	ldr	r2, [pc, #84]	@ (8002990 <HAL_TIM_Base_Start_IT+0x94>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d116      	bne.n	800296e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	4a13      	ldr	r2, [pc, #76]	@ (8002994 <HAL_TIM_Base_Start_IT+0x98>)
 8002948:	4013      	ands	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2b06      	cmp	r3, #6
 8002950:	d016      	beq.n	8002980 <HAL_TIM_Base_Start_IT+0x84>
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	2380      	movs	r3, #128	@ 0x80
 8002956:	025b      	lsls	r3, r3, #9
 8002958:	429a      	cmp	r2, r3
 800295a:	d011      	beq.n	8002980 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2101      	movs	r1, #1
 8002968:	430a      	orrs	r2, r1
 800296a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800296c:	e008      	b.n	8002980 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2101      	movs	r1, #1
 800297a:	430a      	orrs	r2, r1
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	e000      	b.n	8002982 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002980:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	0018      	movs	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	b004      	add	sp, #16
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40012c00 	.word	0x40012c00
 8002990:	40000400 	.word	0x40000400
 8002994:	00010007 	.word	0x00010007

08002998 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	2202      	movs	r2, #2
 80029b4:	4013      	ands	r3, r2
 80029b6:	d021      	beq.n	80029fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2202      	movs	r2, #2
 80029bc:	4013      	ands	r3, r2
 80029be:	d01d      	beq.n	80029fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2203      	movs	r2, #3
 80029c6:	4252      	negs	r2, r2
 80029c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	2203      	movs	r2, #3
 80029d8:	4013      	ands	r3, r2
 80029da:	d004      	beq.n	80029e6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	0018      	movs	r0, r3
 80029e0:	f000 f9c8 	bl	8002d74 <HAL_TIM_IC_CaptureCallback>
 80029e4:	e007      	b.n	80029f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	0018      	movs	r0, r3
 80029ea:	f000 f9bb 	bl	8002d64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	0018      	movs	r0, r3
 80029f2:	f000 f9c7 	bl	8002d84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	2204      	movs	r2, #4
 8002a00:	4013      	ands	r3, r2
 8002a02:	d022      	beq.n	8002a4a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2204      	movs	r2, #4
 8002a08:	4013      	ands	r3, r2
 8002a0a:	d01e      	beq.n	8002a4a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2205      	movs	r2, #5
 8002a12:	4252      	negs	r2, r2
 8002a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2202      	movs	r2, #2
 8002a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	699a      	ldr	r2, [r3, #24]
 8002a22:	23c0      	movs	r3, #192	@ 0xc0
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4013      	ands	r3, r2
 8002a28:	d004      	beq.n	8002a34 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f000 f9a1 	bl	8002d74 <HAL_TIM_IC_CaptureCallback>
 8002a32:	e007      	b.n	8002a44 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	0018      	movs	r0, r3
 8002a38:	f000 f994 	bl	8002d64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f000 f9a0 	bl	8002d84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2208      	movs	r2, #8
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d021      	beq.n	8002a96 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2208      	movs	r2, #8
 8002a56:	4013      	ands	r3, r2
 8002a58:	d01d      	beq.n	8002a96 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2209      	movs	r2, #9
 8002a60:	4252      	negs	r2, r2
 8002a62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2204      	movs	r2, #4
 8002a68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	2203      	movs	r2, #3
 8002a72:	4013      	ands	r3, r2
 8002a74:	d004      	beq.n	8002a80 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	0018      	movs	r0, r3
 8002a7a:	f000 f97b 	bl	8002d74 <HAL_TIM_IC_CaptureCallback>
 8002a7e:	e007      	b.n	8002a90 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	0018      	movs	r0, r3
 8002a84:	f000 f96e 	bl	8002d64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f000 f97a 	bl	8002d84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	2210      	movs	r2, #16
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d022      	beq.n	8002ae4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2210      	movs	r2, #16
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d01e      	beq.n	8002ae4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2211      	movs	r2, #17
 8002aac:	4252      	negs	r2, r2
 8002aae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2208      	movs	r2, #8
 8002ab4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	69da      	ldr	r2, [r3, #28]
 8002abc:	23c0      	movs	r3, #192	@ 0xc0
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	d004      	beq.n	8002ace <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f000 f954 	bl	8002d74 <HAL_TIM_IC_CaptureCallback>
 8002acc:	e007      	b.n	8002ade <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f000 f947 	bl	8002d64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f000 f953 	bl	8002d84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	4013      	ands	r3, r2
 8002aea:	d00c      	beq.n	8002b06 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2201      	movs	r2, #1
 8002af0:	4013      	ands	r3, r2
 8002af2:	d008      	beq.n	8002b06 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2202      	movs	r2, #2
 8002afa:	4252      	negs	r2, r2
 8002afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	0018      	movs	r0, r3
 8002b02:	f000 f927 	bl	8002d54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	2280      	movs	r2, #128	@ 0x80
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	d104      	bne.n	8002b18 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	2380      	movs	r3, #128	@ 0x80
 8002b12:	019b      	lsls	r3, r3, #6
 8002b14:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b16:	d00b      	beq.n	8002b30 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2280      	movs	r2, #128	@ 0x80
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d007      	beq.n	8002b30 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a1e      	ldr	r2, [pc, #120]	@ (8002ba0 <HAL_TIM_IRQHandler+0x208>)
 8002b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	f000 fab2 	bl	8003094 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002b30:	68ba      	ldr	r2, [r7, #8]
 8002b32:	2380      	movs	r3, #128	@ 0x80
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	4013      	ands	r3, r2
 8002b38:	d00b      	beq.n	8002b52 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2280      	movs	r2, #128	@ 0x80
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d007      	beq.n	8002b52 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a17      	ldr	r2, [pc, #92]	@ (8002ba4 <HAL_TIM_IRQHandler+0x20c>)
 8002b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	f000 faa9 	bl	80030a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2240      	movs	r2, #64	@ 0x40
 8002b56:	4013      	ands	r3, r2
 8002b58:	d00c      	beq.n	8002b74 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2240      	movs	r2, #64	@ 0x40
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d008      	beq.n	8002b74 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2241      	movs	r2, #65	@ 0x41
 8002b68:	4252      	negs	r2, r2
 8002b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f000 f910 	bl	8002d94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	2220      	movs	r2, #32
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d00c      	beq.n	8002b96 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	4013      	ands	r3, r2
 8002b82:	d008      	beq.n	8002b96 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2221      	movs	r2, #33	@ 0x21
 8002b8a:	4252      	negs	r2, r2
 8002b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	0018      	movs	r0, r3
 8002b92:	f000 fa77 	bl	8003084 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b96:	46c0      	nop			@ (mov r8, r8)
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b004      	add	sp, #16
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	46c0      	nop			@ (mov r8, r8)
 8002ba0:	ffffdf7f 	.word	0xffffdf7f
 8002ba4:	fffffeff 	.word	0xfffffeff

08002ba8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bb2:	230f      	movs	r3, #15
 8002bb4:	18fb      	adds	r3, r7, r3
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	223c      	movs	r2, #60	@ 0x3c
 8002bbe:	5c9b      	ldrb	r3, [r3, r2]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_TIM_ConfigClockSource+0x20>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e0bc      	b.n	8002d42 <HAL_TIM_ConfigClockSource+0x19a>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	223c      	movs	r2, #60	@ 0x3c
 8002bcc:	2101      	movs	r1, #1
 8002bce:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	223d      	movs	r2, #61	@ 0x3d
 8002bd4:	2102      	movs	r1, #2
 8002bd6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	4a5a      	ldr	r2, [pc, #360]	@ (8002d4c <HAL_TIM_ConfigClockSource+0x1a4>)
 8002be4:	4013      	ands	r3, r2
 8002be6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	4a59      	ldr	r2, [pc, #356]	@ (8002d50 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002bec:	4013      	ands	r3, r2
 8002bee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2280      	movs	r2, #128	@ 0x80
 8002bfe:	0192      	lsls	r2, r2, #6
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d040      	beq.n	8002c86 <HAL_TIM_ConfigClockSource+0xde>
 8002c04:	2280      	movs	r2, #128	@ 0x80
 8002c06:	0192      	lsls	r2, r2, #6
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d900      	bls.n	8002c0e <HAL_TIM_ConfigClockSource+0x66>
 8002c0c:	e088      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
 8002c0e:	2280      	movs	r2, #128	@ 0x80
 8002c10:	0152      	lsls	r2, r2, #5
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d100      	bne.n	8002c18 <HAL_TIM_ConfigClockSource+0x70>
 8002c16:	e088      	b.n	8002d2a <HAL_TIM_ConfigClockSource+0x182>
 8002c18:	2280      	movs	r2, #128	@ 0x80
 8002c1a:	0152      	lsls	r2, r2, #5
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d900      	bls.n	8002c22 <HAL_TIM_ConfigClockSource+0x7a>
 8002c20:	e07e      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
 8002c22:	2b70      	cmp	r3, #112	@ 0x70
 8002c24:	d018      	beq.n	8002c58 <HAL_TIM_ConfigClockSource+0xb0>
 8002c26:	d900      	bls.n	8002c2a <HAL_TIM_ConfigClockSource+0x82>
 8002c28:	e07a      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
 8002c2a:	2b60      	cmp	r3, #96	@ 0x60
 8002c2c:	d04f      	beq.n	8002cce <HAL_TIM_ConfigClockSource+0x126>
 8002c2e:	d900      	bls.n	8002c32 <HAL_TIM_ConfigClockSource+0x8a>
 8002c30:	e076      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
 8002c32:	2b50      	cmp	r3, #80	@ 0x50
 8002c34:	d03b      	beq.n	8002cae <HAL_TIM_ConfigClockSource+0x106>
 8002c36:	d900      	bls.n	8002c3a <HAL_TIM_ConfigClockSource+0x92>
 8002c38:	e072      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
 8002c3a:	2b40      	cmp	r3, #64	@ 0x40
 8002c3c:	d057      	beq.n	8002cee <HAL_TIM_ConfigClockSource+0x146>
 8002c3e:	d900      	bls.n	8002c42 <HAL_TIM_ConfigClockSource+0x9a>
 8002c40:	e06e      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
 8002c42:	2b30      	cmp	r3, #48	@ 0x30
 8002c44:	d063      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x166>
 8002c46:	d86b      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
 8002c48:	2b20      	cmp	r3, #32
 8002c4a:	d060      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x166>
 8002c4c:	d868      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d05d      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x166>
 8002c52:	2b10      	cmp	r3, #16
 8002c54:	d05b      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x166>
 8002c56:	e063      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c68:	f000 f98a 	bl	8002f80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	2277      	movs	r2, #119	@ 0x77
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	609a      	str	r2, [r3, #8]
      break;
 8002c84:	e052      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c96:	f000 f973 	bl	8002f80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2180      	movs	r1, #128	@ 0x80
 8002ca6:	01c9      	lsls	r1, r1, #7
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	609a      	str	r2, [r3, #8]
      break;
 8002cac:	e03e      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cba:	001a      	movs	r2, r3
 8002cbc:	f000 f8e4 	bl	8002e88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2150      	movs	r1, #80	@ 0x50
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f000 f93e 	bl	8002f48 <TIM_ITRx_SetConfig>
      break;
 8002ccc:	e02e      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cda:	001a      	movs	r2, r3
 8002cdc:	f000 f902 	bl	8002ee4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2160      	movs	r1, #96	@ 0x60
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f000 f92e 	bl	8002f48 <TIM_ITRx_SetConfig>
      break;
 8002cec:	e01e      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cfa:	001a      	movs	r2, r3
 8002cfc:	f000 f8c4 	bl	8002e88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2140      	movs	r1, #64	@ 0x40
 8002d06:	0018      	movs	r0, r3
 8002d08:	f000 f91e 	bl	8002f48 <TIM_ITRx_SetConfig>
      break;
 8002d0c:	e00e      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	0019      	movs	r1, r3
 8002d18:	0010      	movs	r0, r2
 8002d1a:	f000 f915 	bl	8002f48 <TIM_ITRx_SetConfig>
      break;
 8002d1e:	e005      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002d20:	230f      	movs	r3, #15
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
      break;
 8002d28:	e000      	b.n	8002d2c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002d2a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	223d      	movs	r2, #61	@ 0x3d
 8002d30:	2101      	movs	r1, #1
 8002d32:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	223c      	movs	r2, #60	@ 0x3c
 8002d38:	2100      	movs	r1, #0
 8002d3a:	5499      	strb	r1, [r3, r2]

  return status;
 8002d3c:	230f      	movs	r3, #15
 8002d3e:	18fb      	adds	r3, r7, r3
 8002d40:	781b      	ldrb	r3, [r3, #0]
}
 8002d42:	0018      	movs	r0, r3
 8002d44:	46bd      	mov	sp, r7
 8002d46:	b004      	add	sp, #16
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	46c0      	nop			@ (mov r8, r8)
 8002d4c:	ffceff88 	.word	0xffceff88
 8002d50:	ffff00ff 	.word	0xffff00ff

08002d54 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002d5c:	46c0      	nop			@ (mov r8, r8)
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b002      	add	sp, #8
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d6c:	46c0      	nop			@ (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b002      	add	sp, #8
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d7c:	46c0      	nop			@ (mov r8, r8)
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	b002      	add	sp, #8
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d8c:	46c0      	nop			@ (mov r8, r8)
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	b002      	add	sp, #8
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d9c:	46c0      	nop			@ (mov r8, r8)
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	b002      	add	sp, #8
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a2e      	ldr	r2, [pc, #184]	@ (8002e70 <TIM_Base_SetConfig+0xcc>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d003      	beq.n	8002dc4 <TIM_Base_SetConfig+0x20>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8002e74 <TIM_Base_SetConfig+0xd0>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d108      	bne.n	8002dd6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2270      	movs	r2, #112	@ 0x70
 8002dc8:	4393      	bics	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a25      	ldr	r2, [pc, #148]	@ (8002e70 <TIM_Base_SetConfig+0xcc>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d00f      	beq.n	8002dfe <TIM_Base_SetConfig+0x5a>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a24      	ldr	r2, [pc, #144]	@ (8002e74 <TIM_Base_SetConfig+0xd0>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d00b      	beq.n	8002dfe <TIM_Base_SetConfig+0x5a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a23      	ldr	r2, [pc, #140]	@ (8002e78 <TIM_Base_SetConfig+0xd4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d007      	beq.n	8002dfe <TIM_Base_SetConfig+0x5a>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a22      	ldr	r2, [pc, #136]	@ (8002e7c <TIM_Base_SetConfig+0xd8>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d003      	beq.n	8002dfe <TIM_Base_SetConfig+0x5a>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a21      	ldr	r2, [pc, #132]	@ (8002e80 <TIM_Base_SetConfig+0xdc>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d108      	bne.n	8002e10 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4a20      	ldr	r2, [pc, #128]	@ (8002e84 <TIM_Base_SetConfig+0xe0>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2280      	movs	r2, #128	@ 0x80
 8002e14:	4393      	bics	r3, r2
 8002e16:	001a      	movs	r2, r3
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	689a      	ldr	r2, [r3, #8]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a0f      	ldr	r2, [pc, #60]	@ (8002e70 <TIM_Base_SetConfig+0xcc>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d007      	beq.n	8002e48 <TIM_Base_SetConfig+0xa4>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a10      	ldr	r2, [pc, #64]	@ (8002e7c <TIM_Base_SetConfig+0xd8>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d003      	beq.n	8002e48 <TIM_Base_SetConfig+0xa4>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a0f      	ldr	r2, [pc, #60]	@ (8002e80 <TIM_Base_SetConfig+0xdc>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d103      	bne.n	8002e50 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2204      	movs	r2, #4
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	601a      	str	r2, [r3, #0]
}
 8002e68:	46c0      	nop			@ (mov r8, r8)
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b004      	add	sp, #16
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40012c00 	.word	0x40012c00
 8002e74:	40000400 	.word	0x40000400
 8002e78:	40002000 	.word	0x40002000
 8002e7c:	40014400 	.word	0x40014400
 8002e80:	40014800 	.word	0x40014800
 8002e84:	fffffcff 	.word	0xfffffcff

08002e88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	4393      	bics	r3, r2
 8002ea2:	001a      	movs	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	22f0      	movs	r2, #240	@ 0xf0
 8002eb2:	4393      	bics	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	011b      	lsls	r3, r3, #4
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	220a      	movs	r2, #10
 8002ec4:	4393      	bics	r3, r2
 8002ec6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ec8:	697a      	ldr	r2, [r7, #20]
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	621a      	str	r2, [r3, #32]
}
 8002edc:	46c0      	nop			@ (mov r8, r8)
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	b006      	add	sp, #24
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	2210      	movs	r2, #16
 8002efc:	4393      	bics	r3, r2
 8002efe:	001a      	movs	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f44 <TIM_TI2_ConfigInputStage+0x60>)
 8002f0e:	4013      	ands	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	031b      	lsls	r3, r3, #12
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	22a0      	movs	r2, #160	@ 0xa0
 8002f20:	4393      	bics	r3, r2
 8002f22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	697a      	ldr	r2, [r7, #20]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	621a      	str	r2, [r3, #32]
}
 8002f3a:	46c0      	nop			@ (mov r8, r8)
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	b006      	add	sp, #24
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	46c0      	nop			@ (mov r8, r8)
 8002f44:	ffff0fff 	.word	0xffff0fff

08002f48 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4a08      	ldr	r2, [pc, #32]	@ (8002f7c <TIM_ITRx_SetConfig+0x34>)
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	2207      	movs	r2, #7
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	609a      	str	r2, [r3, #8]
}
 8002f72:	46c0      	nop			@ (mov r8, r8)
 8002f74:	46bd      	mov	sp, r7
 8002f76:	b004      	add	sp, #16
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	46c0      	nop			@ (mov r8, r8)
 8002f7c:	ffcfff8f 	.word	0xffcfff8f

08002f80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
 8002f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	4a09      	ldr	r2, [pc, #36]	@ (8002fbc <TIM_ETR_SetConfig+0x3c>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	021a      	lsls	r2, r3, #8
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	697a      	ldr	r2, [r7, #20]
 8002fb2:	609a      	str	r2, [r3, #8]
}
 8002fb4:	46c0      	nop			@ (mov r8, r8)
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	b006      	add	sp, #24
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	ffff00ff 	.word	0xffff00ff

08002fc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	223c      	movs	r2, #60	@ 0x3c
 8002fce:	5c9b      	ldrb	r3, [r3, r2]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d101      	bne.n	8002fd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	e04a      	b.n	800306e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	223c      	movs	r2, #60	@ 0x3c
 8002fdc:	2101      	movs	r1, #1
 8002fde:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	223d      	movs	r2, #61	@ 0x3d
 8002fe4:	2102      	movs	r1, #2
 8002fe6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a1e      	ldr	r2, [pc, #120]	@ (8003078 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d108      	bne.n	8003014 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4a1d      	ldr	r2, [pc, #116]	@ (800307c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003006:	4013      	ands	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	4313      	orrs	r3, r2
 8003012:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2270      	movs	r2, #112	@ 0x70
 8003018:	4393      	bics	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68fa      	ldr	r2, [r7, #12]
 8003022:	4313      	orrs	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a11      	ldr	r2, [pc, #68]	@ (8003078 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d004      	beq.n	8003042 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a10      	ldr	r2, [pc, #64]	@ (8003080 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d10c      	bne.n	800305c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2280      	movs	r2, #128	@ 0x80
 8003046:	4393      	bics	r3, r2
 8003048:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	68ba      	ldr	r2, [r7, #8]
 8003050:	4313      	orrs	r3, r2
 8003052:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	223d      	movs	r2, #61	@ 0x3d
 8003060:	2101      	movs	r1, #1
 8003062:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	223c      	movs	r2, #60	@ 0x3c
 8003068:	2100      	movs	r1, #0
 800306a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	0018      	movs	r0, r3
 8003070:	46bd      	mov	sp, r7
 8003072:	b004      	add	sp, #16
 8003074:	bd80      	pop	{r7, pc}
 8003076:	46c0      	nop			@ (mov r8, r8)
 8003078:	40012c00 	.word	0x40012c00
 800307c:	ff0fffff 	.word	0xff0fffff
 8003080:	40000400 	.word	0x40000400

08003084 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800308c:	46c0      	nop			@ (mov r8, r8)
 800308e:	46bd      	mov	sp, r7
 8003090:	b002      	add	sp, #8
 8003092:	bd80      	pop	{r7, pc}

08003094 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800309c:	46c0      	nop			@ (mov r8, r8)
 800309e:	46bd      	mov	sp, r7
 80030a0:	b002      	add	sp, #8
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80030ac:	46c0      	nop			@ (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b002      	add	sp, #8
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e046      	b.n	8003154 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2288      	movs	r2, #136	@ 0x88
 80030ca:	589b      	ldr	r3, [r3, r2]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d107      	bne.n	80030e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2284      	movs	r2, #132	@ 0x84
 80030d4:	2100      	movs	r1, #0
 80030d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	0018      	movs	r0, r3
 80030dc:	f7fd fd88 	bl	8000bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2288      	movs	r2, #136	@ 0x88
 80030e4:	2124      	movs	r1, #36	@ 0x24
 80030e6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2101      	movs	r1, #1
 80030f4:	438a      	bics	r2, r1
 80030f6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d003      	beq.n	8003108 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	0018      	movs	r0, r3
 8003104:	f000 f9aa 	bl	800345c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	0018      	movs	r0, r3
 800310c:	f000 f828 	bl	8003160 <UART_SetConfig>
 8003110:	0003      	movs	r3, r0
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e01c      	b.n	8003154 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	490d      	ldr	r1, [pc, #52]	@ (800315c <HAL_UART_Init+0xa8>)
 8003126:	400a      	ands	r2, r1
 8003128:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	212a      	movs	r1, #42	@ 0x2a
 8003136:	438a      	bics	r2, r1
 8003138:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2101      	movs	r1, #1
 8003146:	430a      	orrs	r2, r1
 8003148:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	0018      	movs	r0, r3
 800314e:	f000 fa39 	bl	80035c4 <UART_CheckIdleState>
 8003152:	0003      	movs	r3, r0
}
 8003154:	0018      	movs	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	b002      	add	sp, #8
 800315a:	bd80      	pop	{r7, pc}
 800315c:	ffffb7ff 	.word	0xffffb7ff

08003160 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003168:	231e      	movs	r3, #30
 800316a:	18fb      	adds	r3, r7, r3
 800316c:	2200      	movs	r2, #0
 800316e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	431a      	orrs	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	431a      	orrs	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	4313      	orrs	r3, r2
 8003186:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4aab      	ldr	r2, [pc, #684]	@ (800343c <UART_SetConfig+0x2dc>)
 8003190:	4013      	ands	r3, r2
 8003192:	0019      	movs	r1, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	430a      	orrs	r2, r1
 800319c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	4aa6      	ldr	r2, [pc, #664]	@ (8003440 <UART_SetConfig+0x2e0>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	0019      	movs	r1, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	4a9d      	ldr	r2, [pc, #628]	@ (8003444 <UART_SetConfig+0x2e4>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	0019      	movs	r1, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	430a      	orrs	r2, r1
 80031da:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e2:	220f      	movs	r2, #15
 80031e4:	4393      	bics	r3, r2
 80031e6:	0019      	movs	r1, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a93      	ldr	r2, [pc, #588]	@ (8003448 <UART_SetConfig+0x2e8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d127      	bne.n	800324e <UART_SetConfig+0xee>
 80031fe:	4b93      	ldr	r3, [pc, #588]	@ (800344c <UART_SetConfig+0x2ec>)
 8003200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003202:	2203      	movs	r2, #3
 8003204:	4013      	ands	r3, r2
 8003206:	2b03      	cmp	r3, #3
 8003208:	d017      	beq.n	800323a <UART_SetConfig+0xda>
 800320a:	d81b      	bhi.n	8003244 <UART_SetConfig+0xe4>
 800320c:	2b02      	cmp	r3, #2
 800320e:	d00a      	beq.n	8003226 <UART_SetConfig+0xc6>
 8003210:	d818      	bhi.n	8003244 <UART_SetConfig+0xe4>
 8003212:	2b00      	cmp	r3, #0
 8003214:	d002      	beq.n	800321c <UART_SetConfig+0xbc>
 8003216:	2b01      	cmp	r3, #1
 8003218:	d00a      	beq.n	8003230 <UART_SetConfig+0xd0>
 800321a:	e013      	b.n	8003244 <UART_SetConfig+0xe4>
 800321c:	231f      	movs	r3, #31
 800321e:	18fb      	adds	r3, r7, r3
 8003220:	2200      	movs	r2, #0
 8003222:	701a      	strb	r2, [r3, #0]
 8003224:	e021      	b.n	800326a <UART_SetConfig+0x10a>
 8003226:	231f      	movs	r3, #31
 8003228:	18fb      	adds	r3, r7, r3
 800322a:	2202      	movs	r2, #2
 800322c:	701a      	strb	r2, [r3, #0]
 800322e:	e01c      	b.n	800326a <UART_SetConfig+0x10a>
 8003230:	231f      	movs	r3, #31
 8003232:	18fb      	adds	r3, r7, r3
 8003234:	2204      	movs	r2, #4
 8003236:	701a      	strb	r2, [r3, #0]
 8003238:	e017      	b.n	800326a <UART_SetConfig+0x10a>
 800323a:	231f      	movs	r3, #31
 800323c:	18fb      	adds	r3, r7, r3
 800323e:	2208      	movs	r2, #8
 8003240:	701a      	strb	r2, [r3, #0]
 8003242:	e012      	b.n	800326a <UART_SetConfig+0x10a>
 8003244:	231f      	movs	r3, #31
 8003246:	18fb      	adds	r3, r7, r3
 8003248:	2210      	movs	r2, #16
 800324a:	701a      	strb	r2, [r3, #0]
 800324c:	e00d      	b.n	800326a <UART_SetConfig+0x10a>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a7f      	ldr	r2, [pc, #508]	@ (8003450 <UART_SetConfig+0x2f0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d104      	bne.n	8003262 <UART_SetConfig+0x102>
 8003258:	231f      	movs	r3, #31
 800325a:	18fb      	adds	r3, r7, r3
 800325c:	2200      	movs	r2, #0
 800325e:	701a      	strb	r2, [r3, #0]
 8003260:	e003      	b.n	800326a <UART_SetConfig+0x10a>
 8003262:	231f      	movs	r3, #31
 8003264:	18fb      	adds	r3, r7, r3
 8003266:	2210      	movs	r2, #16
 8003268:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69da      	ldr	r2, [r3, #28]
 800326e:	2380      	movs	r3, #128	@ 0x80
 8003270:	021b      	lsls	r3, r3, #8
 8003272:	429a      	cmp	r2, r3
 8003274:	d000      	beq.n	8003278 <UART_SetConfig+0x118>
 8003276:	e06f      	b.n	8003358 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8003278:	231f      	movs	r3, #31
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b08      	cmp	r3, #8
 8003280:	d01f      	beq.n	80032c2 <UART_SetConfig+0x162>
 8003282:	dc22      	bgt.n	80032ca <UART_SetConfig+0x16a>
 8003284:	2b04      	cmp	r3, #4
 8003286:	d017      	beq.n	80032b8 <UART_SetConfig+0x158>
 8003288:	dc1f      	bgt.n	80032ca <UART_SetConfig+0x16a>
 800328a:	2b00      	cmp	r3, #0
 800328c:	d002      	beq.n	8003294 <UART_SetConfig+0x134>
 800328e:	2b02      	cmp	r3, #2
 8003290:	d005      	beq.n	800329e <UART_SetConfig+0x13e>
 8003292:	e01a      	b.n	80032ca <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003294:	f7ff f96a 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8003298:	0003      	movs	r3, r0
 800329a:	61bb      	str	r3, [r7, #24]
        break;
 800329c:	e01c      	b.n	80032d8 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800329e:	4b6b      	ldr	r3, [pc, #428]	@ (800344c <UART_SetConfig+0x2ec>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	095b      	lsrs	r3, r3, #5
 80032a4:	2207      	movs	r2, #7
 80032a6:	4013      	ands	r3, r2
 80032a8:	3301      	adds	r3, #1
 80032aa:	0019      	movs	r1, r3
 80032ac:	4869      	ldr	r0, [pc, #420]	@ (8003454 <UART_SetConfig+0x2f4>)
 80032ae:	f7fc ff2b 	bl	8000108 <__udivsi3>
 80032b2:	0003      	movs	r3, r0
 80032b4:	61bb      	str	r3, [r7, #24]
        break;
 80032b6:	e00f      	b.n	80032d8 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032b8:	f7ff f8fa 	bl	80024b0 <HAL_RCC_GetSysClockFreq>
 80032bc:	0003      	movs	r3, r0
 80032be:	61bb      	str	r3, [r7, #24]
        break;
 80032c0:	e00a      	b.n	80032d8 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032c2:	2380      	movs	r3, #128	@ 0x80
 80032c4:	021b      	lsls	r3, r3, #8
 80032c6:	61bb      	str	r3, [r7, #24]
        break;
 80032c8:	e006      	b.n	80032d8 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032ce:	231e      	movs	r3, #30
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	2201      	movs	r2, #1
 80032d4:	701a      	strb	r2, [r3, #0]
        break;
 80032d6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d100      	bne.n	80032e0 <UART_SetConfig+0x180>
 80032de:	e097      	b.n	8003410 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032e4:	4b5c      	ldr	r3, [pc, #368]	@ (8003458 <UART_SetConfig+0x2f8>)
 80032e6:	0052      	lsls	r2, r2, #1
 80032e8:	5ad3      	ldrh	r3, [r2, r3]
 80032ea:	0019      	movs	r1, r3
 80032ec:	69b8      	ldr	r0, [r7, #24]
 80032ee:	f7fc ff0b 	bl	8000108 <__udivsi3>
 80032f2:	0003      	movs	r3, r0
 80032f4:	005a      	lsls	r2, r3, #1
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	085b      	lsrs	r3, r3, #1
 80032fc:	18d2      	adds	r2, r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	0019      	movs	r1, r3
 8003304:	0010      	movs	r0, r2
 8003306:	f7fc feff 	bl	8000108 <__udivsi3>
 800330a:	0003      	movs	r3, r0
 800330c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	2b0f      	cmp	r3, #15
 8003312:	d91c      	bls.n	800334e <UART_SetConfig+0x1ee>
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	2380      	movs	r3, #128	@ 0x80
 8003318:	025b      	lsls	r3, r3, #9
 800331a:	429a      	cmp	r2, r3
 800331c:	d217      	bcs.n	800334e <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	b29a      	uxth	r2, r3
 8003322:	200e      	movs	r0, #14
 8003324:	183b      	adds	r3, r7, r0
 8003326:	210f      	movs	r1, #15
 8003328:	438a      	bics	r2, r1
 800332a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	085b      	lsrs	r3, r3, #1
 8003330:	b29b      	uxth	r3, r3
 8003332:	2207      	movs	r2, #7
 8003334:	4013      	ands	r3, r2
 8003336:	b299      	uxth	r1, r3
 8003338:	183b      	adds	r3, r7, r0
 800333a:	183a      	adds	r2, r7, r0
 800333c:	8812      	ldrh	r2, [r2, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	183a      	adds	r2, r7, r0
 8003348:	8812      	ldrh	r2, [r2, #0]
 800334a:	60da      	str	r2, [r3, #12]
 800334c:	e060      	b.n	8003410 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 800334e:	231e      	movs	r3, #30
 8003350:	18fb      	adds	r3, r7, r3
 8003352:	2201      	movs	r2, #1
 8003354:	701a      	strb	r2, [r3, #0]
 8003356:	e05b      	b.n	8003410 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003358:	231f      	movs	r3, #31
 800335a:	18fb      	adds	r3, r7, r3
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	2b08      	cmp	r3, #8
 8003360:	d01f      	beq.n	80033a2 <UART_SetConfig+0x242>
 8003362:	dc22      	bgt.n	80033aa <UART_SetConfig+0x24a>
 8003364:	2b04      	cmp	r3, #4
 8003366:	d017      	beq.n	8003398 <UART_SetConfig+0x238>
 8003368:	dc1f      	bgt.n	80033aa <UART_SetConfig+0x24a>
 800336a:	2b00      	cmp	r3, #0
 800336c:	d002      	beq.n	8003374 <UART_SetConfig+0x214>
 800336e:	2b02      	cmp	r3, #2
 8003370:	d005      	beq.n	800337e <UART_SetConfig+0x21e>
 8003372:	e01a      	b.n	80033aa <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003374:	f7ff f8fa 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8003378:	0003      	movs	r3, r0
 800337a:	61bb      	str	r3, [r7, #24]
        break;
 800337c:	e01c      	b.n	80033b8 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800337e:	4b33      	ldr	r3, [pc, #204]	@ (800344c <UART_SetConfig+0x2ec>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	095b      	lsrs	r3, r3, #5
 8003384:	2207      	movs	r2, #7
 8003386:	4013      	ands	r3, r2
 8003388:	3301      	adds	r3, #1
 800338a:	0019      	movs	r1, r3
 800338c:	4831      	ldr	r0, [pc, #196]	@ (8003454 <UART_SetConfig+0x2f4>)
 800338e:	f7fc febb 	bl	8000108 <__udivsi3>
 8003392:	0003      	movs	r3, r0
 8003394:	61bb      	str	r3, [r7, #24]
        break;
 8003396:	e00f      	b.n	80033b8 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003398:	f7ff f88a 	bl	80024b0 <HAL_RCC_GetSysClockFreq>
 800339c:	0003      	movs	r3, r0
 800339e:	61bb      	str	r3, [r7, #24]
        break;
 80033a0:	e00a      	b.n	80033b8 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033a2:	2380      	movs	r3, #128	@ 0x80
 80033a4:	021b      	lsls	r3, r3, #8
 80033a6:	61bb      	str	r3, [r7, #24]
        break;
 80033a8:	e006      	b.n	80033b8 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80033ae:	231e      	movs	r3, #30
 80033b0:	18fb      	adds	r3, r7, r3
 80033b2:	2201      	movs	r2, #1
 80033b4:	701a      	strb	r2, [r3, #0]
        break;
 80033b6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d028      	beq.n	8003410 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033c2:	4b25      	ldr	r3, [pc, #148]	@ (8003458 <UART_SetConfig+0x2f8>)
 80033c4:	0052      	lsls	r2, r2, #1
 80033c6:	5ad3      	ldrh	r3, [r2, r3]
 80033c8:	0019      	movs	r1, r3
 80033ca:	69b8      	ldr	r0, [r7, #24]
 80033cc:	f7fc fe9c 	bl	8000108 <__udivsi3>
 80033d0:	0003      	movs	r3, r0
 80033d2:	001a      	movs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	085b      	lsrs	r3, r3, #1
 80033da:	18d2      	adds	r2, r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	0019      	movs	r1, r3
 80033e2:	0010      	movs	r0, r2
 80033e4:	f7fc fe90 	bl	8000108 <__udivsi3>
 80033e8:	0003      	movs	r3, r0
 80033ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	2b0f      	cmp	r3, #15
 80033f0:	d90a      	bls.n	8003408 <UART_SetConfig+0x2a8>
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	2380      	movs	r3, #128	@ 0x80
 80033f6:	025b      	lsls	r3, r3, #9
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d205      	bcs.n	8003408 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	b29a      	uxth	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	60da      	str	r2, [r3, #12]
 8003406:	e003      	b.n	8003410 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003408:	231e      	movs	r3, #30
 800340a:	18fb      	adds	r3, r7, r3
 800340c:	2201      	movs	r2, #1
 800340e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	226a      	movs	r2, #106	@ 0x6a
 8003414:	2101      	movs	r1, #1
 8003416:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2268      	movs	r2, #104	@ 0x68
 800341c:	2101      	movs	r1, #1
 800341e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800342c:	231e      	movs	r3, #30
 800342e:	18fb      	adds	r3, r7, r3
 8003430:	781b      	ldrb	r3, [r3, #0]
}
 8003432:	0018      	movs	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	b008      	add	sp, #32
 8003438:	bd80      	pop	{r7, pc}
 800343a:	46c0      	nop			@ (mov r8, r8)
 800343c:	cfff69f3 	.word	0xcfff69f3
 8003440:	ffffcfff 	.word	0xffffcfff
 8003444:	11fff4ff 	.word	0x11fff4ff
 8003448:	40013800 	.word	0x40013800
 800344c:	40021000 	.word	0x40021000
 8003450:	40004400 	.word	0x40004400
 8003454:	02dc6c00 	.word	0x02dc6c00
 8003458:	08004140 	.word	0x08004140

0800345c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	2208      	movs	r2, #8
 800346a:	4013      	ands	r3, r2
 800346c:	d00b      	beq.n	8003486 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	4a4a      	ldr	r2, [pc, #296]	@ (80035a0 <UART_AdvFeatureConfig+0x144>)
 8003476:	4013      	ands	r3, r2
 8003478:	0019      	movs	r1, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348a:	2201      	movs	r2, #1
 800348c:	4013      	ands	r3, r2
 800348e:	d00b      	beq.n	80034a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	4a43      	ldr	r2, [pc, #268]	@ (80035a4 <UART_AdvFeatureConfig+0x148>)
 8003498:	4013      	ands	r3, r2
 800349a:	0019      	movs	r1, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ac:	2202      	movs	r2, #2
 80034ae:	4013      	ands	r3, r2
 80034b0:	d00b      	beq.n	80034ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4a3b      	ldr	r2, [pc, #236]	@ (80035a8 <UART_AdvFeatureConfig+0x14c>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	0019      	movs	r1, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ce:	2204      	movs	r2, #4
 80034d0:	4013      	ands	r3, r2
 80034d2:	d00b      	beq.n	80034ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	4a34      	ldr	r2, [pc, #208]	@ (80035ac <UART_AdvFeatureConfig+0x150>)
 80034dc:	4013      	ands	r3, r2
 80034de:	0019      	movs	r1, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f0:	2210      	movs	r2, #16
 80034f2:	4013      	ands	r3, r2
 80034f4:	d00b      	beq.n	800350e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	4a2c      	ldr	r2, [pc, #176]	@ (80035b0 <UART_AdvFeatureConfig+0x154>)
 80034fe:	4013      	ands	r3, r2
 8003500:	0019      	movs	r1, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003512:	2220      	movs	r2, #32
 8003514:	4013      	ands	r3, r2
 8003516:	d00b      	beq.n	8003530 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	4a25      	ldr	r2, [pc, #148]	@ (80035b4 <UART_AdvFeatureConfig+0x158>)
 8003520:	4013      	ands	r3, r2
 8003522:	0019      	movs	r1, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003534:	2240      	movs	r2, #64	@ 0x40
 8003536:	4013      	ands	r3, r2
 8003538:	d01d      	beq.n	8003576 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	4a1d      	ldr	r2, [pc, #116]	@ (80035b8 <UART_AdvFeatureConfig+0x15c>)
 8003542:	4013      	ands	r3, r2
 8003544:	0019      	movs	r1, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003556:	2380      	movs	r3, #128	@ 0x80
 8003558:	035b      	lsls	r3, r3, #13
 800355a:	429a      	cmp	r2, r3
 800355c:	d10b      	bne.n	8003576 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	4a15      	ldr	r2, [pc, #84]	@ (80035bc <UART_AdvFeatureConfig+0x160>)
 8003566:	4013      	ands	r3, r2
 8003568:	0019      	movs	r1, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357a:	2280      	movs	r2, #128	@ 0x80
 800357c:	4013      	ands	r3, r2
 800357e:	d00b      	beq.n	8003598 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	4a0e      	ldr	r2, [pc, #56]	@ (80035c0 <UART_AdvFeatureConfig+0x164>)
 8003588:	4013      	ands	r3, r2
 800358a:	0019      	movs	r1, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	605a      	str	r2, [r3, #4]
  }
}
 8003598:	46c0      	nop			@ (mov r8, r8)
 800359a:	46bd      	mov	sp, r7
 800359c:	b002      	add	sp, #8
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	ffff7fff 	.word	0xffff7fff
 80035a4:	fffdffff 	.word	0xfffdffff
 80035a8:	fffeffff 	.word	0xfffeffff
 80035ac:	fffbffff 	.word	0xfffbffff
 80035b0:	ffffefff 	.word	0xffffefff
 80035b4:	ffffdfff 	.word	0xffffdfff
 80035b8:	ffefffff 	.word	0xffefffff
 80035bc:	ff9fffff 	.word	0xff9fffff
 80035c0:	fff7ffff 	.word	0xfff7ffff

080035c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b092      	sub	sp, #72	@ 0x48
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2290      	movs	r2, #144	@ 0x90
 80035d0:	2100      	movs	r1, #0
 80035d2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80035d4:	f7fd fca4 	bl	8000f20 <HAL_GetTick>
 80035d8:	0003      	movs	r3, r0
 80035da:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2208      	movs	r2, #8
 80035e4:	4013      	ands	r3, r2
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d12d      	bne.n	8003646 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ec:	2280      	movs	r2, #128	@ 0x80
 80035ee:	0391      	lsls	r1, r2, #14
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	4a47      	ldr	r2, [pc, #284]	@ (8003710 <UART_CheckIdleState+0x14c>)
 80035f4:	9200      	str	r2, [sp, #0]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f000 f88e 	bl	8003718 <UART_WaitOnFlagUntilTimeout>
 80035fc:	1e03      	subs	r3, r0, #0
 80035fe:	d022      	beq.n	8003646 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003600:	f3ef 8310 	mrs	r3, PRIMASK
 8003604:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003608:	63bb      	str	r3, [r7, #56]	@ 0x38
 800360a:	2301      	movs	r3, #1
 800360c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003610:	f383 8810 	msr	PRIMASK, r3
}
 8003614:	46c0      	nop			@ (mov r8, r8)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2180      	movs	r1, #128	@ 0x80
 8003622:	438a      	bics	r2, r1
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003628:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800362a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362c:	f383 8810 	msr	PRIMASK, r3
}
 8003630:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2288      	movs	r2, #136	@ 0x88
 8003636:	2120      	movs	r1, #32
 8003638:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2284      	movs	r2, #132	@ 0x84
 800363e:	2100      	movs	r1, #0
 8003640:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e060      	b.n	8003708 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2204      	movs	r2, #4
 800364e:	4013      	ands	r3, r2
 8003650:	2b04      	cmp	r3, #4
 8003652:	d146      	bne.n	80036e2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003656:	2280      	movs	r2, #128	@ 0x80
 8003658:	03d1      	lsls	r1, r2, #15
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	4a2c      	ldr	r2, [pc, #176]	@ (8003710 <UART_CheckIdleState+0x14c>)
 800365e:	9200      	str	r2, [sp, #0]
 8003660:	2200      	movs	r2, #0
 8003662:	f000 f859 	bl	8003718 <UART_WaitOnFlagUntilTimeout>
 8003666:	1e03      	subs	r3, r0, #0
 8003668:	d03b      	beq.n	80036e2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800366a:	f3ef 8310 	mrs	r3, PRIMASK
 800366e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003670:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003672:	637b      	str	r3, [r7, #52]	@ 0x34
 8003674:	2301      	movs	r3, #1
 8003676:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	f383 8810 	msr	PRIMASK, r3
}
 800367e:	46c0      	nop			@ (mov r8, r8)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4922      	ldr	r1, [pc, #136]	@ (8003714 <UART_CheckIdleState+0x150>)
 800368c:	400a      	ands	r2, r1
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003692:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	f383 8810 	msr	PRIMASK, r3
}
 800369a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800369c:	f3ef 8310 	mrs	r3, PRIMASK
 80036a0:	61bb      	str	r3, [r7, #24]
  return(result);
 80036a2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80036a6:	2301      	movs	r3, #1
 80036a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	f383 8810 	msr	PRIMASK, r3
}
 80036b0:	46c0      	nop			@ (mov r8, r8)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2101      	movs	r1, #1
 80036be:	438a      	bics	r2, r1
 80036c0:	609a      	str	r2, [r3, #8]
 80036c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c6:	6a3b      	ldr	r3, [r7, #32]
 80036c8:	f383 8810 	msr	PRIMASK, r3
}
 80036cc:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	228c      	movs	r2, #140	@ 0x8c
 80036d2:	2120      	movs	r1, #32
 80036d4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2284      	movs	r2, #132	@ 0x84
 80036da:	2100      	movs	r1, #0
 80036dc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e012      	b.n	8003708 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2288      	movs	r2, #136	@ 0x88
 80036e6:	2120      	movs	r1, #32
 80036e8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	228c      	movs	r2, #140	@ 0x8c
 80036ee:	2120      	movs	r1, #32
 80036f0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2284      	movs	r2, #132	@ 0x84
 8003702:	2100      	movs	r1, #0
 8003704:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	0018      	movs	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	b010      	add	sp, #64	@ 0x40
 800370e:	bd80      	pop	{r7, pc}
 8003710:	01ffffff 	.word	0x01ffffff
 8003714:	fffffedf 	.word	0xfffffedf

08003718 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	603b      	str	r3, [r7, #0]
 8003724:	1dfb      	adds	r3, r7, #7
 8003726:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003728:	e051      	b.n	80037ce <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	3301      	adds	r3, #1
 800372e:	d04e      	beq.n	80037ce <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003730:	f7fd fbf6 	bl	8000f20 <HAL_GetTick>
 8003734:	0002      	movs	r2, r0
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	429a      	cmp	r2, r3
 800373e:	d302      	bcc.n	8003746 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e051      	b.n	80037ee <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2204      	movs	r2, #4
 8003752:	4013      	ands	r3, r2
 8003754:	d03b      	beq.n	80037ce <UART_WaitOnFlagUntilTimeout+0xb6>
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	2b80      	cmp	r3, #128	@ 0x80
 800375a:	d038      	beq.n	80037ce <UART_WaitOnFlagUntilTimeout+0xb6>
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	2b40      	cmp	r3, #64	@ 0x40
 8003760:	d035      	beq.n	80037ce <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	69db      	ldr	r3, [r3, #28]
 8003768:	2208      	movs	r2, #8
 800376a:	4013      	ands	r3, r2
 800376c:	2b08      	cmp	r3, #8
 800376e:	d111      	bne.n	8003794 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2208      	movs	r2, #8
 8003776:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	0018      	movs	r0, r3
 800377c:	f000 f83c 	bl	80037f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2290      	movs	r2, #144	@ 0x90
 8003784:	2108      	movs	r1, #8
 8003786:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2284      	movs	r2, #132	@ 0x84
 800378c:	2100      	movs	r1, #0
 800378e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e02c      	b.n	80037ee <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	69da      	ldr	r2, [r3, #28]
 800379a:	2380      	movs	r3, #128	@ 0x80
 800379c:	011b      	lsls	r3, r3, #4
 800379e:	401a      	ands	r2, r3
 80037a0:	2380      	movs	r3, #128	@ 0x80
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d112      	bne.n	80037ce <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2280      	movs	r2, #128	@ 0x80
 80037ae:	0112      	lsls	r2, r2, #4
 80037b0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	0018      	movs	r0, r3
 80037b6:	f000 f81f 	bl	80037f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2290      	movs	r2, #144	@ 0x90
 80037be:	2120      	movs	r1, #32
 80037c0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2284      	movs	r2, #132	@ 0x84
 80037c6:	2100      	movs	r1, #0
 80037c8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e00f      	b.n	80037ee <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	4013      	ands	r3, r2
 80037d8:	68ba      	ldr	r2, [r7, #8]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	425a      	negs	r2, r3
 80037de:	4153      	adcs	r3, r2
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	001a      	movs	r2, r3
 80037e4:	1dfb      	adds	r3, r7, #7
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d09e      	beq.n	800372a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	0018      	movs	r0, r3
 80037f0:	46bd      	mov	sp, r7
 80037f2:	b004      	add	sp, #16
 80037f4:	bd80      	pop	{r7, pc}
	...

080037f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b08e      	sub	sp, #56	@ 0x38
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003800:	f3ef 8310 	mrs	r3, PRIMASK
 8003804:	617b      	str	r3, [r7, #20]
  return(result);
 8003806:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003808:	637b      	str	r3, [r7, #52]	@ 0x34
 800380a:	2301      	movs	r3, #1
 800380c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	f383 8810 	msr	PRIMASK, r3
}
 8003814:	46c0      	nop			@ (mov r8, r8)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4926      	ldr	r1, [pc, #152]	@ (80038bc <UART_EndRxTransfer+0xc4>)
 8003822:	400a      	ands	r2, r1
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003828:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	f383 8810 	msr	PRIMASK, r3
}
 8003830:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003832:	f3ef 8310 	mrs	r3, PRIMASK
 8003836:	623b      	str	r3, [r7, #32]
  return(result);
 8003838:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800383a:	633b      	str	r3, [r7, #48]	@ 0x30
 800383c:	2301      	movs	r3, #1
 800383e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	f383 8810 	msr	PRIMASK, r3
}
 8003846:	46c0      	nop			@ (mov r8, r8)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	491b      	ldr	r1, [pc, #108]	@ (80038c0 <UART_EndRxTransfer+0xc8>)
 8003854:	400a      	ands	r2, r1
 8003856:	609a      	str	r2, [r3, #8]
 8003858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800385c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800385e:	f383 8810 	msr	PRIMASK, r3
}
 8003862:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003868:	2b01      	cmp	r3, #1
 800386a:	d118      	bne.n	800389e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800386c:	f3ef 8310 	mrs	r3, PRIMASK
 8003870:	60bb      	str	r3, [r7, #8]
  return(result);
 8003872:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003874:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003876:	2301      	movs	r3, #1
 8003878:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f383 8810 	msr	PRIMASK, r3
}
 8003880:	46c0      	nop			@ (mov r8, r8)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2110      	movs	r1, #16
 800388e:	438a      	bics	r2, r1
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003894:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	f383 8810 	msr	PRIMASK, r3
}
 800389c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	228c      	movs	r2, #140	@ 0x8c
 80038a2:	2120      	movs	r1, #32
 80038a4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80038b2:	46c0      	nop			@ (mov r8, r8)
 80038b4:	46bd      	mov	sp, r7
 80038b6:	b00e      	add	sp, #56	@ 0x38
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	46c0      	nop			@ (mov r8, r8)
 80038bc:	fffffedf 	.word	0xfffffedf
 80038c0:	effffffe 	.word	0xeffffffe

080038c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2284      	movs	r2, #132	@ 0x84
 80038d0:	5c9b      	ldrb	r3, [r3, r2]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d101      	bne.n	80038da <HAL_UARTEx_DisableFifoMode+0x16>
 80038d6:	2302      	movs	r3, #2
 80038d8:	e027      	b.n	800392a <HAL_UARTEx_DisableFifoMode+0x66>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2284      	movs	r2, #132	@ 0x84
 80038de:	2101      	movs	r1, #1
 80038e0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2288      	movs	r2, #136	@ 0x88
 80038e6:	2124      	movs	r1, #36	@ 0x24
 80038e8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2101      	movs	r1, #1
 80038fe:	438a      	bics	r2, r1
 8003900:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	4a0b      	ldr	r2, [pc, #44]	@ (8003934 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003906:	4013      	ands	r3, r2
 8003908:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2288      	movs	r2, #136	@ 0x88
 800391c:	2120      	movs	r1, #32
 800391e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2284      	movs	r2, #132	@ 0x84
 8003924:	2100      	movs	r1, #0
 8003926:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	0018      	movs	r0, r3
 800392c:	46bd      	mov	sp, r7
 800392e:	b004      	add	sp, #16
 8003930:	bd80      	pop	{r7, pc}
 8003932:	46c0      	nop			@ (mov r8, r8)
 8003934:	dfffffff 	.word	0xdfffffff

08003938 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2284      	movs	r2, #132	@ 0x84
 8003946:	5c9b      	ldrb	r3, [r3, r2]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800394c:	2302      	movs	r3, #2
 800394e:	e02e      	b.n	80039ae <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2284      	movs	r2, #132	@ 0x84
 8003954:	2101      	movs	r1, #1
 8003956:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2288      	movs	r2, #136	@ 0x88
 800395c:	2124      	movs	r1, #36	@ 0x24
 800395e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2101      	movs	r1, #1
 8003974:	438a      	bics	r2, r1
 8003976:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	08d9      	lsrs	r1, r3, #3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	0018      	movs	r0, r3
 8003990:	f000 f854 	bl	8003a3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2288      	movs	r2, #136	@ 0x88
 80039a0:	2120      	movs	r1, #32
 80039a2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2284      	movs	r2, #132	@ 0x84
 80039a8:	2100      	movs	r1, #0
 80039aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	0018      	movs	r0, r3
 80039b0:	46bd      	mov	sp, r7
 80039b2:	b004      	add	sp, #16
 80039b4:	bd80      	pop	{r7, pc}
	...

080039b8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2284      	movs	r2, #132	@ 0x84
 80039c6:	5c9b      	ldrb	r3, [r3, r2]
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d101      	bne.n	80039d0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80039cc:	2302      	movs	r3, #2
 80039ce:	e02f      	b.n	8003a30 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2284      	movs	r2, #132	@ 0x84
 80039d4:	2101      	movs	r1, #1
 80039d6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2288      	movs	r2, #136	@ 0x88
 80039dc:	2124      	movs	r1, #36	@ 0x24
 80039de:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2101      	movs	r1, #1
 80039f4:	438a      	bics	r2, r1
 80039f6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	4a0e      	ldr	r2, [pc, #56]	@ (8003a38 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	0019      	movs	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	0018      	movs	r0, r3
 8003a12:	f000 f813 	bl	8003a3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2288      	movs	r2, #136	@ 0x88
 8003a22:	2120      	movs	r1, #32
 8003a24:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2284      	movs	r2, #132	@ 0x84
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	0018      	movs	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	b004      	add	sp, #16
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	f1ffffff 	.word	0xf1ffffff

08003a3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d108      	bne.n	8003a5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	226a      	movs	r2, #106	@ 0x6a
 8003a50:	2101      	movs	r1, #1
 8003a52:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2268      	movs	r2, #104	@ 0x68
 8003a58:	2101      	movs	r1, #1
 8003a5a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003a5c:	e043      	b.n	8003ae6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003a5e:	260f      	movs	r6, #15
 8003a60:	19bb      	adds	r3, r7, r6
 8003a62:	2208      	movs	r2, #8
 8003a64:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003a66:	200e      	movs	r0, #14
 8003a68:	183b      	adds	r3, r7, r0
 8003a6a:	2208      	movs	r2, #8
 8003a6c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	0e5b      	lsrs	r3, r3, #25
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	240d      	movs	r4, #13
 8003a7a:	193b      	adds	r3, r7, r4
 8003a7c:	2107      	movs	r1, #7
 8003a7e:	400a      	ands	r2, r1
 8003a80:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	0f5b      	lsrs	r3, r3, #29
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	250c      	movs	r5, #12
 8003a8e:	197b      	adds	r3, r7, r5
 8003a90:	2107      	movs	r1, #7
 8003a92:	400a      	ands	r2, r1
 8003a94:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003a96:	183b      	adds	r3, r7, r0
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	197a      	adds	r2, r7, r5
 8003a9c:	7812      	ldrb	r2, [r2, #0]
 8003a9e:	4914      	ldr	r1, [pc, #80]	@ (8003af0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003aa0:	5c8a      	ldrb	r2, [r1, r2]
 8003aa2:	435a      	muls	r2, r3
 8003aa4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003aa6:	197b      	adds	r3, r7, r5
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	4a12      	ldr	r2, [pc, #72]	@ (8003af4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003aac:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003aae:	0019      	movs	r1, r3
 8003ab0:	f7fc fbb4 	bl	800021c <__divsi3>
 8003ab4:	0003      	movs	r3, r0
 8003ab6:	b299      	uxth	r1, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	226a      	movs	r2, #106	@ 0x6a
 8003abc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003abe:	19bb      	adds	r3, r7, r6
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	193a      	adds	r2, r7, r4
 8003ac4:	7812      	ldrb	r2, [r2, #0]
 8003ac6:	490a      	ldr	r1, [pc, #40]	@ (8003af0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003ac8:	5c8a      	ldrb	r2, [r1, r2]
 8003aca:	435a      	muls	r2, r3
 8003acc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003ace:	193b      	adds	r3, r7, r4
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	4a08      	ldr	r2, [pc, #32]	@ (8003af4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003ad4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003ad6:	0019      	movs	r1, r3
 8003ad8:	f7fc fba0 	bl	800021c <__divsi3>
 8003adc:	0003      	movs	r3, r0
 8003ade:	b299      	uxth	r1, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2268      	movs	r2, #104	@ 0x68
 8003ae4:	5299      	strh	r1, [r3, r2]
}
 8003ae6:	46c0      	nop			@ (mov r8, r8)
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	b005      	add	sp, #20
 8003aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aee:	46c0      	nop			@ (mov r8, r8)
 8003af0:	08004158 	.word	0x08004158
 8003af4:	08004160 	.word	0x08004160

08003af8 <ds1307_get_current_time>:

}


void ds1307_get_current_time(RTC_Time_t *rtc_time)
{
 8003af8:	b5b0      	push	{r4, r5, r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = ds1307_read(DS1307_ADDR_SEC);
 8003b00:	250e      	movs	r5, #14
 8003b02:	197c      	adds	r4, r7, r5
 8003b04:	2000      	movs	r0, #0
 8003b06:	f000 f881 	bl	8003c0c <ds1307_read>
 8003b0a:	0003      	movs	r3, r0
 8003b0c:	7023      	strb	r3, [r4, #0]
	seconds &= ~(1 << 7); // Clear 7th bit
 8003b0e:	0028      	movs	r0, r5
 8003b10:	183b      	adds	r3, r7, r0
 8003b12:	183a      	adds	r2, r7, r0
 8003b14:	7812      	ldrb	r2, [r2, #0]
 8003b16:	217f      	movs	r1, #127	@ 0x7f
 8003b18:	400a      	ands	r2, r1
 8003b1a:	701a      	strb	r2, [r3, #0]
	rtc_time->seconds = bcd_to_binary(seconds);
 8003b1c:	183b      	adds	r3, r7, r0
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	0018      	movs	r0, r3
 8003b22:	f000 f891 	bl	8003c48 <bcd_to_binary>
 8003b26:	0003      	movs	r3, r0
 8003b28:	001a      	movs	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	701a      	strb	r2, [r3, #0]
	rtc_time->minutes = bcd_to_binary(ds1307_read(DS1307_ADDR_MIN));
 8003b2e:	2001      	movs	r0, #1
 8003b30:	f000 f86c 	bl	8003c0c <ds1307_read>
 8003b34:	0003      	movs	r3, r0
 8003b36:	0018      	movs	r0, r3
 8003b38:	f000 f886 	bl	8003c48 <bcd_to_binary>
 8003b3c:	0003      	movs	r3, r0
 8003b3e:	001a      	movs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	705a      	strb	r2, [r3, #1]

	hrs = ds1307_read(DS1307_ADDR_HOURS);
 8003b44:	250f      	movs	r5, #15
 8003b46:	197c      	adds	r4, r7, r5
 8003b48:	2002      	movs	r0, #2
 8003b4a:	f000 f85f 	bl	8003c0c <ds1307_read>
 8003b4e:	0003      	movs	r3, r0
 8003b50:	7023      	strb	r3, [r4, #0]
	if(hrs & (1 << 6))
 8003b52:	0029      	movs	r1, r5
 8003b54:	187b      	adds	r3, r7, r1
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	2240      	movs	r2, #64	@ 0x40
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	d010      	beq.n	8003b80 <ds1307_get_current_time+0x88>
	{
		// 12 hour format
		rtc_time->time_format = !((hrs & (1 << 5)) == 0);
 8003b5e:	187b      	adds	r3, r7, r1
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	2220      	movs	r2, #32
 8003b64:	4013      	ands	r3, r2
 8003b66:	1e5a      	subs	r2, r3, #1
 8003b68:	4193      	sbcs	r3, r2
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	001a      	movs	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	70da      	strb	r2, [r3, #3]
		hrs &= ~(0x3 << 5); // clear 5th and 6th position
 8003b72:	187b      	adds	r3, r7, r1
 8003b74:	187a      	adds	r2, r7, r1
 8003b76:	7812      	ldrb	r2, [r2, #0]
 8003b78:	2160      	movs	r1, #96	@ 0x60
 8003b7a:	438a      	bics	r2, r1
 8003b7c:	701a      	strb	r2, [r3, #0]
 8003b7e:	e002      	b.n	8003b86 <ds1307_get_current_time+0x8e>
	}
	else
	{
		// 24 hour format
		rtc_time->time_format = TIME_FORMAT_24HRS;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	70da      	strb	r2, [r3, #3]
	}
	rtc_time->hours = bcd_to_binary(hrs);
 8003b86:	230f      	movs	r3, #15
 8003b88:	18fb      	adds	r3, r7, r3
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	f000 f85b 	bl	8003c48 <bcd_to_binary>
 8003b92:	0003      	movs	r3, r0
 8003b94:	001a      	movs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	709a      	strb	r2, [r3, #2]
}
 8003b9a:	46c0      	nop			@ (mov r8, r8)
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	b004      	add	sp, #16
 8003ba0:	bdb0      	pop	{r4, r5, r7, pc}

08003ba2 <ds1307_get_current_date>:
	ds1307_write(binary_to_bcd(rtc_date->day), DS1307_ADDR_DAY);
}


void ds1307_get_current_date(RTC_Date_t *rtc_date)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b082      	sub	sp, #8
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
	rtc_date->date = bcd_to_binary(ds1307_read(DS1307_ADDR_DATE));
 8003baa:	2004      	movs	r0, #4
 8003bac:	f000 f82e 	bl	8003c0c <ds1307_read>
 8003bb0:	0003      	movs	r3, r0
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	f000 f848 	bl	8003c48 <bcd_to_binary>
 8003bb8:	0003      	movs	r3, r0
 8003bba:	001a      	movs	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	70da      	strb	r2, [r3, #3]
	rtc_date->month = bcd_to_binary(ds1307_read(DS1307_ADDR_MONTH));
 8003bc0:	2005      	movs	r0, #5
 8003bc2:	f000 f823 	bl	8003c0c <ds1307_read>
 8003bc6:	0003      	movs	r3, r0
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f000 f83d 	bl	8003c48 <bcd_to_binary>
 8003bce:	0003      	movs	r3, r0
 8003bd0:	001a      	movs	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	705a      	strb	r2, [r3, #1]
	rtc_date->year = bcd_to_binary(ds1307_read(DS1307_ADDR_YEAR));
 8003bd6:	2006      	movs	r0, #6
 8003bd8:	f000 f818 	bl	8003c0c <ds1307_read>
 8003bdc:	0003      	movs	r3, r0
 8003bde:	0018      	movs	r0, r3
 8003be0:	f000 f832 	bl	8003c48 <bcd_to_binary>
 8003be4:	0003      	movs	r3, r0
 8003be6:	001a      	movs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	709a      	strb	r2, [r3, #2]
	rtc_date->day = bcd_to_binary(ds1307_read(DS1307_ADDR_DAY));
 8003bec:	2003      	movs	r0, #3
 8003bee:	f000 f80d 	bl	8003c0c <ds1307_read>
 8003bf2:	0003      	movs	r3, r0
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f000 f827 	bl	8003c48 <bcd_to_binary>
 8003bfa:	0003      	movs	r3, r0
 8003bfc:	001a      	movs	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	701a      	strb	r2, [r3, #0]
}
 8003c02:	46c0      	nop			@ (mov r8, r8)
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b002      	add	sp, #8
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <ds1307_read>:
//	printf("%d\n", status);
}


static uint8_t ds1307_read(uint8_t reg_address)
{
 8003c0c:	b590      	push	{r4, r7, lr}
 8003c0e:	b089      	sub	sp, #36	@ 0x24
 8003c10:	af04      	add	r7, sp, #16
 8003c12:	0002      	movs	r2, r0
 8003c14:	1dfb      	adds	r3, r7, #7
 8003c16:	701a      	strb	r2, [r3, #0]
	uint8_t rx;
//	I2C_MasterReceiveData(&g_ds1307_I2CHandle, &rx, 1, DS1307_I2C_ADDRESS, 0);
	HAL_I2C_Mem_Read(
 8003c18:	1dfb      	adds	r3, r7, #7
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	b29a      	uxth	r2, r3
 8003c1e:	4809      	ldr	r0, [pc, #36]	@ (8003c44 <ds1307_read+0x38>)
 8003c20:	23fa      	movs	r3, #250	@ 0xfa
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	9302      	str	r3, [sp, #8]
 8003c26:	2301      	movs	r3, #1
 8003c28:	9301      	str	r3, [sp, #4]
 8003c2a:	240f      	movs	r4, #15
 8003c2c:	193b      	adds	r3, r7, r4
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	2301      	movs	r3, #1
 8003c32:	21d0      	movs	r1, #208	@ 0xd0
 8003c34:	f7fd fcf4 	bl	8001620 <HAL_I2C_Mem_Read>
	    I2C_MEMADD_SIZE_8BIT,
	    &rx,
	    1,
	    1000
	);
	return rx;
 8003c38:	193b      	adds	r3, r7, r4
 8003c3a:	781b      	ldrb	r3, [r3, #0]
}
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b005      	add	sp, #20
 8003c42:	bd90      	pop	{r4, r7, pc}
 8003c44:	20000028 	.word	0x20000028

08003c48 <bcd_to_binary>:
	return bcd;
}


static uint8_t bcd_to_binary(uint8_t value)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	0002      	movs	r2, r0
 8003c50:	1dfb      	adds	r3, r7, #7
 8003c52:	701a      	strb	r2, [r3, #0]
	return (uint8_t)(((value >> 4) * 10) + (value & (uint8_t)0x0F));
 8003c54:	1dfb      	adds	r3, r7, #7
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	091b      	lsrs	r3, r3, #4
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	1c1a      	adds	r2, r3, #0
 8003c5e:	0092      	lsls	r2, r2, #2
 8003c60:	18d3      	adds	r3, r2, r3
 8003c62:	18db      	adds	r3, r3, r3
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	1dfb      	adds	r3, r7, #7
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	210f      	movs	r1, #15
 8003c6c:	400b      	ands	r3, r1
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	18d3      	adds	r3, r2, r3
 8003c72:	b2db      	uxtb	r3, r3
}
 8003c74:	0018      	movs	r0, r3
 8003c76:	46bd      	mov	sp, r7
 8003c78:	b002      	add	sp, #8
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <lcd_send_command>:
extern void delay_us(uint32_t us);



void lcd_send_command(uint8_t cmd)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	0002      	movs	r2, r0
 8003c84:	1dfb      	adds	r3, r7, #7
 8003c86:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8003c88:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc8 <lcd_send_command+0x4c>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	0018      	movs	r0, r3
 8003c90:	f7fd fbc4 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8003c94:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <lcd_send_command+0x4c>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	2102      	movs	r1, #2
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	f7fd fbbe 	bl	800141c <HAL_GPIO_WritePin>

	write_4_bits(cmd >> 4);   // higher nibble
 8003ca0:	1dfb      	adds	r3, r7, #7
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	091b      	lsrs	r3, r3, #4
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	0018      	movs	r0, r3
 8003caa:	f000 f941 	bl	8003f30 <write_4_bits>

	write_4_bits(cmd & 0x0F); // lower nibble
 8003cae:	1dfb      	adds	r3, r7, #7
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	220f      	movs	r2, #15
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f000 f939 	bl	8003f30 <write_4_bits>
}
 8003cbe:	46c0      	nop			@ (mov r8, r8)
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b002      	add	sp, #8
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			@ (mov r8, r8)
 8003cc8:	50000400 	.word	0x50000400

08003ccc <lcd_print_char>:


void lcd_print_char(uint8_t data)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	0002      	movs	r2, r0
 8003cd4:	1dfb      	adds	r3, r7, #7
 8003cd6:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_SET);
 8003cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8003d18 <lcd_print_char+0x4c>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	2101      	movs	r1, #1
 8003cde:	0018      	movs	r0, r3
 8003ce0:	f7fd fb9c 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8003ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8003d18 <lcd_print_char+0x4c>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	2102      	movs	r1, #2
 8003cea:	0018      	movs	r0, r3
 8003cec:	f7fd fb96 	bl	800141c <HAL_GPIO_WritePin>

	write_4_bits(data >> 4);  // higher nibble
 8003cf0:	1dfb      	adds	r3, r7, #7
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	091b      	lsrs	r3, r3, #4
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f000 f919 	bl	8003f30 <write_4_bits>
	write_4_bits(data & 0x0F); // lower nibble
 8003cfe:	1dfb      	adds	r3, r7, #7
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	220f      	movs	r2, #15
 8003d04:	4013      	ands	r3, r2
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	0018      	movs	r0, r3
 8003d0a:	f000 f911 	bl	8003f30 <write_4_bits>
}
 8003d0e:	46c0      	nop			@ (mov r8, r8)
 8003d10:	46bd      	mov	sp, r7
 8003d12:	b002      	add	sp, #8
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	46c0      	nop			@ (mov r8, r8)
 8003d18:	50000400 	.word	0x50000400

08003d1c <lcd_print_string>:


void lcd_print_string(char *message)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
	do
	{
		lcd_print_char((uint8_t)*message++);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	1c5a      	adds	r2, r3, #1
 8003d28:	607a      	str	r2, [r7, #4]
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	f7ff ffcd 	bl	8003ccc <lcd_print_char>
	}
	while(*message != '\0');
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f4      	bne.n	8003d24 <lcd_print_string+0x8>
}
 8003d3a:	46c0      	nop			@ (mov r8, r8)
 8003d3c:	46c0      	nop			@ (mov r8, r8)
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	b002      	add	sp, #8
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <lcd_display_clear>:


void lcd_display_clear()
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
	lcd_send_command(LCD_CMD_DIS_CLEAR);
 8003d48:	2001      	movs	r0, #1
 8003d4a:	f7ff ff97 	bl	8003c7c <lcd_send_command>
	HAL_Delay(2);
 8003d4e:	2002      	movs	r0, #2
 8003d50:	f7fd f8f0 	bl	8000f34 <HAL_Delay>
}
 8003d54:	46c0      	nop			@ (mov r8, r8)
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <lcd_set_cursor>:
	HAL_Delay(2);
}


void lcd_set_cursor(uint8_t row, uint8_t col)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b082      	sub	sp, #8
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	0002      	movs	r2, r0
 8003d62:	1dfb      	adds	r3, r7, #7
 8003d64:	701a      	strb	r2, [r3, #0]
 8003d66:	1dbb      	adds	r3, r7, #6
 8003d68:	1c0a      	adds	r2, r1, #0
 8003d6a:	701a      	strb	r2, [r3, #0]
	col--;
 8003d6c:	1dbb      	adds	r3, r7, #6
 8003d6e:	781a      	ldrb	r2, [r3, #0]
 8003d70:	1dbb      	adds	r3, r7, #6
 8003d72:	3a01      	subs	r2, #1
 8003d74:	701a      	strb	r2, [r3, #0]
	switch(row)
 8003d76:	1dfb      	adds	r3, r7, #7
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d002      	beq.n	8003d84 <lcd_set_cursor+0x2a>
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d00d      	beq.n	8003d9e <lcd_set_cursor+0x44>
		case 2:
			// Set cursor to 2nd row address and add index
			lcd_send_command((col |= 0xC0));
			break;
		default:
			break;
 8003d82:	e019      	b.n	8003db8 <lcd_set_cursor+0x5e>
			lcd_send_command((col |= 0x80));
 8003d84:	1dbb      	adds	r3, r7, #6
 8003d86:	1dba      	adds	r2, r7, #6
 8003d88:	7812      	ldrb	r2, [r2, #0]
 8003d8a:	2180      	movs	r1, #128	@ 0x80
 8003d8c:	4249      	negs	r1, r1
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	701a      	strb	r2, [r3, #0]
 8003d92:	1dbb      	adds	r3, r7, #6
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	0018      	movs	r0, r3
 8003d98:	f7ff ff70 	bl	8003c7c <lcd_send_command>
			break;
 8003d9c:	e00c      	b.n	8003db8 <lcd_set_cursor+0x5e>
			lcd_send_command((col |= 0xC0));
 8003d9e:	1dbb      	adds	r3, r7, #6
 8003da0:	1dba      	adds	r2, r7, #6
 8003da2:	7812      	ldrb	r2, [r2, #0]
 8003da4:	2140      	movs	r1, #64	@ 0x40
 8003da6:	4249      	negs	r1, r1
 8003da8:	430a      	orrs	r2, r1
 8003daa:	701a      	strb	r2, [r3, #0]
 8003dac:	1dbb      	adds	r3, r7, #6
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	0018      	movs	r0, r3
 8003db2:	f7ff ff63 	bl	8003c7c <lcd_send_command>
			break;
 8003db6:	46c0      	nop			@ (mov r8, r8)
	}
}
 8003db8:	46c0      	nop			@ (mov r8, r8)
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	b002      	add	sp, #8
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <lcd_init>:


void lcd_init()
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc6:	4b58      	ldr	r3, [pc, #352]	@ (8003f28 <lcd_init+0x168>)
 8003dc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dca:	4b57      	ldr	r3, [pc, #348]	@ (8003f28 <lcd_init+0x168>)
 8003dcc:	2102      	movs	r1, #2
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dd2:	4b55      	ldr	r3, [pc, #340]	@ (8003f28 <lcd_init+0x168>)
 8003dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	4013      	ands	r3, r2
 8003dda:	603b      	str	r3, [r7, #0]
 8003ddc:	683b      	ldr	r3, [r7, #0]

	// Configure GPIO Pins used for LCD Connections
	GPIO_InitTypeDef init_scruct;

	init_scruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dde:	1d3b      	adds	r3, r7, #4
 8003de0:	2201      	movs	r2, #1
 8003de2:	605a      	str	r2, [r3, #4]
	init_scruct.Pull  = GPIO_NOPULL;
 8003de4:	1d3b      	adds	r3, r7, #4
 8003de6:	2200      	movs	r2, #0
 8003de8:	609a      	str	r2, [r3, #8]
	init_scruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dea:	1d3b      	adds	r3, r7, #4
 8003dec:	2202      	movs	r2, #2
 8003dee:	60da      	str	r2, [r3, #12]
	init_scruct.Pin = LCD_GPIO_RS;
 8003df0:	1d3b      	adds	r3, r7, #4
 8003df2:	2201      	movs	r2, #1
 8003df4:	601a      	str	r2, [r3, #0]

	// Enable Peri Clock
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8003df6:	1d3b      	adds	r3, r7, #4
 8003df8:	4a4c      	ldr	r2, [pc, #304]	@ (8003f2c <lcd_init+0x16c>)
 8003dfa:	0019      	movs	r1, r3
 8003dfc:	0010      	movs	r0, r2
 8003dfe:	f7fd f99b 	bl	8001138 <HAL_GPIO_Init>

	init_scruct.Pin  = LCD_GPIO_RW;
 8003e02:	1d3b      	adds	r3, r7, #4
 8003e04:	2202      	movs	r2, #2
 8003e06:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8003e08:	1d3b      	adds	r3, r7, #4
 8003e0a:	4a48      	ldr	r2, [pc, #288]	@ (8003f2c <lcd_init+0x16c>)
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	0010      	movs	r0, r2
 8003e10:	f7fd f992 	bl	8001138 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_EN;
 8003e14:	1d3b      	adds	r3, r7, #4
 8003e16:	2204      	movs	r2, #4
 8003e18:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8003e1a:	1d3b      	adds	r3, r7, #4
 8003e1c:	4a43      	ldr	r2, [pc, #268]	@ (8003f2c <lcd_init+0x16c>)
 8003e1e:	0019      	movs	r1, r3
 8003e20:	0010      	movs	r0, r2
 8003e22:	f7fd f989 	bl	8001138 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D4;
 8003e26:	1d3b      	adds	r3, r7, #4
 8003e28:	2208      	movs	r2, #8
 8003e2a:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8003e2c:	1d3b      	adds	r3, r7, #4
 8003e2e:	4a3f      	ldr	r2, [pc, #252]	@ (8003f2c <lcd_init+0x16c>)
 8003e30:	0019      	movs	r1, r3
 8003e32:	0010      	movs	r0, r2
 8003e34:	f7fd f980 	bl	8001138 <HAL_GPIO_Init>
	init_scruct.Pin = LCD_GPIO_D5;
 8003e38:	1d3b      	adds	r3, r7, #4
 8003e3a:	2210      	movs	r2, #16
 8003e3c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8003e3e:	1d3b      	adds	r3, r7, #4
 8003e40:	4a3a      	ldr	r2, [pc, #232]	@ (8003f2c <lcd_init+0x16c>)
 8003e42:	0019      	movs	r1, r3
 8003e44:	0010      	movs	r0, r2
 8003e46:	f7fd f977 	bl	8001138 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D6;
 8003e4a:	1d3b      	adds	r3, r7, #4
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8003e50:	1d3b      	adds	r3, r7, #4
 8003e52:	4a36      	ldr	r2, [pc, #216]	@ (8003f2c <lcd_init+0x16c>)
 8003e54:	0019      	movs	r1, r3
 8003e56:	0010      	movs	r0, r2
 8003e58:	f7fd f96e 	bl	8001138 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D7;
 8003e5c:	1d3b      	adds	r3, r7, #4
 8003e5e:	2280      	movs	r2, #128	@ 0x80
 8003e60:	0152      	lsls	r2, r2, #5
 8003e62:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8003e64:	1d3b      	adds	r3, r7, #4
 8003e66:	4a31      	ldr	r2, [pc, #196]	@ (8003f2c <lcd_init+0x16c>)
 8003e68:	0019      	movs	r1, r3
 8003e6a:	0010      	movs	r0, r2
 8003e6c:	f7fd f964 	bl	8001138 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8003e70:	4b2e      	ldr	r3, [pc, #184]	@ (8003f2c <lcd_init+0x16c>)
 8003e72:	2200      	movs	r2, #0
 8003e74:	2101      	movs	r1, #1
 8003e76:	0018      	movs	r0, r3
 8003e78:	f7fd fad0 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8003e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003f2c <lcd_init+0x16c>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2102      	movs	r1, #2
 8003e82:	0018      	movs	r0, r3
 8003e84:	f7fd faca 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 8003e88:	4b28      	ldr	r3, [pc, #160]	@ (8003f2c <lcd_init+0x16c>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	2104      	movs	r1, #4
 8003e8e:	0018      	movs	r0, r3
 8003e90:	f7fd fac4 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, GPIO_PIN_RESET);
 8003e94:	4b25      	ldr	r3, [pc, #148]	@ (8003f2c <lcd_init+0x16c>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	2108      	movs	r1, #8
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f7fd fabe 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, GPIO_PIN_RESET);
 8003ea0:	4b22      	ldr	r3, [pc, #136]	@ (8003f2c <lcd_init+0x16c>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2110      	movs	r1, #16
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	f7fd fab8 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, GPIO_PIN_RESET);
 8003eac:	4b1f      	ldr	r3, [pc, #124]	@ (8003f2c <lcd_init+0x16c>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2120      	movs	r1, #32
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f7fd fab2 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, GPIO_PIN_RESET);
 8003eb8:	2380      	movs	r3, #128	@ 0x80
 8003eba:	015b      	lsls	r3, r3, #5
 8003ebc:	481b      	ldr	r0, [pc, #108]	@ (8003f2c <lcd_init+0x16c>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	0019      	movs	r1, r3
 8003ec2:	f7fd faab 	bl	800141c <HAL_GPIO_WritePin>


	// LCD Initialization
	HAL_Delay(40);
 8003ec6:	2028      	movs	r0, #40	@ 0x28
 8003ec8:	f7fd f834 	bl	8000f34 <HAL_Delay>

	// RS = 0; For LCD Command
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8003ecc:	4b17      	ldr	r3, [pc, #92]	@ (8003f2c <lcd_init+0x16c>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	2101      	movs	r1, #1
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f7fd faa2 	bl	800141c <HAL_GPIO_WritePin>
	// RW = 0
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8003ed8:	4b14      	ldr	r3, [pc, #80]	@ (8003f2c <lcd_init+0x16c>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	2102      	movs	r1, #2
 8003ede:	0018      	movs	r0, r3
 8003ee0:	f7fd fa9c 	bl	800141c <HAL_GPIO_WritePin>

	write_4_bits(0b0011);
 8003ee4:	2003      	movs	r0, #3
 8003ee6:	f000 f823 	bl	8003f30 <write_4_bits>
	HAL_Delay(5);
 8003eea:	2005      	movs	r0, #5
 8003eec:	f7fd f822 	bl	8000f34 <HAL_Delay>
	write_4_bits(0b0011);
 8003ef0:	2003      	movs	r0, #3
 8003ef2:	f000 f81d 	bl	8003f30 <write_4_bits>
	delay_us(150);
 8003ef6:	2096      	movs	r0, #150	@ 0x96
 8003ef8:	f7fc fb2c 	bl	8000554 <delay_us>
	write_4_bits(0b0011);
 8003efc:	2003      	movs	r0, #3
 8003efe:	f000 f817 	bl	8003f30 <write_4_bits>
	write_4_bits(0b0010);
 8003f02:	2002      	movs	r0, #2
 8003f04:	f000 f814 	bl	8003f30 <write_4_bits>

	// function set command
	lcd_send_command(LCD_CMD_4DL_2N_5x8F);
 8003f08:	2028      	movs	r0, #40	@ 0x28
 8003f0a:	f7ff feb7 	bl	8003c7c <lcd_send_command>

	// display on and cursor on
	lcd_send_command(LCD_CMD_DON_CURON);
 8003f0e:	200e      	movs	r0, #14
 8003f10:	f7ff feb4 	bl	8003c7c <lcd_send_command>

	// display clear
	lcd_display_clear();
 8003f14:	f7ff ff16 	bl	8003d44 <lcd_display_clear>

	// entry mode set
	lcd_send_command(LCD_CMD_INCADD);
 8003f18:	2006      	movs	r0, #6
 8003f1a:	f7ff feaf 	bl	8003c7c <lcd_send_command>
}
 8003f1e:	46c0      	nop			@ (mov r8, r8)
 8003f20:	46bd      	mov	sp, r7
 8003f22:	b006      	add	sp, #24
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	46c0      	nop			@ (mov r8, r8)
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	50000400 	.word	0x50000400

08003f30 <write_4_bits>:


// Writes 4 bits through D4-7
static void write_4_bits(uint8_t value)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	0002      	movs	r2, r0
 8003f38:	1dfb      	adds	r3, r7, #7
 8003f3a:	701a      	strb	r2, [r3, #0]
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D4, (value >> 0) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D5, (value >> 1) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D6, (value >> 2) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D7, (value >> 3) & 0x1);

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, (value >> 0) & 0x1);
 8003f3c:	1dfb      	adds	r3, r7, #7
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	2201      	movs	r2, #1
 8003f42:	4013      	ands	r3, r2
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	4818      	ldr	r0, [pc, #96]	@ (8003fa8 <write_4_bits+0x78>)
 8003f48:	001a      	movs	r2, r3
 8003f4a:	2108      	movs	r1, #8
 8003f4c:	f7fd fa66 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, (value >> 1) & 0x1);
 8003f50:	1dfb      	adds	r3, r7, #7
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	085b      	lsrs	r3, r3, #1
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2201      	movs	r2, #1
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	4812      	ldr	r0, [pc, #72]	@ (8003fa8 <write_4_bits+0x78>)
 8003f60:	001a      	movs	r2, r3
 8003f62:	2110      	movs	r1, #16
 8003f64:	f7fd fa5a 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, (value >> 2) & 0x1);
 8003f68:	1dfb      	adds	r3, r7, #7
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	089b      	lsrs	r3, r3, #2
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2201      	movs	r2, #1
 8003f72:	4013      	ands	r3, r2
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	480c      	ldr	r0, [pc, #48]	@ (8003fa8 <write_4_bits+0x78>)
 8003f78:	001a      	movs	r2, r3
 8003f7a:	2120      	movs	r1, #32
 8003f7c:	f7fd fa4e 	bl	800141c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, (value >> 3) & 0x1);
 8003f80:	1dfb      	adds	r3, r7, #7
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	08db      	lsrs	r3, r3, #3
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2201      	movs	r2, #1
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	2380      	movs	r3, #128	@ 0x80
 8003f90:	015b      	lsls	r3, r3, #5
 8003f92:	4805      	ldr	r0, [pc, #20]	@ (8003fa8 <write_4_bits+0x78>)
 8003f94:	0019      	movs	r1, r3
 8003f96:	f7fd fa41 	bl	800141c <HAL_GPIO_WritePin>

	lcd_enable();
 8003f9a:	f000 f807 	bl	8003fac <lcd_enable>
}
 8003f9e:	46c0      	nop			@ (mov r8, r8)
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	b002      	add	sp, #8
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	46c0      	nop			@ (mov r8, r8)
 8003fa8:	50000400 	.word	0x50000400

08003fac <lcd_enable>:


static void lcd_enable()
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_SET);
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fdc <lcd_enable+0x30>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	2104      	movs	r1, #4
 8003fb6:	0018      	movs	r0, r3
 8003fb8:	f7fd fa30 	bl	800141c <HAL_GPIO_WritePin>
	delay_us(10);
 8003fbc:	200a      	movs	r0, #10
 8003fbe:	f7fc fac9 	bl	8000554 <delay_us>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 8003fc2:	4b06      	ldr	r3, [pc, #24]	@ (8003fdc <lcd_enable+0x30>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	2104      	movs	r1, #4
 8003fc8:	0018      	movs	r0, r3
 8003fca:	f7fd fa27 	bl	800141c <HAL_GPIO_WritePin>
	delay_us(100);
 8003fce:	2064      	movs	r0, #100	@ 0x64
 8003fd0:	f7fc fac0 	bl	8000554 <delay_us>
}
 8003fd4:	46c0      	nop			@ (mov r8, r8)
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	46c0      	nop			@ (mov r8, r8)
 8003fdc:	50000400 	.word	0x50000400

08003fe0 <memset>:
 8003fe0:	0003      	movs	r3, r0
 8003fe2:	1882      	adds	r2, r0, r2
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d100      	bne.n	8003fea <memset+0xa>
 8003fe8:	4770      	bx	lr
 8003fea:	7019      	strb	r1, [r3, #0]
 8003fec:	3301      	adds	r3, #1
 8003fee:	e7f9      	b.n	8003fe4 <memset+0x4>

08003ff0 <__libc_init_array>:
 8003ff0:	b570      	push	{r4, r5, r6, lr}
 8003ff2:	2600      	movs	r6, #0
 8003ff4:	4c0c      	ldr	r4, [pc, #48]	@ (8004028 <__libc_init_array+0x38>)
 8003ff6:	4d0d      	ldr	r5, [pc, #52]	@ (800402c <__libc_init_array+0x3c>)
 8003ff8:	1b64      	subs	r4, r4, r5
 8003ffa:	10a4      	asrs	r4, r4, #2
 8003ffc:	42a6      	cmp	r6, r4
 8003ffe:	d109      	bne.n	8004014 <__libc_init_array+0x24>
 8004000:	2600      	movs	r6, #0
 8004002:	f000 f819 	bl	8004038 <_init>
 8004006:	4c0a      	ldr	r4, [pc, #40]	@ (8004030 <__libc_init_array+0x40>)
 8004008:	4d0a      	ldr	r5, [pc, #40]	@ (8004034 <__libc_init_array+0x44>)
 800400a:	1b64      	subs	r4, r4, r5
 800400c:	10a4      	asrs	r4, r4, #2
 800400e:	42a6      	cmp	r6, r4
 8004010:	d105      	bne.n	800401e <__libc_init_array+0x2e>
 8004012:	bd70      	pop	{r4, r5, r6, pc}
 8004014:	00b3      	lsls	r3, r6, #2
 8004016:	58eb      	ldr	r3, [r5, r3]
 8004018:	4798      	blx	r3
 800401a:	3601      	adds	r6, #1
 800401c:	e7ee      	b.n	8003ffc <__libc_init_array+0xc>
 800401e:	00b3      	lsls	r3, r6, #2
 8004020:	58eb      	ldr	r3, [r5, r3]
 8004022:	4798      	blx	r3
 8004024:	3601      	adds	r6, #1
 8004026:	e7f2      	b.n	800400e <__libc_init_array+0x1e>
 8004028:	08004168 	.word	0x08004168
 800402c:	08004168 	.word	0x08004168
 8004030:	0800416c 	.word	0x0800416c
 8004034:	08004168 	.word	0x08004168

08004038 <_init>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	46c0      	nop			@ (mov r8, r8)
 800403c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800403e:	bc08      	pop	{r3}
 8004040:	469e      	mov	lr, r3
 8004042:	4770      	bx	lr

08004044 <_fini>:
 8004044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004046:	46c0      	nop			@ (mov r8, r8)
 8004048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404a:	bc08      	pop	{r3}
 800404c:	469e      	mov	lr, r3
 800404e:	4770      	bx	lr
