# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../HDMI_Block.gen/sources_1/ip/clk_wiz_0" --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../HDMI_Block.srcs/sources_1/new/Display_Gen_Digilent.v" \
"../../../../HDMI_Block.srcs/sources_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
