Implementation;Synthesis;RootName:FIC
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||FIC.srr(34);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/34||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component FIC_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB||FIC.srr(35);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/35||CoreAPBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/29
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||FIC.srr(38);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/38||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component FIC_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB||FIC.srr(39);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/39||CoreAPBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/29
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||FIC.srr(40);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/40||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:No assignment to wire IA_PRDATA||FIC.srr(121);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/121||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CG775 ||@W:Found Component FIC_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB||FIC.srr(123);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/123||CoreAPBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/29
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 7 of ckRdAddr||FIC.srr(148);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/148||lsram_512to35328x32.v(80);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/80
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 8 of ckRdAddr||FIC.srr(149);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/149||lsram_512to35328x32.v(80);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/80
Implementation;Synthesis|| CL169 ||@W:Pruning register ckRdAddr[15:9] ||FIC.srr(150);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/150||lsram_512to35328x32.v(650);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/650
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_512to46k_BUSY_all||FIC.srr(152);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/152||CoreAPBLSRAM.v(93);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/93
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_1k_BUSY_all||FIC.srr(154);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/154||CoreAPBLSRAM.v(94);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/94
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_2k_BUSY_all||FIC.srr(156);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/156||CoreAPBLSRAM.v(95);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/95
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_2K_BUSY_all||FIC.srr(158);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/158||CoreAPBLSRAM.v(98);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/98
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_3K_BUSY_all||FIC.srr(160);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/160||CoreAPBLSRAM.v(99);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/99
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_4K_BUSY_all||FIC.srr(162);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/162||CoreAPBLSRAM.v(100);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/100
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_9K_BUSY_all||FIC.srr(164);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/164||CoreAPBLSRAM.v(101);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/101
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_width24_PRDATA||FIC.srr(166);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/166||CoreAPBLSRAM.v(106);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/106
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_width16_PRDATA||FIC.srr(168);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/168||CoreAPBLSRAM.v(107);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/107
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_width08_PRDATA||FIC.srr(170);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/170||CoreAPBLSRAM.v(108);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/108
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_width32_PRDATA||FIC.srr(172);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/172||CoreAPBLSRAM.v(110);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/110
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_width24_PRDATA||FIC.srr(174);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/174||CoreAPBLSRAM.v(111);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/111
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_width16_PRDATA||FIC.srr(176);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/176||CoreAPBLSRAM.v(112);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/112
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_width08_PRDATA||FIC.srr(178);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/178||CoreAPBLSRAM.v(113);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/113
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port addr. Formal has width 4, Actual 8||FIC.srr(368);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/368||reg_apb_wrp.v(112);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\hdl\reg_apb_wrp.v'/linenumber/112
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 4 of PADDR[7:0] are unused||FIC.srr(378);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/378||reg_apb_wrp.v(34);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\hdl\reg_apb_wrp.v'/linenumber/34
Implementation;Synthesis|| CL159 ||@W:Input PENABLE is unused||FIC.srr(380);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/380||reg_apb_wrp.v(33);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\hdl\reg_apb_wrp.v'/linenumber/33
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits -- simulation mismatch possible.||FIC.srr(381);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/381||FIC_OSC_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.||FIC.srr(382);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/382||FIC_OSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.||FIC.srr(383);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/383||FIC_OSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.||FIC.srr(384);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/384||FIC_OSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.||FIC.srr(385);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/385||FIC_OSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL159 ||@W:Input XTL is unused||FIC.srr(386);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/386||FIC_OSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v'/linenumber/14
Implementation;Synthesis|| CL246 ||@W:Input port bits 17 to 9 of writeAddr[17:0] are unused||FIC.srr(387);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/387||lsram_512to35328x32.v(60);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/60
Implementation;Synthesis|| CL159 ||@W:Input ren is unused||FIC.srr(389);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/389||lsram_512to35328x32.v(59);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/59
Implementation;Synthesis|| CL159 ||@W:Input readAddr is unused||FIC.srr(390);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/390||lsram_512to35328x32.v(61);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/61
Implementation;Synthesis|| CL246 ||@W:Input port bits 19 to 18 of PADDR[19:0] are unused||FIC.srr(391);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/391||CoreAPBLSRAM.v(75);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/75
Implementation;Synthesis|| CL159 ||@W:Input IADDR is unused||FIC.srr(393);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/393||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis|| CL159 ||@W:Input PRESETN is unused||FIC.srr(394);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/394||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis|| CL159 ||@W:Input PCLK is unused||FIC.srr(395);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/395||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS0 is unused||FIC.srr(396);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/396||coreapb3.v(104);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/104
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS1 is unused||FIC.srr(397);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/397||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS4 is unused||FIC.srr(398);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/398||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS6 is unused||FIC.srr(399);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/399||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS7 is unused||FIC.srr(400);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/400||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS8 is unused||FIC.srr(401);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/401||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS9 is unused||FIC.srr(402);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/402||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS10 is unused||FIC.srr(403);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/403||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS11 is unused||FIC.srr(404);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/404||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS12 is unused||FIC.srr(405);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/405||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS13 is unused||FIC.srr(406);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/406||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS14 is unused||FIC.srr(407);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/407||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS15 is unused||FIC.srr(408);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/408||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis|| CL159 ||@W:Input PREADYS0 is unused||FIC.srr(409);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/409||coreapb3.v(121);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/121
Implementation;Synthesis|| CL159 ||@W:Input PREADYS1 is unused||FIC.srr(410);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/410||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis|| CL159 ||@W:Input PREADYS4 is unused||FIC.srr(411);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/411||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis|| CL159 ||@W:Input PREADYS6 is unused||FIC.srr(412);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/412||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis|| CL159 ||@W:Input PREADYS7 is unused||FIC.srr(413);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/413||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis|| CL159 ||@W:Input PREADYS8 is unused||FIC.srr(414);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/414||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis|| CL159 ||@W:Input PREADYS9 is unused||FIC.srr(415);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/415||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis|| CL159 ||@W:Input PREADYS10 is unused||FIC.srr(416);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/416||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis|| CL159 ||@W:Input PREADYS11 is unused||FIC.srr(417);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/417||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis|| CL159 ||@W:Input PREADYS12 is unused||FIC.srr(418);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/418||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis|| CL159 ||@W:Input PREADYS13 is unused||FIC.srr(419);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/419||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis|| CL159 ||@W:Input PREADYS14 is unused||FIC.srr(420);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/420||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis|| CL159 ||@W:Input PREADYS15 is unused||FIC.srr(421);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/421||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS0 is unused||FIC.srr(422);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/422||coreapb3.v(138);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/138
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS1 is unused||FIC.srr(423);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/423||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS4 is unused||FIC.srr(424);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/424||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS6 is unused||FIC.srr(425);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/425||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS7 is unused||FIC.srr(426);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/426||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS8 is unused||FIC.srr(427);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/427||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS9 is unused||FIC.srr(428);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/428||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS10 is unused||FIC.srr(429);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/429||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS11 is unused||FIC.srr(430);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/430||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS12 is unused||FIC.srr(431);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/431||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS13 is unused||FIC.srr(432);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/432||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS14 is unused||FIC.srr(433);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/433||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS15 is unused||FIC.srr(434);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\synthesis\FIC.srr'/linenumber/434||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||(null)||Please refer to the log file for details about 606 Warning(s)||FIC.srr;liberoaction://open_report/file/FIC.srr||(null);(null)
Implementation;Compile;RootName:FIC
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||FIC_compile_log.log;liberoaction://open_report/file/FIC_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:FIC
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||FIC_layout_log.log;liberoaction://open_report/file/FIC_layout_log.log||(null);(null)
Implementation;Generate BitStream;RootName:FIC
Implementation;Generate BitStream||(null)||Please refer to the log file for details||FIC_generateBitstream.log;liberoaction://open_report/file/FIC_generateBitstream.log||(null);(null)
HelpInfo,E:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis||(null)||Error: Component(s) 'FIC' needs to be generated before running synthesis||(null);(null)||(null);(null)
