

================================================================
== Vitis HLS Report for 'runOne'
================================================================
* Date:           Wed Jan 17 08:24:22 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.292 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_781_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 55 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.35>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%testCaseIdx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %testCaseIdx" [DynMap/DynMap_4HLS.cpp:775]   --->   Operation 60 'read' 'testCaseIdx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln776 = sext i8 %testCaseIdx_read" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 61 'sext' 'sext_ln776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.78ns)   --->   "%mul_ln776 = mul i18 %sext_ln776, i18 342" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 62 'mul' 'mul_ln776' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i18 %mul_ln776" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 63 'trunc' 'trunc_ln776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.55ns)   --->   "%sub_ln776 = sub i17 0, i17 %trunc_ln776" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 64 'sub' 'sub_ln776' <Predicate = true> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %testCaseIdx_read, i32 7" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 65 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%tmp_1_cast = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln776, i32 12, i32 16" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 66 'partselect' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2_cast = partselect i5 @_ssdm_op_PartSelect.i5.i18.i32.i32, i18 %mul_ln776, i32 12, i32 16" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 67 'partselect' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776_1)   --->   "%select_ln776 = select i1 %tmp, i5 %tmp_1_cast, i5 %tmp_2_cast" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 68 'select' 'select_ln776' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln776_1 = sub i5 0, i5 %select_ln776" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 69 'sub' 'sub_ln776_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [12/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 70 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%select_ln776_1 = select i1 %tmp, i5 %sub_ln776_1, i5 %tmp_2_cast" [DynMap/DynMap_4HLS.cpp:776]   --->   Operation 71 'select' 'select_ln776_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [11/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 72 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln778 = trunc i5 %select_ln776_1" [DynMap/DynMap_4HLS.cpp:778]   --->   Operation 73 'trunc' 'trunc_ln778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln757 = store i3 %trunc_ln778, i3 %kernel_idx" [DynMap/DynMap_4HLS.cpp:757]   --->   Operation 74 'store' 'store_ln757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln776_1, i32 1, i32 4" [DynMap/DynMap_4HLS.cpp:758]   --->   Operation 75 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.96ns)   --->   "%icmp_ln758 = icmp_eq  i4 %tmp_1, i4 0" [DynMap/DynMap_4HLS.cpp:758]   --->   Operation 76 'icmp' 'icmp_ln758' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 77 [10/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 77 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 78 [9/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 78 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 79 [8/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 79 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 80 [7/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 80 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 81 [6/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 81 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 82 [5/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 82 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 83 [4/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 83 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 84 [3/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 84 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 85 [2/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 85 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.96>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 87 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %testCaseIdx"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %testCaseIdx, void @empty_25, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/12] (2.77ns)   --->   "%j = srem i8 %testCaseIdx_read, i8 12" [DynMap/DynMap_4HLS.cpp:777]   --->   Operation 90 'srem' 'j' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln778_1 = trunc i8 %j" [DynMap/DynMap_4HLS.cpp:778]   --->   Operation 91 'trunc' 'trunc_ln778_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %j, i32 2, i32 4" [DynMap/DynMap_4HLS.cpp:764]   --->   Operation 92 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.98ns)   --->   "%icmp_ln764 = icmp_slt  i3 %tmp_2, i3 1" [DynMap/DynMap_4HLS.cpp:764]   --->   Operation 93 'icmp' 'icmp_ln764' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln758 = br i1 %icmp_ln758, void, void" [DynMap/DynMap_4HLS.cpp:758]   --->   Operation 94 'br' 'br_ln758' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (1.02ns)   --->   "%add_ln763 = add i5 %select_ln776_1, i5 30" [DynMap/DynMap_4HLS.cpp:763]   --->   Operation 95 'add' 'add_ln763' <Predicate = (!icmp_ln758)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln763, i32 1, i32 4" [DynMap/DynMap_4HLS.cpp:763]   --->   Operation 96 'partselect' 'tmp_3' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.96ns)   --->   "%icmp_ln763 = icmp_eq  i4 %tmp_3, i4 0" [DynMap/DynMap_4HLS.cpp:763]   --->   Operation 97 'icmp' 'icmp_ln763' <Predicate = (!icmp_ln758)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln763 = br i1 %icmp_ln763, void, void" [DynMap/DynMap_4HLS.cpp:763]   --->   Operation 98 'br' 'br_ln763' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.02ns)   --->   "%add_ln769 = add i5 %trunc_ln778_1, i5 8" [DynMap/DynMap_4HLS.cpp:769]   --->   Operation 99 'add' 'add_ln769' <Predicate = (!icmp_ln758 & !icmp_ln763)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (1.40ns)   --->   "%store_ln769 = store i5 %add_ln769, i5 %shape_idx" [DynMap/DynMap_4HLS.cpp:769]   --->   Operation 100 'store' 'store_ln769' <Predicate = (!icmp_ln758 & !icmp_ln763)> <Delay = 1.40>
ST_12 : Operation 101 [1/1] (1.40ns)   --->   "%br_ln0 = br void %_Z26kernel_shape_idx_generatorcc.exit"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln758 & !icmp_ln763)> <Delay = 1.40>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln764 = br i1 %icmp_ln764, void, void" [DynMap/DynMap_4HLS.cpp:764]   --->   Operation 102 'br' 'br_ln764' <Predicate = (!icmp_ln758 & icmp_ln763)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %j, i32 3, i32 4" [DynMap/DynMap_4HLS.cpp:765]   --->   Operation 103 'partselect' 'tmp_8' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.50ns)   --->   "%icmp_ln765 = icmp_eq  i2 %tmp_8, i2 1" [DynMap/DynMap_4HLS.cpp:765]   --->   Operation 104 'icmp' 'icmp_ln765' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln765 = br i1 %icmp_ln765, void, void" [DynMap/DynMap_4HLS.cpp:765]   --->   Operation 105 'br' 'br_ln765' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.02ns)   --->   "%add_ln765 = add i5 %trunc_ln778_1, i5 4" [DynMap/DynMap_4HLS.cpp:765]   --->   Operation 106 'add' 'add_ln765' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764 & !icmp_ln765)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (1.40ns)   --->   "%store_ln765 = store i5 %add_ln765, i5 %shape_idx" [DynMap/DynMap_4HLS.cpp:765]   --->   Operation 107 'store' 'store_ln765' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764 & !icmp_ln765)> <Delay = 1.40>
ST_12 : Operation 108 [1/1] (1.40ns)   --->   "%br_ln765 = br void %_Z26kernel_shape_idx_generatorcc.exit" [DynMap/DynMap_4HLS.cpp:765]   --->   Operation 108 'br' 'br_ln765' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764 & !icmp_ln765)> <Delay = 1.40>
ST_12 : Operation 109 [1/1] (1.02ns)   --->   "%add_ln766 = add i5 %trunc_ln778_1, i5 8" [DynMap/DynMap_4HLS.cpp:766]   --->   Operation 109 'add' 'add_ln766' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764 & icmp_ln765)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (1.40ns)   --->   "%store_ln766 = store i5 %add_ln766, i5 %shape_idx" [DynMap/DynMap_4HLS.cpp:766]   --->   Operation 110 'store' 'store_ln766' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764 & icmp_ln765)> <Delay = 1.40>
ST_12 : Operation 111 [1/1] (1.40ns)   --->   "%br_ln0 = br void %_Z26kernel_shape_idx_generatorcc.exit"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln758 & icmp_ln763 & !icmp_ln764 & icmp_ln765)> <Delay = 1.40>
ST_12 : Operation 112 [1/1] (1.02ns)   --->   "%add_ln764 = add i5 %trunc_ln778_1, i5 4" [DynMap/DynMap_4HLS.cpp:764]   --->   Operation 112 'add' 'add_ln764' <Predicate = (!icmp_ln758 & icmp_ln763 & icmp_ln764)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (1.40ns)   --->   "%store_ln764 = store i5 %add_ln764, i5 %shape_idx" [DynMap/DynMap_4HLS.cpp:764]   --->   Operation 113 'store' 'store_ln764' <Predicate = (!icmp_ln758 & icmp_ln763 & icmp_ln764)> <Delay = 1.40>
ST_12 : Operation 114 [1/1] (1.40ns)   --->   "%br_ln764 = br void %_Z26kernel_shape_idx_generatorcc.exit" [DynMap/DynMap_4HLS.cpp:764]   --->   Operation 114 'br' 'br_ln764' <Predicate = (!icmp_ln758 & icmp_ln763 & icmp_ln764)> <Delay = 1.40>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln759 = br i1 %icmp_ln764, void, void" [DynMap/DynMap_4HLS.cpp:759]   --->   Operation 115 'br' 'br_ln759' <Predicate = (icmp_ln758)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %j, i32 3, i32 4" [DynMap/DynMap_4HLS.cpp:760]   --->   Operation 116 'partselect' 'tmp_6' <Predicate = (icmp_ln758 & !icmp_ln764)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.50ns)   --->   "%icmp_ln760 = icmp_eq  i2 %tmp_6, i2 1" [DynMap/DynMap_4HLS.cpp:760]   --->   Operation 117 'icmp' 'icmp_ln760' <Predicate = (icmp_ln758 & !icmp_ln764)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln760 = br i1 %icmp_ln760, void, void" [DynMap/DynMap_4HLS.cpp:760]   --->   Operation 118 'br' 'br_ln760' <Predicate = (icmp_ln758 & !icmp_ln764)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (1.40ns)   --->   "%store_ln760 = store i5 %trunc_ln778_1, i5 %shape_idx" [DynMap/DynMap_4HLS.cpp:760]   --->   Operation 119 'store' 'store_ln760' <Predicate = (icmp_ln758 & !icmp_ln764 & !icmp_ln760)> <Delay = 1.40>
ST_12 : Operation 120 [1/1] (1.40ns)   --->   "%br_ln760 = br void %_Z26kernel_shape_idx_generatorcc.exit" [DynMap/DynMap_4HLS.cpp:760]   --->   Operation 120 'br' 'br_ln760' <Predicate = (icmp_ln758 & !icmp_ln764 & !icmp_ln760)> <Delay = 1.40>
ST_12 : Operation 121 [1/1] (1.02ns)   --->   "%add_ln761 = add i5 %trunc_ln778_1, i5 8" [DynMap/DynMap_4HLS.cpp:761]   --->   Operation 121 'add' 'add_ln761' <Predicate = (icmp_ln758 & !icmp_ln764 & icmp_ln760)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (1.40ns)   --->   "%store_ln761 = store i5 %add_ln761, i5 %shape_idx" [DynMap/DynMap_4HLS.cpp:761]   --->   Operation 122 'store' 'store_ln761' <Predicate = (icmp_ln758 & !icmp_ln764 & icmp_ln760)> <Delay = 1.40>
ST_12 : Operation 123 [1/1] (1.40ns)   --->   "%br_ln0 = br void %_Z26kernel_shape_idx_generatorcc.exit"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln758 & !icmp_ln764 & icmp_ln760)> <Delay = 1.40>
ST_12 : Operation 124 [1/1] (1.40ns)   --->   "%store_ln759 = store i5 %trunc_ln778_1, i5 %shape_idx" [DynMap/DynMap_4HLS.cpp:759]   --->   Operation 124 'store' 'store_ln759' <Predicate = (icmp_ln758 & icmp_ln764)> <Delay = 1.40>
ST_12 : Operation 125 [1/1] (1.40ns)   --->   "%br_ln759 = br void %_Z26kernel_shape_idx_generatorcc.exit" [DynMap/DynMap_4HLS.cpp:759]   --->   Operation 125 'br' 'br_ln759' <Predicate = (icmp_ln758 & icmp_ln764)> <Delay = 1.40>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%empty = phi i5 %trunc_ln778_1, void, i5 %add_ln761, void, i5 %trunc_ln778_1, void, i5 %add_ln769, void, i5 %add_ln764, void, i5 %add_ln766, void, i5 %add_ln765, void" [DynMap/DynMap_4HLS.cpp:778]   --->   Operation 126 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%startII_1 = alloca i32 1"   --->   Operation 127 'alloca' 'startII_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%storemerge2 = alloca i32 1"   --->   Operation 128 'alloca' 'storemerge2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln749 = zext i5 %select_ln776_1" [DynMap/DynMap_4HLS.cpp:749]   --->   Operation 129 'zext' 'zext_ln749' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%DFG_NodesCount_kernels_values_addr = getelementptr i6 %DFG_NodesCount_kernels_values, i64 0, i64 %zext_ln749" [DynMap/DynMap_4HLS.cpp:749]   --->   Operation 130 'getelementptr' 'DFG_NodesCount_kernels_values_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [2/2] (1.75ns)   --->   "%DFG_NodesCount_kernels_values_load = load i3 %DFG_NodesCount_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:749]   --->   Operation 131 'load' 'DFG_NodesCount_kernels_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6> <ROM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i5 %empty" [DynMap/DynMap_4HLS.cpp:750]   --->   Operation 132 'zext' 'zext_ln750' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_addr = getelementptr i4 %CGRA_NumTiles_shapes_values, i64 0, i64 %zext_ln750" [DynMap/DynMap_4HLS.cpp:750]   --->   Operation 133 'getelementptr' 'CGRA_NumTiles_shapes_values_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [2/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:750]   --->   Operation 134 'load' 'CGRA_NumTiles_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>
ST_12 : Operation 135 [1/1] (1.29ns)   --->   "%store_ln781 = store i8 1, i8 %storemerge2" [DynMap/DynMap_4HLS.cpp:781]   --->   Operation 135 'store' 'store_ln781' <Predicate = true> <Delay = 1.29>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 136 [1/2] (1.75ns)   --->   "%DFG_NodesCount_kernels_values_load = load i3 %DFG_NodesCount_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:749]   --->   Operation 136 'load' 'DFG_NodesCount_kernels_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6> <ROM>
ST_13 : Operation 137 [1/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:750]   --->   Operation 137 'load' 'CGRA_NumTiles_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>

State 14 <SV = 13> <Delay = 7.17>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln752 = zext i6 %DFG_NodesCount_kernels_values_load" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 138 'zext' 'zext_ln752' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [5/5] (7.17ns)   --->   "%conv5_i = sitodp i32 %zext_ln752" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 139 'sitodp' 'conv5_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln752_1 = zext i4 %CGRA_NumTiles_shapes_values_load" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 140 'zext' 'zext_ln752_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [5/5] (7.17ns)   --->   "%conv7_i = sitodp i32 %zext_ln752_1" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 141 'sitodp' 'conv7_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.17>
ST_15 : Operation 142 [4/5] (7.17ns)   --->   "%conv5_i = sitodp i32 %zext_ln752" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 142 'sitodp' 'conv5_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 143 [4/5] (7.17ns)   --->   "%conv7_i = sitodp i32 %zext_ln752_1" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 143 'sitodp' 'conv7_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.17>
ST_16 : Operation 144 [3/5] (7.17ns)   --->   "%conv5_i = sitodp i32 %zext_ln752" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 144 'sitodp' 'conv5_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 145 [3/5] (7.17ns)   --->   "%conv7_i = sitodp i32 %zext_ln752_1" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 145 'sitodp' 'conv7_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.17>
ST_17 : Operation 146 [2/5] (7.17ns)   --->   "%conv5_i = sitodp i32 %zext_ln752" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 146 'sitodp' 'conv5_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 147 [2/5] (7.17ns)   --->   "%conv7_i = sitodp i32 %zext_ln752_1" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 147 'sitodp' 'conv7_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.17>
ST_18 : Operation 148 [1/5] (7.17ns)   --->   "%conv5_i = sitodp i32 %zext_ln752" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 148 'sitodp' 'conv5_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 149 [1/5] (7.17ns)   --->   "%conv7_i = sitodp i32 %zext_ln752_1" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 149 'sitodp' 'conv7_i' <Predicate = true> <Delay = 7.17> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.77>
ST_19 : Operation 150 [31/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 150 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.77>
ST_20 : Operation 151 [30/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 151 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.77>
ST_21 : Operation 152 [29/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 152 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.77>
ST_22 : Operation 153 [28/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 153 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.77>
ST_23 : Operation 154 [27/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 154 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.77>
ST_24 : Operation 155 [26/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 155 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.77>
ST_25 : Operation 156 [25/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 156 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.77>
ST_26 : Operation 157 [24/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 157 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.77>
ST_27 : Operation 158 [23/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 158 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.77>
ST_28 : Operation 159 [22/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 159 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.77>
ST_29 : Operation 160 [21/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 160 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.77>
ST_30 : Operation 161 [20/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 161 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.77>
ST_31 : Operation 162 [19/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 162 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.77>
ST_32 : Operation 163 [18/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 163 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.77>
ST_33 : Operation 164 [17/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 164 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.77>
ST_34 : Operation 165 [16/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 165 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.77>
ST_35 : Operation 166 [15/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 166 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.77>
ST_36 : Operation 167 [14/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 167 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.77>
ST_37 : Operation 168 [13/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 168 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.77>
ST_38 : Operation 169 [12/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 169 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.77>
ST_39 : Operation 170 [11/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 170 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.77>
ST_40 : Operation 171 [10/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 171 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.77>
ST_41 : Operation 172 [9/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 172 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.77>
ST_42 : Operation 173 [8/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 173 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.77>
ST_43 : Operation 174 [7/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 174 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.77>
ST_44 : Operation 175 [6/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 175 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.77>
ST_45 : Operation 176 [5/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 176 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.77>
ST_46 : Operation 177 [4/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 177 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.77>
ST_47 : Operation 178 [3/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 178 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.77>
ST_48 : Operation 179 [2/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 179 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.77>
ST_49 : Operation 180 [1/31] (6.77ns)   --->   "%dc = ddiv i64 %conv5_i, i64 %conv7_i" [DynMap/DynMap_4HLS.cpp:752]   --->   Operation 180 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.77>
ST_50 : Operation 181 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 181 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 182 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 183 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i64 %data_V"   --->   Operation 184 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 185 [1/1] (0.00ns)   --->   "%index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 52, i32 57"   --->   Operation 185 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index"   --->   Operation 186 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 187 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln541" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7]   --->   Operation 187 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 188 [2/2] (2.77ns)   --->   "%mask = load i6 %mask_table_addr" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7]   --->   Operation 188 'load' 'mask' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_50 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_2 = trunc i64 %data_V"   --->   Operation 189 'trunc' 'p_Result_2' <Predicate = true> <Delay = 0.00>

State 51 <SV = 50> <Delay = 2.77>
ST_51 : Operation 190 [1/2] (2.77ns)   --->   "%mask = load i6 %mask_table_addr" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7]   --->   Operation 190 'load' 'mask' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>

State 52 <SV = 51> <Delay = 5.84>
ST_52 : Operation 191 [1/1] (1.88ns)   --->   "%icmp_ln1034 = icmp_ult  i11 %tmp_20, i11 1023"   --->   Operation 191 'icmp' 'icmp_ln1034' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 192 [1/1] (1.88ns)   --->   "%icmp_ln1034_1 = icmp_ugt  i11 %tmp_20, i11 1075"   --->   Operation 192 'icmp' 'icmp_ln1034_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 193 [1/1] (2.20ns)   --->   "%icmp_ln1018 = icmp_eq  i52 %tmp_21, i52 0"   --->   Operation 193 'icmp' 'icmp_ln1018' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 194 [1/1] (1.88ns)   --->   "%icmp_ln1018_1 = icmp_eq  i11 %tmp_20, i11 0"   --->   Operation 194 'icmp' 'icmp_ln1018_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%and_ln21 = and i1 %icmp_ln1018, i1 %icmp_ln1018_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7]   --->   Operation 195 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i52 %mask" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:30->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7]   --->   Operation 196 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 0"   --->   Operation 197 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%bitcast_ln524 = bitcast i64 %p_Result_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:524]   --->   Operation 198 'bitcast' 'bitcast_ln524' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_2"   --->   Operation 199 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 200 [1/1] (2.66ns)   --->   "%data_V_1 = add i64 %zext_ln30, i64 %zext_ln368"   --->   Operation 200 'add' 'data_V_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 201 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 202 'partselect' 'tmp_22' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_52 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%tmp_23 = trunc i64 %data_V_1"   --->   Operation 203 'trunc' 'tmp_23' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_52 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%xs_sign_V = or i1 %p_Result_s, i1 %p_Result_3"   --->   Operation 204 'or' 'xs_sign_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%xs_exp_V = select i1 %p_Result_s, i11 %tmp_20, i11 %tmp_22"   --->   Operation 205 'select' 'xs_exp_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%xs_sig_V_3 = select i1 %p_Result_s, i52 %tmp_21, i52 %tmp_23"   --->   Operation 206 'select' 'xs_sig_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%xor_ln1496 = xor i52 %mask, i52 4503599627370495"   --->   Operation 207 'xor' 'xor_ln1496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%xs_sig_V = and i52 %xs_sig_V_3, i52 %xor_ln1496"   --->   Operation 208 'and' 'xs_sig_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln524_1)   --->   "%p_Result_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %xs_sign_V, i11 %xs_exp_V, i52 %xs_sig_V"   --->   Operation 209 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 210 [1/1] (0.83ns) (out node of the LUT)   --->   "%bitcast_ln524_1 = bitcast i64 %p_Result_4" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:524]   --->   Operation 210 'bitcast' 'bitcast_ln524_1' <Predicate = true> <Delay = 0.83>
ST_52 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %p_Result_s, i1 %and_ln21" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7]   --->   Operation 211 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%and_ln21_1 = and i1 %icmp_ln1034, i1 %or_ln21" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7]   --->   Operation 212 'and' 'and_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 213 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %and_ln21_1, i64 %bitcast_ln524, i64 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7]   --->   Operation 213 'select' 'select_ln21' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln1034)   --->   "%or_ln1034 = or i1 %icmp_ln1034, i1 %icmp_ln1034_1"   --->   Operation 214 'or' 'or_ln1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 215 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln1034 = select i1 %or_ln1034, i64 %select_ln21, i64 %bitcast_ln524_1"   --->   Operation 215 'select' 'select_ln1034' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%xor_ln1034 = xor i1 %icmp_ln1034, i1 1"   --->   Operation 216 'xor' 'xor_ln1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%and_ln1034 = and i1 %icmp_ln1034_1, i1 %xor_ln1034"   --->   Operation 217 'and' 'and_ln1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 218 [1/1] (1.17ns) (out node of the LUT)   --->   "%dc_1 = select i1 %and_ln1034, i64 %dc, i64 %select_ln1034"   --->   Operation 218 'select' 'dc_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.63>
ST_53 : Operation 219 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 219 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 220 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 221 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i64 %data_V_2"   --->   Operation 222 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 223 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_25, i1 0"   --->   Operation 223 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 224 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_24" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 225 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 226 [1/1] (1.48ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 226 'add' 'add_ln513' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 227 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 227 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 228 [1/1] (1.48ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_24"   --->   Operation 228 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 229 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 230 [1/1] (0.59ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 230 'select' 'ush' <Predicate = true> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 231 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 232 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i113 %zext_ln15, i113 %zext_ln1340"   --->   Operation 233 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i113 %zext_ln15, i113 %zext_ln1340"   --->   Operation 234 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V, i32 53"   --->   Operation 235 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp_18"   --->   Operation 236 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_1, i32 53, i32 60"   --->   Operation 237 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 238 [1/1] (3.56ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln671, i8 %tmp_4"   --->   Operation 238 'select' 'val' <Predicate = true> <Delay = 3.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.93>
ST_54 : Operation 239 [1/1] (1.30ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 239 'sub' 'result_V_2' <Predicate = (p_Result_5)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 240 [1/1] (0.44ns)   --->   "%result_V = select i1 %p_Result_5, i8 %result_V_2, i8 %val" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 240 'select' 'result_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i8 %result_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 241 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %result_V, i32 2, i32 7" [E:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 242 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 243 [1/1] (1.07ns)   --->   "%icmp_ln224 = icmp_slt  i6 %tmp_19, i6 1" [E:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 243 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 244 [1/1] (0.80ns)   --->   "%startII = select i1 %icmp_ln224, i7 4, i7 %trunc_ln59" [DynMap/DynMap_4HLS.cpp:753]   --->   Operation 244 'select' 'startII' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln779 = zext i7 %startII" [DynMap/DynMap_4HLS.cpp:779]   --->   Operation 245 'zext' 'zext_ln779' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 246 [1/1] (1.29ns)   --->   "%store_ln781 = store i8 %zext_ln779, i8 %startII_1" [DynMap/DynMap_4HLS.cpp:781]   --->   Operation 246 'store' 'store_ln781' <Predicate = true> <Delay = 1.29>
ST_54 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln781 = br void" [DynMap/DynMap_4HLS.cpp:781]   --->   Operation 247 'br' 'br_ln781' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 248 [1/1] (0.00ns)   --->   "%storemerge2_load = load i8 %storemerge2" [DynMap/DynMap_4HLS.cpp:780]   --->   Operation 248 'load' 'storemerge2_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln780 = store i8 %storemerge2_load, i8 %threshold" [DynMap/DynMap_4HLS.cpp:780]   --->   Operation 249 'store' 'store_ln780' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 250 [2/2] (0.00ns)   --->   "%call_ln784 = call void @Reset, i8 %IDX_pd, i4 %idx_pd_r, i7 %IDX_pd_modulo, i8 %IDX_pd_bypass, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i4 %predTile1, i5 %bypassSrcTile, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i3 %kernel_idx, i6 %DFG_NodesCount_kernels_values, i8 %bypassOpt_wrAddr, i8 %predecessors, i8 %placement_dynamic_bypass, i1 %placement_dynamic_occupy, i1 %placement_dynamic_bypass_occupy, i6 %placement_static_kernels_values, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values, i6 %dependency_predecessors_kernels_values1, i8 %dependency_predecessor_values, i7 %dependency_successors_kernels_values1, i8 %dependency_successor_values, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:784]   --->   Operation 250 'call' 'call_ln784' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 251 [1/1] (0.00ns)   --->   "%startII_4 = load i8 %startII_1" [DynMap/DynMap_4HLS.cpp:792]   --->   Operation 251 'load' 'startII_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln783 = store i8 %startII_4, i8 %DynamicPlacement_II" [DynMap/DynMap_4HLS.cpp:783]   --->   Operation 252 'store' 'store_ln783' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln784 = call void @Reset, i8 %IDX_pd, i4 %idx_pd_r, i7 %IDX_pd_modulo, i8 %IDX_pd_bypass, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i4 %predTile1, i5 %bypassSrcTile, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i3 %kernel_idx, i6 %DFG_NodesCount_kernels_values, i8 %bypassOpt_wrAddr, i8 %predecessors, i8 %placement_dynamic_bypass, i1 %placement_dynamic_occupy, i1 %placement_dynamic_bypass_occupy, i6 %placement_static_kernels_values, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values, i6 %dependency_predecessors_kernels_values1, i8 %dependency_predecessor_values, i7 %dependency_successors_kernels_values1, i8 %dependency_successor_values, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:784]   --->   Operation 253 'call' 'call_ln784' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 254 [2/2] (0.00ns)   --->   "%success = call i1 @dynamic_placement_routing, i8 %curOpt_idx, i3 %kernel_idx, i6 %DFG_NodesCount_kernels_values, i8 %IDX_pd, i8 %dependency_predecessor_values, i8 %predecessors_wrAddr, i6 %placement_static_kernels_values, i1 %placement_done_values, i6 %predOpt_idx_List, i8 %predecessors, i8 %placement_dynamic_dict_Opt2PC_values, i8 %predsNum, i8 %threshold, i4 %placement_static_Opt2Tile_kernels_values1, i4 %placement_static_Tile2Level_keys, i2 %placement_static_Tile2Level_values, i5 %shape_idx, i2 %allocated_tiles_Maxlevels_dynamic_shapes_values, i8 %curOptPotentialPlacement_wrAddr, i4 %allocated_tiles_levelsValidLen_shapes_values, i4 %allocated_tiles_levels_dynamic_shapes_values, i5 %curOptPotentialPlacement, i4 %CGRA_NumTiles_shapes_values, i8 %potentialPlacement_wrAddr_List_0, i8 %potentialPlacement_wrAddr_List_1, i5 %placement_dynamic_dict_Opt2Tile_values, i2 %Tile2XY_0, i2 %Tile2XY_1, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges, i8 %DynamicPlacement_II, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %placement_dynamic_dict_Opt2Tile_keys, i4 %predTile1, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i7 %bypassSrcOpt_keyIdx, i5 %bypassSrcTile, i7 %bypassTgtOpt_keyIdx, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i8 %bypassOptIdx, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %IDX_pd_bypass, i1 %bpsStride_0, i1 %bpsStride_1, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %dependency_successor_values" [DynMap/DynMap_4HLS.cpp:785]   --->   Operation 254 'call' 'success' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 1.75>
ST_58 : Operation 255 [1/2] (0.00ns)   --->   "%success = call i1 @dynamic_placement_routing, i8 %curOpt_idx, i3 %kernel_idx, i6 %DFG_NodesCount_kernels_values, i8 %IDX_pd, i8 %dependency_predecessor_values, i8 %predecessors_wrAddr, i6 %placement_static_kernels_values, i1 %placement_done_values, i6 %predOpt_idx_List, i8 %predecessors, i8 %placement_dynamic_dict_Opt2PC_values, i8 %predsNum, i8 %threshold, i4 %placement_static_Opt2Tile_kernels_values1, i4 %placement_static_Tile2Level_keys, i2 %placement_static_Tile2Level_values, i5 %shape_idx, i2 %allocated_tiles_Maxlevels_dynamic_shapes_values, i8 %curOptPotentialPlacement_wrAddr, i4 %allocated_tiles_levelsValidLen_shapes_values, i4 %allocated_tiles_levels_dynamic_shapes_values, i5 %curOptPotentialPlacement, i4 %CGRA_NumTiles_shapes_values, i8 %potentialPlacement_wrAddr_List_0, i8 %potentialPlacement_wrAddr_List_1, i5 %placement_dynamic_dict_Opt2Tile_values, i2 %Tile2XY_0, i2 %Tile2XY_1, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges, i8 %DynamicPlacement_II, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %placement_dynamic_dict_Opt2Tile_keys, i4 %predTile1, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i7 %bypassSrcOpt_keyIdx, i5 %bypassSrcTile, i7 %bypassTgtOpt_keyIdx, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i8 %bypassOptIdx, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %IDX_pd_bypass, i1 %bpsStride_0, i1 %bpsStride_1, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %dependency_successor_values" [DynMap/DynMap_4HLS.cpp:785]   --->   Operation 255 'call' 'success' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln787 = br i1 %success, void, void" [DynMap/DynMap_4HLS.cpp:787]   --->   Operation 256 'br' 'br_ln787' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 257 [1/1] (0.00ns)   --->   "%kernel_idx_load = load i3 %kernel_idx" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 257 'load' 'kernel_idx_load' <Predicate = (!success)> <Delay = 0.00>
ST_58 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i3 %kernel_idx_load" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 258 'zext' 'zext_ln791' <Predicate = (!success)> <Delay = 0.00>
ST_58 : Operation 259 [1/1] (0.00ns)   --->   "%DFG_NodesCount_kernels_values_addr_1 = getelementptr i6 %DFG_NodesCount_kernels_values, i64 0, i64 %zext_ln791" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 259 'getelementptr' 'DFG_NodesCount_kernels_values_addr_1' <Predicate = (!success)> <Delay = 0.00>
ST_58 : Operation 260 [2/2] (1.75ns)   --->   "%DFG_NodesCount_kernels_values_load_1 = load i3 %DFG_NodesCount_kernels_values_addr_1" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 260 'load' 'DFG_NodesCount_kernels_values_load_1' <Predicate = (!success)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6> <ROM>
ST_58 : Operation 261 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load = load i8 %DynamicPlacement_II" [DynMap/DynMap_4HLS.cpp:799]   --->   Operation 261 'load' 'DynamicPlacement_II_load' <Predicate = (success)> <Delay = 0.00>
ST_58 : Operation 262 [1/1] (0.00ns)   --->   "%ret_ln799 = ret i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:799]   --->   Operation 262 'ret' 'ret_ln799' <Predicate = (success)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 4.81>
ST_59 : Operation 263 [1/1] (0.00ns)   --->   "%specloopname_ln791 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 263 'specloopname' 'specloopname_ln791' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 264 [1/1] (0.00ns)   --->   "%threshold_load = load i8 %threshold" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 264 'load' 'threshold_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 265 [1/2] (1.75ns)   --->   "%DFG_NodesCount_kernels_values_load_1 = load i3 %DFG_NodesCount_kernels_values_addr_1" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 265 'load' 'DFG_NodesCount_kernels_values_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6> <ROM>
ST_59 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln791_1 = zext i6 %DFG_NodesCount_kernels_values_load_1" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 266 'zext' 'zext_ln791_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 267 [1/1] (1.31ns)   --->   "%icmp_ln791 = icmp_slt  i8 %threshold_load, i8 %zext_ln791_1" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 267 'icmp' 'icmp_ln791' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 268 [1/1] (1.30ns)   --->   "%add_ln795 = add i8 %threshold_load, i8 1" [DynMap/DynMap_4HLS.cpp:795]   --->   Operation 268 'add' 'add_ln795' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 269 [1/1] (1.30ns)   --->   "%startII_5 = add i8 %startII_4, i8 1" [DynMap/DynMap_4HLS.cpp:792]   --->   Operation 269 'add' 'startII_5' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 270 [1/1] (0.44ns)   --->   "%select_ln791 = select i1 %icmp_ln791, i8 %add_ln795, i8 1" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 270 'select' 'select_ln791' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 271 [1/1] (0.44ns)   --->   "%startII_6 = select i1 %icmp_ln791, i8 %startII_4, i8 %startII_5" [DynMap/DynMap_4HLS.cpp:791]   --->   Operation 271 'select' 'startII_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 272 [1/1] (1.29ns)   --->   "%store_ln781 = store i8 %select_ln791, i8 %storemerge2" [DynMap/DynMap_4HLS.cpp:781]   --->   Operation 272 'store' 'store_ln781' <Predicate = true> <Delay = 1.29>
ST_59 : Operation 273 [1/1] (1.29ns)   --->   "%store_ln781 = store i8 %startII_6, i8 %startII_1" [DynMap/DynMap_4HLS.cpp:781]   --->   Operation 273 'store' 'store_ln781' <Predicate = true> <Delay = 1.29>
ST_59 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln781 = br void" [DynMap/DynMap_4HLS.cpp:781]   --->   Operation 274 'br' 'br_ln781' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.36ns
The critical path consists of the following:
	wire read operation ('testCaseIdx', DynMap/DynMap_4HLS.cpp:775) on port 'testCaseIdx' (DynMap/DynMap_4HLS.cpp:775) [65]  (0 ns)
	'mul' operation ('mul_ln776', DynMap/DynMap_4HLS.cpp:776) [67]  (3.78 ns)
	'sub' operation ('sub_ln776', DynMap/DynMap_4HLS.cpp:776) [69]  (1.55 ns)
	'select' operation ('select_ln776', DynMap/DynMap_4HLS.cpp:776) [73]  (0 ns)
	'sub' operation ('sub_ln776_1', DynMap/DynMap_4HLS.cpp:776) [74]  (1.02 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 3>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 5>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 6>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 7>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 8>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 9>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 10>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)

 <State 12>: 6.96ns
The critical path consists of the following:
	'srem' operation ('j', DynMap/DynMap_4HLS.cpp:777) [76]  (2.78 ns)
	'add' operation ('add_ln764', DynMap/DynMap_4HLS.cpp:764) [109]  (1.02 ns)
	multiplexor before 'phi' operation ('empty', DynMap/DynMap_4HLS.cpp:778) with incoming values : ('j', DynMap/DynMap_4HLS.cpp:778) ('add_ln769', DynMap/DynMap_4HLS.cpp:769) ('add_ln765', DynMap/DynMap_4HLS.cpp:765) ('add_ln766', DynMap/DynMap_4HLS.cpp:766) ('add_ln764', DynMap/DynMap_4HLS.cpp:764) ('add_ln761', DynMap/DynMap_4HLS.cpp:761) [129]  (1.41 ns)
	'phi' operation ('empty', DynMap/DynMap_4HLS.cpp:778) with incoming values : ('j', DynMap/DynMap_4HLS.cpp:778) ('add_ln769', DynMap/DynMap_4HLS.cpp:769) ('add_ln765', DynMap/DynMap_4HLS.cpp:765) ('add_ln766', DynMap/DynMap_4HLS.cpp:766) ('add_ln764', DynMap/DynMap_4HLS.cpp:764) ('add_ln761', DynMap/DynMap_4HLS.cpp:761) [129]  (0 ns)
	'getelementptr' operation ('CGRA_NumTiles_shapes_values_addr', DynMap/DynMap_4HLS.cpp:750) [136]  (0 ns)
	'load' operation ('CGRA_NumTiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:750) on array 'CGRA_NumTiles_shapes_values' [137]  (1.75 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'load' operation ('DFG_NodesCount_kernels_values_load', DynMap/DynMap_4HLS.cpp:749) on array 'DFG_NodesCount_kernels_values' [134]  (1.75 ns)

 <State 14>: 7.17ns
The critical path consists of the following:
	'sitodp' operation ('conv5_i', DynMap/DynMap_4HLS.cpp:752) [139]  (7.17 ns)

 <State 15>: 7.17ns
The critical path consists of the following:
	'sitodp' operation ('conv5_i', DynMap/DynMap_4HLS.cpp:752) [139]  (7.17 ns)

 <State 16>: 7.17ns
The critical path consists of the following:
	'sitodp' operation ('conv5_i', DynMap/DynMap_4HLS.cpp:752) [139]  (7.17 ns)

 <State 17>: 7.17ns
The critical path consists of the following:
	'sitodp' operation ('conv5_i', DynMap/DynMap_4HLS.cpp:752) [139]  (7.17 ns)

 <State 18>: 7.17ns
The critical path consists of the following:
	'sitodp' operation ('conv5_i', DynMap/DynMap_4HLS.cpp:752) [139]  (7.17 ns)

 <State 19>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 20>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 21>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 22>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 23>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 24>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 25>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 26>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 27>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 28>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 29>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 30>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 31>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 32>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 33>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 34>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 35>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 36>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 37>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 38>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 39>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 40>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 41>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 42>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 43>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 44>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 45>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 46>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 47>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 48>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 49>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('x', DynMap/DynMap_4HLS.cpp:752) [142]  (6.78 ns)

 <State 50>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('mask_table_addr', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7) [154]  (0 ns)
	'load' operation ('mask', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7) on array 'mask_table' [155]  (2.77 ns)

 <State 51>: 2.77ns
The critical path consists of the following:
	'load' operation ('mask', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7) on array 'mask_table' [155]  (2.77 ns)

 <State 52>: 5.85ns
The critical path consists of the following:
	'add' operation ('data.V') [161]  (2.67 ns)
	'or' operation ('xs.sign.V') [165]  (0 ns)
	'select' operation ('select_ln1034') [176]  (1.17 ns)
	'select' operation ('x') [179]  (1.17 ns)
	blocking operation 0.839 ns on control path)

 <State 53>: 5.64ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513) [187]  (1.48 ns)
	'select' operation ('ush') [191]  (0.59 ns)
	'shl' operation ('r.V') [195]  (0 ns)
	'select' operation ('val') [199]  (3.57 ns)

 <State 54>: 4.93ns
The critical path consists of the following:
	'sub' operation ('result.V') [200]  (1.31 ns)
	'select' operation ('result.V', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [201]  (0.448 ns)
	'icmp' operation ('icmp_ln224', E:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224) [204]  (1.07 ns)
	'select' operation ('startII', DynMap/DynMap_4HLS.cpp:753) [205]  (0.808 ns)
	'store' operation ('store_ln781', DynMap/DynMap_4HLS.cpp:781) of variable 'zext_ln779', DynMap/DynMap_4HLS.cpp:779 on local variable 'startII' [208]  (1.3 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 1.75ns
The critical path consists of the following:
	'load' operation ('kernel_idx_load', DynMap/DynMap_4HLS.cpp:791) on static variable 'kernel_idx' [221]  (0 ns)
	'getelementptr' operation ('DFG_NodesCount_kernels_values_addr_1', DynMap/DynMap_4HLS.cpp:791) [223]  (0 ns)
	'load' operation ('DFG_NodesCount_kernels_values_load_1', DynMap/DynMap_4HLS.cpp:791) on array 'DFG_NodesCount_kernels_values' [224]  (1.75 ns)

 <State 59>: 4.81ns
The critical path consists of the following:
	'load' operation ('DFG_NodesCount_kernels_values_load_1', DynMap/DynMap_4HLS.cpp:791) on array 'DFG_NodesCount_kernels_values' [224]  (1.75 ns)
	'icmp' operation ('icmp_ln791', DynMap/DynMap_4HLS.cpp:791) [226]  (1.31 ns)
	'select' operation ('select_ln791', DynMap/DynMap_4HLS.cpp:791) [229]  (0.448 ns)
	'store' operation ('store_ln781', DynMap/DynMap_4HLS.cpp:781) of variable 'select_ln791', DynMap/DynMap_4HLS.cpp:791 on local variable 'storemerge2' [231]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
