-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is BitArrayAdderModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity BitArrayAdderModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		I1 : in unsigned (7 downto 0);
		I2 : in unsigned (7 downto 0);
		O : out unsigned (7 downto 0);
		OComb : out unsigned (8 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of BitArrayAdderModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	constant true : std_logic := '1';
	constant false : std_logic := '0';
	signal Inputs_I1 : unsigned(7 downto 0) := (others => '0');
	signal Inputs_I2 : unsigned(7 downto 0) := (others => '0');
	signal NextState_S : unsigned(7 downto 0) := (others => '0');
	signal State_S : unsigned(7 downto 0) := "00000000";
	constant State_SDefault : unsigned(7 downto 0) := "00000000";
	signal BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr : unsigned(9 downto 0) := "0000000000";
	signal BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_1 : signed(9 downto 0) := "0000000000";
	signal BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_2 : signed(9 downto 0) := "0000000000";
	signal BitArrayAdderModule_L19F37T58_Expr : unsigned(9 downto 0) := "0000000000";
	signal BitArrayAdderModule_L19F37T58_Expr_1 : signed(9 downto 0) := "0000000000";
	signal BitArrayAdderModule_L19F37T58_Expr_2 : signed(9 downto 0) := "0000000000";
begin
	process (Clock, NextState_S, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				State_S <= State_SDefault;
			else
				State_S <= NextState_S;
			end if;
		end if;
	end process;
	process (BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_1, BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_2)
	begin
		BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr <= resize(unsigned(signed(resize(BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_1, BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_1'length + 1)) + signed(resize(BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_2, BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_2'length + 1))), BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr'length);
	end process;
	process (BitArrayAdderModule_L19F37T58_Expr_1, BitArrayAdderModule_L19F37T58_Expr_2)
	begin
		BitArrayAdderModule_L19F37T58_Expr <= resize(unsigned(signed(resize(BitArrayAdderModule_L19F37T58_Expr_1, BitArrayAdderModule_L19F37T58_Expr_1'length + 1)) + signed(resize(BitArrayAdderModule_L19F37T58_Expr_2, BitArrayAdderModule_L19F37T58_Expr_2'length + 1))), BitArrayAdderModule_L19F37T58_Expr'length);
	end process;
	process (BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr, State_S)
	begin
		NextState_S <= State_S;
		NextState_S <= BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr(7 downto 0);
	end process;
	process (BitArrayAdderModule_L19F37T58_Expr, I1, I2, Inputs_I1, Inputs_I2, State_S)
	begin
		BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_1(9 downto 8) <= (others => '0');
		BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_1(7 downto 0) <= signed(Inputs_I1);
		BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_2(9 downto 8) <= (others => '0');
		BitArrayAdderModule_L22F9L24T10_BitArrayAdderModule_L23F27T48_Expr_2(7 downto 0) <= signed(Inputs_I2);
		BitArrayAdderModule_L19F37T58_Expr_1(9 downto 8) <= (others => '0');
		BitArrayAdderModule_L19F37T58_Expr_1(7 downto 0) <= signed(Inputs_I1);
		BitArrayAdderModule_L19F37T58_Expr_2(9 downto 8) <= (others => '0');
		BitArrayAdderModule_L19F37T58_Expr_2(7 downto 0) <= signed(Inputs_I2);
		Inputs_I1 <= I1;
		Inputs_I2 <= I2;
		O <= State_S;
		OComb <= BitArrayAdderModule_L19F37T58_Expr(8 downto 0);
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
