INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 07:19:06 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 tehb6/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb6/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.942ns (19.206%)  route 3.963ns (80.793%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 7.204 - 6.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=685, unset)          1.282     1.282    tehb6/clk
    SLICE_X8Y112         FDCE                                         r  tehb6/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.259     1.541 r  tehb6/full_reg_reg/Q
                         net (fo=36, routed)          0.409     1.950    tehb6/full_reg
    SLICE_X6Y112         LUT3 (Prop_lut3_I1_O)        0.043     1.993 r  tehb6/Memory_reg_0_3_0_5_i_3__0/O
                         net (fo=9, routed)           0.384     2.377    tehb6/D[0]
    SLICE_X5Y111         LUT6 (Prop_lut6_I3_O)        0.043     2.420 r  tehb6/dataOutArray[0]0_carry_i_8/O
                         net (fo=2, routed)           0.281     2.701    tehb6/dataOutArray[0]0_carry_i_8_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I5_O)        0.043     2.744 r  tehb6/dataOutArray[0]0_carry_i_1__1/O
                         net (fo=1, routed)           0.366     3.110    cmpi4/DI[2]
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     3.307 f  cmpi4/dataOutArray[0]0_carry/CO[3]
                         net (fo=22, routed)          0.459     3.766    tehb6/CO[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.043     3.809 f  tehb6/full_reg_i_5/O
                         net (fo=6, routed)           0.356     4.165    control_merge7/oehb1/data_reg_reg[5]_1
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.049     4.214 r  control_merge7/oehb1/full_reg_i_3__2/O
                         net (fo=18, routed)          0.396     4.610    control_merge7/oehb1/reg_value_reg_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I3_O)        0.136     4.746 r  control_merge7/oehb1/reg_value_i_2__5/O
                         net (fo=3, routed)           0.320     5.066    fork16/generateBlocks[1].regblock/reg_value_reg_10
    SLICE_X5Y115         LUT6 (Prop_lut6_I2_O)        0.043     5.109 f  fork16/generateBlocks[1].regblock/reg_value_i_2__1/O
                         net (fo=2, routed)           0.183     5.293    fork13/generateBlocks[1].regblock/reg_value_reg_5
    SLICE_X7Y115         LUT6 (Prop_lut6_I1_O)        0.043     5.336 r  fork13/generateBlocks[1].regblock/reg_value_i_4__1/O
                         net (fo=10, routed)          0.390     5.725    oehb4/fifo/data_reg_reg[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I2_O)        0.043     5.768 r  oehb4/fifo/data_reg[5]_i_1/O
                         net (fo=6, routed)           0.418     6.187    tehb6/E[0]
    SLICE_X7Y110         FDCE                                         r  tehb6/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=685, unset)          1.204     7.204    tehb6/clk
    SLICE_X7Y110         FDCE                                         r  tehb6/data_reg_reg[1]/C
                         clock pessimism              0.085     7.289    
                         clock uncertainty           -0.035     7.254    
    SLICE_X7Y110         FDCE (Setup_fdce_C_CE)      -0.201     7.053    tehb6/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  0.866    




