<!doctype html>
<head>
<meta charset="utf-8">
<title>List of capability templates</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="bridge.html">Bridge and Type 1 templates</a>
<a href="capabilities.html">Capabilities templates</a>
</div>
<div class="path">
<a href="index.html">PCIe Modeling Library</a>
&nbsp;/&nbsp;
<a href="dml-template-reference.html">DML template reference</a>
&nbsp;/&nbsp;</div>
<h1>List of capability templates</h1>
<p>These are templates for PCIe (Extended)
Capabilities. Most templates only define the registers with their
standard access restrictions. If additional behavior is required, the user of
the template must implement it manually. Note that the functionality of many
capabilities are out of scope for a functional simulator such as
Simics, in these cases it is usually sufficient to simulate the
registers with their reset values.</p>
<p>The following capability templates define registers and fields, and have
partial or full functional behavior implemented:</p>
<ul>
<li><a href="extended-capabilities.html#address-translation-service-ats-capability-registers">Address Translation Service (ATS) Capability registers</a></li>
<li><a href="extended-capabilities.html#resizable-bar-rbar-capability-registers">Resizable BAR (RBAR) Capability registers</a></li>
<li><a href="extended-capabilities.html#vf-resizable-bar-vfrbar-capability-registers">VF Resizable BAR (VFRBAR) Capability registers</a></li>
<li><a href="extended-capabilities.html#single-root-i-o-virtualization-sr-iov-extended-capability-registers">Single Root I/O Virtualization (SR-IOV) Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#virtual-function-type-0-bank">Virtual Function Type 0 Bank</a></li>
<li><a href="extended-capabilities.html#virtual-function-base-address">Virtual Function Base Address</a></li>
<li><a href="capabilities.html#message-signaled-interrupts-msi-capability-registers">Message Signaled Interrupts (MSI) Capability registers</a></li>
<li><a href="capabilities.html#message-signaled-interrupts-x-msi-x-capability-registers">Message Signaled Interrupts X (MSI-X) Capability registers</a></li>
</ul>
<p>The following capability templates <em>only</em> define registers and fields, users
must implement all required behavior:</p>
<ul>
<li><a href="extended-capabilities.html#advanced-error-reporting-aer-capability-registers">Advanced Error Reporting (AER) Capability registers</a></li>
<li><a href="extended-capabilities.html#virtual-channel-vc-capability-registers">Virtual Channel (VC) Capability registers</a></li>
<li><a href="extended-capabilities.html#device-serial-number-dsn-capability-registers">Device Serial Number (DSN) Capability registers</a></li>
<li><a href="extended-capabilities.html#device-power-budgeting-dpb-capability-registers">Device Power Budgeting (DPB) Capability registers</a></li>
<li><a href="extended-capabilities.html#root-complex-link-declaration-rcld-capability-registers">Root Complex Link Declaration (RCLD) Capability registers</a></li>
<li><a href="extended-capabilities.html#root-complex-internal-link-control-rcilc-capability-registers">Root Complex Internal Link Control (RCILC) Capability registers</a></li>
<li><a href="extended-capabilities.html#root-complex-event-collector-endpoint-association-rcecea-capability-registers">Root Complex Event Collector Endpoint Association (RCECEA) Capability registers</a></li>
<li><a href="extended-capabilities.html#multi-function-virtual-channel-mfvc-capability-registers">Multi-Function Virtual Channel (MFVC) Capability registers</a></li>
<li><a href="extended-capabilities.html#rcrb-header-rcrb-capability-registers">RCRB Header (RCRB) Capability registers</a></li>
<li><a href="extended-capabilities.html#vendor-specific-extended-capability-vsec-registers">Vendor-Specific Extended Capability (VSEC) registers</a></li>
<li><a href="extended-capabilities.html#access-control-services-acs-capability-registers">Access Control Services (ACS) Capability registers</a></li>
<li><a href="extended-capabilities.html#alternate-routing-id-ari-capability-registers">Alternate Routing ID (ARI) Capability registers</a></li>
<li><a href="extended-capabilities.html#multicast-mc-capability-registers">Multicast (MC) Capability registers</a></li>
<li><a href="extended-capabilities.html#page-request-service-prs-capability-registers">Page Request Service (PRS) Capability registers</a></li>
<li><a href="extended-capabilities.html#dynamic-power-allocation-dpa-capability-registers">Dynamic Power Allocation (DPA) Capability registers</a></li>
<li><a href="extended-capabilities.html#transaction-processing-hints-tph-requester-extended-capability-registers">Transaction Processing Hints (TPH) Requester Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#latency-tolerance-reporting-ltr-capability-registers">Latency Tolerance Reporting (LTR) Capability registers</a></li>
<li><a href="extended-capabilities.html#secondary-pci-express-spe-capability-registers">Secondary PCI Express (SPE) Capability registers</a></li>
<li><a href="extended-capabilities.html#pasid-extended-capability-structure-registers">PASID Extended Capability Structure registers</a></li>
<li><a href="extended-capabilities.html#ln-requester-extended-capability-registers">LN Requester Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#downstream-port-containment-dpc-extended-capability-registers">Downstream Port Containment (DPC) Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#l1-pm-substates-extended-capability-registers">L1 PM Substates Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#precision-time-management-ptm-capability-registers">Precision Time Management (PTM) Capability registers</a></li>
<li><a href="extended-capabilities.html#m-pcie-extended-capability-registers">M-PCIe Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#frs-queueing-extended-capability-registers">FRS Queueing Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#readiness-time-reporting-extended-capability-registers">Readiness Time Reporting Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#data-link-feature-extended-capability-registers">Data Link Feature Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#physical-layer-16-0-gt-s-extended-capability-registers">Physical Layer 16.0 GT/s Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#lane-margining-at-the-receiver-extended-capability-registers">Lane Margining at the Receiver Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#physical-layer-32-0-gt-s-extended-capability-registers">Physical Layer 32.0 GT/s Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#designated-vendor-specific-extended-capability-dvsec-registers">Designated Vendor-Specific Extended Capability (DVSEC) registers</a></li>
<li><a href="extended-capabilities.html#hierarchy-id-extended-capability-registers">Hierarchy ID Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#native-pcie-enclosure-management-npem-extended-capability-registers">Native PCIe Enclosure Management (NPEM) Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#alternate-protocol-extended-capability-registers">Alternate Protocol Extended Capability registers</a></li>
<li><a href="extended-capabilities.html#system-firmware-intermediary-sfi-extended-capability-registers">System Firmware Intermediary (SFI) Extended Capability registers</a></li>
<li><a href="capabilities.html#power-management-capability-registers">Power Management Capability registers</a></li>
<li><a href="capabilities.html#pci-express-capability-registers">PCI Express Capability registers</a></li>
<li><a href="capabilities.html#vpd-capability-registers">VPD Capability registers</a></li>
<li><a href="capabilities.html#subsystem-id-and-subsystem-vendor-id-capability-registers">Subsystem ID and Subsystem Vendor ID Capability registers</a></li>
<li><a href="capabilities.html#conventional-pci-advanced-features-capability-af-registers">Conventional PCI Advanced Features Capability (AF) registers</a></li>
<li><a href="capabilities.html#enhanced-allocation-ea-capability-registers">Enhanced Allocation (EA) Capability registers</a></li>
<li><a href="capabilities.html#flattening-portal-bridge-fpb-capability-registers">Flattening Portal Bridge (FPB) Capability registers</a></li>
</ul>

<div class="chain">
<a href="bridge.html">Bridge and Type 1 templates</a>
<a href="capabilities.html">Capabilities templates</a>
</div>