// Seed: 787534048
module module_0 (
    input id_0,
    input reg id_1,
    output reg id_2,
    input logic id_3,
    input reg id_4
);
  reg id_5;
  assign id_2 = id_4;
  always @(*) begin
    #1;
    id_5 <= 1'h0 != id_4;
    SystemTFIdentifier(id_4);
    id_5 <= 1;
  end
  logic id_6;
  logic id_7;
  assign id_5 = id_1 ? id_1 : id_4;
endmodule
