{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "internal_oscillator/synthesis/internal_oscillator.v internal_oscillator.BAK.v " "Backing up file \"internal_oscillator/synthesis/internal_oscillator.v\" to \"internal_oscillator.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1607323175044 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_int_osc internal_oscillator.qsys " "Started upgrading IP component altera_int_osc with file \"internal_oscillator.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1607323175046 ""}
{ "Error" "internal_oscillator.qsys." "" "2020.12.07.19:39:35 Error: Error opening C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit" {  } {  } 0 0 "2020.12.07.19:39:35 Error: Error opening C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit" 0 0 "Shell" 0 -1 1607323175932 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "internal_oscillator.qsys " "Error upgrading Platform Designer file \"internal_oscillator.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1607323175965 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "pll_4ce.v pll_4ce.BAK.v " "Backing up file \"pll_4ce.v\" to \"pll_4ce.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1607323175993 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL pll_4ce.v " "Started upgrading IP component ALTPLL with file \"pll_4ce.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1607323175994 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "internal_oscillator.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"internal_oscillator.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1607323179712 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL pll_4ce.v " "Completed upgrading IP component ALTPLL with file \"pll_4ce.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1607323179722 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1607323179864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607323179864 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 19:39:39 2020 " "Processing ended: Mon Dec 07 19:39:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607323179864 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607323179864 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607323179864 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1607323179864 ""}
