INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sim_1/new/PacketTx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PacketTx_tb'
