#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  2 10:42:56 2025
# Process ID         : 3992
# Current directory  : D:/Code/.vscode/digital-design-project/project
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5396 D:\Code\.vscode\digital-design-project\project\project.xpr
# Log file           : D:/Code/.vscode/digital-design-project/project/vivado.log
# Journal file       : D:/Code/.vscode/digital-design-project/project\vivado.jou
# Running On         : YaoBingchen
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-14700HX
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 28
# Host memory        : 34053 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36200 MB
# Available Virtual  : 22065 MB
#-----------------------------------------------------------
start_gui
open_project D:/Code/.vscode/digital-design-project/project/project.xpr
INFO: [Project 1-313] Project file moved from 'D:/Resource/Code/digital-design-project/project' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Code/.vscode/digital-design-project/project/project.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/Code/.vscode/digital-design-project/project/project.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.625 ; gain = 116.848
update_compile_order -fileset sources_1
close [ open D:/Code/.vscode/digital-design-project/project/project.srcs/sources_1/new/vga_ctrl.v w ]
add_files D:/Code/.vscode/digital-design-project/project/project.srcs/sources_1/new/vga_ctrl.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Code/.vscode/digital-design-project/project/project.srcs/sources_1/new/vgac.v] -no_script -reset -force -quiet
remove_files  D:/Code/.vscode/digital-design-project/project/project.srcs/sources_1/new/vgac.v
file delete -force D:/Code/.vscode/digital-design-project/project/project.srcs/sources_1/new/vgac.v
close [ open D:/Code/.vscode/digital-design-project/project/project.srcs/sources_1/new/board_rom.v w ]
add_files D:/Code/.vscode/digital-design-project/project/project.srcs/sources_1/new/board_rom.v
update_compile_order -fileset sources_1
set_property top vga_top [current_fileset]
update_compile_order -fileset sources_1
close_project
open_project D:/Code/.vscode/test/test1/test1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Code/.vscode/test/test1/test1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project D:/Code/.vscode/digital-design-project/project/project.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Code/.vscode/digital-design-project/project/project.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/Code/.vscode/digital-design-project/project/project.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {D:/Code/.vscode/digital-design-project/images/mem/br.mem D:/Code/.vscode/digital-design-project/images/mem/bp.mem D:/Code/.vscode/digital-design-project/images/mem/wq.mem D:/Code/.vscode/digital-design-project/images/mem/bk.mem D:/Code/.vscode/digital-design-project/images/mem/slc.mem D:/Code/.vscode/digital-design-project/images/mem/wb.mem D:/Code/.vscode/digital-design-project/images/mem/bb.mem D:/Code/.vscode/digital-design-project/images/mem/board.mem D:/Code/.vscode/digital-design-project/images/mem/bq.mem D:/Code/.vscode/digital-design-project/images/mem/wk.mem D:/Code/.vscode/digital-design-project/images/mem/wp.mem D:/Code/.vscode/digital-design-project/images/mem/bn.mem D:/Code/.vscode/digital-design-project/images/mem/wn.mem D:/Code/.vscode/digital-design-project/images/mem/wr.mem}
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Mon Jun  2 10:53:42 2025] Launched synth_1...
Run output will be captured here: D:/Code/.vscode/digital-design-project/project/project.runs/synth_1/runme.log
[Mon Jun  2 10:53:42 2025] Launched impl_1...
Run output will be captured here: D:/Code/.vscode/digital-design-project/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1334.648 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241186177
set_property PROGRAM.FILE {D:/Code/.vscode/digital-design-project/project/project.runs/impl_1/vga_top.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/Code/.vscode/digital-design-project/project/project.runs/impl_1/vga_top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.645 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241186177
reset_project
